
COMM_HW100_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010cd0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001638  08010f70  08010f70  00011f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125a8  080125a8  00014138  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080125a8  080125a8  000135a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125b0  080125b0  00014138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125b0  080125b0  000135b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080125b4  080125b4  000135b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  24000000  080125b8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00042cf0  24000138  080126f0  00014138  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24042e28  080126f0  00014e28  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00014138  2**0
                  CONTENTS, READONLY
 12 .debug_info   000279bd  00000000  00000000  00014166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073a8  00000000  00000000  0003bb23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002358  00000000  00000000  00042ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a8e  00000000  00000000  00045228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00049694  00000000  00000000  00046cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f51b  00000000  00000000  0009034a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001baf89  00000000  00000000  000bf865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0027a7ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b44  00000000  00000000  0027a834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00284378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000138 	.word	0x24000138
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010f58 	.word	0x08010f58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400013c 	.word	0x2400013c
 80002dc:	08010f58 	.word	0x08010f58

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80003b4:	4b49      	ldr	r3, [pc, #292]	@ (80004dc <SystemInit+0x12c>)
 80003b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ba:	4a48      	ldr	r2, [pc, #288]	@ (80004dc <SystemInit+0x12c>)
 80003bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80003c4:	4b45      	ldr	r3, [pc, #276]	@ (80004dc <SystemInit+0x12c>)
 80003c6:	691b      	ldr	r3, [r3, #16]
 80003c8:	4a44      	ldr	r2, [pc, #272]	@ (80004dc <SystemInit+0x12c>)
 80003ca:	f043 0310 	orr.w	r3, r3, #16
 80003ce:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003d0:	4b43      	ldr	r3, [pc, #268]	@ (80004e0 <SystemInit+0x130>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f003 030f 	and.w	r3, r3, #15
 80003d8:	2b06      	cmp	r3, #6
 80003da:	d807      	bhi.n	80003ec <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003dc:	4b40      	ldr	r3, [pc, #256]	@ (80004e0 <SystemInit+0x130>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f023 030f 	bic.w	r3, r3, #15
 80003e4:	4a3e      	ldr	r2, [pc, #248]	@ (80004e0 <SystemInit+0x130>)
 80003e6:	f043 0307 	orr.w	r3, r3, #7
 80003ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003ec:	4b3d      	ldr	r3, [pc, #244]	@ (80004e4 <SystemInit+0x134>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a3c      	ldr	r2, [pc, #240]	@ (80004e4 <SystemInit+0x134>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003f8:	4b3a      	ldr	r3, [pc, #232]	@ (80004e4 <SystemInit+0x134>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003fe:	4b39      	ldr	r3, [pc, #228]	@ (80004e4 <SystemInit+0x134>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	4938      	ldr	r1, [pc, #224]	@ (80004e4 <SystemInit+0x134>)
 8000404:	4b38      	ldr	r3, [pc, #224]	@ (80004e8 <SystemInit+0x138>)
 8000406:	4013      	ands	r3, r2
 8000408:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800040a:	4b35      	ldr	r3, [pc, #212]	@ (80004e0 <SystemInit+0x130>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f003 0308 	and.w	r3, r3, #8
 8000412:	2b00      	cmp	r3, #0
 8000414:	d007      	beq.n	8000426 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000416:	4b32      	ldr	r3, [pc, #200]	@ (80004e0 <SystemInit+0x130>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f023 030f 	bic.w	r3, r3, #15
 800041e:	4a30      	ldr	r2, [pc, #192]	@ (80004e0 <SystemInit+0x130>)
 8000420:	f043 0307 	orr.w	r3, r3, #7
 8000424:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000426:	4b2f      	ldr	r3, [pc, #188]	@ (80004e4 <SystemInit+0x134>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800042c:	4b2d      	ldr	r3, [pc, #180]	@ (80004e4 <SystemInit+0x134>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000432:	4b2c      	ldr	r3, [pc, #176]	@ (80004e4 <SystemInit+0x134>)
 8000434:	2200      	movs	r2, #0
 8000436:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000438:	4b2a      	ldr	r3, [pc, #168]	@ (80004e4 <SystemInit+0x134>)
 800043a:	4a2c      	ldr	r2, [pc, #176]	@ (80004ec <SystemInit+0x13c>)
 800043c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800043e:	4b29      	ldr	r3, [pc, #164]	@ (80004e4 <SystemInit+0x134>)
 8000440:	4a2b      	ldr	r2, [pc, #172]	@ (80004f0 <SystemInit+0x140>)
 8000442:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000444:	4b27      	ldr	r3, [pc, #156]	@ (80004e4 <SystemInit+0x134>)
 8000446:	4a2b      	ldr	r2, [pc, #172]	@ (80004f4 <SystemInit+0x144>)
 8000448:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800044a:	4b26      	ldr	r3, [pc, #152]	@ (80004e4 <SystemInit+0x134>)
 800044c:	2200      	movs	r2, #0
 800044e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000450:	4b24      	ldr	r3, [pc, #144]	@ (80004e4 <SystemInit+0x134>)
 8000452:	4a28      	ldr	r2, [pc, #160]	@ (80004f4 <SystemInit+0x144>)
 8000454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000456:	4b23      	ldr	r3, [pc, #140]	@ (80004e4 <SystemInit+0x134>)
 8000458:	2200      	movs	r2, #0
 800045a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800045c:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <SystemInit+0x134>)
 800045e:	4a25      	ldr	r2, [pc, #148]	@ (80004f4 <SystemInit+0x144>)
 8000460:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000462:	4b20      	ldr	r3, [pc, #128]	@ (80004e4 <SystemInit+0x134>)
 8000464:	2200      	movs	r2, #0
 8000466:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000468:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <SystemInit+0x134>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a1d      	ldr	r2, [pc, #116]	@ (80004e4 <SystemInit+0x134>)
 800046e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000472:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <SystemInit+0x134>)
 8000476:	2200      	movs	r2, #0
 8000478:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800047a:	4b1f      	ldr	r3, [pc, #124]	@ (80004f8 <SystemInit+0x148>)
 800047c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800047e:	4a1e      	ldr	r2, [pc, #120]	@ (80004f8 <SystemInit+0x148>)
 8000480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000484:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000486:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <SystemInit+0x14c>)
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	4b1d      	ldr	r3, [pc, #116]	@ (8000500 <SystemInit+0x150>)
 800048c:	4013      	ands	r3, r2
 800048e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000492:	d202      	bcs.n	800049a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000494:	4b1b      	ldr	r3, [pc, #108]	@ (8000504 <SystemInit+0x154>)
 8000496:	2201      	movs	r2, #1
 8000498:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <SystemInit+0x134>)
 800049c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d113      	bne.n	80004d0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004a8:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <SystemInit+0x134>)
 80004aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004ae:	4a0d      	ldr	r2, [pc, #52]	@ (80004e4 <SystemInit+0x134>)
 80004b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80004b8:	4b13      	ldr	r3, [pc, #76]	@ (8000508 <SystemInit+0x158>)
 80004ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80004be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <SystemInit+0x134>)
 80004c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004c6:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <SystemInit+0x134>)
 80004c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80004cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	e000ed00 	.word	0xe000ed00
 80004e0:	52002000 	.word	0x52002000
 80004e4:	58024400 	.word	0x58024400
 80004e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004ec:	02020200 	.word	0x02020200
 80004f0:	01ff0000 	.word	0x01ff0000
 80004f4:	01010280 	.word	0x01010280
 80004f8:	580000c0 	.word	0x580000c0
 80004fc:	5c001000 	.word	0x5c001000
 8000500:	ffff0000 	.word	0xffff0000
 8000504:	51008108 	.word	0x51008108
 8000508:	52004000 	.word	0x52004000

0800050c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000510:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <ExitRun0Mode+0x30>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	f023 0306 	bic.w	r3, r3, #6
 8000518:	4a08      	ldr	r2, [pc, #32]	@ (800053c <ExitRun0Mode+0x30>)
 800051a:	f043 0302 	orr.w	r3, r3, #2
 800051e:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000520:	bf00      	nop
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <ExitRun0Mode+0x30>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800052a:	2b00      	cmp	r3, #0
 800052c:	d0f9      	beq.n	8000522 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800052e:	bf00      	nop
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	58024800 	.word	0x58024800

08000540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <__NVIC_GetPriorityGrouping+0x18>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	0a1b      	lsrs	r3, r3, #8
 800054a:	f003 0307 	and.w	r3, r3, #7
}
 800054e:	4618      	mov	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800056a:	2b00      	cmp	r3, #0
 800056c:	db0b      	blt.n	8000586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800056e:	88fb      	ldrh	r3, [r7, #6]
 8000570:	f003 021f 	and.w	r2, r3, #31
 8000574:	4907      	ldr	r1, [pc, #28]	@ (8000594 <__NVIC_EnableIRQ+0x38>)
 8000576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800057a:	095b      	lsrs	r3, r3, #5
 800057c:	2001      	movs	r0, #1
 800057e:	fa00 f202 	lsl.w	r2, r0, r2
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	e000e100 	.word	0xe000e100

08000598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80005a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db0a      	blt.n	80005c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <__NVIC_SetPriority+0x4c>)
 80005b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005b6:	0112      	lsls	r2, r2, #4
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	440b      	add	r3, r1
 80005bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c0:	e00a      	b.n	80005d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	4908      	ldr	r1, [pc, #32]	@ (80005e8 <__NVIC_SetPriority+0x50>)
 80005c8:	88fb      	ldrh	r3, [r7, #6]
 80005ca:	f003 030f 	and.w	r3, r3, #15
 80005ce:	3b04      	subs	r3, #4
 80005d0:	0112      	lsls	r2, r2, #4
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	440b      	add	r3, r1
 80005d6:	761a      	strb	r2, [r3, #24]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	e000e100 	.word	0xe000e100
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b089      	sub	sp, #36	@ 0x24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	f1c3 0307 	rsb	r3, r3, #7
 8000606:	2b04      	cmp	r3, #4
 8000608:	bf28      	it	cs
 800060a:	2304      	movcs	r3, #4
 800060c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	3304      	adds	r3, #4
 8000612:	2b06      	cmp	r3, #6
 8000614:	d902      	bls.n	800061c <NVIC_EncodePriority+0x30>
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3b03      	subs	r3, #3
 800061a:	e000      	b.n	800061e <NVIC_EncodePriority+0x32>
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	43da      	mvns	r2, r3
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	401a      	ands	r2, r3
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	43d9      	mvns	r1, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	4313      	orrs	r3, r2
         );
}
 8000646:	4618      	mov	r0, r3
 8000648:	3724      	adds	r7, #36	@ 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000652:	b480      	push	{r7}
 8000654:	b087      	sub	sp, #28
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000662:	2b00      	cmp	r3, #0
 8000664:	d107      	bne.n	8000676 <LL_ADC_SetChannelPreselection+0x24>
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	0e9b      	lsrs	r3, r3, #26
 800066a:	f003 031f 	and.w	r3, r3, #31
 800066e:	2201      	movs	r2, #1
 8000670:	fa02 f303 	lsl.w	r3, r2, r3
 8000674:	e015      	b.n	80006a2 <LL_ADC_SetChannelPreselection+0x50>
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	fa93 f3a3 	rbit	r3, r3
 8000680:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800068c:	2320      	movs	r3, #32
 800068e:	e003      	b.n	8000698 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fab3 f383 	clz	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	f003 031f 	and.w	r3, r3, #31
 800069c:	2201      	movs	r2, #1
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	69d2      	ldr	r2, [r2, #28]
 80006a6:	431a      	orrs	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80006ac:	bf00      	nop
 80006ae:	371c      	adds	r7, #28
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b087      	sub	sp, #28
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3330      	adds	r3, #48	@ 0x30
 80006c8:	461a      	mov	r2, r3
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	f003 030c 	and.w	r3, r3, #12
 80006d4:	4413      	add	r3, r2
 80006d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	f003 031f 	and.w	r3, r3, #31
 80006e2:	211f      	movs	r1, #31
 80006e4:	fa01 f303 	lsl.w	r3, r1, r3
 80006e8:	43db      	mvns	r3, r3
 80006ea:	401a      	ands	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	0e9b      	lsrs	r3, r3, #26
 80006f0:	f003 011f 	and.w	r1, r3, #31
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	f003 031f 	and.w	r3, r3, #31
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	431a      	orrs	r2, r3
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000704:	bf00      	nop
 8000706:	371c      	adds	r7, #28
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	68db      	ldr	r3, [r3, #12]
 800071e:	f023 0203 	bic.w	r2, r3, #3
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	431a      	orrs	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60da      	str	r2, [r3, #12]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000736:	b480      	push	{r7}
 8000738:	b087      	sub	sp, #28
 800073a:	af00      	add	r7, sp, #0
 800073c:	60f8      	str	r0, [r7, #12]
 800073e:	60b9      	str	r1, [r7, #8]
 8000740:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3314      	adds	r3, #20
 8000746:	461a      	mov	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	0e5b      	lsrs	r3, r3, #25
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	4413      	add	r3, r2
 8000754:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	0d1b      	lsrs	r3, r3, #20
 800075e:	f003 031f 	and.w	r3, r3, #31
 8000762:	2107      	movs	r1, #7
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	43db      	mvns	r3, r3
 800076a:	401a      	ands	r2, r3
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	0d1b      	lsrs	r3, r3, #20
 8000770:	f003 031f 	and.w	r3, r3, #31
 8000774:	6879      	ldr	r1, [r7, #4]
 8000776:	fa01 f303 	lsl.w	r3, r1, r3
 800077a:	431a      	orrs	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000780:	bf00      	nop
 8000782:	371c      	adds	r7, #28
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007a4:	43db      	mvns	r3, r3
 80007a6:	401a      	ands	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f003 0318 	and.w	r3, r3, #24
 80007ae:	4908      	ldr	r1, [pc, #32]	@ (80007d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80007b0:	40d9      	lsrs	r1, r3
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	400b      	ands	r3, r1
 80007b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007ba:	431a      	orrs	r2, r3
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	000fffff 	.word	0x000fffff

080007d4 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	691a      	ldr	r2, [r3, #16]
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <LL_ADC_SetOverSamplingScope+0x28>)
 80007e4:	4013      	ands	r3, r2
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	431a      	orrs	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	611a      	str	r2, [r3, #16]
}
 80007ee:	bf00      	nop
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	fffffbfc 	.word	0xfffffbfc

08000800 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <LL_ADC_DisableDeepPowerDown+0x20>)
 800080e:	4013      	ands	r3, r2
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	6093      	str	r3, [r2, #8]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	5fffffc0 	.word	0x5fffffc0

08000824 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689a      	ldr	r2, [r3, #8]
 8000830:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <LL_ADC_EnableInternalRegulator+0x24>)
 8000832:	4013      	ands	r3, r2
 8000834:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	6fffffc0 	.word	0x6fffffc0

0800084c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689a      	ldr	r2, [r3, #8]
 8000858:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <LL_ADC_Enable+0x24>)
 800085a:	4013      	ands	r3, r2
 800085c:	f043 0201 	orr.w	r2, r3, #1
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	7fffffc0 	.word	0x7fffffc0

08000874 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	2b01      	cmp	r3, #1
 8000886:	d101      	bne.n	800088c <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	601a      	str	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	601a      	str	r2, [r3, #0]
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	68da      	ldr	r2, [r3, #12]
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <LL_I2C_SetOwnAddress2+0x2c>)
 80008ee:	4013      	ands	r3, r2
 80008f0:	68b9      	ldr	r1, [r7, #8]
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	430a      	orrs	r2, r1
 80008f6:	431a      	orrs	r2, r3
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	60da      	str	r2, [r3, #12]
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	fffff801 	.word	0xfffff801

0800090c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	60da      	str	r2, [r3, #12]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	605a      	str	r2, [r3, #4]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f043 0201 	orr.w	r2, r3, #1
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	601a      	str	r2, [r3, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	601a      	str	r2, [r3, #0]
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800098c:	b480      	push	{r7}
 800098e:	b089      	sub	sp, #36	@ 0x24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	3308      	adds	r3, #8
 800099a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	e853 3f00 	ldrex	r3, [r3]
 80009a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	075b      	lsls	r3, r3, #29
 80009ae:	4313      	orrs	r3, r2
 80009b0:	61fb      	str	r3, [r7, #28]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3308      	adds	r3, #8
 80009b6:	69fa      	ldr	r2, [r7, #28]
 80009b8:	61ba      	str	r2, [r7, #24]
 80009ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80009bc:	6979      	ldr	r1, [r7, #20]
 80009be:	69ba      	ldr	r2, [r7, #24]
 80009c0:	e841 2300 	strex	r3, r2, [r1]
 80009c4:	613b      	str	r3, [r7, #16]
   return(result);
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1e4      	bne.n	8000996 <LL_USART_SetTXFIFOThreshold+0xa>
}
 80009cc:	bf00      	nop
 80009ce:	bf00      	nop
 80009d0:	3724      	adds	r7, #36	@ 0x24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr

080009da <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80009da:	b480      	push	{r7}
 80009dc:	b089      	sub	sp, #36	@ 0x24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
 80009e2:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	3308      	adds	r3, #8
 80009e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	e853 3f00 	ldrex	r3, [r3]
 80009f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	065b      	lsls	r3, r3, #25
 80009fc:	4313      	orrs	r3, r2
 80009fe:	61fb      	str	r3, [r7, #28]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	3308      	adds	r3, #8
 8000a04:	69fa      	ldr	r2, [r7, #28]
 8000a06:	61ba      	str	r2, [r7, #24]
 8000a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a0a:	6979      	ldr	r1, [r7, #20]
 8000a0c:	69ba      	ldr	r2, [r7, #24]
 8000a0e:	e841 2300 	strex	r3, r2, [r1]
 8000a12:	613b      	str	r3, [r7, #16]
   return(result);
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1e4      	bne.n	80009e4 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000a1a:	bf00      	nop
 8000a1c:	bf00      	nop
 8000a1e:	3724      	adds	r7, #36	@ 0x24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	689b      	ldr	r3, [r3, #8]
 8000a40:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	609a      	str	r2, [r3, #8]
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	69db      	ldr	r3, [r3, #28]
 8000a60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000a68:	d101      	bne.n	8000a6e <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e000      	b.n	8000a70 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	69db      	ldr	r3, [r3, #28]
 8000a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000a90:	d101      	bne.n	8000a96 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000a92:	2301      	movs	r3, #1
 8000a94:	e000      	b.n	8000a98 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <LL_SYSCFG_OpenAnalogSwitch>:
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC2 : PC2 analog switch
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC3:  PC3 analog switch
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_OpenAnalogSwitch(uint32_t AnalogSwitch)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->PMCR, AnalogSwitch);
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	4904      	ldr	r1, [pc, #16]	@ (8000ac4 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	604b      	str	r3, [r1, #4]
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	58000400 	.word	0x58000400

08000ac8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	619a      	str	r2, [r3, #24]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	041a      	lsls	r2, r3, #16
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	619a      	str	r2, [r3, #24]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b38 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000b0e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000b12:	4909      	ldr	r1, [pc, #36]	@ (8000b38 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000b1c:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000b1e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b28:	68fb      	ldr	r3, [r7, #12]
}
 8000b2a:	bf00      	nop
 8000b2c:	3714      	adds	r7, #20
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	58024400 	.word	0x58024400

08000b3c <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000b46:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b4a:	4909      	ldr	r1, [pc, #36]	@ (8000b70 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000b56:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b60:	68fb      	ldr	r3, [r7, #12]
}
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	58024400 	.word	0x58024400

08000b74 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <LL_APB1_GRP1_EnableClock+0x34>)
 8000b7e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000b82:	4909      	ldr	r1, [pc, #36]	@ (8000ba8 <LL_APB1_GRP1_EnableClock+0x34>)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <LL_APB1_GRP1_EnableClock+0x34>)
 8000b8e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b98:	68fb      	ldr	r3, [r7, #12]
}
 8000b9a:	bf00      	nop
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	58024400 	.word	0x58024400

08000bac <csp_conf_get_defaults>:
} csp_conf_t;

/**
   Get default CSP configuration.
*/
static inline void csp_conf_get_defaults(csp_conf_t * conf) {
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	conf->address = 1;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	701a      	strb	r2, [r3, #0]
	conf->hostname = "hostname";
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a13      	ldr	r2, [pc, #76]	@ (8000c0c <csp_conf_get_defaults+0x60>)
 8000bbe:	605a      	str	r2, [r3, #4]
	conf->model = "model";
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a13      	ldr	r2, [pc, #76]	@ (8000c10 <csp_conf_get_defaults+0x64>)
 8000bc4:	609a      	str	r2, [r3, #8]
	conf->revision = "resvision";
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a12      	ldr	r2, [pc, #72]	@ (8000c14 <csp_conf_get_defaults+0x68>)
 8000bca:	60da      	str	r2, [r3, #12]
	conf->conn_max = 10;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	220a      	movs	r2, #10
 8000bd0:	741a      	strb	r2, [r3, #16]
	conf->conn_queue_length = 10;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	220a      	movs	r2, #10
 8000bd6:	745a      	strb	r2, [r3, #17]
	conf->fifo_length = 25;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2219      	movs	r2, #25
 8000bdc:	749a      	strb	r2, [r3, #18]
	conf->port_max_bind = 24;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2218      	movs	r2, #24
 8000be2:	74da      	strb	r2, [r3, #19]
	conf->rdp_max_window = 20;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2214      	movs	r2, #20
 8000be8:	751a      	strb	r2, [r3, #20]
	conf->buffers = 10;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	220a      	movs	r2, #10
 8000bee:	82da      	strh	r2, [r3, #22]
	conf->buffer_data_size = 256;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bf6:	831a      	strh	r2, [r3, #24]
	conf->conn_dfl_so = CSP_O_NONE;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	08010f70 	.word	0x08010f70
 8000c10:	08010f7c 	.word	0x08010f7c
 8000c14:	08010f84 	.word	0x08010f84

08000c18 <blink>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void blink( void * parameters )
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000c20:	2110      	movs	r1, #16
 8000c22:	480a      	ldr	r0, [pc, #40]	@ (8000c4c <blink+0x34>)
 8000c24:	f7ff ff50 	bl	8000ac8 <LL_GPIO_SetOutputPin>
    for( ; ; )
    {
//    	LL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
//        vTaskDelay( 500 );
	    LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000c28:	2108      	movs	r1, #8
 8000c2a:	4808      	ldr	r0, [pc, #32]	@ (8000c4c <blink+0x34>)
 8000c2c:	f7ff ff5a 	bl	8000ae4 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(300));
 8000c30:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000c34:	f004 fd54 	bl	80056e0 <vTaskDelay>
	    LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000c38:	2108      	movs	r1, #8
 8000c3a:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <blink+0x34>)
 8000c3c:	f7ff ff44 	bl	8000ac8 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(1000));
 8000c40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c44:	f004 fd4c 	bl	80056e0 <vTaskDelay>
	    LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000c48:	bf00      	nop
 8000c4a:	e7ed      	b.n	8000c28 <blink+0x10>
 8000c4c:	58020000 	.word	0x58020000

08000c50 <CLI_Polling_Task>:
    }
}

static void CLI_Polling_Task( void * parameters )
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
//            }
//            embeddedCliProcess(get_COMM_USB_CliPointer());
//            CDC_setRxReady(0);
//        }

        if (UART_Driver_IsDataAvailable(UART4))
 8000c58:	480e      	ldr	r0, [pc, #56]	@ (8000c94 <CLI_Polling_Task+0x44>)
 8000c5a:	f001 fa3b 	bl	80020d4 <UART_Driver_IsDataAvailable>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d012      	beq.n	8000c8a <CLI_Polling_Task+0x3a>
        {
        	rxData = UART_Driver_Read(UART4);
 8000c64:	480b      	ldr	r0, [pc, #44]	@ (8000c94 <CLI_Polling_Task+0x44>)
 8000c66:	f001 f9f1 	bl	800204c <UART_Driver_Read>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	73fb      	strb	r3, [r7, #15]
            embeddedCliReceiveChar(get_COMM_UART_CliPointer(), (char)rxData);
 8000c6e:	f001 fe63 	bl	8002938 <get_COMM_UART_CliPointer>
 8000c72:	4602      	mov	r2, r0
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	4619      	mov	r1, r3
 8000c78:	4610      	mov	r0, r2
 8000c7a:	f001 ff53 	bl	8002b24 <embeddedCliReceiveChar>
            embeddedCliProcess(get_COMM_UART_CliPointer());
 8000c7e:	f001 fe5b 	bl	8002938 <get_COMM_UART_CliPointer>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 ff70 	bl	8002b6a <embeddedCliProcess>
        }

        vTaskDelay(1);
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	f004 fd28 	bl	80056e0 <vTaskDelay>
    {
 8000c90:	e7e2      	b.n	8000c58 <CLI_Polling_Task+0x8>
 8000c92:	bf00      	nop
 8000c94:	40004c00 	.word	0x40004c00

08000c98 <csp_rx_task>:

		vTaskDelay(2000);
	}
}

void csp_rx_task(void *argument) {
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b0af      	sub	sp, #188	@ 0xbc
 8000c9c:	af04      	add	r7, sp, #16
 8000c9e:	6078      	str	r0, [r7, #4]
	/* Create socket with no specific socket options, e.g. accepts CRC32, HMAC, XTEA, etc. if enabled during compilation */
	csp_socket_t *sock = csp_socket(CSP_SO_NONE);
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f007 fe83 	bl	80089ac <csp_socket>
 8000ca6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

	/* Bind socket to all ports, e.g. all incoming connections will be handled here */
	csp_bind(sock, CSP_ANY);
 8000caa:	21ff      	movs	r1, #255	@ 0xff
 8000cac:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8000cb0:	f008 f8e4 	bl	8008e7c <csp_bind>

	/* Create a backlog of 10 connections, i.e. up to 10 new connections can be queued */
	csp_listen(sock, 10);
 8000cb4:	210a      	movs	r1, #10
 8000cb6:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8000cba:	f008 f8b9 	bl	8008e30 <csp_listen>

	/* Wait for connections and then process packets on the connection */
	while (1) {
		/* Wait for a new connection, 1000 mS timeout */
		csp_conn_t *conn;
		if ((conn = csp_accept(sock, 1000)) == NULL) {
 8000cbe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cc2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8000cc6:	f007 fefb 	bl	8008ac0 <csp_accept>
 8000cca:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
 8000cce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f000 811e 	beq.w	8000f14 <csp_rx_task+0x27c>
			continue;
		}

		/* Read packets on connection, timout is 100 mS */
		csp_packet_t *packet;
		while ((packet = csp_read(conn, 100)) != NULL) {
 8000cd8:	e108      	b.n	8000eec <csp_rx_task+0x254>
			switch (csp_conn_dport(conn)) {
 8000cda:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000cde:	f007 fd01 	bl	80086e4 <csp_conn_dport>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	3b07      	subs	r3, #7
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	f200 80fa 	bhi.w	8000ee0 <csp_rx_task+0x248>
			case 8:
			case 7:

				if ((packet->data[0] & 0xF0)== 0x00/* 0x00 */) {
 8000cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000cf0:	7c1b      	ldrb	r3, [r3, #16]
 8000cf2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f000 80b8 	beq.w	8000e6c <csp_rx_task+0x1d4>

				}
				else if ((packet->data[0] & 0xF0)== 0x10/* 0x01 */) {
 8000cfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d00:	7c1b      	ldrb	r3, [r3, #16]
 8000d02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d06:	2b10      	cmp	r3, #16
 8000d08:	f040 80b0 	bne.w	8000e6c <csp_rx_task+0x1d4>

//					if ((packet->data[0] & 0x0F) == 0x06) {

					if(packet->data[1]== 0x04) {
 8000d0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d10:	7c5b      	ldrb	r3, [r3, #17]
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	d13b      	bne.n	8000d8e <csp_rx_task+0xf6>
						size_t len = 6;
 8000d16:	2306      	movs	r3, #6
 8000d18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
						csp_packet_t *reply = csp_buffer_get(sizeof(len));
 8000d1c:	2004      	movs	r0, #4
 8000d1e:	f007 f83d 	bl	8007d9c <csp_buffer_get>
 8000d22:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
						reply->data[0]= packet->data[0]&0x0F;
 8000d26:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d2a:	7c1b      	ldrb	r3, [r3, #16]
 8000d2c:	f003 030f 	and.w	r3, r3, #15
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d36:	741a      	strb	r2, [r3, #16]
						reply->data[1]= packet->data[1];
 8000d38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d3c:	7c5a      	ldrb	r2, [r3, #17]
 8000d3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d42:	745a      	strb	r2, [r3, #17]
						reply->data[2]= 0x00;
 8000d44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d48:	2200      	movs	r2, #0
 8000d4a:	749a      	strb	r2, [r3, #18]
						reply->data[3]= 0x00;
 8000d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d50:	2200      	movs	r2, #0
 8000d52:	74da      	strb	r2, [r3, #19]
						reply->data[4]= 0x00;
 8000d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d58:	2200      	movs	r2, #0
 8000d5a:	751a      	strb	r2, [r3, #20]
						reply->data[5]= 0x18;
 8000d5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d60:	2218      	movs	r2, #24
 8000d62:	755a      	strb	r2, [r3, #21]
						reply->length= 6;
 8000d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000d68:	2206      	movs	r2, #6
 8000d6a:	815a      	strh	r2, [r3, #10]

						if (csp_send(conn, reply, 1000) == CSP_ERR_NONE)
 8000d6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d70:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8000d74:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000d78:	f007 ffce 	bl	8008d18 <csp_send>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 80b3 	bne.w	8000eea <csp_rx_task+0x252>
						csp_buffer_free(reply);
 8000d84:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000d88:	f007 f8a4 	bl	8007ed4 <csp_buffer_free>

						break;
 8000d8c:	e0ad      	b.n	8000eea <csp_rx_task+0x252>
					}

					uint16_t raw= ADC1_ReadIndex(packet->data[1]);
 8000d8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d92:	7c5b      	ldrb	r3, [r3, #17]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 ff97 	bl	8001cc8 <ADC1_ReadIndex>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
					int32_t temperature = ((raw* 3300)- (500* 65535))/ 65535;
 8000da0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000da4:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000da8:	fb03 f202 	mul.w	r2, r3, r2
 8000dac:	4b5a      	ldr	r3, [pc, #360]	@ (8000f18 <csp_rx_task+0x280>)
 8000dae:	4413      	add	r3, r2
 8000db0:	4a5a      	ldr	r2, [pc, #360]	@ (8000f1c <csp_rx_task+0x284>)
 8000db2:	fb82 1203 	smull	r1, r2, r2, r3
 8000db6:	441a      	add	r2, r3
 8000db8:	13d2      	asrs	r2, r2, #15
 8000dba:	17db      	asrs	r3, r3, #31
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
					if(temperature > 1250) {
 8000dc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000dc6:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	dd04      	ble.n	8000dd8 <csp_rx_task+0x140>
						temperature = 1250;
 8000dce:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8000dd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000dd6:	e007      	b.n	8000de8 <csp_rx_task+0x150>
					} else if(temperature < -400) {
 8000dd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000ddc:	f513 7fc8 	cmn.w	r3, #400	@ 0x190
 8000de0:	da02      	bge.n	8000de8 <csp_rx_task+0x150>
						temperature = -400;
 8000de2:	4b4f      	ldr	r3, [pc, #316]	@ (8000f20 <csp_rx_task+0x288>)
 8000de4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
					}

					csp_packet_t *reply = csp_buffer_get(sizeof(temperature));
 8000de8:	2004      	movs	r0, #4
 8000dea:	f006 ffd7 	bl	8007d9c <csp_buffer_get>
 8000dee:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
					reply->data[0]= packet->data[0]&0x0F;
 8000df2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000df6:	7c1b      	ldrb	r3, [r3, #16]
 8000df8:	f003 030f 	and.w	r3, r3, #15
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e02:	741a      	strb	r2, [r3, #16]
					reply->data[1]= packet->data[1];
 8000e04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e08:	7c5a      	ldrb	r2, [r3, #17]
 8000e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e0e:	745a      	strb	r2, [r3, #17]
					reply->data[2]= (uint8_t)((temperature>> 24)& 0xFF);
 8000e10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e14:	161b      	asrs	r3, r3, #24
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e1c:	749a      	strb	r2, [r3, #18]
					reply->data[3]= (uint8_t)((temperature>> 16)& 0xFF);
 8000e1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e22:	141b      	asrs	r3, r3, #16
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e2a:	74da      	strb	r2, [r3, #19]
					reply->data[4]= (uint8_t)((temperature>> 8)& 0xFF);
 8000e2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e30:	121b      	asrs	r3, r3, #8
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e38:	751a      	strb	r2, [r3, #20]
					reply->data[5]= (uint8_t)(temperature& 0xFF);
 8000e3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e44:	755a      	strb	r2, [r3, #21]
					reply->length= 6;
 8000e46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e4a:	2206      	movs	r2, #6
 8000e4c:	815a      	strh	r2, [r3, #10]

//				        if (reply) {
//				            memcpy(reply->data, &temperature, sizeof(temperature));
//				            reply->length = sizeof(temperature);

					if (csp_send(conn, reply, 1000) == CSP_ERR_NONE)
 8000e4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e52:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8000e56:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000e5a:	f007 ff5d 	bl	8008d18 <csp_send>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d103      	bne.n	8000e6c <csp_rx_task+0x1d4>
					csp_buffer_free(reply);
 8000e64:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8000e68:	f007 f834 	bl	8007ed4 <csp_buffer_free>
//						}
//					}
				}

				/* Process packet here */
				csp_log_info("Packet received on MY_SERVER_PORT: %s", (char *) packet->data);
 8000e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f24 <csp_rx_task+0x28c>)
 8000e6e:	789b      	ldrb	r3, [r3, #2]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d007      	beq.n	8000e84 <csp_rx_task+0x1ec>
 8000e74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e78:	3310      	adds	r3, #16
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	492a      	ldr	r1, [pc, #168]	@ (8000f28 <csp_rx_task+0x290>)
 8000e7e:	2002      	movs	r0, #2
 8000e80:	f007 fc4e 	bl	8008720 <do_csp_debug>

				char out[128];
				snprintf(out, sizeof(out),
 8000e84:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000e88:	f007 fc3b 	bl	8008702 <csp_conn_src>
 8000e8c:	4604      	mov	r4, r0
 8000e8e:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000e92:	f007 fc27 	bl	80086e4 <csp_conn_dport>
 8000e96:	4602      	mov	r2, r0
				         "RxData from node %u port %u: %.*s",
				         csp_conn_src(conn),
				         csp_conn_dport(conn),
				         packet->length,
 8000e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e9c:	895b      	ldrh	r3, [r3, #10]
				snprintf(out, sizeof(out),
 8000e9e:	4619      	mov	r1, r3
				         (char *)packet->data);
 8000ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000ea4:	3310      	adds	r3, #16
				snprintf(out, sizeof(out),
 8000ea6:	f107 0008 	add.w	r0, r7, #8
 8000eaa:	9302      	str	r3, [sp, #8]
 8000eac:	9101      	str	r1, [sp, #4]
 8000eae:	9200      	str	r2, [sp, #0]
 8000eb0:	4623      	mov	r3, r4
 8000eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f2c <csp_rx_task+0x294>)
 8000eb4:	2180      	movs	r1, #128	@ 0x80
 8000eb6:	f00e ff17 	bl	800fce8 <sniprintf>

				embeddedCliPrint(get_COMM_UART_CliPointer(), out);
 8000eba:	f001 fd3d 	bl	8002938 <get_COMM_UART_CliPointer>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f107 0308 	add.w	r3, r7, #8
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	f001 fee0 	bl	8002c8c <embeddedCliPrint>

				csp_buffer_free(packet);
 8000ecc:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8000ed0:	f007 f800 	bl	8007ed4 <csp_buffer_free>
				++server_received;
 8000ed4:	4b16      	ldr	r3, [pc, #88]	@ (8000f30 <csp_rx_task+0x298>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	4a15      	ldr	r2, [pc, #84]	@ (8000f30 <csp_rx_task+0x298>)
 8000edc:	6013      	str	r3, [r2, #0]
				break;
 8000ede:	e005      	b.n	8000eec <csp_rx_task+0x254>
//				         csp_conn_dport(conn),
//				         packet->length,
//				         (char *)packet->data);
//
//				embeddedCliPrint(get_COMM_UART_CliPointer(), out);
				csp_buffer_free(packet);
 8000ee0:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8000ee4:	f006 fff6 	bl	8007ed4 <csp_buffer_free>
//
				break;
 8000ee8:	e000      	b.n	8000eec <csp_rx_task+0x254>
						break;
 8000eea:	bf00      	nop
		while ((packet = csp_read(conn, 100)) != NULL) {
 8000eec:	2164      	movs	r1, #100	@ 0x64
 8000eee:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000ef2:	f007 fe07 	bl	8008b04 <csp_read>
 8000ef6:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
 8000efa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f47f aeeb 	bne.w	8000cda <csp_rx_task+0x42>
			}
		}
		/* Close current connection */
		csp_close(conn);
 8000f04:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000f08:	f007 fa87 	bl	800841a <csp_close>

		vTaskDelay(100);
 8000f0c:	2064      	movs	r0, #100	@ 0x64
 8000f0e:	f004 fbe7 	bl	80056e0 <vTaskDelay>
 8000f12:	e6d4      	b.n	8000cbe <csp_rx_task+0x26>
			continue;
 8000f14:	bf00      	nop
	while (1) {
 8000f16:	e6d2      	b.n	8000cbe <csp_rx_task+0x26>
 8000f18:	fe0c01f4 	.word	0xfe0c01f4
 8000f1c:	80008001 	.word	0x80008001
 8000f20:	fffffe70 	.word	0xfffffe70
 8000f24:	2400008c 	.word	0x2400008c
 8000f28:	08010f98 	.word	0x08010f98
 8000f2c:	08010fc0 	.word	0x08010fc0
 8000f30:	240001f4 	.word	0x240001f4

08000f34 <watchdog_task>:
	}
}

void watchdog_task(void *argument) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000f3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f40:	4808      	ldr	r0, [pc, #32]	@ (8000f64 <watchdog_task+0x30>)
 8000f42:	f7ff fdcf 	bl	8000ae4 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(200));
 8000f46:	20c8      	movs	r0, #200	@ 0xc8
 8000f48:	f004 fbca 	bl	80056e0 <vTaskDelay>
	    LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000f4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f50:	4804      	ldr	r0, [pc, #16]	@ (8000f64 <watchdog_task+0x30>)
 8000f52:	f7ff fdb9 	bl	8000ac8 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(600));
 8000f56:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000f5a:	f004 fbc1 	bl	80056e0 <vTaskDelay>
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000f5e:	bf00      	nop
 8000f60:	e7ec      	b.n	8000f3c <watchdog_task+0x8>
 8000f62:	bf00      	nop
 8000f64:	58020c00 	.word	0x58020c00

08000f68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6e:	f009 f915 	bl	800a19c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f72:	f000 f87b 	bl	800106c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f76:	f000 f8f5 	bl	8001164 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7a:	f000 fc29 	bl	80017d0 <MX_GPIO_Init>
  MX_UART4_Init();
 8000f7e:	f000 fb87 	bl	8001690 <MX_UART4_Init>
  MX_FDCAN2_Init();
 8000f82:	f000 fa9d 	bl	80014c0 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8000f86:	f000 faff 	bl	8001588 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000f8a:	f000 f91b 	bl	80011c4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f8e:	f000 f9f9 	bl	8001384 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  CDC_RingBuffer_Init();
 8000f92:	f001 f919 	bl	80021c8 <CDC_RingBuffer_Init>
  UART_Driver_Init();
 8000f96:	f001 f82f 	bl	8001ff8 <UART_Driver_Init>
  SystemCLI_Init();
 8000f9a:	f001 fc81 	bl	80028a0 <SystemCLI_Init>

  /*CSP INIT*/
  csp_conf_get_defaults(&csp_conf);
 8000f9e:	4829      	ldr	r0, [pc, #164]	@ (8001044 <main+0xdc>)
 8000fa0:	f7ff fe04 	bl	8000bac <csp_conf_get_defaults>
  csp_conf.address = 12;
 8000fa4:	4b27      	ldr	r3, [pc, #156]	@ (8001044 <main+0xdc>)
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	701a      	strb	r2, [r3, #0]
  csp_init(&csp_conf);
 8000faa:	4826      	ldr	r0, [pc, #152]	@ (8001044 <main+0xdc>)
 8000fac:	f007 fcba 	bl	8008924 <csp_init>
  /*CSP INTERFACE INIT*/
  can_csp_init();
 8000fb0:	f008 fb0c 	bl	80095cc <can_csp_init>
  csp_route_start_task(500, 6);
 8000fb4:	2106      	movs	r1, #6
 8000fb6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fba:	f008 faad 	bl	8009518 <csp_route_start_task>
  csp_rtable_set(3, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000fbe:	23ff      	movs	r3, #255	@ 0xff
 8000fc0:	4a21      	ldr	r2, [pc, #132]	@ (8001048 <main+0xe0>)
 8000fc2:	2105      	movs	r1, #5
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f008 fec5 	bl	8009d54 <csp_rtable_set>
  csp_rtable_set(2, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000fca:	23ff      	movs	r3, #255	@ 0xff
 8000fcc:	4a1e      	ldr	r2, [pc, #120]	@ (8001048 <main+0xe0>)
 8000fce:	2105      	movs	r1, #5
 8000fd0:	2002      	movs	r0, #2
 8000fd2:	f008 febf 	bl	8009d54 <csp_rtable_set>
  csp_rtable_set(1, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000fd6:	23ff      	movs	r3, #255	@ 0xff
 8000fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001048 <main+0xe0>)
 8000fda:	2105      	movs	r1, #5
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f008 feb9 	bl	8009d54 <csp_rtable_set>
//  SRAM_Initialize(&IS66WV);

//  xTaskCreate(UsbInitTask,		"USB_Init",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
  xTaskCreate(blink,			"Blink",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	2304      	movs	r3, #4
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2300      	movs	r3, #0
 8000fec:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000ff0:	4916      	ldr	r1, [pc, #88]	@ (800104c <main+0xe4>)
 8000ff2:	4817      	ldr	r0, [pc, #92]	@ (8001050 <main+0xe8>)
 8000ff4:	f004 fa25 	bl	8005442 <xTaskCreate>
  xTaskCreate(CLI_Polling_Task, "CLI_Polling_Task",		configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	2306      	movs	r3, #6
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2300      	movs	r3, #0
 8001002:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8001006:	4913      	ldr	r1, [pc, #76]	@ (8001054 <main+0xec>)
 8001008:	4813      	ldr	r0, [pc, #76]	@ (8001058 <main+0xf0>)
 800100a:	f004 fa1a 	bl	8005442 <xTaskCreate>
//  xTaskCreate(USB_HS_Task,		"USB_HS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(USB_FS_Task,		"USB_FS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(csp_tx_task, 		"csp_can_tx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
  xTaskCreate(csp_rx_task, 		"csp_can_rx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);
 800100e:	2300      	movs	r3, #0
 8001010:	9301      	str	r3, [sp, #4]
 8001012:	2306      	movs	r3, #6
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2300      	movs	r3, #0
 8001018:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 800101c:	490f      	ldr	r1, [pc, #60]	@ (800105c <main+0xf4>)
 800101e:	4810      	ldr	r0, [pc, #64]	@ (8001060 <main+0xf8>)
 8001020:	f004 fa0f 	bl	8005442 <xTaskCreate>
  xTaskCreate(watchdog_task, 	"watch_dog", 			configMINIMAL_STACK_SIZE * 5, 	NULL, configMAX_PRIORITIES - 1U, NULL);
 8001024:	2300      	movs	r3, #0
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	2306      	movs	r3, #6
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001032:	490c      	ldr	r1, [pc, #48]	@ (8001064 <main+0xfc>)
 8001034:	480c      	ldr	r0, [pc, #48]	@ (8001068 <main+0x100>)
 8001036:	f004 fa04 	bl	8005442 <xTaskCreate>

  vTaskStartScheduler();
 800103a:	f004 fbf1 	bl	8005820 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800103e:	bf00      	nop
 8001040:	e7fd      	b.n	800103e <main+0xd6>
 8001042:	bf00      	nop
 8001044:	24042bec 	.word	0x24042bec
 8001048:	24042c1c 	.word	0x24042c1c
 800104c:	08010fe4 	.word	0x08010fe4
 8001050:	08000c19 	.word	0x08000c19
 8001054:	08010fec 	.word	0x08010fec
 8001058:	08000c51 	.word	0x08000c51
 800105c:	08011000 	.word	0x08011000
 8001060:	08000c99 	.word	0x08000c99
 8001064:	0801100c 	.word	0x0801100c
 8001068:	08000f35 	.word	0x08000f35

0800106c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b09c      	sub	sp, #112	@ 0x70
 8001070:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001072:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001076:	224c      	movs	r2, #76	@ 0x4c
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f00e ff88 	bl	800ff90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2220      	movs	r2, #32
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f00e ff82 	bl	800ff90 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800108c:	2002      	movs	r0, #2
 800108e:	f00a fdb1 	bl	800bbf4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001092:	2300      	movs	r3, #0
 8001094:	603b      	str	r3, [r7, #0]
 8001096:	4b31      	ldr	r3, [pc, #196]	@ (800115c <SystemClock_Config+0xf0>)
 8001098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109a:	4a30      	ldr	r2, [pc, #192]	@ (800115c <SystemClock_Config+0xf0>)
 800109c:	f023 0301 	bic.w	r3, r3, #1
 80010a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80010a2:	4b2e      	ldr	r3, [pc, #184]	@ (800115c <SystemClock_Config+0xf0>)
 80010a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001160 <SystemClock_Config+0xf4>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001160 <SystemClock_Config+0xf4>)
 80010b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ba:	6193      	str	r3, [r2, #24]
 80010bc:	4b28      	ldr	r3, [pc, #160]	@ (8001160 <SystemClock_Config+0xf4>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010c4:	603b      	str	r3, [r7, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010c8:	bf00      	nop
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <SystemClock_Config+0xf4>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010d6:	d1f8      	bne.n	80010ca <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d8:	2301      	movs	r3, #1
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e2:	2302      	movs	r3, #2
 80010e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e6:	2302      	movs	r3, #2
 80010e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80010ea:	2302      	movs	r3, #2
 80010ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80010ee:	230c      	movs	r3, #12
 80010f0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80010f6:	2303      	movs	r3, #3
 80010f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010fa:	2302      	movs	r3, #2
 80010fc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80010fe:	230c      	movs	r3, #12
 8001100:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001102:	2302      	movs	r3, #2
 8001104:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110e:	4618      	mov	r0, r3
 8001110:	f00a fdca 	bl	800bca8 <HAL_RCC_OscConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800111a:	f000 fbb5 	bl	8001888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111e:	233f      	movs	r3, #63	@ 0x3f
 8001120:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2303      	movs	r3, #3
 8001124:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001132:	2340      	movs	r3, #64	@ 0x40
 8001134:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2101      	movs	r1, #1
 8001142:	4618      	mov	r0, r3
 8001144:	f00b fa0a 	bl	800c55c <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800114e:	f000 fb9b 	bl	8001888 <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3770      	adds	r7, #112	@ 0x70
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	58000400 	.word	0x58000400
 8001160:	58024800 	.word	0x58024800

08001164 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b0b0      	sub	sp, #192	@ 0xc0
 8001168:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116a:	463b      	mov	r3, r7
 800116c:	22c0      	movs	r2, #192	@ 0xc0
 800116e:	2100      	movs	r1, #0
 8001170:	4618      	mov	r0, r3
 8001172:	f00e ff0d 	bl	800ff90 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001176:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001182:	2302      	movs	r3, #2
 8001184:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001186:	230c      	movs	r3, #12
 8001188:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 800118a:	2303      	movs	r3, #3
 800118c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800118e:	2302      	movs	r3, #2
 8001190:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001196:	23c0      	movs	r3, #192	@ 0xc0
 8001198:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800119a:	2320      	movs	r3, #32
 800119c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80011a2:	2300      	movs	r3, #0
 80011a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011a8:	463b      	mov	r3, r7
 80011aa:	4618      	mov	r0, r3
 80011ac:	f00b fd06 	bl	800cbbc <HAL_RCCEx_PeriphCLKConfig>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80011b6:	f000 fb67 	bl	8001888 <Error_Handler>
  }
}
 80011ba:	bf00      	nop
 80011bc:	37c0      	adds	r7, #192	@ 0xc0
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b094      	sub	sp, #80	@ 0x50
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80011ca:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80011d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
 80011e6:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
 8001204:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 8001206:	2020      	movs	r0, #32
 8001208:	f7ff fc7c 	bl	8000b04 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 800120c:	2001      	movs	r0, #1
 800120e:	f7ff fc95 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_INP3
  PA0_C   ------> ADC1_INP0
  PA1_C   ------> ADC1_INP1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001212:	2340      	movs	r3, #64	@ 0x40
 8001214:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001216:	2303      	movs	r3, #3
 8001218:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	4619      	mov	r1, r3
 8001222:	4850      	ldr	r0, [pc, #320]	@ (8001364 <MX_ADC1_Init+0x1a0>)
 8001224:	f00d fa06 	bl	800e634 <LL_GPIO_Init>

  LL_SYSCFG_OpenAnalogSwitch(LL_SYSCFG_ANALOG_SWITCH_PA0|LL_SYSCFG_ANALOG_SWITCH_PA1);
 8001228:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
 800122c:	f7ff fc3a 	bl	8000aa4 <LL_SYSCFG_OpenAnalogSwitch>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001230:	2100      	movs	r1, #0
 8001232:	484d      	ldr	r0, [pc, #308]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001234:	f7ff face 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 8001238:	2300      	movs	r3, #0
 800123a:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800123c:	2300      	movs	r3, #0
 800123e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 8001240:	2300      	movs	r3, #0
 8001242:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001244:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001248:	4619      	mov	r1, r3
 800124a:	4847      	ldr	r0, [pc, #284]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 800124c:	f00d f8a2 	bl	800e394 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001250:	2300      	movs	r3, #0
 8001252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS;
 8001254:	2302      	movs	r3, #2
 8001256:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 800125c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001260:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8001262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001266:	643b      	str	r3, [r7, #64]	@ 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001268:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800126c:	4619      	mov	r1, r3
 800126e:	483e      	ldr	r0, [pc, #248]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001270:	f00d f8bc 	bl	800e3ec <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC1, LL_ADC_REG_DR_TRANSFER);
 8001274:	2100      	movs	r1, #0
 8001276:	483c      	ldr	r0, [pc, #240]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001278:	f7ff fa4a 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 800127c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001280:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001282:	2300      	movs	r3, #0
 8001284:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	4837      	ldr	r0, [pc, #220]	@ (800136c <MX_ADC1_Init+0x1a8>)
 800128e:	f00d f829 	bl	800e2e4 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8001292:	4835      	ldr	r0, [pc, #212]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001294:	f7ff fab4 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001298:	4833      	ldr	r0, [pc, #204]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 800129a:	f7ff fac3 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800129e:	4b34      	ldr	r3, [pc, #208]	@ (8001370 <MX_ADC1_Init+0x1ac>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	099b      	lsrs	r3, r3, #6
 80012a4:	4a33      	ldr	r2, [pc, #204]	@ (8001374 <MX_ADC1_Init+0x1b0>)
 80012a6:	fba2 2303 	umull	r2, r3, r2, r3
 80012aa:	099a      	lsrs	r2, r3, #6
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b30      	ldr	r3, [pc, #192]	@ (8001378 <MX_ADC1_Init+0x1b4>)
 80012b8:	fba3 2302 	umull	r2, r3, r3, r2
 80012bc:	08db      	lsrs	r3, r3, #3
 80012be:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80012c0:	e002      	b.n	80012c8 <MX_ADC1_Init+0x104>
  {
    wait_loop_index--;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1f9      	bne.n	80012c2 <MX_ADC1_Init+0xfe>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2106      	movs	r1, #6
 80012d2:	4825      	ldr	r0, [pc, #148]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 80012d4:	f7ff f9f0 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80012d8:	2200      	movs	r2, #0
 80012da:	2101      	movs	r1, #1
 80012dc:	4822      	ldr	r0, [pc, #136]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 80012de:	f7ff fa2a 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SINGLE_ENDED);
 80012e2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80012e6:	2101      	movs	r1, #1
 80012e8:	481f      	ldr	r0, [pc, #124]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 80012ea:	f7ff fa4f 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_0);
 80012ee:	2101      	movs	r1, #1
 80012f0:	481d      	ldr	r0, [pc, #116]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 80012f2:	f7ff f9ae 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80012f6:	4a21      	ldr	r2, [pc, #132]	@ (800137c <MX_ADC1_Init+0x1b8>)
 80012f8:	210c      	movs	r1, #12
 80012fa:	481b      	ldr	r0, [pc, #108]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 80012fc:	f7ff f9dc 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001300:	2200      	movs	r2, #0
 8001302:	491e      	ldr	r1, [pc, #120]	@ (800137c <MX_ADC1_Init+0x1b8>)
 8001304:	4818      	ldr	r0, [pc, #96]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001306:	f7ff fa16 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 800130a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800130e:	491b      	ldr	r1, [pc, #108]	@ (800137c <MX_ADC1_Init+0x1b8>)
 8001310:	4815      	ldr	r0, [pc, #84]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001312:	f7ff fa3b 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_1);
 8001316:	4919      	ldr	r1, [pc, #100]	@ (800137c <MX_ADC1_Init+0x1b8>)
 8001318:	4813      	ldr	r0, [pc, #76]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 800131a:	f7ff f99a 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 800131e:	4a18      	ldr	r2, [pc, #96]	@ (8001380 <MX_ADC1_Init+0x1bc>)
 8001320:	2112      	movs	r1, #18
 8001322:	4811      	ldr	r0, [pc, #68]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001324:	f7ff f9c8 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001328:	2200      	movs	r2, #0
 800132a:	4915      	ldr	r1, [pc, #84]	@ (8001380 <MX_ADC1_Init+0x1bc>)
 800132c:	480e      	ldr	r0, [pc, #56]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 800132e:	f7ff fa02 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001332:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001336:	4912      	ldr	r1, [pc, #72]	@ (8001380 <MX_ADC1_Init+0x1bc>)
 8001338:	480b      	ldr	r0, [pc, #44]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 800133a:	f7ff fa27 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_3);
 800133e:	4910      	ldr	r1, [pc, #64]	@ (8001380 <MX_ADC1_Init+0x1bc>)
 8001340:	4809      	ldr	r0, [pc, #36]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001342:	f7ff f986 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_Enable(ADC1);
 8001346:	4808      	ldr	r0, [pc, #32]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001348:	f7ff fa80 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 800134c:	bf00      	nop
 800134e:	4806      	ldr	r0, [pc, #24]	@ (8001368 <MX_ADC1_Init+0x1a4>)
 8001350:	f7ff fa90 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f9      	beq.n	800134e <MX_ADC1_Init+0x18a>
  /* USER CODE END ADC1_Init 2 */

}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	@ 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	58020000 	.word	0x58020000
 8001368:	40022000 	.word	0x40022000
 800136c:	40022300 	.word	0x40022300
 8001370:	24000000 	.word	0x24000000
 8001374:	053e2d63 	.word	0x053e2d63
 8001378:	cccccccd 	.word	0xcccccccd
 800137c:	04300002 	.word	0x04300002
 8001380:	0c900008 	.word	0x0c900008

08001384 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	@ 0x40
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800138a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001396:	f107 031c 	add.w	r3, r7, #28
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]
 80013a6:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]
 80013b6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80013b8:	2020      	movs	r0, #32
 80013ba:	f7ff fba3 	bl	8000b04 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80013be:	2004      	movs	r0, #4
 80013c0:	f7ff fbbc 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC4   ------> ADC2_INP4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80013c4:	2310      	movs	r3, #16
 80013c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80013c8:	2303      	movs	r3, #3
 80013ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	4619      	mov	r1, r3
 80013d4:	4834      	ldr	r0, [pc, #208]	@ (80014a8 <MX_ADC2_Init+0x124>)
 80013d6:	f00d f92d 	bl	800e634 <LL_GPIO_Init>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 80013da:	2100      	movs	r1, #0
 80013dc:	4833      	ldr	r0, [pc, #204]	@ (80014ac <MX_ADC2_Init+0x128>)
 80013de:	f7ff f9f9 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 80013e2:	2300      	movs	r3, #0
 80013e4:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80013ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80013f2:	4619      	mov	r1, r3
 80013f4:	482d      	ldr	r0, [pc, #180]	@ (80014ac <MX_ADC2_Init+0x128>)
 80013f6:	f00c ffcd 	bl	800e394 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80013fe:	2300      	movs	r3, #0
 8001400:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001406:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 800140c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001410:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4619      	mov	r1, r3
 8001418:	4824      	ldr	r0, [pc, #144]	@ (80014ac <MX_ADC2_Init+0x128>)
 800141a:	f00c ffe7 	bl	800e3ec <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC2, LL_ADC_REG_DR_TRANSFER);
 800141e:	2100      	movs	r1, #0
 8001420:	4822      	ldr	r0, [pc, #136]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001422:	f7ff f975 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8001426:	4821      	ldr	r0, [pc, #132]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001428:	f7ff f9ea 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 800142c:	481f      	ldr	r0, [pc, #124]	@ (80014ac <MX_ADC2_Init+0x128>)
 800142e:	f7ff f9f9 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001432:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <MX_ADC2_Init+0x12c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	099b      	lsrs	r3, r3, #6
 8001438:	4a1e      	ldr	r2, [pc, #120]	@ (80014b4 <MX_ADC2_Init+0x130>)
 800143a:	fba2 2303 	umull	r2, r3, r2, r3
 800143e:	099a      	lsrs	r2, r3, #6
 8001440:	4613      	mov	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	461a      	mov	r2, r3
 800144a:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <MX_ADC2_Init+0x134>)
 800144c:	fba3 2302 	umull	r2, r3, r3, r2
 8001450:	08db      	lsrs	r3, r3, #3
 8001452:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8001454:	e002      	b.n	800145c <MX_ADC2_Init+0xd8>
  {
    wait_loop_index--;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	3b01      	subs	r3, #1
 800145a:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f9      	bne.n	8001456 <MX_ADC2_Init+0xd2>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 8001462:	4a16      	ldr	r2, [pc, #88]	@ (80014bc <MX_ADC2_Init+0x138>)
 8001464:	2106      	movs	r1, #6
 8001466:	4811      	ldr	r0, [pc, #68]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001468:	f7ff f926 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 800146c:	2200      	movs	r2, #0
 800146e:	4913      	ldr	r1, [pc, #76]	@ (80014bc <MX_ADC2_Init+0x138>)
 8001470:	480e      	ldr	r0, [pc, #56]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001472:	f7ff f960 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 8001476:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800147a:	4910      	ldr	r1, [pc, #64]	@ (80014bc <MX_ADC2_Init+0x138>)
 800147c:	480b      	ldr	r0, [pc, #44]	@ (80014ac <MX_ADC2_Init+0x128>)
 800147e:	f7ff f985 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC2, LL_ADC_CHANNEL_4);
 8001482:	490e      	ldr	r1, [pc, #56]	@ (80014bc <MX_ADC2_Init+0x138>)
 8001484:	4809      	ldr	r0, [pc, #36]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001486:	f7ff f8e4 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC2_Init 2 */
  LL_ADC_Enable(ADC2);
 800148a:	4808      	ldr	r0, [pc, #32]	@ (80014ac <MX_ADC2_Init+0x128>)
 800148c:	f7ff f9de 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC2));
 8001490:	bf00      	nop
 8001492:	4806      	ldr	r0, [pc, #24]	@ (80014ac <MX_ADC2_Init+0x128>)
 8001494:	f7ff f9ee 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0f9      	beq.n	8001492 <MX_ADC2_Init+0x10e>
  /* USER CODE END ADC2_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bf00      	nop
 80014a2:	3740      	adds	r7, #64	@ 0x40
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	58020800 	.word	0x58020800
 80014ac:	40022100 	.word	0x40022100
 80014b0:	24000000 	.word	0x24000000
 80014b4:	053e2d63 	.word	0x053e2d63
 80014b8:	cccccccd 	.word	0xcccccccd
 80014bc:	10c00010 	.word	0x10c00010

080014c0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80014c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001584 <MX_FDCAN2_Init+0xc4>)
 80014c8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80014ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80014d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80014d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80014dc:	4b28      	ldr	r3, [pc, #160]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80014e2:	4b27      	ldr	r3, [pc, #156]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 10;
 80014e8:	4b25      	ldr	r3, [pc, #148]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014ea:	220a      	movs	r2, #10
 80014ec:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80014ee:	4b24      	ldr	r3, [pc, #144]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 8;
 80014f4:	4b22      	ldr	r3, [pc, #136]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014f6:	2208      	movs	r2, #8
 80014f8:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 80014fa:	4b21      	ldr	r3, [pc, #132]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001500:	4b1f      	ldr	r3, [pc, #124]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001502:	2201      	movs	r2, #1
 8001504:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001506:	4b1e      	ldr	r3, [pc, #120]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001508:	2201      	movs	r2, #1
 800150a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800150c:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800150e:	2201      	movs	r2, #1
 8001510:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001512:	4b1b      	ldr	r3, [pc, #108]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001514:	2201      	movs	r2, #1
 8001516:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001518:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800151a:	2200      	movs	r2, #0
 800151c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800151e:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001520:	2200      	movs	r2, #0
 8001522:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 8001524:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001526:	2201      	movs	r2, #1
 8001528:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800152c:	2208      	movs	r2, #8
 800152e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001532:	2204      	movs	r2, #4
 8001534:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001538:	2200      	movs	r2, #0
 800153a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800153c:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800153e:	2204      	movs	r2, #4
 8001540:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001544:	2200      	movs	r2, #0
 8001546:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001548:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800154a:	2204      	movs	r2, #4
 800154c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800154e:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001550:	2200      	movs	r2, #0
 8001552:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001556:	2200      	movs	r2, #0
 8001558:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800155c:	2208      	movs	r2, #8
 800155e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001562:	2200      	movs	r2, #0
 8001564:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 8001568:	2204      	movs	r2, #4
 800156a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	@ (8001580 <MX_FDCAN2_Init+0xc0>)
 800156e:	f008 ffc3 	bl	800a4f8 <HAL_FDCAN_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8001578:	f000 f986 	bl	8001888 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	24000154 	.word	0x24000154
 8001584:	4000a400 	.word	0x4000a400

08001588 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b0be      	sub	sp, #248	@ 0xf8
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800158e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]
 800159e:	615a      	str	r2, [r3, #20]
 80015a0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
 80015b0:	611a      	str	r2, [r3, #16]
 80015b2:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015b4:	463b      	mov	r3, r7
 80015b6:	22c0      	movs	r2, #192	@ 0xc0
 80015b8:	2100      	movs	r1, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f00e fce8 	bl	800ff90 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015c0:	f04f 0208 	mov.w	r2, #8
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d2:	463b      	mov	r3, r7
 80015d4:	4618      	mov	r0, r3
 80015d6:	f00b faf1 	bl	800cbbc <HAL_RCCEx_PeriphCLKConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015e0:	f000 f952 	bl	8001888 <Error_Handler>
  }

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 80015e4:	2002      	movs	r0, #2
 80015e6:	f7ff faa9 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80015ea:	23c0      	movs	r3, #192	@ 0xc0
 80015ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80015f0:	2302      	movs	r3, #2
 80015f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80015fc:	2301      	movs	r3, #1
 80015fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001602:	2300      	movs	r3, #0
 8001604:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001608:	2304      	movs	r3, #4
 800160a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001612:	4619      	mov	r1, r3
 8001614:	481b      	ldr	r0, [pc, #108]	@ (8001684 <MX_I2C1_Init+0xfc>)
 8001616:	f00d f80d 	bl	800e634 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 800161a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800161e:	f7ff faa9 	bl	8000b74 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8001622:	4819      	ldr	r0, [pc, #100]	@ (8001688 <MX_I2C1_Init+0x100>)
 8001624:	f7ff f982 	bl	800092c <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001628:	2200      	movs	r2, #0
 800162a:	2100      	movs	r1, #0
 800162c:	4816      	ldr	r0, [pc, #88]	@ (8001688 <MX_I2C1_Init+0x100>)
 800162e:	f7ff f955 	bl	80008dc <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C1);
 8001632:	4815      	ldr	r0, [pc, #84]	@ (8001688 <MX_I2C1_Init+0x100>)
 8001634:	f7ff f96a 	bl	800090c <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001638:	4813      	ldr	r0, [pc, #76]	@ (8001688 <MX_I2C1_Init+0x100>)
 800163a:	f7ff f93e 	bl	80008ba <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800163e:	4812      	ldr	r0, [pc, #72]	@ (8001688 <MX_I2C1_Init+0x100>)
 8001640:	f7ff f92b 	bl	800089a <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001644:	2300      	movs	r3, #0
 8001646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  I2C_InitStruct.Timing = 0x00909FCE;
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_I2C1_Init+0x104>)
 800164c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  I2C_InitStruct.DigitalFilter = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  I2C_InitStruct.OwnAddress1 = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001662:	2300      	movs	r3, #0
 8001664:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001668:	2300      	movs	r3, #0
 800166a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800166e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001672:	4619      	mov	r1, r3
 8001674:	4804      	ldr	r0, [pc, #16]	@ (8001688 <MX_I2C1_Init+0x100>)
 8001676:	f00d f8ef 	bl	800e858 <LL_I2C_Init>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	37f8      	adds	r7, #248	@ 0xf8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	58020400 	.word	0x58020400
 8001688:	40005400 	.word	0x40005400
 800168c:	00909fce 	.word	0x00909fce

08001690 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b0be      	sub	sp, #248	@ 0xf8
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 8001696:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800169a:	2220      	movs	r2, #32
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f00e fc76 	bl	800ff90 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
 80016b4:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b6:	463b      	mov	r3, r7
 80016b8:	22c0      	movs	r2, #192	@ 0xc0
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f00e fc67 	bl	800ff90 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80016c2:	f04f 0202 	mov.w	r2, #2
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	4618      	mov	r0, r3
 80016d6:	f00b fa71 	bl	800cbbc <HAL_RCCEx_PeriphCLKConfig>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_UART4_Init+0x54>
  {
    Error_Handler();
 80016e0:	f000 f8d2 	bl	8001888 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80016e4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80016e8:	f7ff fa44 	bl	8000b74 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fa25 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA1   ------> UART4_RX
  PA0   ------> UART4_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_0;
 80016f2:	2303      	movs	r3, #3
 80016f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016f8:	2302      	movs	r3, #2
 80016fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800170a:	2300      	movs	r3, #0
 800170c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001710:	2308      	movs	r3, #8
 8001712:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800171a:	4619      	mov	r1, r3
 800171c:	482a      	ldr	r0, [pc, #168]	@ (80017c8 <MX_UART4_Init+0x138>)
 800171e:	f00c ff89 	bl	800e634 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001722:	f7fe ff0d 	bl	8000540 <__NVIC_GetPriorityGrouping>
 8001726:	4603      	mov	r3, r0
 8001728:	2200      	movs	r2, #0
 800172a:	2100      	movs	r1, #0
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe ff5d 	bl	80005ec <NVIC_EncodePriority>
 8001732:	4603      	mov	r3, r0
 8001734:	4619      	mov	r1, r3
 8001736:	2034      	movs	r0, #52	@ 0x34
 8001738:	f7fe ff2e 	bl	8000598 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 800173c:	2034      	movs	r0, #52	@ 0x34
 800173e:	f7fe ff0d 	bl	800055c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  UART_InitStruct.BaudRate = 115200;
 8001748:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800174c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001762:	230c      	movs	r3, #12
 8001764:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001768:	2300      	movs	r3, #0
 800176a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800176e:	2300      	movs	r3, #0
 8001770:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(UART4, &UART_InitStruct);
 8001774:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001778:	4619      	mov	r1, r3
 800177a:	4814      	ldr	r0, [pc, #80]	@ (80017cc <MX_UART4_Init+0x13c>)
 800177c:	f00d ffe8 	bl	800f750 <LL_USART_Init>
  LL_USART_DisableFIFO(UART4);
 8001780:	4812      	ldr	r0, [pc, #72]	@ (80017cc <MX_UART4_Init+0x13c>)
 8001782:	f7ff f8f3 	bl	800096c <LL_USART_DisableFIFO>
  LL_USART_SetTXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001786:	2100      	movs	r1, #0
 8001788:	4810      	ldr	r0, [pc, #64]	@ (80017cc <MX_UART4_Init+0x13c>)
 800178a:	f7ff f8ff 	bl	800098c <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 800178e:	2100      	movs	r1, #0
 8001790:	480e      	ldr	r0, [pc, #56]	@ (80017cc <MX_UART4_Init+0x13c>)
 8001792:	f7ff f922 	bl	80009da <LL_USART_SetRXFIFOThreshold>
  LL_USART_ConfigAsyncMode(UART4);
 8001796:	480d      	ldr	r0, [pc, #52]	@ (80017cc <MX_UART4_Init+0x13c>)
 8001798:	f7ff f946 	bl	8000a28 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType UART4 */

  /* USER CODE END WKUPType UART4 */

  LL_USART_Enable(UART4);
 800179c:	480b      	ldr	r0, [pc, #44]	@ (80017cc <MX_UART4_Init+0x13c>)
 800179e:	f7ff f8d5 	bl	800094c <LL_USART_Enable>

  /* Polling UART4 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(UART4))) || (!(LL_USART_IsActiveFlag_REACK(UART4))))
 80017a2:	bf00      	nop
 80017a4:	4809      	ldr	r0, [pc, #36]	@ (80017cc <MX_UART4_Init+0x13c>)
 80017a6:	f7ff f955 	bl	8000a54 <LL_USART_IsActiveFlag_TEACK>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0f9      	beq.n	80017a4 <MX_UART4_Init+0x114>
 80017b0:	4806      	ldr	r0, [pc, #24]	@ (80017cc <MX_UART4_Init+0x13c>)
 80017b2:	f7ff f963 	bl	8000a7c <LL_USART_IsActiveFlag_REACK>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f3      	beq.n	80017a4 <MX_UART4_Init+0x114>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	37f8      	adds	r7, #248	@ 0xf8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	58020000 	.word	0x58020000
 80017cc:	40004c00 	.word	0x40004c00

080017d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	463b      	mov	r3, r7
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]
 80017e4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 80017e6:	2002      	movs	r0, #2
 80017e8:	f7ff f9a8 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff f9a5 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 80017f2:	2008      	movs	r0, #8
 80017f4:	f7ff f9a2 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80017f8:	2004      	movs	r0, #4
 80017fa:	f7ff f99f 	bl	8000b3c <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 80017fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001802:	481e      	ldr	r0, [pc, #120]	@ (800187c <MX_GPIO_Init+0xac>)
 8001804:	f7ff f960 	bl	8000ac8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LED_B_Pin|LED_G_Pin);
 8001808:	2118      	movs	r1, #24
 800180a:	481d      	ldr	r0, [pc, #116]	@ (8001880 <MX_GPIO_Init+0xb0>)
 800180c:	f7ff f96a 	bl	8000ae4 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8001810:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001814:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001816:	2301      	movs	r3, #1
 8001818:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001822:	2300      	movs	r3, #0
 8001824:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 8001826:	463b      	mov	r3, r7
 8001828:	4619      	mov	r1, r3
 800182a:	4814      	ldr	r0, [pc, #80]	@ (800187c <MX_GPIO_Init+0xac>)
 800182c:	f00c ff02 	bl	800e634 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15|LL_GPIO_PIN_14;
 8001830:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001834:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001836:	2302      	movs	r3, #2
 8001838:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_12;
 8001846:	230c      	movs	r3, #12
 8001848:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184a:	463b      	mov	r3, r7
 800184c:	4619      	mov	r1, r3
 800184e:	480d      	ldr	r0, [pc, #52]	@ (8001884 <MX_GPIO_Init+0xb4>)
 8001850:	f00c fef0 	bl	800e634 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin|LED_G_Pin;
 8001854:	2318      	movs	r3, #24
 8001856:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001858:	2301      	movs	r3, #1
 800185a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001864:	2300      	movs	r3, #0
 8001866:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	463b      	mov	r3, r7
 800186a:	4619      	mov	r1, r3
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <MX_GPIO_Init+0xb0>)
 800186e:	f00c fee1 	bl	800e634 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	58020c00 	.word	0x58020c00
 8001880:	58020000 	.word	0x58020000
 8001884:	58020400 	.word	0x58020400

08001888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800188c:	b672      	cpsid	i
}
 800188e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <Error_Handler+0x8>

08001894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189a:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <HAL_MspInit+0x30>)
 800189c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018a0:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_MspInit+0x30>)
 80018a2:	f043 0302 	orr.w	r3, r3, #2
 80018a6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_MspInit+0x30>)
 80018ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	58024400 	.word	0x58024400

080018c8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0ba      	sub	sp, #232	@ 0xe8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	22c0      	movs	r2, #192	@ 0xc0
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f00e fb51 	bl	800ff90 <memset>
  if(hfdcan->Instance==FDCAN2)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a2b      	ldr	r2, [pc, #172]	@ (80019a0 <HAL_FDCAN_MspInit+0xd8>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d14f      	bne.n	8001998 <HAL_FDCAN_MspInit+0xd0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018fc:	f04f 0300 	mov.w	r3, #0
 8001900:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001904:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001908:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	4618      	mov	r0, r3
 8001912:	f00b f953 	bl	800cbbc <HAL_RCCEx_PeriphCLKConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800191c:	f7ff ffb4 	bl	8001888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001920:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001922:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001926:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800192c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001930:	4b1c      	ldr	r3, [pc, #112]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001932:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193e:	4b19      	ldr	r3, [pc, #100]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001944:	4a17      	ldr	r2, [pc, #92]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001946:	f043 0302 	orr.w	r3, r3, #2
 800194a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800194e:	4b15      	ldr	r3, [pc, #84]	@ (80019a4 <HAL_FDCAN_MspInit+0xdc>)
 8001950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800195c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001960:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001964:	2302      	movs	r3, #2
 8001966:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001976:	2309      	movs	r3, #9
 8001978:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001980:	4619      	mov	r1, r3
 8001982:	4809      	ldr	r0, [pc, #36]	@ (80019a8 <HAL_FDCAN_MspInit+0xe0>)
 8001984:	f009 ff86 	bl	800b894 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8001988:	2200      	movs	r2, #0
 800198a:	2105      	movs	r1, #5
 800198c:	2014      	movs	r0, #20
 800198e:	f008 fd7e 	bl	800a48e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001992:	2014      	movs	r0, #20
 8001994:	f008 fd95 	bl	800a4c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001998:	bf00      	nop
 800199a:	37e8      	adds	r7, #232	@ 0xe8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	4000a400 	.word	0x4000a400
 80019a4:	58024400 	.word	0x58024400
 80019a8:	58020400 	.word	0x58020400

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <NMI_Handler+0x4>

080019b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <HardFault_Handler+0x4>

080019bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <MemManage_Handler+0x4>

080019c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e6:	f008 fc4b 	bl	800a280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
//	  {
//	#endif /* INCLUDE_xTaskGetSchedulerState */
	  xPortSysTickHandler();
 80019ea:	f005 fc45 	bl	8007278 <xPortSysTickHandler>
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  }
//	#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE END SysTick_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <FDCAN2_IT0_IRQHandler+0x10>)
 80019fa:	f009 fa3d 	bl	800ae78 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	24000154 	.word	0x24000154

08001a08 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	UART_Driver_ISR(UART4);
 8001a0c:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <UART4_IRQHandler+0x10>)
 8001a0e:	f000 fb78 	bl	8002102 <UART_Driver_ISR>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40004c00 	.word	0x40004c00

08001a1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_kill>:

int _kill(int pid, int sig)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a36:	f00e fb3b 	bl	80100b0 <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2216      	movs	r2, #22
 8001a3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_exit>:

void _exit (int status)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ffe7 	bl	8001a2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5e:	bf00      	nop
 8001a60:	e7fd      	b.n	8001a5e <_exit+0x12>

08001a62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	e00a      	b.n	8001a8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a74:	f3af 8000 	nop.w
 8001a78:	4601      	mov	r1, r0
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	60ba      	str	r2, [r7, #8]
 8001a80:	b2ca      	uxtb	r2, r1
 8001a82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	3301      	adds	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dbf0      	blt.n	8001a74 <_read+0x12>
  }

  return len;
 8001a92:	687b      	ldr	r3, [r7, #4]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e009      	b.n	8001ac2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	60ba      	str	r2, [r7, #8]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	dbf1      	blt.n	8001aae <_write+0x12>
  }
  return len;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_close>:

int _close(int file)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001afc:	605a      	str	r2, [r3, #4]
  return 0;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_isatty>:

int _isatty(int file)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b085      	sub	sp, #20
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	@ (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f00e faa0 	bl	80100b0 <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	24080000 	.word	0x24080000
 8001b9c:	00000400 	.word	0x00000400
 8001ba0:	240001f8 	.word	0x240001f8
 8001ba4:	24042e28 	.word	0x24042e28

08001ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ba8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001be4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001bac:	f7fe fcae 	bl	800050c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bb0:	f7fe fbfe 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb4:	480c      	ldr	r0, [pc, #48]	@ (8001be8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bb6:	490d      	ldr	r1, [pc, #52]	@ (8001bec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bbc:	e002      	b.n	8001bc4 <LoopCopyDataInit>

08001bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc2:	3304      	adds	r3, #4

08001bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc8:	d3f9      	bcc.n	8001bbe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001bf8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd0:	e001      	b.n	8001bd6 <LoopFillZerobss>

08001bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd4:	3204      	adds	r2, #4

08001bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd8:	d3fb      	bcc.n	8001bd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bda:	f00e fa6f 	bl	80100bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bde:	f7ff f9c3 	bl	8000f68 <main>
  bx  lr
 8001be2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001be4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001be8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001bec:	24000138 	.word	0x24000138
  ldr r2, =_sidata
 8001bf0:	080125b8 	.word	0x080125b8
  ldr r2, =_sbss
 8001bf4:	24000138 	.word	0x24000138
  ldr r4, =_ebss
 8001bf8:	24042e28 	.word	0x24042e28

08001bfc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC3_IRQHandler>
	...

08001c00 <LL_ADC_REG_StartConversion>:
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <LL_ADC_REG_StartConversion+0x24>)
 8001c0e:	4013      	ands	r3, r2
 8001c10:	f043 0204 	orr.w	r2, r3, #4
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	609a      	str	r2, [r3, #8]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	7fffffc0 	.word	0x7fffffc0

08001c28 <LL_ADC_REG_ReadConversionData16>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	b29b      	uxth	r3, r3
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d101      	bne.n	8001c5a <LL_ADC_IsActiveFlag_EOC+0x18>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2204      	movs	r2, #4
 8001c74:	601a      	str	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
	...

08001c84 <ADC2_Read>:

uint16_t live_buf[3];
uint16_t live_buf_2;

uint16_t ADC2_Read()
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0

    LL_ADC_ClearFlag_EOC(ADC2);
 8001c88:	480d      	ldr	r0, [pc, #52]	@ (8001cc0 <ADC2_Read+0x3c>)
 8001c8a:	f7ff ffed 	bl	8001c68 <LL_ADC_ClearFlag_EOC>
    LL_ADC_REG_StartConversion(ADC2);
 8001c8e:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <ADC2_Read+0x3c>)
 8001c90:	f7ff ffb6 	bl	8001c00 <LL_ADC_REG_StartConversion>

    while (!LL_ADC_IsActiveFlag_EOC(ADC2));
 8001c94:	bf00      	nop
 8001c96:	480a      	ldr	r0, [pc, #40]	@ (8001cc0 <ADC2_Read+0x3c>)
 8001c98:	f7ff ffd3 	bl	8001c42 <LL_ADC_IsActiveFlag_EOC>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0f9      	beq.n	8001c96 <ADC2_Read+0x12>
    LL_ADC_ClearFlag_EOC(ADC2);
 8001ca2:	4807      	ldr	r0, [pc, #28]	@ (8001cc0 <ADC2_Read+0x3c>)
 8001ca4:	f7ff ffe0 	bl	8001c68 <LL_ADC_ClearFlag_EOC>

    live_buf_2 = LL_ADC_REG_ReadConversionData16(ADC2);
 8001ca8:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <ADC2_Read+0x3c>)
 8001caa:	f7ff ffbd 	bl	8001c28 <LL_ADC_REG_ReadConversionData16>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b04      	ldr	r3, [pc, #16]	@ (8001cc4 <ADC2_Read+0x40>)
 8001cb4:	801a      	strh	r2, [r3, #0]

    return live_buf_2;
 8001cb6:	4b03      	ldr	r3, [pc, #12]	@ (8001cc4 <ADC2_Read+0x40>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40022100 	.word	0x40022100
 8001cc4:	24000202 	.word	0x24000202

08001cc8 <ADC1_ReadIndex>:

uint16_t ADC1_ReadIndex(uint8_t index)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]

    LL_ADC_ClearFlag_EOC(ADC1);
 8001cd2:	481d      	ldr	r0, [pc, #116]	@ (8001d48 <ADC1_ReadIndex+0x80>)
 8001cd4:	f7ff ffc8 	bl	8001c68 <LL_ADC_ClearFlag_EOC>
//    LL_ADC_ClearFlag_EOS(ADC1);
    LL_ADC_REG_StartConversion(ADC1);
 8001cd8:	481b      	ldr	r0, [pc, #108]	@ (8001d48 <ADC1_ReadIndex+0x80>)
 8001cda:	f7ff ff91 	bl	8001c00 <LL_ADC_REG_StartConversion>

    for (int i = 0; i < 3; i++) {
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	e015      	b.n	8001d10 <ADC1_ReadIndex+0x48>
        while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 8001ce4:	bf00      	nop
 8001ce6:	4818      	ldr	r0, [pc, #96]	@ (8001d48 <ADC1_ReadIndex+0x80>)
 8001ce8:	f7ff ffab 	bl	8001c42 <LL_ADC_IsActiveFlag_EOC>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f9      	beq.n	8001ce6 <ADC1_ReadIndex+0x1e>
        LL_ADC_ClearFlag_EOC(ADC1);
 8001cf2:	4815      	ldr	r0, [pc, #84]	@ (8001d48 <ADC1_ReadIndex+0x80>)
 8001cf4:	f7ff ffb8 	bl	8001c68 <LL_ADC_ClearFlag_EOC>
        live_buf[i] = LL_ADC_REG_ReadConversionData16(ADC1);
 8001cf8:	4813      	ldr	r0, [pc, #76]	@ (8001d48 <ADC1_ReadIndex+0x80>)
 8001cfa:	f7ff ff95 	bl	8001c28 <LL_ADC_REG_ReadConversionData16>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	4619      	mov	r1, r3
 8001d02:	4a12      	ldr	r2, [pc, #72]	@ (8001d4c <ADC1_ReadIndex+0x84>)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 3; i++) {
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	dde6      	ble.n	8001ce4 <ADC1_ReadIndex+0x1c>
    }
//    while (!LL_ADC_IsActiveFlag_EOS(ADC1));
//    LL_ADC_ClearFlag_EOS(ADC1);

    switch (index) {
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	2b03      	cmp	r3, #3
 8001d1a:	d00c      	beq.n	8001d36 <ADC1_ReadIndex+0x6e>
 8001d1c:	2b03      	cmp	r3, #3
 8001d1e:	dc0d      	bgt.n	8001d3c <ADC1_ReadIndex+0x74>
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d002      	beq.n	8001d2a <ADC1_ReadIndex+0x62>
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d003      	beq.n	8001d30 <ADC1_ReadIndex+0x68>
 8001d28:	e008      	b.n	8001d3c <ADC1_ReadIndex+0x74>
        case 1: return live_buf[0]; // INP0
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <ADC1_ReadIndex+0x84>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	e007      	b.n	8001d40 <ADC1_ReadIndex+0x78>
        case 2: return live_buf[1]; // INP1
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <ADC1_ReadIndex+0x84>)
 8001d32:	885b      	ldrh	r3, [r3, #2]
 8001d34:	e004      	b.n	8001d40 <ADC1_ReadIndex+0x78>
        case 3: return live_buf[2]; // INP3
 8001d36:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <ADC1_ReadIndex+0x84>)
 8001d38:	889b      	ldrh	r3, [r3, #4]
 8001d3a:	e001      	b.n	8001d40 <ADC1_ReadIndex+0x78>
        default: return 0xFFFF; // invalid
 8001d3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    }
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40022000 	.word	0x40022000
 8001d4c:	240001fc 	.word	0x240001fc

08001d50 <LL_USART_IsActiveFlag_FE>:
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d101      	bne.n	8001d68 <LL_USART_IsActiveFlag_FE+0x18>
 8001d64:	2301      	movs	r3, #1
 8001d66:	e000      	b.n	8001d6a <LL_USART_IsActiveFlag_FE+0x1a>
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <LL_USART_IsActiveFlag_NE>:
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d101      	bne.n	8001d8e <LL_USART_IsActiveFlag_NE+0x18>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <LL_USART_IsActiveFlag_NE+0x1a>
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <LL_USART_IsActiveFlag_ORE>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	d101      	bne.n	8001db4 <LL_USART_IsActiveFlag_ORE+0x18>
 8001db0:	2301      	movs	r3, #1
 8001db2:	e000      	b.n	8001db6 <LL_USART_IsActiveFlag_ORE+0x1a>
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	2b20      	cmp	r3, #32
 8001dd4:	d101      	bne.n	8001dda <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df8:	2b80      	cmp	r3, #128	@ 0x80
 8001dfa:	d101      	bne.n	8001e00 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	621a      	str	r2, [r3, #32]
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NECF          LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2204      	movs	r2, #4
 8001e34:	621a      	str	r2, [r3, #32]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	621a      	str	r2, [r3, #32]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b089      	sub	sp, #36	@ 0x24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	e853 3f00 	ldrex	r3, [r3]
 8001e6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f043 0320 	orr.w	r3, r3, #32
 8001e76:	61fb      	str	r3, [r7, #28]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	61ba      	str	r2, [r7, #24]
 8001e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e80:	6979      	ldr	r1, [r7, #20]
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	e841 2300 	strex	r3, r2, [r1]
 8001e88:	613b      	str	r3, [r7, #16]
   return(result);
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1e9      	bne.n	8001e64 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	3724      	adds	r7, #36	@ 0x24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_USART_EnableIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b089      	sub	sp, #36	@ 0x24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	e853 3f00 	ldrex	r3, [r3]
 8001eb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	61ba      	str	r2, [r7, #24]
 8001ec0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ec2:	6979      	ldr	r1, [r7, #20]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	e841 2300 	strex	r3, r2, [r1]
 8001eca:	613b      	str	r3, [r7, #16]
   return(result);
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1e9      	bne.n	8001ea6 <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 8001ed2:	bf00      	nop
 8001ed4:	bf00      	nop
 8001ed6:	3724      	adds	r7, #36	@ 0x24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_USART_DisableIT_TXE_TXFNF>:
  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b089      	sub	sp, #36	@ 0x24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	e853 3f00 	ldrex	r3, [r3]
 8001ef2:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001efa:	61fb      	str	r3, [r7, #28]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	61ba      	str	r2, [r7, #24]
 8001f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f04:	6979      	ldr	r1, [r7, #20]
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	e841 2300 	strex	r3, r2, [r1]
 8001f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1e9      	bne.n	8001ee8 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	3724      	adds	r7, #36	@ 0x24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0320 	and.w	r3, r3, #32
 8001f32:	2b20      	cmp	r3, #32
 8001f34:	d101      	bne.n	8001f3a <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f58:	2b80      	cmp	r3, #128	@ 0x80
 8001f5a:	d101      	bne.n	8001f60 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e000      	b.n	8001f62 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	b2db      	uxtb	r3, r3
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001f94:	78fa      	ldrb	r2, [r7, #3]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
	...

08001fa8 <UART_Driver_Get>:
/*************************************************
 *                  HELPER                       *
 *************************************************/

static UART_Driver_t *UART_Driver_Get(USART_TypeDef *uart)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	e013      	b.n	8001fde <UART_Driver_Get+0x36>
    {
        if (uart_drivers[i].uart == uart)
 8001fb6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff4 <UART_Driver_Get+0x4c>)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2164      	movs	r1, #100	@ 0x64
 8001fbc:	fb01 f303 	mul.w	r3, r1, r3
 8001fc0:	4413      	add	r3, r2
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d106      	bne.n	8001fd8 <UART_Driver_Get+0x30>
        {
            return &uart_drivers[i];
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2264      	movs	r2, #100	@ 0x64
 8001fce:	fb02 f303 	mul.w	r3, r2, r3
 8001fd2:	4a08      	ldr	r2, [pc, #32]	@ (8001ff4 <UART_Driver_Get+0x4c>)
 8001fd4:	4413      	add	r3, r2
 8001fd6:	e006      	b.n	8001fe6 <UART_Driver_Get+0x3e>
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	dde8      	ble.n	8001fb6 <UART_Driver_Get+0xe>
        }
    }
    return NULL;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	24000008 	.word	0x24000008

08001ff8 <UART_Driver_Init>:
/*************************************************
 *                    Init                       *
 *************************************************/

Std_ReturnType UART_Driver_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af02      	add	r7, sp, #8
    RingBuffer_Create(&uart_drivers[0].rx_buffer, 1, "UART4_RX", uart4_rx_data, UART6_BUFFER_SIZE);
 8001ffe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <UART_Driver_Init+0x38>)
 8002006:	4a0b      	ldr	r2, [pc, #44]	@ (8002034 <UART_Driver_Init+0x3c>)
 8002008:	2101      	movs	r1, #1
 800200a:	480b      	ldr	r0, [pc, #44]	@ (8002038 <UART_Driver_Init+0x40>)
 800200c:	f007 ffe6 	bl	8009fdc <RingBuffer_Create>
    RingBuffer_Create(&uart_drivers[0].tx_buffer, 2, "UART4_TX", uart4_tx_data, UART6_BUFFER_SIZE);
 8002010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	4b09      	ldr	r3, [pc, #36]	@ (800203c <UART_Driver_Init+0x44>)
 8002018:	4a09      	ldr	r2, [pc, #36]	@ (8002040 <UART_Driver_Init+0x48>)
 800201a:	2102      	movs	r1, #2
 800201c:	4809      	ldr	r0, [pc, #36]	@ (8002044 <UART_Driver_Init+0x4c>)
 800201e:	f007 ffdd 	bl	8009fdc <RingBuffer_Create>

//    LL_USART_EnableIT_ERROR(UART4);
    LL_USART_EnableIT_RXNE(UART4);
 8002022:	4809      	ldr	r0, [pc, #36]	@ (8002048 <UART_Driver_Init+0x50>)
 8002024:	f7ff ff1a 	bl	8001e5c <LL_USART_EnableIT_RXNE_RXFNE>

    return E_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	24000204 	.word	0x24000204
 8002034:	08011018 	.word	0x08011018
 8002038:	2400000c 	.word	0x2400000c
 800203c:	24000604 	.word	0x24000604
 8002040:	08011024 	.word	0x08011024
 8002044:	2400003c 	.word	0x2400003c
 8002048:	40004c00 	.word	0x40004c00

0800204c <UART_Driver_Read>:
/*************************************************
 *                     API                       *
 *************************************************/

int UART_Driver_Read(USART_TypeDef *uart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ffa7 	bl	8001fa8 <UART_Driver_Get>
 800205a:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d102      	bne.n	8002068 <UART_Driver_Read+0x1c>
        return -1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	e00e      	b.n	8002086 <UART_Driver_Read+0x3a>

    RingBufElement data;
    if (RingBuffer_Get(&driver->rx_buffer, &data))
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3304      	adds	r3, #4
 800206c:	f107 020b 	add.w	r2, r7, #11
 8002070:	4611      	mov	r1, r2
 8002072:	4618      	mov	r0, r3
 8002074:	f008 f82b 	bl	800a0ce <RingBuffer_Get>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <UART_Driver_Read+0x36>
    {
        return data;
 800207e:	7afb      	ldrb	r3, [r7, #11]
 8002080:	e001      	b.n	8002086 <UART_Driver_Read+0x3a>
    }
    return -1;
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <UART_Driver_Write>:

void UART_Driver_Write(USART_TypeDef *uart, uint8_t data)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b084      	sub	sp, #16
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	70fb      	strb	r3, [r7, #3]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff84 	bl	8001fa8 <UART_Driver_Get>
 80020a0:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d011      	beq.n	80020cc <UART_Driver_Write+0x3e>
        return;

    while (!RingBuffer_Put(&driver->tx_buffer, data))
 80020a8:	bf00      	nop
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3334      	adds	r3, #52	@ 0x34
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	4611      	mov	r1, r2
 80020b2:	4618      	mov	r0, r3
 80020b4:	f007 ffc5 	bl	800a042 <RingBuffer_Put>
 80020b8:	4603      	mov	r3, r0
 80020ba:	f083 0301 	eor.w	r3, r3, #1
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1f2      	bne.n	80020aa <UART_Driver_Write+0x1c>
    {
        // vTaskDelay(pdMS_TO_TICKS(1));
    }
    LL_USART_EnableIT_TXE(uart);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff feea 	bl	8001e9e <LL_USART_EnableIT_TXE_TXFNF>
 80020ca:	e000      	b.n	80020ce <UART_Driver_Write+0x40>
        return;
 80020cc:	bf00      	nop
}
 80020ce:	3710      	adds	r7, #16
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <UART_Driver_IsDataAvailable>:
        str++;
    }
}

_Bool UART_Driver_IsDataAvailable(USART_TypeDef *uart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff63 	bl	8001fa8 <UART_Driver_Get>
 80020e2:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <UART_Driver_IsDataAvailable+0x1a>
        return false;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e005      	b.n	80020fa <UART_Driver_IsDataAvailable+0x26>

    return RingBuffer_IsDataAvailable(&driver->rx_buffer);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	3304      	adds	r3, #4
 80020f2:	4618      	mov	r0, r3
 80020f4:	f008 f82c 	bl	800a150 <RingBuffer_IsDataAvailable>
 80020f8:	4603      	mov	r3, r0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <UART_Driver_ISR>:
    UART_Driver_FlushRx(uart);
    UART_Driver_FlushTx(uart);
}

void UART_Driver_ISR(USART_TypeDef *uart)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b084      	sub	sp, #16
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff ff4c 	bl	8001fa8 <UART_Driver_Get>
 8002110:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d053      	beq.n	80021c0 <UART_Driver_ISR+0xbe>
        return;

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff fe52 	bl	8001dc2 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d02c      	beq.n	800217e <UART_Driver_ISR+0x7c>
        (LL_USART_IsEnabledIT_RXNE(uart) != RESET))
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff fefc 	bl	8001f22 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 800212a:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 800212c:	2b00      	cmp	r3, #0
 800212e:	d026      	beq.n	800217e <UART_Driver_ISR+0x7c>
    {
        uint8_t data = LL_USART_ReceiveData8(uart);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff ff1c 	bl	8001f6e <LL_USART_ReceiveData8>
 8002136:	4603      	mov	r3, r0
 8002138:	72fb      	strb	r3, [r7, #11]

        if (LL_USART_IsActiveFlag_ORE(uart))
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff fe2e 	bl	8001d9c <LL_USART_IsActiveFlag_ORE>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d002      	beq.n	800214c <UART_Driver_ISR+0x4a>
        {
            LL_USART_ClearFlag_ORE(uart);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff fe7b 	bl	8001e42 <LL_USART_ClearFlag_ORE>
        }
        if (LL_USART_IsActiveFlag_FE(uart))
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff fdff 	bl	8001d50 <LL_USART_IsActiveFlag_FE>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <UART_Driver_ISR+0x5c>
        {
            LL_USART_ClearFlag_FE(uart);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff fe58 	bl	8001e0e <LL_USART_ClearFlag_FE>
        }
        if (LL_USART_IsActiveFlag_NE(uart))
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff fe09 	bl	8001d76 <LL_USART_IsActiveFlag_NE>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <UART_Driver_ISR+0x6e>
        {
            LL_USART_ClearFlag_NE(uart);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff fe5c 	bl	8001e28 <LL_USART_ClearFlag_NE>
        }
        RingBuffer_Put(&driver->rx_buffer, data);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	3304      	adds	r3, #4
 8002174:	7afa      	ldrb	r2, [r7, #11]
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f007 ff62 	bl	800a042 <RingBuffer_Put>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff fe32 	bl	8001de8 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d01b      	beq.n	80021c2 <UART_Driver_ISR+0xc0>
        (LL_USART_IsEnabledIT_TXE(uart) != RESET))
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff fedc 	bl	8001f48 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002190:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 8002192:	2b00      	cmp	r3, #0
 8002194:	d015      	beq.n	80021c2 <UART_Driver_ISR+0xc0>
    {
        uint8_t tx_data;
        if (RingBuffer_Get(&driver->tx_buffer, &tx_data))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	3334      	adds	r3, #52	@ 0x34
 800219a:	f107 020a 	add.w	r2, r7, #10
 800219e:	4611      	mov	r1, r2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f007 ff94 	bl	800a0ce <RingBuffer_Get>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <UART_Driver_ISR+0xb6>
        {
            LL_USART_TransmitData8(uart, tx_data);
 80021ac:	7abb      	ldrb	r3, [r7, #10]
 80021ae:	4619      	mov	r1, r3
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7ff fee9 	bl	8001f88 <LL_USART_TransmitData8>
 80021b6:	e004      	b.n	80021c2 <UART_Driver_ISR+0xc0>
        }
        else
        {
            LL_USART_DisableIT_TXE(uart);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff fe91 	bl	8001ee0 <LL_USART_DisableIT_TXE_TXFNF>
 80021be:	e000      	b.n	80021c2 <UART_Driver_ISR+0xc0>
        return;
 80021c0:	bf00      	nop
        }
    }
}
 80021c2:	3710      	adds	r7, #16
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <CDC_RingBuffer_Init>:
/*************************************************
 *                 Function Define               *
 *************************************************/

void CDC_RingBuffer_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af02      	add	r7, sp, #8
	RingBuffer_Create(&cdcTxRingBuffer, 3, "CDC_TX", cdcTxBuffer, CDC_TX_RING_BUFFER_SIZE);
 80021ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <CDC_RingBuffer_Init+0x30>)
 80021d6:	4a09      	ldr	r2, [pc, #36]	@ (80021fc <CDC_RingBuffer_Init+0x34>)
 80021d8:	2103      	movs	r1, #3
 80021da:	4809      	ldr	r0, [pc, #36]	@ (8002200 <CDC_RingBuffer_Init+0x38>)
 80021dc:	f007 fefe 	bl	8009fdc <RingBuffer_Create>
    RingBuffer_Create(&cdcRxRingBuffer, 4, "CDC_RX", cdcRxBuffer, CDC_RX_RING_BUFFER_SIZE);
 80021e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	4b07      	ldr	r3, [pc, #28]	@ (8002204 <CDC_RingBuffer_Init+0x3c>)
 80021e8:	4a07      	ldr	r2, [pc, #28]	@ (8002208 <CDC_RingBuffer_Init+0x40>)
 80021ea:	2104      	movs	r1, #4
 80021ec:	4807      	ldr	r0, [pc, #28]	@ (800220c <CDC_RingBuffer_Init+0x44>)
 80021ee:	f007 fef5 	bl	8009fdc <RingBuffer_Create>
}
 80021f2:	bf00      	nop
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	24001234 	.word	0x24001234
 80021fc:	08011030 	.word	0x08011030
 8002200:	24001a34 	.word	0x24001a34
 8002204:	24000a04 	.word	0x24000a04
 8002208:	08011038 	.word	0x08011038
 800220c:	24001204 	.word	0x24001204

08002210 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002214:	f3bf 8f4f 	dsb	sy
}
 8002218:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <__NVIC_SystemReset+0x24>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002222:	4904      	ldr	r1, [pc, #16]	@ (8002234 <__NVIC_SystemReset+0x24>)
 8002224:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <__NVIC_SystemReset+0x28>)
 8002226:	4313      	orrs	r3, r2
 8002228:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800222a:	f3bf 8f4f 	dsb	sy
}
 800222e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <__NVIC_SystemReset+0x20>
 8002234:	e000ed00 	.word	0xe000ed00
 8002238:	05fa0004 	.word	0x05fa0004

0800223c <CMD_Clear_CLI>:

/*************************************************
 *             Command List Function             *
 *************************************************/

static void CMD_Clear_CLI(EmbeddedCli *cli, char *args, void *context) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b088      	sub	sp, #32
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "\33[2J");
 8002248:	f107 0314 	add.w	r3, r7, #20
 800224c:	4a07      	ldr	r2, [pc, #28]	@ (800226c <CMD_Clear_CLI+0x30>)
 800224e:	210a      	movs	r1, #10
 8002250:	4618      	mov	r0, r3
 8002252:	f00d fd49 	bl	800fce8 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 fd15 	bl	8002c8c <embeddedCliPrint>
}
 8002262:	bf00      	nop
 8002264:	3720      	adds	r7, #32
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	08011170 	.word	0x08011170

08002270 <CMD_Reset>:

static void CMD_Reset(EmbeddedCli *cli, char *args, void *context) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
	NVIC_SystemReset();
 800227c:	f7ff ffc8 	bl	8002210 <__NVIC_SystemReset>

08002280 <CMD_Ping>:
    embeddedCliPrint(cli, "");
}

static void CMD_Ping(EmbeddedCli *cli, char *args, void *context) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b09c      	sub	sp, #112	@ 0x70
 8002284:	af02      	add	r7, sp, #8
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 800228c:	68b8      	ldr	r0, [r7, #8]
 800228e:	f000 fdf5 	bl	8002e7c <embeddedCliGetTokenCount>
 8002292:	4603      	mov	r3, r0
 8002294:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 2) {
 8002298:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800229c:	2b01      	cmp	r3, #1
 800229e:	d804      	bhi.n	80022aa <CMD_Ping+0x2a>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 80022a0:	4934      	ldr	r1, [pc, #208]	@ (8002374 <CMD_Ping+0xf4>)
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 fcf2 	bl	8002c8c <embeddedCliPrint>
        return;
 80022a8:	e060      	b.n	800236c <CMD_Ping+0xec>
    }

    const char *s_dst = embeddedCliGetToken(args, 1);
 80022aa:	2101      	movs	r1, #1
 80022ac:	68b8      	ldr	r0, [r7, #8]
 80022ae:	f000 fdaf 	bl	8002e10 <embeddedCliGetToken>
 80022b2:	6638      	str	r0, [r7, #96]	@ 0x60
    const char *s_port = embeddedCliGetToken(args, 2);
 80022b4:	2102      	movs	r1, #2
 80022b6:	68b8      	ldr	r0, [r7, #8]
 80022b8:	f000 fdaa 	bl	8002e10 <embeddedCliGetToken>
 80022bc:	65f8      	str	r0, [r7, #92]	@ 0x5c

    if (!s_dst || !s_port) {
 80022be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d002      	beq.n	80022ca <CMD_Ping+0x4a>
 80022c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d104      	bne.n	80022d4 <CMD_Ping+0x54>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 80022ca:	492a      	ldr	r1, [pc, #168]	@ (8002374 <CMD_Ping+0xf4>)
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 fcdd 	bl	8002c8c <embeddedCliPrint>
        return;
 80022d2:	e04b      	b.n	800236c <CMD_Ping+0xec>
    }

    long dst_l = strtol(s_dst, NULL, 0);
 80022d4:	2200      	movs	r2, #0
 80022d6:	2100      	movs	r1, #0
 80022d8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80022da:	f00d fbc9 	bl	800fa70 <strtol>
 80022de:	65b8      	str	r0, [r7, #88]	@ 0x58
    long port_l = strtol(s_port, NULL, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2100      	movs	r1, #0
 80022e4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80022e6:	f00d fbc3 	bl	800fa70 <strtol>
 80022ea:	6578      	str	r0, [r7, #84]	@ 0x54

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 80022ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	db08      	blt.n	8002304 <CMD_Ping+0x84>
 80022f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022f4:	2bff      	cmp	r3, #255	@ 0xff
 80022f6:	dc05      	bgt.n	8002304 <CMD_Ping+0x84>
 80022f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db02      	blt.n	8002304 <CMD_Ping+0x84>
 80022fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002300:	2bff      	cmp	r3, #255	@ 0xff
 8002302:	dd04      	ble.n	800230e <CMD_Ping+0x8e>
        embeddedCliPrint(cli, "Invalid arguments. dst and port: 0..255");
 8002304:	491c      	ldr	r1, [pc, #112]	@ (8002378 <CMD_Ping+0xf8>)
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f000 fcc0 	bl	8002c8c <embeddedCliPrint>
        return;
 800230c:	e02e      	b.n	800236c <CMD_Ping+0xec>
    }

    uint8_t dst = (uint8_t) dst_l;
 800230e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002310:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t port = (uint8_t) port_l;
 8002314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002316:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

    conn = csp_connect(CSP_PRIO_NORM, dst, port, 1000, CSP_O_NONE);
 800231a:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800231e:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8002322:	2300      	movs	r3, #0
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800232a:	2002      	movs	r0, #2
 800232c:	f006 f8da 	bl	80084e4 <csp_connect>
 8002330:	4603      	mov	r3, r0
 8002332:	4a12      	ldr	r2, [pc, #72]	@ (800237c <CMD_Ping+0xfc>)
 8002334:	6013      	str	r3, [r2, #0]
    if (conn == NULL) {
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <CMD_Ping+0xfc>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d104      	bne.n	8002348 <CMD_Ping+0xc8>
        embeddedCliPrint(cli, "csp_connect: Connection failed (NULL)");
 800233e:	4910      	ldr	r1, [pc, #64]	@ (8002380 <CMD_Ping+0x100>)
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f000 fca3 	bl	8002c8c <embeddedCliPrint>
        return;
 8002346:	e011      	b.n	800236c <CMD_Ping+0xec>
    }

    char out[64];
    snprintf(out, sizeof(out), "Connected to dst=%u port=%u", (unsigned)dst, (unsigned)port);
 8002348:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800234c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8002350:	f107 0010 	add.w	r0, r7, #16
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	4613      	mov	r3, r2
 8002358:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <CMD_Ping+0x104>)
 800235a:	2140      	movs	r1, #64	@ 0x40
 800235c:	f00d fcc4 	bl	800fce8 <sniprintf>
    embeddedCliPrint(cli, out);
 8002360:	f107 0310 	add.w	r3, r7, #16
 8002364:	4619      	mov	r1, r3
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fc90 	bl	8002c8c <embeddedCliPrint>
}
 800236c:	3768      	adds	r7, #104	@ 0x68
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	08011178 	.word	0x08011178
 8002378:	08011194 	.word	0x08011194
 800237c:	24001a64 	.word	0x24001a64
 8002380:	080111bc 	.word	0x080111bc
 8002384:	080111e4 	.word	0x080111e4

08002388 <CMD_Send>:

static void CMD_Send(EmbeddedCli *cli, char *args, void *context) {
 8002388:	b580      	push	{r7, lr}
 800238a:	b0c6      	sub	sp, #280	@ 0x118
 800238c:	af02      	add	r7, sp, #8
 800238e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002392:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002396:	6018      	str	r0, [r3, #0]
 8002398:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800239c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023a0:	6019      	str	r1, [r3, #0]
 80023a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80023a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80023aa:	601a      	str	r2, [r3, #0]
    (void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 80023ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80023b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	f000 fd61 	bl	8002e7c <embeddedCliGetTokenCount>
 80023ba:	4603      	mov	r3, r0
 80023bc:	f8a7 3100 	strh.w	r3, [r7, #256]	@ 0x100
    if (tok_count < 3) {
 80023c0:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d808      	bhi.n	80023da <CMD_Send+0x52>
        embeddedCliPrint(cli, "Usage: csp_send <dst> <port> <message>");
 80023c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80023cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80023d0:	49bc      	ldr	r1, [pc, #752]	@ (80026c4 <CMD_Send+0x33c>)
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	f000 fc5a 	bl	8002c8c <embeddedCliPrint>
        return;
 80023d8:	e170      	b.n	80026bc <CMD_Send+0x334>
    }

    const char *s_dst  = embeddedCliGetToken(args, 1);
 80023da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80023de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023e2:	2101      	movs	r1, #1
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	f000 fd13 	bl	8002e10 <embeddedCliGetToken>
 80023ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    const char *s_port = embeddedCliGetToken(args, 2);
 80023ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80023f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023f6:	2102      	movs	r1, #2
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	f000 fd09 	bl	8002e10 <embeddedCliGetToken>
 80023fe:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8

    long dst_l  = strtol(s_dst,  NULL, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800240a:	f00d fb31 	bl	800fa70 <strtol>
 800240e:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
    long port_l = strtol(s_port, NULL, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800241a:	f00d fb29 	bl	800fa70 <strtol>
 800241e:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 8002422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002426:	2b00      	cmp	r3, #0
 8002428:	db0b      	blt.n	8002442 <CMD_Send+0xba>
 800242a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800242e:	2bff      	cmp	r3, #255	@ 0xff
 8002430:	dc07      	bgt.n	8002442 <CMD_Send+0xba>
 8002432:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002436:	2b00      	cmp	r3, #0
 8002438:	db03      	blt.n	8002442 <CMD_Send+0xba>
 800243a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800243e:	2bff      	cmp	r3, #255	@ 0xff
 8002440:	dd08      	ble.n	8002454 <CMD_Send+0xcc>
        embeddedCliPrint(cli, "Invalid dst/port. Range: 0..255");
 8002442:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002446:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800244a:	499f      	ldr	r1, [pc, #636]	@ (80026c8 <CMD_Send+0x340>)
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	f000 fc1d 	bl	8002c8c <embeddedCliPrint>
        return;
 8002452:	e133      	b.n	80026bc <CMD_Send+0x334>
    }

    uint8_t dst   = (uint8_t) dst_l;
 8002454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002458:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
    uint8_t dport = (uint8_t) port_l;
 800245c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002460:	f887 30ee 	strb.w	r3, [r7, #238]	@ 0xee

    size_t msg_len = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    for (uint16_t i = 3; i <= tok_count; ++i) {
 800246a:	2303      	movs	r3, #3
 800246c:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
 8002470:	e025      	b.n	80024be <CMD_Send+0x136>
        const char *tk = embeddedCliGetToken(args, i);
 8002472:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8002476:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800247a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800247e:	4611      	mov	r1, r2
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	f000 fcc5 	bl	8002e10 <embeddedCliGetToken>
 8002486:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
        msg_len += strlen(tk);
 800248a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800248e:	f7fd ff31 	bl	80002f4 <strlen>
 8002492:	4602      	mov	r2, r0
 8002494:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002498:	4413      	add	r3, r2
 800249a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        if (i != tok_count) msg_len += 1;
 800249e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80024a2:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d004      	beq.n	80024b4 <CMD_Send+0x12c>
 80024aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024ae:	3301      	adds	r3, #1
 80024b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    for (uint16_t i = 3; i <= tok_count; ++i) {
 80024b4:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80024b8:	3301      	adds	r3, #1
 80024ba:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
 80024be:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80024c2:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d9d3      	bls.n	8002472 <CMD_Send+0xea>
    }

    if (msg_len == 0) {
 80024ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d108      	bne.n	80024e4 <CMD_Send+0x15c>
        embeddedCliPrint(cli, "Empty message");
 80024d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80024d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024da:	497c      	ldr	r1, [pc, #496]	@ (80026cc <CMD_Send+0x344>)
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	f000 fbd5 	bl	8002c8c <embeddedCliPrint>
        return;
 80024e2:	e0eb      	b.n	80026bc <CMD_Send+0x334>
    }

    const uint32_t timeout_ms = 1000;
 80024e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    csp_conn_t *conn = csp_connect(CSP_PRIO_NORM, dst, dport, timeout_ms, CSP_O_NONE);
 80024ec:	f897 20ee 	ldrb.w	r2, [r7, #238]	@ 0xee
 80024f0:	f897 10ef 	ldrb.w	r1, [r7, #239]	@ 0xef
 80024f4:	2300      	movs	r3, #0
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80024fc:	2002      	movs	r0, #2
 80024fe:	f005 fff1 	bl	80084e4 <csp_connect>
 8002502:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
    if (conn == NULL) {
 8002506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800250a:	2b00      	cmp	r3, #0
 800250c:	d108      	bne.n	8002520 <CMD_Send+0x198>
        embeddedCliPrint(cli, "csp_connect failed");
 800250e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002512:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002516:	496e      	ldr	r1, [pc, #440]	@ (80026d0 <CMD_Send+0x348>)
 8002518:	6818      	ldr	r0, [r3, #0]
 800251a:	f000 fbb7 	bl	8002c8c <embeddedCliPrint>
        return;
 800251e:	e0cd      	b.n	80026bc <CMD_Send+0x334>
    }

    csp_packet_t *pkt = csp_buffer_get(msg_len);
 8002520:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8002524:	f005 fc3a 	bl	8007d9c <csp_buffer_get>
 8002528:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
    if (pkt == NULL) {
 800252c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10c      	bne.n	800254e <CMD_Send+0x1c6>
        csp_close(conn);
 8002534:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8002538:	f005 ff6f 	bl	800841a <csp_close>
        embeddedCliPrint(cli, "csp_buffer_get failed");
 800253c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002540:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002544:	4963      	ldr	r1, [pc, #396]	@ (80026d4 <CMD_Send+0x34c>)
 8002546:	6818      	ldr	r0, [r3, #0]
 8002548:	f000 fba0 	bl	8002c8c <embeddedCliPrint>
        return;
 800254c:	e0b6      	b.n	80026bc <CMD_Send+0x334>
    }

    size_t off = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    for (uint16_t i = 3; i <= tok_count; ++i) {
 8002554:	2303      	movs	r3, #3
 8002556:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
 800255a:	e03a      	b.n	80025d2 <CMD_Send+0x24a>
        const char *tk = embeddedCliGetToken(args, i);
 800255c:	f8b7 2102 	ldrh.w	r2, [r7, #258]	@ 0x102
 8002560:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002564:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002568:	4611      	mov	r1, r2
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	f000 fc50 	bl	8002e10 <embeddedCliGetToken>
 8002570:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
        size_t l = strlen(tk);
 8002574:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8002578:	f7fd febc 	bl	80002f4 <strlen>
 800257c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
        memcpy(&pkt->data[off], tk, l);
 8002580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002584:	3310      	adds	r3, #16
 8002586:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800258a:	4413      	add	r3, r2
 800258c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002590:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8002594:	4618      	mov	r0, r3
 8002596:	f00d fdb8 	bl	801010a <memcpy>
        off += l;
 800259a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800259e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025a2:	4413      	add	r3, r2
 80025a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        if (i != tok_count) pkt->data[off++] = ' ';
 80025a8:	f8b7 2102 	ldrh.w	r2, [r7, #258]	@ 0x102
 80025ac:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d009      	beq.n	80025c8 <CMD_Send+0x240>
 80025b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80025b8:	1c5a      	adds	r2, r3, #1
 80025ba:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80025be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80025c2:	4413      	add	r3, r2
 80025c4:	2220      	movs	r2, #32
 80025c6:	741a      	strb	r2, [r3, #16]
    for (uint16_t i = 3; i <= tok_count; ++i) {
 80025c8:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 80025cc:	3301      	adds	r3, #1
 80025ce:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
 80025d2:	f8b7 2102 	ldrh.w	r2, [r7, #258]	@ 0x102
 80025d6:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 80025da:	429a      	cmp	r2, r3
 80025dc:	d9be      	bls.n	800255c <CMD_Send+0x1d4>
    }
    pkt->length = (uint16_t) msg_len;
 80025de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025e8:	815a      	strh	r2, [r3, #10]

    if (csp_send(conn, pkt, 1000) == CSP_ERR_NONE) {
 80025ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025ee:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 80025f2:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80025f6:	f006 fb8f 	bl	8008d18 <csp_send>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d110      	bne.n	8002622 <CMD_Send+0x29a>
        csp_buffer_free(pkt);
 8002600:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8002604:	f005 fc66 	bl	8007ed4 <csp_buffer_free>
        csp_close(conn);
 8002608:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800260c:	f005 ff05 	bl	800841a <csp_close>
        embeddedCliPrint(cli, "csp_send failed");
 8002610:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002614:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002618:	492f      	ldr	r1, [pc, #188]	@ (80026d8 <CMD_Send+0x350>)
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	f000 fb36 	bl	8002c8c <embeddedCliPrint>
        return;
 8002620:	e04c      	b.n	80026bc <CMD_Send+0x334>
    }

    csp_packet_t *reply = csp_read(conn, 1000);
 8002622:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002626:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800262a:	f006 fa6b 	bl	8008b04 <csp_read>
 800262e:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    if (reply) {
 8002632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002636:	2b00      	cmp	r3, #0
 8002638:	d022      	beq.n	8002680 <CMD_Send+0x2f8>
        char out[128];
        snprintf(out, sizeof(out), "Reply (%u bytes): %.*s", reply->length, reply->length, reply->data);
 800263a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800263e:	895b      	ldrh	r3, [r3, #10]
 8002640:	4619      	mov	r1, r3
 8002642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002646:	895b      	ldrh	r3, [r3, #10]
 8002648:	461a      	mov	r2, r3
 800264a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800264e:	3310      	adds	r3, #16
 8002650:	f107 0010 	add.w	r0, r7, #16
 8002654:	9301      	str	r3, [sp, #4]
 8002656:	9200      	str	r2, [sp, #0]
 8002658:	460b      	mov	r3, r1
 800265a:	4a20      	ldr	r2, [pc, #128]	@ (80026dc <CMD_Send+0x354>)
 800265c:	2180      	movs	r1, #128	@ 0x80
 800265e:	f00d fb43 	bl	800fce8 <sniprintf>
        embeddedCliPrint(cli, out);
 8002662:	f107 0210 	add.w	r2, r7, #16
 8002666:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800266a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800266e:	4611      	mov	r1, r2
 8002670:	6818      	ldr	r0, [r3, #0]
 8002672:	f000 fb0b 	bl	8002c8c <embeddedCliPrint>
        csp_buffer_free(reply);
 8002676:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800267a:	f005 fc2b 	bl	8007ed4 <csp_buffer_free>
 800267e:	e007      	b.n	8002690 <CMD_Send+0x308>
    } else {
        embeddedCliPrint(cli, "No reply received (timeout)");
 8002680:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002684:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002688:	4915      	ldr	r1, [pc, #84]	@ (80026e0 <CMD_Send+0x358>)
 800268a:	6818      	ldr	r0, [r3, #0]
 800268c:	f000 fafe 	bl	8002c8c <embeddedCliPrint>
    }

    csp_close(conn);
 8002690:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8002694:	f005 fec1 	bl	800841a <csp_close>

    char out2[64];
    snprintf(out2, sizeof(out2), "Sent %u bytes", (unsigned)msg_len);
 8002698:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 800269c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80026a0:	4a10      	ldr	r2, [pc, #64]	@ (80026e4 <CMD_Send+0x35c>)
 80026a2:	2140      	movs	r1, #64	@ 0x40
 80026a4:	f00d fb20 	bl	800fce8 <sniprintf>
    embeddedCliPrint(cli, out2);
 80026a8:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 80026ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80026b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80026b4:	4611      	mov	r1, r2
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	f000 fae8 	bl	8002c8c <embeddedCliPrint>
}
 80026bc:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	08011200 	.word	0x08011200
 80026c8:	08011228 	.word	0x08011228
 80026cc:	08011248 	.word	0x08011248
 80026d0:	08011258 	.word	0x08011258
 80026d4:	0801126c 	.word	0x0801126c
 80026d8:	08011284 	.word	0x08011284
 80026dc:	08011294 	.word	0x08011294
 80026e0:	080112ac 	.word	0x080112ac
 80026e4:	080112c8 	.word	0x080112c8

080026e8 <CMD_Close>:


static void CMD_Close(EmbeddedCli *cli, char *args, void *context){
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
	csp_close(conn);
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <CMD_Close+0x28>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f005 fe8e 	bl	800841a <csp_close>
	embeddedCliPrint(cli, "Close CSP");
 80026fe:	4905      	ldr	r1, [pc, #20]	@ (8002714 <CMD_Close+0x2c>)
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f000 fac3 	bl	8002c8c <embeddedCliPrint>
}
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	24001a64 	.word	0x24001a64
 8002714:	080112d8 	.word	0x080112d8

08002718 <CMD_Get_Temperature>:

static void CMD_Get_Temperature(EmbeddedCli *cli, char *args, void *context){
 8002718:	b580      	push	{r7, lr}
 800271a:	b09c      	sub	sp, #112	@ 0x70
 800271c:	af02      	add	r7, sp, #8
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002724:	68b8      	ldr	r0, [r7, #8]
 8002726:	f000 fba9 	bl	8002e7c <embeddedCliGetTokenCount>
 800272a:	4603      	mov	r3, r0
 800272c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 1) {
 8002730:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002734:	2b00      	cmp	r3, #0
 8002736:	d104      	bne.n	8002742 <CMD_Get_Temperature+0x2a>
        embeddedCliPrint(cli, "Usage: get_temperature <index>");
 8002738:	4927      	ldr	r1, [pc, #156]	@ (80027d8 <CMD_Get_Temperature+0xc0>)
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 faa6 	bl	8002c8c <embeddedCliPrint>
        return;
 8002740:	e047      	b.n	80027d2 <CMD_Get_Temperature+0xba>
    }

    const char *s_index = embeddedCliGetToken(args, 1);
 8002742:	2101      	movs	r1, #1
 8002744:	68b8      	ldr	r0, [r7, #8]
 8002746:	f000 fb63 	bl	8002e10 <embeddedCliGetToken>
 800274a:	6638      	str	r0, [r7, #96]	@ 0x60
    long index = strtol(s_index, NULL, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002752:	f00d f98d 	bl	800fa70 <strtol>
 8002756:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (index < 1 || index > 3) {
 8002758:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800275a:	2b00      	cmp	r3, #0
 800275c:	dd02      	ble.n	8002764 <CMD_Get_Temperature+0x4c>
 800275e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002760:	2b03      	cmp	r3, #3
 8002762:	dd04      	ble.n	800276e <CMD_Get_Temperature+0x56>
        embeddedCliPrint(cli, "Index must be 1, 2, or 3\r\n");
 8002764:	491d      	ldr	r1, [pc, #116]	@ (80027dc <CMD_Get_Temperature+0xc4>)
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 fa90 	bl	8002c8c <embeddedCliPrint>
        return;
 800276c:	e031      	b.n	80027d2 <CMD_Get_Temperature+0xba>
    }

    uint16_t raw = ADC1_ReadIndex((uint8_t)index);
 800276e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002770:	b2db      	uxtb	r3, r3
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff faa8 	bl	8001cc8 <ADC1_ReadIndex>
 8002778:	4603      	mov	r3, r0
 800277a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (raw == 0xFFFF) {
 800277e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002782:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002786:	4293      	cmp	r3, r2
 8002788:	d104      	bne.n	8002794 <CMD_Get_Temperature+0x7c>
        embeddedCliPrint(cli, "Invalid ADC channel index\r\n");
 800278a:	4915      	ldr	r1, [pc, #84]	@ (80027e0 <CMD_Get_Temperature+0xc8>)
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 fa7d 	bl	8002c8c <embeddedCliPrint>
        return;
 8002792:	e01e      	b.n	80027d2 <CMD_Get_Temperature+0xba>
    }

    int32_t temperature = ((raw* 3300)- (500* 65535))/ 65535 ;
 8002794:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002798:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800279c:	fb03 f202 	mul.w	r2, r3, r2
 80027a0:	4b10      	ldr	r3, [pc, #64]	@ (80027e4 <CMD_Get_Temperature+0xcc>)
 80027a2:	4413      	add	r3, r2
 80027a4:	4a10      	ldr	r2, [pc, #64]	@ (80027e8 <CMD_Get_Temperature+0xd0>)
 80027a6:	fb82 1203 	smull	r1, r2, r2, r3
 80027aa:	441a      	add	r2, r3
 80027ac:	13d2      	asrs	r2, r2, #15
 80027ae:	17db      	asrs	r3, r3, #31
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	657b      	str	r3, [r7, #84]	@ 0x54

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_%ld: temperature=%ld C\r\n", index, temperature);
 80027b4:	f107 0014 	add.w	r0, r7, #20
 80027b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027be:	4a0b      	ldr	r2, [pc, #44]	@ (80027ec <CMD_Get_Temperature+0xd4>)
 80027c0:	2140      	movs	r1, #64	@ 0x40
 80027c2:	f00d fa91 	bl	800fce8 <sniprintf>
    embeddedCliPrint(cli, buf);
 80027c6:	f107 0314 	add.w	r3, r7, #20
 80027ca:	4619      	mov	r1, r3
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 fa5d 	bl	8002c8c <embeddedCliPrint>

}
 80027d2:	3768      	adds	r7, #104	@ 0x68
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	080112e4 	.word	0x080112e4
 80027dc:	08011304 	.word	0x08011304
 80027e0:	08011320 	.word	0x08011320
 80027e4:	fe0c01f4 	.word	0xfe0c01f4
 80027e8:	80008001 	.word	0x80008001
 80027ec:	0801133c 	.word	0x0801133c

080027f0 <CMD_Get_Current>:

static void CMD_Get_Current(EmbeddedCli *cli, char *args, void *context){
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b096      	sub	sp, #88	@ 0x58
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]

	uint16_t raw = ADC2_Read();
 80027fc:	f7ff fa42 	bl	8001c84 <ADC2_Read>
 8002800:	4603      	mov	r3, r0
 8002802:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uint32_t current = ((raw*33)/65535)* 549;
 8002806:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800280a:	4613      	mov	r3, r2
 800280c:	015b      	lsls	r3, r3, #5
 800280e:	4413      	add	r3, r2
 8002810:	4a0e      	ldr	r2, [pc, #56]	@ (800284c <CMD_Get_Current+0x5c>)
 8002812:	fb82 1203 	smull	r1, r2, r2, r3
 8002816:	441a      	add	r2, r3
 8002818:	13d2      	asrs	r2, r2, #15
 800281a:	17db      	asrs	r3, r3, #31
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	f240 2225 	movw	r2, #549	@ 0x225
 8002822:	fb02 f303 	mul.w	r3, r2, r3
 8002826:	653b      	str	r3, [r7, #80]	@ 0x50

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_current: current=%ld mA\r\n", current);
 8002828:	f107 0010 	add.w	r0, r7, #16
 800282c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800282e:	4a08      	ldr	r2, [pc, #32]	@ (8002850 <CMD_Get_Current+0x60>)
 8002830:	2140      	movs	r1, #64	@ 0x40
 8002832:	f00d fa59 	bl	800fce8 <sniprintf>
    embeddedCliPrint(cli, buf);
 8002836:	f107 0310 	add.w	r3, r7, #16
 800283a:	4619      	mov	r1, r3
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 fa25 	bl	8002c8c <embeddedCliPrint>
}
 8002842:	bf00      	nop
 8002844:	3758      	adds	r7, #88	@ 0x58
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	80008001 	.word	0x80008001
 8002850:	08011360 	.word	0x08011360

08002854 <getCliStaticBindings>:
 *************************************************/

/*************************************************
 *                Getter - Helper                *
 *************************************************/
const CliCommandBinding *getCliStaticBindings(void) {
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
    return cliStaticBindings_internal;
 8002858:	4b02      	ldr	r3, [pc, #8]	@ (8002864 <getCliStaticBindings+0x10>)
}
 800285a:	4618      	mov	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	080122a4 	.word	0x080122a4

08002868 <getCliStaticBindingCount>:

uint16_t getCliStaticBindingCount(void) {
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
    return sizeof(cliStaticBindings_internal) / sizeof(cliStaticBindings_internal[0]);
 800286c:	2308      	movs	r3, #8
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <writeCharTocli_COMM_UART>:
//    while (CDC_Transmit_HS(&b, 1) == USBD_BUSY) {
//    	vTaskDelay(1);
//    }
//}

static void writeCharTocli_COMM_UART(EmbeddedCli *embeddedCli, char c) {
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	70fb      	strb	r3, [r7, #3]
    uint8_t b = c;
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART4, b);
 8002888:	7bfb      	ldrb	r3, [r7, #15]
 800288a:	4619      	mov	r1, r3
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <writeCharTocli_COMM_UART+0x24>)
 800288e:	f7ff fbfe 	bl	800208e <UART_Driver_Write>
}
 8002892:	bf00      	nop
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40004c00 	.word	0x40004c00

080028a0 <SystemCLI_Init>:

Std_ReturnType SystemCLI_Init() {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
//        return E_ERROR;
//    }
//    cli_COMM_USB->writeChar = writeCharTocli_COMM_USB;

    // Initialize COMM UART CLi
    EmbeddedCliConfig *COMM_UART_config = embeddedCliDefaultConfig();
 80028a6:	f000 f853 	bl	8002950 <embeddedCliDefaultConfig>
 80028aa:	6078      	str	r0, [r7, #4]
    COMM_UART_config->cliBuffer = COMM_UART_cliStaticBuffer;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <SystemCLI_Init+0x84>)
 80028b0:	60da      	str	r2, [r3, #12]
    COMM_UART_config->cliBufferSize = COMM_UART_CLI_BUFFER_SIZE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028b8:	821a      	strh	r2, [r3, #16]
    COMM_UART_config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2210      	movs	r2, #16
 80028be:	809a      	strh	r2, [r3, #4]
    COMM_UART_config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2240      	movs	r2, #64	@ 0x40
 80028c4:	80da      	strh	r2, [r3, #6]
    COMM_UART_config->historyBufferSize = CLI_HISTORY_SIZE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2280      	movs	r2, #128	@ 0x80
 80028ca:	811a      	strh	r2, [r3, #8]
    COMM_UART_config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2220      	movs	r2, #32
 80028d0:	815a      	strh	r2, [r3, #10]
    COMM_UART_config->enableAutoComplete = CLI_AUTO_COMPLETE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	749a      	strb	r2, [r3, #18]
    COMM_UART_config->invitation = CLI_INITATION_COMM_UART;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a13      	ldr	r2, [pc, #76]	@ (8002928 <SystemCLI_Init+0x88>)
 80028dc:	601a      	str	r2, [r3, #0]
    COMM_UART_config->staticBindings = getCliStaticBindings();
 80028de:	f7ff ffb9 	bl	8002854 <getCliStaticBindings>
 80028e2:	4602      	mov	r2, r0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	615a      	str	r2, [r3, #20]
    COMM_UART_config->staticBindingCount = getCliStaticBindingCount();
 80028e8:	f7ff ffbe 	bl	8002868 <getCliStaticBindingCount>
 80028ec:	4603      	mov	r3, r0
 80028ee:	461a      	mov	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	831a      	strh	r2, [r3, #24]

    cli_COMM_UART = embeddedCliNew(COMM_UART_config);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f886 	bl	8002a06 <embeddedCliNew>
 80028fa:	4603      	mov	r3, r0
 80028fc:	4a0b      	ldr	r2, [pc, #44]	@ (800292c <SystemCLI_Init+0x8c>)
 80028fe:	6013      	str	r3, [r2, #0]
    if (cli_COMM_UART == NULL) {
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <SystemCLI_Init+0x8c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <SystemCLI_Init+0x6c>
        return E_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e007      	b.n	800291c <SystemCLI_Init+0x7c>
    }
    cli_COMM_UART->writeChar = writeCharTocli_COMM_UART;
 800290c:	4b07      	ldr	r3, [pc, #28]	@ (800292c <SystemCLI_Init+0x8c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a07      	ldr	r2, [pc, #28]	@ (8002930 <SystemCLI_Init+0x90>)
 8002912:	601a      	str	r2, [r3, #0]

//	// Init the CLI with blank screen
//	onClearCLI(cli, NULL, NULL);

    // CLI has now been initialized, set bool to true to enable interrupts.
    cliIsReady = true;
 8002914:	4b07      	ldr	r3, [pc, #28]	@ (8002934 <SystemCLI_Init+0x94>)
 8002916:	2201      	movs	r2, #1
 8002918:	701a      	strb	r2, [r3, #0]

    return E_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	24001a68 	.word	0x24001a68
 8002928:	08011388 	.word	0x08011388
 800292c:	24002268 	.word	0x24002268
 8002930:	08002879 	.word	0x08002879
 8002934:	2400226c 	.word	0x2400226c

08002938 <get_COMM_UART_CliPointer>:

//EmbeddedCli *get_COMM_USB_CliPointer() {
//    return cli_COMM_USB;
//}

EmbeddedCli *get_COMM_UART_CliPointer() {
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
    return cli_COMM_UART;
 800293c:	4b03      	ldr	r3, [pc, #12]	@ (800294c <get_COMM_UART_CliPointer+0x14>)
 800293e:	681b      	ldr	r3, [r3, #0]
}
 8002940:	4618      	mov	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	24002268 	.word	0x24002268

08002950 <embeddedCliDefaultConfig>:
 * @param pos - token position (counted from 1)
 * @return index of first char of specified token
 */
static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos);

EmbeddedCliConfig *embeddedCliDefaultConfig(void) {
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
    defaultConfig.rxBufferSize = 64;
 8002954:	4b11      	ldr	r3, [pc, #68]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002956:	2240      	movs	r2, #64	@ 0x40
 8002958:	809a      	strh	r2, [r3, #4]
    defaultConfig.cmdBufferSize = 64;
 800295a:	4b10      	ldr	r3, [pc, #64]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 800295c:	2240      	movs	r2, #64	@ 0x40
 800295e:	80da      	strh	r2, [r3, #6]
    defaultConfig.historyBufferSize = 128;
 8002960:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002962:	2280      	movs	r2, #128	@ 0x80
 8002964:	811a      	strh	r2, [r3, #8]
    defaultConfig.cliBuffer = NULL;
 8002966:	4b0d      	ldr	r3, [pc, #52]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002968:	2200      	movs	r2, #0
 800296a:	60da      	str	r2, [r3, #12]
    defaultConfig.cliBufferSize = 0;
 800296c:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 800296e:	2200      	movs	r2, #0
 8002970:	821a      	strh	r2, [r3, #16]
    defaultConfig.maxBindingCount = 8;
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002974:	2208      	movs	r2, #8
 8002976:	815a      	strh	r2, [r3, #10]
    defaultConfig.enableAutoComplete = true;
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 800297a:	2201      	movs	r2, #1
 800297c:	749a      	strb	r2, [r3, #18]
    defaultConfig.invitation = "> ";
 800297e:	4b07      	ldr	r3, [pc, #28]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002980:	4a07      	ldr	r2, [pc, #28]	@ (80029a0 <embeddedCliDefaultConfig+0x50>)
 8002982:	601a      	str	r2, [r3, #0]
    defaultConfig.staticBindingCount = 0;
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 8002986:	2200      	movs	r2, #0
 8002988:	831a      	strh	r2, [r3, #24]
    defaultConfig.staticBindings = NULL;
 800298a:	4b04      	ldr	r3, [pc, #16]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	615a      	str	r2, [r3, #20]
    return &defaultConfig;
 8002990:	4b02      	ldr	r3, [pc, #8]	@ (800299c <embeddedCliDefaultConfig+0x4c>)
}
 8002992:	4618      	mov	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	24002270 	.word	0x24002270
 80029a0:	080113b4 	.word	0x080113b4

080029a4 <embeddedCliRequiredSize>:

uint16_t embeddedCliRequiredSize(EmbeddedCliConfig *config) {
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
    uint16_t bindingCount = (config->staticBindings == NULL) ?
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d102      	bne.n	80029ba <embeddedCliRequiredSize+0x16>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	895b      	ldrh	r3, [r3, #10]
 80029b8:	e000      	b.n	80029bc <embeddedCliRequiredSize+0x18>
 80029ba:	2300      	movs	r3, #0
 80029bc:	81fb      	strh	r3, [r7, #14]
                            (config->maxBindingCount) : 0;
    return (CLI_UINT_SIZE * (
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli)) +
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl)) +
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	889b      	ldrh	r3, [r3, #4]
 80029c2:	3303      	adds	r3, #3
 80029c4:	089a      	lsrs	r2, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	88db      	ldrh	r3, [r3, #6]
 80029ca:	3303      	adds	r3, #3
 80029cc:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 80029ce:	441a      	add	r2, r3
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	891b      	ldrh	r3, [r3, #8]
 80029d4:	3303      	adds	r3, #3
 80029d6:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 80029d8:	18d1      	adds	r1, r2, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 80029da:	89fa      	ldrh	r2, [r7, #14]
 80029dc:	4613      	mov	r3, r2
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	4413      	add	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	3303      	adds	r3, #3
 80029e6:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 80029e8:	18ca      	adds	r2, r1, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(uint8_t))
 80029ea:	89fb      	ldrh	r3, [r7, #14]
 80029ec:	3303      	adds	r3, #3
 80029ee:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 80029f0:	4413      	add	r3, r2
 80029f2:	3312      	adds	r3, #18
    return (CLI_UINT_SIZE * (
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	b29b      	uxth	r3, r3
    ));
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <embeddedCliNew>:

EmbeddedCli *embeddedCliNew(EmbeddedCliConfig *config) {
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b088      	sub	sp, #32
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = NULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]

    size_t totalSize = embeddedCliRequiredSize(config);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ffc6 	bl	80029a4 <embeddedCliRequiredSize>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	61bb      	str	r3, [r7, #24]

    _Bool allocated = false;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	75fb      	strb	r3, [r7, #23]

    if (config->cliBuffer == NULL || config->cliBufferSize < totalSize) {
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d005      	beq.n	8002a34 <embeddedCliNew+0x2e>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	8a1b      	ldrh	r3, [r3, #16]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d901      	bls.n	8002a38 <embeddedCliNew+0x32>
        return NULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e071      	b.n	8002b1c <embeddedCliNew+0x116>
    }

    CLI_UINT *buf = config->cliBuffer;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	613b      	str	r3, [r7, #16]

    memset(buf, 0, totalSize);
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	2100      	movs	r1, #0
 8002a42:	6938      	ldr	r0, [r7, #16]
 8002a44:	f00d faa4 	bl	800ff90 <memset>

    cli = (EmbeddedCli *) buf;
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	61fb      	str	r3, [r7, #28]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli));
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	3310      	adds	r3, #16
 8002a50:	613b      	str	r3, [r7, #16]

    cli->_impl = (EmbeddedCliImpl *) buf;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	60da      	str	r2, [r3, #12]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl));
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	3338      	adds	r3, #56	@ 0x38
 8002a5c:	613b      	str	r3, [r7, #16]

    PREPARE_IMPL(cli);
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	60fb      	str	r3, [r7, #12]
    impl->rxBuffer.buf = (char *) buf;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	611a      	str	r2, [r3, #16]
    buf += BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	889b      	ldrh	r3, [r3, #4]
 8002a6e:	3303      	adds	r3, #3
 8002a70:	f023 0303 	bic.w	r3, r3, #3
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	4413      	add	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]

    impl->cmdBuffer = (char *) buf;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	61da      	str	r2, [r3, #28]
    buf += BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	88db      	ldrh	r3, [r3, #6]
 8002a84:	3303      	adds	r3, #3
 8002a86:	f023 0303 	bic.w	r3, r3, #3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]


    impl->bindings = (CliCommandBinding *) config->staticBindings;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	625a      	str	r2, [r3, #36]	@ 0x24
    impl->bindingsCount = config->staticBindingCount;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	8b1a      	ldrh	r2, [r3, #24]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    impl->maxBindingsCount = config->staticBindingCount;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	8b1a      	ldrh	r2, [r3, #24]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	85da      	strh	r2, [r3, #46]	@ 0x2e


    impl->history.buf = (char *) buf;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	605a      	str	r2, [r3, #4]
    impl->history.bufferSize = config->historyBufferSize;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	891a      	ldrh	r2, [r3, #8]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	811a      	strh	r2, [r3, #8]

    if (allocated)
 8002ab6:	7dfb      	ldrb	r3, [r7, #23]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d008      	beq.n	8002ace <embeddedCliNew+0xc8>
        SET_FLAG(impl->flags, CLI_FLAG_ALLOCATED);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    if (config->enableAutoComplete)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	7c9b      	ldrb	r3, [r3, #18]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d008      	beq.n	8002ae8 <embeddedCliNew+0xe2>
        SET_FLAG(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002adc:	f043 0320 	orr.w	r3, r3, #32
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    impl->rxBuffer.size = config->rxBufferSize;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	889a      	ldrh	r2, [r3, #4]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	831a      	strh	r2, [r3, #24]
    impl->rxBuffer.front = 0;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	829a      	strh	r2, [r3, #20]
    impl->rxBuffer.back = 0;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	82da      	strh	r2, [r3, #22]
    impl->cmdMaxSize = config->cmdBufferSize;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	88da      	ldrh	r2, [r3, #6]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	845a      	strh	r2, [r3, #34]	@ 0x22
    impl->lastChar = '\0';
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    impl->invitation = config->invitation;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	601a      	str	r2, [r3, #0]
    impl->cursorPos = 0;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	869a      	strh	r2, [r3, #52]	@ 0x34

    return cli;
 8002b1a:	69fb      	ldr	r3, [r7, #28]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3720      	adds	r7, #32
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <embeddedCliReceiveChar>:

void embeddedCliReceiveChar(EmbeddedCli *cli, char c) {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	60fb      	str	r3, [r7, #12]

    if (!fifoBufPush(&impl->rxBuffer, c)) {
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3310      	adds	r3, #16
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 ff8a 	bl	8003a58 <fifoBufPush>
 8002b44:	4603      	mov	r3, r0
 8002b46:	f083 0301 	eor.w	r3, r3, #1
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d008      	beq.n	8002b62 <embeddedCliReceiveChar+0x3e>
        SET_FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002b56:	f043 0301 	orr.w	r3, r3, #1
 8002b5a:	b2da      	uxtb	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    }
}
 8002b62:	bf00      	nop
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <embeddedCliProcess>:

void embeddedCliProcess(EmbeddedCli *cli) {
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b084      	sub	sp, #16
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
    if (cli->writeChar == NULL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8083 	beq.w	8002c82 <embeddedCliProcess+0x118>
        return;

    PREPARE_IMPL(cli);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60fb      	str	r3, [r7, #12]


    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_INIT_COMPLETE)) {
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d155      	bne.n	8002c3c <embeddedCliProcess+0xd2>
        SET_FLAG(impl->flags, CLI_FLAG_INIT_COMPLETE);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002b96:	f043 0302 	orr.w	r3, r3, #2
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        writeToOutput(cli, impl->invitation);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 fe7e 	bl	80038aa <writeToOutput>
    }

    while (fifoBufAvailable(&impl->rxBuffer)) {
 8002bae:	e045      	b.n	8002c3c <embeddedCliProcess+0xd2>
        char c = fifoBufPop(&impl->rxBuffer);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	3310      	adds	r3, #16
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 ff27 	bl	8003a08 <fifoBufPop>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	72fb      	strb	r3, [r7, #11]

        if (IS_FLAG_SET(impl->flags, CLI_FLAG_ESCAPE_MODE)) {
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d005      	beq.n	8002bd8 <embeddedCliProcess+0x6e>
            onEscapedInput(cli, c);
 8002bcc:	7afb      	ldrb	r3, [r7, #11]
 8002bce:	4619      	mov	r1, r3
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f9f5 	bl	8002fc0 <onEscapedInput>
 8002bd6:	e02a      	b.n	8002c2e <embeddedCliProcess+0xc4>
        } else if (impl->lastChar == 0x1B && c == '[') {
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002bde:	2b1b      	cmp	r3, #27
 8002be0:	d10c      	bne.n	8002bfc <embeddedCliProcess+0x92>
 8002be2:	7afb      	ldrb	r3, [r7, #11]
 8002be4:	2b5b      	cmp	r3, #91	@ 0x5b
 8002be6:	d109      	bne.n	8002bfc <embeddedCliProcess+0x92>
            //enter escape mode
            SET_FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002bee:	f043 0308 	orr.w	r3, r3, #8
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8002bfa:	e018      	b.n	8002c2e <embeddedCliProcess+0xc4>
        } else if (isControlChar(c)) {
 8002bfc:	7afb      	ldrb	r3, [r7, #11]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 feaa 	bl	8003958 <isControlChar>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d005      	beq.n	8002c16 <embeddedCliProcess+0xac>
            onControlInput(cli, c);
 8002c0a:	7afb      	ldrb	r3, [r7, #11]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 fa86 	bl	8003120 <onControlInput>
 8002c14:	e00b      	b.n	8002c2e <embeddedCliProcess+0xc4>
        } else if (isDisplayableChar(c)) {
 8002c16:	7afb      	ldrb	r3, [r7, #11]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 febd 	bl	8003998 <isDisplayableChar>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d004      	beq.n	8002c2e <embeddedCliProcess+0xc4>
            onCharInput(cli, c);
 8002c24:	7afb      	ldrb	r3, [r7, #11]
 8002c26:	4619      	mov	r1, r3
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 fa27 	bl	800307c <onCharInput>
        }

        printLiveAutocompletion(cli);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 fd12 	bl	8003658 <printLiveAutocompletion>

        impl->lastChar = c;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	7afa      	ldrb	r2, [r7, #11]
 8002c38:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    while (fifoBufAvailable(&impl->rxBuffer)) {
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	3310      	adds	r3, #16
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fec0 	bl	80039c6 <fifoBufAvailable>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1b1      	bne.n	8002bb0 <embeddedCliProcess+0x46>
    }

    // discard unfinished command if overflow happened
    if (IS_FLAG_SET(impl->flags, CLI_FLAG_OVERFLOW)) {
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d014      	beq.n	8002c84 <embeddedCliProcess+0x11a>
        impl->cmdSize = 0;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	69db      	ldr	r3, [r3, #28]
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	8c12      	ldrh	r2, [r2, #32]
 8002c68:	4413      	add	r3, r2
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
        UNSET_U8FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002c74:	f023 0301 	bic.w	r3, r3, #1
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8002c80:	e000      	b.n	8002c84 <embeddedCliProcess+0x11a>
        return;
 8002c82:	bf00      	nop
    }
}
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <embeddedCliPrint>:

void embeddedCliPrint(EmbeddedCli *cli, const char *string) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
    if (cli->writeChar == NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d03e      	beq.n	8002d1c <embeddedCliPrint+0x90>
        return;

    PREPARE_IMPL(cli);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	60fb      	str	r3, [r7, #12]

    // Save cursor position
    uint16_t cursorPosSave = impl->cursorPos;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8002ca8:	817b      	strh	r3, [r7, #10]

    // remove chars for autocompletion and live command
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <embeddedCliPrint+0x32>
        clearCurrentLine(cli);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 fdc1 	bl	8003840 <clearCurrentLine>

    // Restore cursor position
    impl->cursorPos = cursorPosSave;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	897a      	ldrh	r2, [r7, #10]
 8002cc2:	869a      	strh	r2, [r3, #52]	@ 0x34

    // print provided string
    writeToOutput(cli, string);
 8002cc4:	6839      	ldr	r1, [r7, #0]
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fdef 	bl	80038aa <writeToOutput>
    writeToOutput(cli, lineBreak);
 8002ccc:	4b15      	ldr	r3, [pc, #84]	@ (8002d24 <embeddedCliPrint+0x98>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 fde9 	bl	80038aa <writeToOutput>

    // print current command back to screen
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT)) {
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d11b      	bne.n	8002d1e <embeddedCliPrint+0x92>
        writeToOutput(cli, impl->invitation);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 fddc 	bl	80038aa <writeToOutput>
        writeToOutput(cli, impl->cmdBuffer);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 fdd6 	bl	80038aa <writeToOutput>
        impl->inputLineLength = impl->cmdSize;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8c1a      	ldrh	r2, [r3, #32]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	861a      	strh	r2, [r3, #48]	@ 0x30
        moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_BACKWARD);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fdec 	bl	80038ec <moveCursor>

        printLiveAutocompletion(cli);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fc9f 	bl	8003658 <printLiveAutocompletion>
 8002d1a:	e000      	b.n	8002d1e <embeddedCliPrint+0x92>
        return;
 8002d1c:	bf00      	nop
    }
}
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	2400006c 	.word	0x2400006c

08002d28 <embeddedCliTokenizeArgs>:

void embeddedCliTokenizeArgs(char *args) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b088      	sub	sp, #32
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
    if (args == NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d066      	beq.n	8002e04 <embeddedCliTokenizeArgs+0xdc>
        return;

    // for now only space, but can add more later
    const char *separators = " ";
 8002d36:	4b35      	ldr	r3, [pc, #212]	@ (8002e0c <embeddedCliTokenizeArgs+0xe4>)
 8002d38:	60fb      	str	r3, [r7, #12]

    // indicates that arg is quoted so separators are copied as is
    bool quotesEnabled = false;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	77fb      	strb	r3, [r7, #31]
    // indicates that previous char was a slash, so next char is copied as is
    bool escapeActivated = false;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	77bb      	strb	r3, [r7, #30]
    int insertPos = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]

    int i = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
    char currentChar;
    while ((currentChar = args[i]) != '\0') {
 8002d4a:	e047      	b.n	8002ddc <embeddedCliTokenizeArgs+0xb4>
        ++i;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	617b      	str	r3, [r7, #20]

        if (escapeActivated) {
 8002d52:	7fbb      	ldrb	r3, [r7, #30]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <embeddedCliTokenizeArgs+0x36>
            escapeActivated = false;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	77bb      	strb	r3, [r7, #30]
 8002d5c:	e029      	b.n	8002db2 <embeddedCliTokenizeArgs+0x8a>
        } else if (currentChar == '\\') {
 8002d5e:	7cfb      	ldrb	r3, [r7, #19]
 8002d60:	2b5c      	cmp	r3, #92	@ 0x5c
 8002d62:	d102      	bne.n	8002d6a <embeddedCliTokenizeArgs+0x42>
            escapeActivated = true;
 8002d64:	2301      	movs	r3, #1
 8002d66:	77bb      	strb	r3, [r7, #30]
            continue;
 8002d68:	e038      	b.n	8002ddc <embeddedCliTokenizeArgs+0xb4>
        } else if (currentChar == '"') {
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	2b22      	cmp	r3, #34	@ 0x22
 8002d6e:	d110      	bne.n	8002d92 <embeddedCliTokenizeArgs+0x6a>
            quotesEnabled = !quotesEnabled;
 8002d70:	7ffb      	ldrb	r3, [r7, #31]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	bf14      	ite	ne
 8002d76:	2301      	movne	r3, #1
 8002d78:	2300      	moveq	r3, #0
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	f083 0301 	eor.w	r3, r3, #1
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	77fb      	strb	r3, [r7, #31]
 8002d84:	7ffb      	ldrb	r3, [r7, #31]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	77fb      	strb	r3, [r7, #31]
            currentChar = '\0';
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	74fb      	strb	r3, [r7, #19]
 8002d90:	e00f      	b.n	8002db2 <embeddedCliTokenizeArgs+0x8a>
        } else if (!quotesEnabled && strchr(separators, currentChar) != NULL) {
 8002d92:	7ffb      	ldrb	r3, [r7, #31]
 8002d94:	f083 0301 	eor.w	r3, r3, #1
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d009      	beq.n	8002db2 <embeddedCliTokenizeArgs+0x8a>
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	4619      	mov	r1, r3
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f00d f8fc 	bl	800ffa0 <strchr>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <embeddedCliTokenizeArgs+0x8a>
            currentChar = '\0';
 8002dae:	2300      	movs	r3, #0
 8002db0:	74fb      	strb	r3, [r7, #19]
        }

        // null chars are only copied once and not copied to the beginning
        if (currentChar != '\0' || (insertPos > 0 && args[insertPos - 1] != '\0')) {
 8002db2:	7cfb      	ldrb	r3, [r7, #19]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d109      	bne.n	8002dcc <embeddedCliTokenizeArgs+0xa4>
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	dd0e      	ble.n	8002ddc <embeddedCliTokenizeArgs+0xb4>
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <embeddedCliTokenizeArgs+0xb4>
            args[insertPos] = currentChar;
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	7cfa      	ldrb	r2, [r7, #19]
 8002dd4:	701a      	strb	r2, [r3, #0]
            ++insertPos;
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	61bb      	str	r3, [r7, #24]
    while ((currentChar = args[i]) != '\0') {
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	74fb      	strb	r3, [r7, #19]
 8002de6:	7cfb      	ldrb	r3, [r7, #19]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1af      	bne.n	8002d4c <embeddedCliTokenizeArgs+0x24>
        }
    }

    // make args double null-terminated source buffer must be big enough to contain extra spaces
    args[insertPos] = '\0';
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	4413      	add	r3, r2
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
    args[insertPos + 1] = '\0';
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	e000      	b.n	8002e06 <embeddedCliTokenizeArgs+0xde>
        return;
 8002e04:	bf00      	nop
}
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	080113b8 	.word	0x080113b8

08002e10 <embeddedCliGetToken>:

const char *embeddedCliGetToken(const char *tokenizedStr, uint16_t pos) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8002e1c:	887b      	ldrh	r3, [r7, #2]
 8002e1e:	4619      	mov	r1, r3
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 ff20 	bl	8003c66 <getTokenPosition>
 8002e26:	4603      	mov	r3, r0
 8002e28:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8002e2a:	89fb      	ldrh	r3, [r7, #14]
 8002e2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d003      	beq.n	8002e3c <embeddedCliGetToken+0x2c>
        return &tokenizedStr[i];
 8002e34:	89fb      	ldrh	r3, [r7, #14]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	e000      	b.n	8002e3e <embeddedCliGetToken+0x2e>
    else
        return NULL;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <embeddedCliGetTokenVariable>:

char *embeddedCliGetTokenVariable(char *tokenizedStr, uint16_t pos) {
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b084      	sub	sp, #16
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8002e52:	887b      	ldrh	r3, [r7, #2]
 8002e54:	4619      	mov	r1, r3
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 ff05 	bl	8003c66 <getTokenPosition>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8002e60:	89fb      	ldrh	r3, [r7, #14]
 8002e62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d003      	beq.n	8002e72 <embeddedCliGetTokenVariable+0x2c>
        return &tokenizedStr[i];
 8002e6a:	89fb      	ldrh	r3, [r7, #14]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	4413      	add	r3, r2
 8002e70:	e000      	b.n	8002e74 <embeddedCliGetTokenVariable+0x2e>
    else
        return NULL;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <embeddedCliGetTokenCount>:
    }

    return 0;
}

uint16_t embeddedCliGetTokenCount(const char *tokenizedStr) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
    if (tokenizedStr == NULL || tokenizedStr[0] == '\0')
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <embeddedCliGetTokenCount+0x16>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <embeddedCliGetTokenCount+0x1a>
        return 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	e019      	b.n	8002eca <embeddedCliGetTokenCount+0x4e>

    int i = 0;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
    uint16_t tokenCount = 1;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	817b      	strh	r3, [r7, #10]
    while (true) {
        if (tokenizedStr[i] == '\0') {
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d109      	bne.n	8002ebe <embeddedCliGetTokenCount+0x42>
            if (tokenizedStr[i + 1] == '\0')
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	3301      	adds	r3, #1
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d006      	beq.n	8002ec6 <embeddedCliGetTokenCount+0x4a>
                break;
            ++tokenCount;
 8002eb8:	897b      	ldrh	r3, [r7, #10]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	817b      	strh	r3, [r7, #10]
        }
        ++i;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
        if (tokenizedStr[i] == '\0') {
 8002ec4:	e7eb      	b.n	8002e9e <embeddedCliGetTokenCount+0x22>
                break;
 8002ec6:	bf00      	nop
    }

    return tokenCount;
 8002ec8:	897b      	ldrh	r3, [r7, #10]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <navigateHistory>:

static void navigateHistory(EmbeddedCli *cli, bool navigateUp) {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	613b      	str	r3, [r7, #16]
    if (impl->history.itemsCount == 0 ||
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	899b      	ldrh	r3, [r3, #12]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d05f      	beq.n	8002fb2 <navigateHistory+0xda>
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d005      	beq.n	8002f04 <navigateHistory+0x2c>
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	895a      	ldrh	r2, [r3, #10]
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	899b      	ldrh	r3, [r3, #12]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d056      	beq.n	8002fb2 <navigateHistory+0xda>
        (!navigateUp && impl->history.current == 0))
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	f083 0301 	eor.w	r3, r3, #1
 8002f0a:	b2db      	uxtb	r3, r3
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <navigateHistory+0x40>
        (!navigateUp && impl->history.current == 0))
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	895b      	ldrh	r3, [r3, #10]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d04c      	beq.n	8002fb2 <navigateHistory+0xda>
        return;

    clearCurrentLine(cli);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 fc91 	bl	8003840 <clearCurrentLine>

    writeToOutput(cli, impl->invitation);
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4619      	mov	r1, r3
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 fcc0 	bl	80038aa <writeToOutput>

    if (navigateUp)
 8002f2a:	78fb      	ldrb	r3, [r7, #3]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d006      	beq.n	8002f3e <navigateHistory+0x66>
        ++impl->history.current;
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	895b      	ldrh	r3, [r3, #10]
 8002f34:	3301      	adds	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	815a      	strh	r2, [r3, #10]
 8002f3c:	e005      	b.n	8002f4a <navigateHistory+0x72>
    else
        --impl->history.current;
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	895b      	ldrh	r3, [r3, #10]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	815a      	strh	r2, [r3, #10]

    const char *item = historyGet(&impl->history, impl->history.current);
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1d1a      	adds	r2, r3, #4
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	895b      	ldrh	r3, [r3, #10]
 8002f52:	4619      	mov	r1, r3
 8002f54:	4610      	mov	r0, r2
 8002f56:	f000 fe0d 	bl	8003b74 <historyGet>
 8002f5a:	6178      	str	r0, [r7, #20]
    // simple way to handle empty command the same way as others
    if (item == NULL)
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <navigateHistory+0x8e>
        item = "";
 8002f62:	4b16      	ldr	r3, [pc, #88]	@ (8002fbc <navigateHistory+0xe4>)
 8002f64:	617b      	str	r3, [r7, #20]
    uint16_t len = (uint16_t) strlen(item);
 8002f66:	6978      	ldr	r0, [r7, #20]
 8002f68:	f7fd f9c4 	bl	80002f4 <strlen>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	81fb      	strh	r3, [r7, #14]
    memcpy(impl->cmdBuffer, item, len);
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	89fa      	ldrh	r2, [r7, #14]
 8002f76:	6979      	ldr	r1, [r7, #20]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f00d f8c6 	bl	801010a <memcpy>
    impl->cmdBuffer[len] = '\0';
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	69da      	ldr	r2, [r3, #28]
 8002f82:	89fb      	ldrh	r3, [r7, #14]
 8002f84:	4413      	add	r3, r2
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]
    impl->cmdSize = len;
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	89fa      	ldrh	r2, [r7, #14]
 8002f8e:	841a      	strh	r2, [r3, #32]

    writeToOutput(cli, impl->cmdBuffer);
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	4619      	mov	r1, r3
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 fc87 	bl	80038aa <writeToOutput>
    impl->inputLineLength = impl->cmdSize;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	8c1a      	ldrh	r2, [r3, #32]
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cursorPos = 0;
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	869a      	strh	r2, [r3, #52]	@ 0x34

    printLiveAutocompletion(cli);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fb54 	bl	8003658 <printLiveAutocompletion>
 8002fb0:	e000      	b.n	8002fb4 <navigateHistory+0xdc>
        return;
 8002fb2:	bf00      	nop
}
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	080113bc 	.word	0x080113bc

08002fc0 <onEscapedInput>:

static void onEscapedInput(EmbeddedCli *cli, char c) {
 8002fc0:	b590      	push	{r4, r7, lr}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	60fb      	str	r3, [r7, #12]

    if (c >= 64 && c <= 126) {
 8002fd2:	78fb      	ldrb	r3, [r7, #3]
 8002fd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fd6:	d948      	bls.n	800306a <onEscapedInput+0xaa>
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	2b7e      	cmp	r3, #126	@ 0x7e
 8002fdc:	d845      	bhi.n	800306a <onEscapedInput+0xaa>
        // handle escape sequence
        UNSET_U8FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002fe4:	f023 0308 	bic.w	r3, r3, #8
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

        if (c == 'A' || c == 'B') {
 8002ff0:	78fb      	ldrb	r3, [r7, #3]
 8002ff2:	2b41      	cmp	r3, #65	@ 0x41
 8002ff4:	d002      	beq.n	8002ffc <onEscapedInput+0x3c>
 8002ff6:	78fb      	ldrb	r3, [r7, #3]
 8002ff8:	2b42      	cmp	r3, #66	@ 0x42
 8002ffa:	d109      	bne.n	8003010 <onEscapedInput+0x50>
            // treat \e[..A as cursor up and \e[..B as cursor down
            // there might be extra chars between [ and A/B, just ignore them
            navigateHistory(cli, c == 'A');
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	2b41      	cmp	r3, #65	@ 0x41
 8003000:	bf0c      	ite	eq
 8003002:	2301      	moveq	r3, #1
 8003004:	2300      	movne	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	4619      	mov	r1, r3
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff ff64 	bl	8002ed8 <navigateHistory>
        }

        if (c == 'C' && impl->cursorPos > 0) {
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	2b43      	cmp	r3, #67	@ 0x43
 8003014:	d10f      	bne.n	8003036 <onEscapedInput+0x76>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00b      	beq.n	8003036 <onEscapedInput+0x76>
            impl->cursorPos--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorRight);
 800302a:	4b12      	ldr	r3, [pc, #72]	@ (8003074 <onEscapedInput+0xb4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4619      	mov	r1, r3
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fc3a 	bl	80038aa <writeToOutput>
        }

        if (c == 'D' && impl->cursorPos < strlen(impl->cmdBuffer)) {
 8003036:	78fb      	ldrb	r3, [r7, #3]
 8003038:	2b44      	cmp	r3, #68	@ 0x44
 800303a:	d116      	bne.n	800306a <onEscapedInput+0xaa>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003040:	461c      	mov	r4, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd f954 	bl	80002f4 <strlen>
 800304c:	4603      	mov	r3, r0
 800304e:	429c      	cmp	r4, r3
 8003050:	d20b      	bcs.n	800306a <onEscapedInput+0xaa>
            impl->cursorPos++;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003056:	3301      	adds	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorLeft);
 800305e:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <onEscapedInput+0xb8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4619      	mov	r1, r3
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 fc20 	bl	80038aa <writeToOutput>
        }
    }
}
 800306a:	bf00      	nop
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	bd90      	pop	{r4, r7, pc}
 8003072:	bf00      	nop
 8003074:	24000070 	.word	0x24000070
 8003078:	24000074 	.word	0x24000074

0800307c <onCharInput>:

static void onCharInput(EmbeddedCli *cli, char c) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	460b      	mov	r3, r1
 8003086:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	60fb      	str	r3, [r7, #12]

    // have to reserve two extra chars for command ending (used in tokenization)
    if (impl->cmdSize + 2 >= impl->cmdMaxSize)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8c1b      	ldrh	r3, [r3, #32]
 8003092:	3302      	adds	r3, #2
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8003098:	4293      	cmp	r3, r2
 800309a:	da3b      	bge.n	8003114 <onCharInput+0x98>
        return;

    size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7fd f927 	bl	80002f4 <strlen>
 80030a6:	4602      	mov	r2, r0
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	60bb      	str	r3, [r7, #8]

    memmove(&impl->cmdBuffer[insertPos + 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	69da      	ldr	r2, [r3, #28]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	3301      	adds	r3, #1
 80030b8:	18d0      	adds	r0, r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	69da      	ldr	r2, [r3, #28]
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	18d1      	adds	r1, r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80030c6:	3301      	adds	r3, #1
 80030c8:	461a      	mov	r2, r3
 80030ca:	f00c ff47 	bl	800ff5c <memmove>

    ++impl->cmdSize;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8c1b      	ldrh	r3, [r3, #32]
 80030d2:	3301      	adds	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	841a      	strh	r2, [r3, #32]
    ++impl->inputLineLength;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80030de:	3301      	adds	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cmdBuffer[insertPos] = c;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	69da      	ldr	r2, [r3, #28]
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	4413      	add	r3, r2
 80030ee:	78fa      	ldrb	r2, [r7, #3]
 80030f0:	701a      	strb	r2, [r3, #0]

    if (impl->cursorPos > 0)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d005      	beq.n	8003106 <onCharInput+0x8a>
        writeToOutput(cli, escSeqInsertChar); // Insert Character
 80030fa:	4b08      	ldr	r3, [pc, #32]	@ (800311c <onCharInput+0xa0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4619      	mov	r1, r3
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 fbd2 	bl	80038aa <writeToOutput>

    cli->writeChar(cli, c);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	4611      	mov	r1, r2
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	4798      	blx	r3
 8003112:	e000      	b.n	8003116 <onCharInput+0x9a>
        return;
 8003114:	bf00      	nop
}
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	24000080 	.word	0x24000080

08003120 <onControlInput>:

static void onControlInput(EmbeddedCli *cli, char c) {
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	60fb      	str	r3, [r7, #12]

    // process \r\n and \n\r as single \r\n command
    if ((impl->lastChar == '\r' && c == '\n') ||
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003138:	2b0d      	cmp	r3, #13
 800313a:	d102      	bne.n	8003142 <onControlInput+0x22>
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	2b0a      	cmp	r3, #10
 8003140:	d078      	beq.n	8003234 <onControlInput+0x114>
        (impl->lastChar == '\n' && c == '\r'))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if ((impl->lastChar == '\r' && c == '\n') ||
 8003148:	2b0a      	cmp	r3, #10
 800314a:	d102      	bne.n	8003152 <onControlInput+0x32>
        (impl->lastChar == '\n' && c == '\r'))
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	2b0d      	cmp	r3, #13
 8003150:	d070      	beq.n	8003234 <onControlInput+0x114>
        return;

    if (c == '\r' || c == '\n') {
 8003152:	78fb      	ldrb	r3, [r7, #3]
 8003154:	2b0d      	cmp	r3, #13
 8003156:	d002      	beq.n	800315e <onControlInput+0x3e>
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	2b0a      	cmp	r3, #10
 800315c:	d129      	bne.n	80031b2 <onControlInput+0x92>
        // try to autocomplete command and then process it
        onAutocompleteRequest(cli);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fadc 	bl	800371c <onAutocompleteRequest>

        writeToOutput(cli, lineBreak);
 8003164:	4b35      	ldr	r3, [pc, #212]	@ (800323c <onControlInput+0x11c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4619      	mov	r1, r3
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fb9d 	bl	80038aa <writeToOutput>

        if (impl->cmdSize > 0)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8c1b      	ldrh	r3, [r3, #32]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <onControlInput+0x5e>
            parseCommand(cli);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f865 	bl	8003248 <parseCommand>
        impl->cmdSize = 0;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	8c12      	ldrh	r2, [r2, #32]
 800318c:	4413      	add	r3, r2
 800318e:	2200      	movs	r2, #0
 8003190:	701a      	strb	r2, [r3, #0]
        impl->inputLineLength = 0;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->history.current = 0;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	815a      	strh	r2, [r3, #10]
        impl->cursorPos = 0;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	869a      	strh	r2, [r3, #52]	@ 0x34

        writeToOutput(cli, impl->invitation);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4619      	mov	r1, r3
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 fb7d 	bl	80038aa <writeToOutput>
 80031b0:	e041      	b.n	8003236 <onControlInput+0x116>
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d002      	beq.n	80031be <onControlInput+0x9e>
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80031bc:	d133      	bne.n	8003226 <onControlInput+0x106>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8c1b      	ldrh	r3, [r3, #32]
 80031c2:	461a      	mov	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	dd2b      	ble.n	8003226 <onControlInput+0x106>
        // remove char from screen
        writeToOutput(cli, escSeqCursorLeft); // Move cursor to left
 80031ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003240 <onControlInput+0x120>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4619      	mov	r1, r3
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 fb68 	bl	80038aa <writeToOutput>
        writeToOutput(cli, escSeqDeleteChar); // And remove character
 80031da:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <onControlInput+0x124>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4619      	mov	r1, r3
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fb62 	bl	80038aa <writeToOutput>
        // and from buffer
        size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fd f882 	bl	80002f4 <strlen>
 80031f0:	4602      	mov	r2, r0
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	60bb      	str	r3, [r7, #8]
        memmove(&impl->cmdBuffer[insertPos - 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	69da      	ldr	r2, [r3, #28]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	3b01      	subs	r3, #1
 8003202:	18d0      	adds	r0, r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	69da      	ldr	r2, [r3, #28]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	18d1      	adds	r1, r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003210:	3301      	adds	r3, #1
 8003212:	461a      	mov	r2, r3
 8003214:	f00c fea2 	bl	800ff5c <memmove>
        --impl->cmdSize;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8c1b      	ldrh	r3, [r3, #32]
 800321c:	3b01      	subs	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	841a      	strh	r2, [r3, #32]
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8003224:	e007      	b.n	8003236 <onControlInput+0x116>
    } else if (c == '\t') {
 8003226:	78fb      	ldrb	r3, [r7, #3]
 8003228:	2b09      	cmp	r3, #9
 800322a:	d104      	bne.n	8003236 <onControlInput+0x116>
        onAutocompleteRequest(cli);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 fa75 	bl	800371c <onAutocompleteRequest>
 8003232:	e000      	b.n	8003236 <onControlInput+0x116>
        return;
 8003234:	bf00      	nop
    }

}
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	2400006c 	.word	0x2400006c
 8003240:	24000074 	.word	0x24000074
 8003244:	24000084 	.word	0x24000084

08003248 <parseCommand>:

static void parseCommand(EmbeddedCli *cli) {
 8003248:	b590      	push	{r4, r7, lr}
 800324a:	b08f      	sub	sp, #60	@ 0x3c
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	61bb      	str	r3, [r7, #24]

    bool isEmpty = true;
 8003256:	2301      	movs	r3, #1
 8003258:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (int i = 0; i < impl->cmdSize; ++i) {
 800325c:	2300      	movs	r3, #0
 800325e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003260:	e00d      	b.n	800327e <parseCommand+0x36>
        if (impl->cmdBuffer[i] != ' ') {
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	69da      	ldr	r2, [r3, #28]
 8003266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003268:	4413      	add	r3, r2
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b20      	cmp	r3, #32
 800326e:	d003      	beq.n	8003278 <parseCommand+0x30>
            isEmpty = false;
 8003270:	2300      	movs	r3, #0
 8003272:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8003276:	e008      	b.n	800328a <parseCommand+0x42>
    for (int i = 0; i < impl->cmdSize; ++i) {
 8003278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327a:	3301      	adds	r3, #1
 800327c:	633b      	str	r3, [r7, #48]	@ 0x30
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	8c1b      	ldrh	r3, [r3, #32]
 8003282:	461a      	mov	r2, r3
 8003284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003286:	4293      	cmp	r3, r2
 8003288:	dbeb      	blt.n	8003262 <parseCommand+0x1a>
        }
    }
    // do not process empty commands
    if (isEmpty)
 800328a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800328e:	2b00      	cmp	r3, #0
 8003290:	f040 80fa 	bne.w	8003488 <parseCommand+0x240>
        return;
    // push command to history before buffer is modified
    historyPut(&impl->history, impl->cmdBuffer);
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	1d1a      	adds	r2, r3, #4
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f000 fc04 	bl	8003aac <historyPut>

    char *cmdName = NULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char *cmdArgs = NULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool nameFinished = false;
 80032ac:	2300      	movs	r3, #0
 80032ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // find command name and command args inside command buffer
    for (int i = 0; i < impl->cmdSize; ++i) {
 80032b2:	2300      	movs	r3, #0
 80032b4:	623b      	str	r3, [r7, #32]
 80032b6:	e030      	b.n	800331a <parseCommand+0xd2>
        char c = impl->cmdBuffer[i];
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	69da      	ldr	r2, [r3, #28]
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	4413      	add	r3, r2
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	75fb      	strb	r3, [r7, #23]

        if (c == ' ') {
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d10f      	bne.n	80032ea <parseCommand+0xa2>
            // all spaces between name and args are filled with zeros
            // so name is a correct null-terminated string
            if (cmdArgs == NULL)
 80032ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d105      	bne.n	80032dc <parseCommand+0x94>
                impl->cmdBuffer[i] = '\0';
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	69da      	ldr	r2, [r3, #28]
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	4413      	add	r3, r2
 80032d8:	2200      	movs	r2, #0
 80032da:	701a      	strb	r2, [r3, #0]
            if (cmdName != NULL)
 80032dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d018      	beq.n	8003314 <parseCommand+0xcc>
                nameFinished = true;
 80032e2:	2301      	movs	r3, #1
 80032e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80032e8:	e014      	b.n	8003314 <parseCommand+0xcc>

        } else if (cmdName == NULL) {
 80032ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d105      	bne.n	80032fc <parseCommand+0xb4>
            cmdName = &impl->cmdBuffer[i];
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	69da      	ldr	r2, [r3, #28]
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	4413      	add	r3, r2
 80032f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032fa:	e00b      	b.n	8003314 <parseCommand+0xcc>
        } else if (cmdArgs == NULL && nameFinished) {
 80032fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d108      	bne.n	8003314 <parseCommand+0xcc>
 8003302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003306:	2b00      	cmp	r3, #0
 8003308:	d004      	beq.n	8003314 <parseCommand+0xcc>
            cmdArgs = &impl->cmdBuffer[i];
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	69da      	ldr	r2, [r3, #28]
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	4413      	add	r3, r2
 8003312:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int i = 0; i < impl->cmdSize; ++i) {
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	3301      	adds	r3, #1
 8003318:	623b      	str	r3, [r7, #32]
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	8c1b      	ldrh	r3, [r3, #32]
 800331e:	461a      	mov	r2, r3
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	4293      	cmp	r3, r2
 8003324:	dbc8      	blt.n	80032b8 <parseCommand+0x70>
        }
    }

    // we keep two last bytes in cmd buffer reserved so cmdSize is always by 2
    // less than cmdMaxSize
    impl->cmdBuffer[impl->cmdSize + 1] = '\0';
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	8c1b      	ldrh	r3, [r3, #32]
 800332e:	3301      	adds	r3, #1
 8003330:	4413      	add	r3, r2
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]

    if (cmdName == NULL)
 8003336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80a7 	beq.w	800348c <parseCommand+0x244>
        return;

    // try to find command in bindings
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
 8003342:	e072      	b.n	800342a <parseCommand+0x1e2>
        if (strcmp(cmdName, impl->bindings[i].name) == 0) {
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	440b      	add	r3, r1
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4619      	mov	r1, r3
 8003358:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800335a:	f7fc ffc1 	bl	80002e0 <strcmp>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d15f      	bne.n	8003424 <parseCommand+0x1dc>
            if (impl->bindings[i].binding == NULL)
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	00db      	lsls	r3, r3, #3
 8003372:	440b      	add	r3, r1
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d05e      	beq.n	8003438 <parseCommand+0x1f0>
                break;

            if (impl->bindings[i].tokenizeArgs)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800337e:	69fa      	ldr	r2, [r7, #28]
 8003380:	4613      	mov	r3, r2
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	4413      	add	r3, r2
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	440b      	add	r3, r1
 800338a:	7b1b      	ldrb	r3, [r3, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <parseCommand+0x14e>
                embeddedCliTokenizeArgs(cmdArgs);
 8003390:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003392:	f7ff fcc9 	bl	8002d28 <embeddedCliTokenizeArgs>
            // currently, output is blank line, so we can just print directly
            SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800339c:	f043 0310 	orr.w	r3, r3, #16
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            // check if help was requested (help is printed when no other options are set)
            if (cmdArgs != NULL && (strcmp(cmdArgs, "-h") == 0 || strcmp(cmdArgs, "--help") == 0)) {
 80033a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01a      	beq.n	80033e4 <parseCommand+0x19c>
 80033ae:	4939      	ldr	r1, [pc, #228]	@ (8003494 <parseCommand+0x24c>)
 80033b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033b2:	f7fc ff95 	bl	80002e0 <strcmp>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d006      	beq.n	80033ca <parseCommand+0x182>
 80033bc:	4936      	ldr	r1, [pc, #216]	@ (8003498 <parseCommand+0x250>)
 80033be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033c0:	f7fc ff8e 	bl	80002e0 <strcmp>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10c      	bne.n	80033e4 <parseCommand+0x19c>
                printBindingHelp(cli, &impl->bindings[i]);
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033ce:	69fa      	ldr	r2, [r7, #28]
 80033d0:	4613      	mov	r3, r2
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	4413      	add	r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	440b      	add	r3, r1
 80033da:	4619      	mov	r1, r3
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f85d 	bl	800349c <printBindingHelp>
 80033e2:	e015      	b.n	8003410 <parseCommand+0x1c8>
            } else {
                impl->bindings[i].binding(cli, cmdArgs, impl->bindings[i].context);
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033e8:	69fa      	ldr	r2, [r7, #28]
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	440b      	add	r3, r1
 80033f4:	695c      	ldr	r4, [r3, #20]
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	4613      	mov	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4413      	add	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	440b      	add	r3, r1
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	461a      	mov	r2, r3
 800340a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	47a0      	blx	r4
            }
            UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003416:	f023 0310 	bic.w	r3, r3, #16
 800341a:	b2da      	uxtb	r2, r3
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            return;
 8003422:	e034      	b.n	800348e <parseCommand+0x246>
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	3301      	adds	r3, #1
 8003428:	61fb      	str	r3, [r7, #28]
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800342e:	461a      	mov	r2, r3
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	4293      	cmp	r3, r2
 8003434:	db86      	blt.n	8003344 <parseCommand+0xfc>
 8003436:	e000      	b.n	800343a <parseCommand+0x1f2>
                break;
 8003438:	bf00      	nop
        }
    }

    // command not found in bindings or binding was null
    // try to call default callback
    if (cli->onCommand != NULL) {
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d01d      	beq.n	800347e <parseCommand+0x236>
        CliCommand command;
        command.name = cmdName;
 8003442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003444:	60fb      	str	r3, [r7, #12]
        command.args = cmdArgs;
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	613b      	str	r3, [r7, #16]

        // currently, output is blank line, so we can just print directly
        SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003450:	f043 0310 	orr.w	r3, r3, #16
 8003454:	b2da      	uxtb	r2, r3
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        cli->onCommand(cli, &command);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f107 020c 	add.w	r2, r7, #12
 8003464:	4611      	mov	r1, r2
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	4798      	blx	r3
        UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003470:	f023 0310 	bic.w	r3, r3, #16
 8003474:	b2da      	uxtb	r2, r3
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 800347c:	e007      	b.n	800348e <parseCommand+0x246>
    } else {
        onUnknownCommand(cli, cmdName);
 800347e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 fe5f 	bl	8004144 <onUnknownCommand>
 8003486:	e002      	b.n	800348e <parseCommand+0x246>
        return;
 8003488:	bf00      	nop
 800348a:	e000      	b.n	800348e <parseCommand+0x246>
        return;
 800348c:	bf00      	nop
    }
}
 800348e:	373c      	adds	r7, #60	@ 0x3c
 8003490:	46bd      	mov	sp, r7
 8003492:	bd90      	pop	{r4, r7, pc}
 8003494:	080113c0 	.word	0x080113c0
 8003498:	080113c4 	.word	0x080113c4

0800349c <printBindingHelp>:

static void printBindingHelp(EmbeddedCli *cli, CliCommandBinding *binding) {
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
    if (binding->help != NULL) {
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d010      	beq.n	80034d0 <printBindingHelp+0x34>
        cli->writeChar(cli, '\t');
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2109      	movs	r1, #9
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	4798      	blx	r3
        writeToOutput(cli, binding->help);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	4619      	mov	r1, r3
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f9f3 	bl	80038aa <writeToOutput>
        writeToOutput(cli, lineBreak);
 80034c4:	4b04      	ldr	r3, [pc, #16]	@ (80034d8 <printBindingHelp+0x3c>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f9ed 	bl	80038aa <writeToOutput>
    }
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	2400006c 	.word	0x2400006c

080034dc <getAutocompletedCommand>:

static AutocompletedCommand getAutocompletedCommand(EmbeddedCli *cli, const char *prefix) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08e      	sub	sp, #56	@ 0x38
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
    AutocompletedCommand cmd = {NULL, 0, 0};
 80034e8:	2300      	movs	r3, #0
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	2300      	movs	r3, #0
 80034ee:	82bb      	strh	r3, [r7, #20]
 80034f0:	2300      	movs	r3, #0
 80034f2:	82fb      	strh	r3, [r7, #22]

    size_t prefixLen = strlen(prefix);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7fc fefd 	bl	80002f4 <strlen>
 80034fa:	6278      	str	r0, [r7, #36]	@ 0x24

    PREPARE_IMPL(cli);
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	623b      	str	r3, [r7, #32]
    if (impl->bindingsCount == 0 || prefixLen == 0)
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <getAutocompletedCommand+0x34>
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	2b00      	cmp	r3, #0
 800350e:	d108      	bne.n	8003522 <getAutocompletedCommand+0x46>
        return cmd;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f107 0310 	add.w	r3, r7, #16
 8003518:	e893 0003 	ldmia.w	r3, {r0, r1}
 800351c:	e882 0003 	stmia.w	r2, {r0, r1}
 8003520:	e095      	b.n	800364e <getAutocompletedCommand+0x172>


    for (int i = 0; i < impl->bindingsCount; ++i) {
 8003522:	2300      	movs	r3, #0
 8003524:	637b      	str	r3, [r7, #52]	@ 0x34
 8003526:	e083      	b.n	8003630 <getAutocompletedCommand+0x154>
        const char *name = impl->bindings[i].name;
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800352c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800352e:	4613      	mov	r3, r2
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	4413      	add	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	440b      	add	r3, r1
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	61fb      	str	r3, [r7, #28]
        size_t len = strlen(name);
 800353c:	69f8      	ldr	r0, [r7, #28]
 800353e:	f7fc fed9 	bl	80002f4 <strlen>
 8003542:	61b8      	str	r0, [r7, #24]

        // unset autocomplete flag
        UNSET_U8FLAG(impl->bindingsFlags[i], BINDING_FLAG_AUTOCOMPLETE);
 8003544:	6a3b      	ldr	r3, [r7, #32]
 8003546:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800354a:	4413      	add	r3, r2
 800354c:	781a      	ldrb	r2, [r3, #0]
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003554:	440b      	add	r3, r1
 8003556:	f022 0201 	bic.w	r2, r2, #1
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	701a      	strb	r2, [r3, #0]

        if (len < prefixLen)
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003562:	429a      	cmp	r2, r3
 8003564:	d35e      	bcc.n	8003624 <getAutocompletedCommand+0x148>
            continue;

        // check if this command is candidate for autocomplete
        bool isCandidate = true;
 8003566:	2301      	movs	r3, #1
 8003568:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        for (size_t j = 0; j < prefixLen; ++j) {
 800356c:	2300      	movs	r3, #0
 800356e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003570:	e010      	b.n	8003594 <getAutocompletedCommand+0xb8>
            if (prefix[j] != name[j]) {
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003576:	4413      	add	r3, r2
 8003578:	781a      	ldrb	r2, [r3, #0]
 800357a:	69f9      	ldr	r1, [r7, #28]
 800357c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357e:	440b      	add	r3, r1
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d003      	beq.n	800358e <getAutocompletedCommand+0xb2>
                isCandidate = false;
 8003586:	2300      	movs	r3, #0
 8003588:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 800358c:	e006      	b.n	800359c <getAutocompletedCommand+0xc0>
        for (size_t j = 0; j < prefixLen; ++j) {
 800358e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003590:	3301      	adds	r3, #1
 8003592:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	429a      	cmp	r2, r3
 800359a:	d3ea      	bcc.n	8003572 <getAutocompletedCommand+0x96>
            }
        }
        if (!isCandidate)
 800359c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80035a0:	f083 0301 	eor.w	r3, r3, #1
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d13e      	bne.n	8003628 <getAutocompletedCommand+0x14c>
            continue;

        impl->bindingsFlags[i] |= BINDING_FLAG_AUTOCOMPLETE;
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b0:	4413      	add	r3, r2
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80035b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ba:	440b      	add	r3, r1
 80035bc:	f042 0201 	orr.w	r2, r2, #1
 80035c0:	b2d2      	uxtb	r2, r2
 80035c2:	701a      	strb	r2, [r3, #0]

        if (cmd.candidateCount == 0 || len < cmd.autocompletedLen)
 80035c4:	8afb      	ldrh	r3, [r7, #22]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d004      	beq.n	80035d4 <getAutocompletedCommand+0xf8>
 80035ca:	8abb      	ldrh	r3, [r7, #20]
 80035cc:	461a      	mov	r2, r3
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d202      	bcs.n	80035da <getAutocompletedCommand+0xfe>
            cmd.autocompletedLen = (uint16_t) len;
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	82bb      	strh	r3, [r7, #20]

        ++cmd.candidateCount;
 80035da:	8afb      	ldrh	r3, [r7, #22]
 80035dc:	3301      	adds	r3, #1
 80035de:	b29b      	uxth	r3, r3
 80035e0:	82fb      	strh	r3, [r7, #22]

        if (cmd.candidateCount == 1) {
 80035e2:	8afb      	ldrh	r3, [r7, #22]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d102      	bne.n	80035ee <getAutocompletedCommand+0x112>
            cmd.firstCandidate = name;
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	613b      	str	r3, [r7, #16]
            continue;
 80035ec:	e01d      	b.n	800362a <getAutocompletedCommand+0x14e>
        }

        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 80035ee:	6a3b      	ldr	r3, [r7, #32]
 80035f0:	8c1b      	ldrh	r3, [r3, #32]
 80035f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035f4:	e010      	b.n	8003618 <getAutocompletedCommand+0x13c>
            if (cmd.firstCandidate[j] != name[j]) {
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fa:	4413      	add	r3, r2
 80035fc:	781a      	ldrb	r2, [r3, #0]
 80035fe:	69f9      	ldr	r1, [r7, #28]
 8003600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003602:	440b      	add	r3, r1
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	429a      	cmp	r2, r3
 8003608:	d003      	beq.n	8003612 <getAutocompletedCommand+0x136>
                cmd.autocompletedLen = (uint16_t) j;
 800360a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360c:	b29b      	uxth	r3, r3
 800360e:	82bb      	strh	r3, [r7, #20]
                break;
 8003610:	e00b      	b.n	800362a <getAutocompletedCommand+0x14e>
        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 8003612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003614:	3301      	adds	r3, #1
 8003616:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003618:	8abb      	ldrh	r3, [r7, #20]
 800361a:	461a      	mov	r2, r3
 800361c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800361e:	4293      	cmp	r3, r2
 8003620:	d3e9      	bcc.n	80035f6 <getAutocompletedCommand+0x11a>
 8003622:	e002      	b.n	800362a <getAutocompletedCommand+0x14e>
            continue;
 8003624:	bf00      	nop
 8003626:	e000      	b.n	800362a <getAutocompletedCommand+0x14e>
            continue;
 8003628:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800362a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362c:	3301      	adds	r3, #1
 800362e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003634:	461a      	mov	r2, r3
 8003636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003638:	4293      	cmp	r3, r2
 800363a:	f6ff af75 	blt.w	8003528 <getAutocompletedCommand+0x4c>
            }
        }
    }

    return cmd;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	461a      	mov	r2, r3
 8003642:	f107 0310 	add.w	r3, r7, #16
 8003646:	e893 0003 	ldmia.w	r3, {r0, r1}
 800364a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	3738      	adds	r7, #56	@ 0x38
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <printLiveAutocompletion>:

static void printLiveAutocompletion(EmbeddedCli *cli) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	617b      	str	r3, [r7, #20]

    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED))
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b00      	cmp	r3, #0
 8003672:	d04a      	beq.n	800370a <printLiveAutocompletion+0xb2>
        return;

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	69da      	ldr	r2, [r3, #28]
 8003678:	f107 030c 	add.w	r3, r7, #12
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff ff2c 	bl	80034dc <getAutocompletedCommand>

    if (cmd.candidateCount == 0) {
 8003684:	8a7b      	ldrh	r3, [r7, #18]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d102      	bne.n	8003690 <printLiveAutocompletion+0x38>
        cmd.autocompletedLen = impl->cmdSize;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	8c1b      	ldrh	r3, [r3, #32]
 800368e:	823b      	strh	r3, [r7, #16]
    }

    // save cursor location
    writeToOutput(cli, escSeqCursorSave);
 8003690:	4b20      	ldr	r3, [pc, #128]	@ (8003714 <printLiveAutocompletion+0xbc>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4619      	mov	r1, r3
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f907 	bl	80038aa <writeToOutput>

    moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_FORWARD);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80036a0:	2201      	movs	r2, #1
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f921 	bl	80038ec <moveCursor>

    // print live autocompletion (or nothing, if it doesn't exist)
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	8c1b      	ldrh	r3, [r3, #32]
 80036ae:	61fb      	str	r3, [r7, #28]
 80036b0:	e00b      	b.n	80036ca <printLiveAutocompletion+0x72>
        cli->writeChar(cli, cmd.firstCandidate[i]);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68f9      	ldr	r1, [r7, #12]
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	440a      	add	r2, r1
 80036bc:	7812      	ldrb	r2, [r2, #0]
 80036be:	4611      	mov	r1, r2
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4798      	blx	r3
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	3301      	adds	r3, #1
 80036c8:	61fb      	str	r3, [r7, #28]
 80036ca:	8a3b      	ldrh	r3, [r7, #16]
 80036cc:	461a      	mov	r2, r3
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d3ee      	bcc.n	80036b2 <printLiveAutocompletion+0x5a>
    }
    // replace with spaces previous autocompletion
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 80036d4:	8a3b      	ldrh	r3, [r7, #16]
 80036d6:	61bb      	str	r3, [r7, #24]
 80036d8:	e007      	b.n	80036ea <printLiveAutocompletion+0x92>
        cli->writeChar(cli, ' ');
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2120      	movs	r1, #32
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	4798      	blx	r3
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	3301      	adds	r3, #1
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80036ee:	461a      	mov	r2, r3
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d3f1      	bcc.n	80036da <printLiveAutocompletion+0x82>
    }
    impl->inputLineLength = cmd.autocompletedLen;
 80036f6:	8a3a      	ldrh	r2, [r7, #16]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	861a      	strh	r2, [r3, #48]	@ 0x30

    // restore cursor
    writeToOutput(cli, escSeqCursorRestore);
 80036fc:	4b06      	ldr	r3, [pc, #24]	@ (8003718 <printLiveAutocompletion+0xc0>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4619      	mov	r1, r3
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f8d1 	bl	80038aa <writeToOutput>
 8003708:	e000      	b.n	800370c <printLiveAutocompletion+0xb4>
        return;
 800370a:	bf00      	nop
}
 800370c:	3720      	adds	r7, #32
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	24000078 	.word	0x24000078
 8003718:	2400007c 	.word	0x2400007c

0800371c <onAutocompleteRequest>:

static void onAutocompleteRequest(EmbeddedCli *cli) {
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	61bb      	str	r3, [r7, #24]

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	69da      	ldr	r2, [r3, #28]
 800372e:	f107 030c 	add.w	r3, r7, #12
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff fed1 	bl	80034dc <getAutocompletedCommand>

    if (cmd.candidateCount == 0)
 800373a:	8a7b      	ldrh	r3, [r7, #18]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d078      	beq.n	8003832 <onAutocompleteRequest+0x116>
        return;

    if (cmd.candidateCount == 1 || cmd.autocompletedLen > impl->cmdSize) {
 8003740:	8a7b      	ldrh	r3, [r7, #18]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d004      	beq.n	8003750 <onAutocompleteRequest+0x34>
 8003746:	8a3a      	ldrh	r2, [r7, #16]
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	8c1b      	ldrh	r3, [r3, #32]
 800374c:	429a      	cmp	r2, r3
 800374e:	d931      	bls.n	80037b4 <onAutocompleteRequest+0x98>
        // can copy from index cmdSize, but prefix is the same, so copy everything
        memcpy(impl->cmdBuffer, cmd.firstCandidate, cmd.autocompletedLen);
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	68f9      	ldr	r1, [r7, #12]
 8003756:	8a3a      	ldrh	r2, [r7, #16]
 8003758:	4618      	mov	r0, r3
 800375a:	f00c fcd6 	bl	801010a <memcpy>
        if (cmd.candidateCount == 1) {
 800375e:	8a7b      	ldrh	r3, [r7, #18]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d109      	bne.n	8003778 <onAutocompleteRequest+0x5c>
            impl->cmdBuffer[cmd.autocompletedLen] = ' ';
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	8a3a      	ldrh	r2, [r7, #16]
 800376a:	4413      	add	r3, r2
 800376c:	2220      	movs	r2, #32
 800376e:	701a      	strb	r2, [r3, #0]
            ++cmd.autocompletedLen;
 8003770:	8a3b      	ldrh	r3, [r7, #16]
 8003772:	3301      	adds	r3, #1
 8003774:	b29b      	uxth	r3, r3
 8003776:	823b      	strh	r3, [r7, #16]
        }
        impl->cmdBuffer[cmd.autocompletedLen] = '\0';
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	8a3a      	ldrh	r2, [r7, #16]
 800377e:	4413      	add	r3, r2
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]

        writeToOutput(cli, &impl->cmdBuffer[impl->cmdSize - impl->cursorPos]);
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	8c12      	ldrh	r2, [r2, #32]
 800378c:	4611      	mov	r1, r2
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8003792:	1a8a      	subs	r2, r1, r2
 8003794:	4413      	add	r3, r2
 8003796:	4619      	mov	r1, r3
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f886 	bl	80038aa <writeToOutput>
        impl->cmdSize = cmd.autocompletedLen;
 800379e:	8a3a      	ldrh	r2, [r7, #16]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	841a      	strh	r2, [r3, #32]
        impl->inputLineLength = impl->cmdSize;
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	8c1a      	ldrh	r2, [r3, #32]
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->cursorPos = 0; // Cursor has been moved to the end
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	2200      	movs	r2, #0
 80037b0:	869a      	strh	r2, [r3, #52]	@ 0x34
        return;
 80037b2:	e03f      	b.n	8003834 <onAutocompleteRequest+0x118>
    }

    // with multiple candidates when we already completed to common prefix
    // we show all candidates and print input again
    // we need to completely clear current line since it begins with invitation
    clearCurrentLine(cli);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 f843 	bl	8003840 <clearCurrentLine>

    for (int i = 0; i < impl->bindingsCount; ++i) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	e021      	b.n	8003804 <onAutocompleteRequest+0xe8>
        // autocomplete flag is set for all candidates by last call to
        // getAutocompletedCommand
        if (!(impl->bindingsFlags[i] & BINDING_FLAG_AUTOCOMPLETE))
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	4413      	add	r3, r2
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d014      	beq.n	80037fc <onAutocompleteRequest+0xe0>
            continue;

        const char *name = impl->bindings[i].name;
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80037d6:	69fa      	ldr	r2, [r7, #28]
 80037d8:	4613      	mov	r3, r2
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4413      	add	r3, r2
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	440b      	add	r3, r1
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	617b      	str	r3, [r7, #20]

        writeToOutput(cli, name);
 80037e6:	6979      	ldr	r1, [r7, #20]
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f85e 	bl	80038aa <writeToOutput>
        writeToOutput(cli, lineBreak);
 80037ee:	4b13      	ldr	r3, [pc, #76]	@ (800383c <onAutocompleteRequest+0x120>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4619      	mov	r1, r3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f858 	bl	80038aa <writeToOutput>
 80037fa:	e000      	b.n	80037fe <onAutocompleteRequest+0xe2>
            continue;
 80037fc:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3301      	adds	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003808:	461a      	mov	r2, r3
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4293      	cmp	r3, r2
 800380e:	dbd7      	blt.n	80037c0 <onAutocompleteRequest+0xa4>
    }

    writeToOutput(cli, impl->invitation);
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4619      	mov	r1, r3
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f847 	bl	80038aa <writeToOutput>
    writeToOutput(cli, impl->cmdBuffer);
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	4619      	mov	r1, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f841 	bl	80038aa <writeToOutput>

    impl->inputLineLength = impl->cmdSize;
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	8c1a      	ldrh	r2, [r3, #32]
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8003830:	e000      	b.n	8003834 <onAutocompleteRequest+0x118>
        return;
 8003832:	bf00      	nop
}
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	2400006c 	.word	0x2400006c

08003840 <clearCurrentLine>:

static void clearCurrentLine(EmbeddedCli *cli) {
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	613b      	str	r3, [r7, #16]
    size_t len = impl->inputLineLength + strlen(impl->invitation);
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003852:	461c      	mov	r4, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f7fc fd4b 	bl	80002f4 <strlen>
 800385e:	4603      	mov	r3, r0
 8003860:	4423      	add	r3, r4
 8003862:	60fb      	str	r3, [r7, #12]

    cli->writeChar(cli, '\r');
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	210d      	movs	r1, #13
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e007      	b.n	8003884 <clearCurrentLine+0x44>
        cli->writeChar(cli, ' ');
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2120      	movs	r1, #32
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	3301      	adds	r3, #1
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	429a      	cmp	r2, r3
 800388a:	d3f3      	bcc.n	8003874 <clearCurrentLine+0x34>
    }
    cli->writeChar(cli, '\r');
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	210d      	movs	r1, #13
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	4798      	blx	r3
    impl->inputLineLength = 0;
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	2200      	movs	r2, #0
 800389a:	861a      	strh	r2, [r3, #48]	@ 0x30

    impl->cursorPos = 0;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	2200      	movs	r2, #0
 80038a0:	869a      	strh	r2, [r3, #52]	@ 0x34
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd90      	pop	{r4, r7, pc}

080038aa <writeToOutput>:

static void writeToOutput(EmbeddedCli *cli, const char *str) {
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 80038b4:	6838      	ldr	r0, [r7, #0]
 80038b6:	f7fc fd1d 	bl	80002f4 <strlen>
 80038ba:	60b8      	str	r0, [r7, #8]

    for (size_t i = 0; i < len; ++i) {
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	e00b      	b.n	80038da <writeToOutput+0x30>
        cli->writeChar(cli, str[i]);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6839      	ldr	r1, [r7, #0]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	440a      	add	r2, r1
 80038cc:	7812      	ldrb	r2, [r2, #0]
 80038ce:	4611      	mov	r1, r2
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3301      	adds	r3, #1
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d3ef      	bcc.n	80038c2 <writeToOutput+0x18>
    }
}
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <moveCursor>:

static void moveCursor(EmbeddedCli* cli, uint16_t count, bool direction) {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	807b      	strh	r3, [r7, #2]
 80038f8:	4613      	mov	r3, r2
 80038fa:	707b      	strb	r3, [r7, #1]
    // Check if we need to send any command
    if (count == 0)
 80038fc:	887b      	ldrh	r3, [r7, #2]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d020      	beq.n	8003944 <moveCursor+0x58>
        return;

    // 5 = uint16_t max, 3 = escape sequence, 1 = string termination
    char escBuffer[5 + 3 + 1] = { 0 };
 8003902:	f107 030c 	add.w	r3, r7, #12
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	605a      	str	r2, [r3, #4]
 800390c:	721a      	strb	r2, [r3, #8]
    char dirChar = direction ? escSeqCursorRight[2] : escSeqCursorLeft[2];
 800390e:	787b      	ldrb	r3, [r7, #1]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d004      	beq.n	800391e <moveCursor+0x32>
 8003914:	4b0d      	ldr	r3, [pc, #52]	@ (800394c <moveCursor+0x60>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3302      	adds	r3, #2
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	e003      	b.n	8003926 <moveCursor+0x3a>
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <moveCursor+0x64>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	3302      	adds	r3, #2
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	75fb      	strb	r3, [r7, #23]
    sprintf(escBuffer, "\x1B[%u%c", count, dirChar);
 8003928:	887a      	ldrh	r2, [r7, #2]
 800392a:	7dfb      	ldrb	r3, [r7, #23]
 800392c:	f107 000c 	add.w	r0, r7, #12
 8003930:	4908      	ldr	r1, [pc, #32]	@ (8003954 <moveCursor+0x68>)
 8003932:	f00c fa0f 	bl	800fd54 <siprintf>
    writeToOutput(cli, escBuffer);
 8003936:	f107 030c 	add.w	r3, r7, #12
 800393a:	4619      	mov	r1, r3
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f7ff ffb4 	bl	80038aa <writeToOutput>
 8003942:	e000      	b.n	8003946 <moveCursor+0x5a>
        return;
 8003944:	bf00      	nop
}
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	24000070 	.word	0x24000070
 8003950:	24000074 	.word	0x24000074
 8003954:	080113cc 	.word	0x080113cc

08003958 <isControlChar>:

static bool isControlChar(char c) {
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
    return c == '\r' || c == '\n' || c == '\b' || c == '\t' || c == 0x7F;
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b0d      	cmp	r3, #13
 8003966:	d00b      	beq.n	8003980 <isControlChar+0x28>
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	2b0a      	cmp	r3, #10
 800396c:	d008      	beq.n	8003980 <isControlChar+0x28>
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	2b08      	cmp	r3, #8
 8003972:	d005      	beq.n	8003980 <isControlChar+0x28>
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	2b09      	cmp	r3, #9
 8003978:	d002      	beq.n	8003980 <isControlChar+0x28>
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	2b7f      	cmp	r3, #127	@ 0x7f
 800397e:	d101      	bne.n	8003984 <isControlChar+0x2c>
 8003980:	2301      	movs	r3, #1
 8003982:	e000      	b.n	8003986 <isControlChar+0x2e>
 8003984:	2300      	movs	r3, #0
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	b2db      	uxtb	r3, r3
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <isDisplayableChar>:

static bool isDisplayableChar(char c) {
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
    return (c >= 32 && c <= 126);
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	2b1f      	cmp	r3, #31
 80039a6:	d904      	bls.n	80039b2 <isDisplayableChar+0x1a>
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	2b7e      	cmp	r3, #126	@ 0x7e
 80039ac:	d801      	bhi.n	80039b2 <isDisplayableChar+0x1a>
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <isDisplayableChar+0x1c>
 80039b2:	2300      	movs	r3, #0
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	b2db      	uxtb	r3, r3
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <fifoBufAvailable>:

static uint16_t fifoBufAvailable(FifoBuf *buffer) {
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
    if (buffer->back >= buffer->front)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	88da      	ldrh	r2, [r3, #6]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	889b      	ldrh	r3, [r3, #4]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d306      	bcc.n	80039e8 <fifoBufAvailable+0x22>
        return (uint16_t) (buffer->back - buffer->front);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	88da      	ldrh	r2, [r3, #6]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	889b      	ldrh	r3, [r3, #4]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	e009      	b.n	80039fc <fifoBufAvailable+0x36>
    else
        return (uint16_t) (buffer->size - buffer->front + buffer->back);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	891a      	ldrh	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	889b      	ldrh	r3, [r3, #4]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	88db      	ldrh	r3, [r3, #6]
 80039f8:	4413      	add	r3, r2
 80039fa:	b29b      	uxth	r3, r3
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <fifoBufPop>:

static char fifoBufPop(FifoBuf *buffer) {
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
    char a = '\0';
 8003a10:	2300      	movs	r3, #0
 8003a12:	73fb      	strb	r3, [r7, #15]
    if (buffer->front != buffer->back) {
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	889a      	ldrh	r2, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	88db      	ldrh	r3, [r3, #6]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d014      	beq.n	8003a4a <fifoBufPop+0x42>
        a = buffer->buf[buffer->front];
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	8892      	ldrh	r2, [r2, #4]
 8003a28:	4413      	add	r3, r2
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	73fb      	strb	r3, [r7, #15]
        buffer->front = (uint16_t) (buffer->front + 1) % buffer->size;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	889b      	ldrh	r3, [r3, #4]
 8003a32:	3301      	adds	r3, #1
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	8912      	ldrh	r2, [r2, #8]
 8003a3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a3e:	fb01 f202 	mul.w	r2, r1, r2
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	809a      	strh	r2, [r3, #4]
    }
    return a;
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <fifoBufPush>:

static bool fifoBufPush(FifoBuf *buffer, char a) {
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	70fb      	strb	r3, [r7, #3]
    uint16_t newBack = (uint16_t) (buffer->back + 1) % buffer->size;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	88db      	ldrh	r3, [r3, #6]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	8912      	ldrh	r2, [r2, #8]
 8003a70:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a74:	fb01 f202 	mul.w	r2, r1, r2
 8003a78:	1a9b      	subs	r3, r3, r2
 8003a7a:	81fb      	strh	r3, [r7, #14]
    if (newBack != buffer->front) {
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	889b      	ldrh	r3, [r3, #4]
 8003a80:	89fa      	ldrh	r2, [r7, #14]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d00b      	beq.n	8003a9e <fifoBufPush+0x46>
        buffer->buf[buffer->back] = a;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	88d2      	ldrh	r2, [r2, #6]
 8003a8e:	4413      	add	r3, r2
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	701a      	strb	r2, [r3, #0]
        buffer->back = newBack;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	89fa      	ldrh	r2, [r7, #14]
 8003a98:	80da      	strh	r2, [r3, #6]
        return true;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <fifoBufPush+0x48>
    }
    return false;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <historyPut>:

static bool historyPut(CliHistory *history, const char *str) {
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8003ab6:	6838      	ldr	r0, [r7, #0]
 8003ab8:	f7fc fc1c 	bl	80002f4 <strlen>
 8003abc:	61b8      	str	r0, [r7, #24]
    // each item is ended with \0 so, need to have that much space at least
    if (history->bufferSize < len + 1)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	889b      	ldrh	r3, [r3, #4]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d201      	bcs.n	8003ad0 <historyPut+0x24>
        return false;
 8003acc:	2300      	movs	r3, #0
 8003ace:	e04d      	b.n	8003b6c <historyPut+0xc0>

    // remove str from history (if it's present) so we don't get duplicates
    historyRemove(history, str);
 8003ad0:	6839      	ldr	r1, [r7, #0]
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f86a 	bl	8003bac <historyRemove>

    size_t usedSize;
    // remove old items if new one can't fit into buffer
    while (history->itemsCount > 0) {
 8003ad8:	e024      	b.n	8003b24 <historyPut+0x78>
        const char *item = historyGet(history, history->itemsCount);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	891b      	ldrh	r3, [r3, #8]
 8003ade:	4619      	mov	r1, r3
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f847 	bl	8003b74 <historyGet>
 8003ae6:	6178      	str	r0, [r7, #20]
        size_t itemLen = strlen(item);
 8003ae8:	6978      	ldr	r0, [r7, #20]
 8003aea:	f7fc fc03 	bl	80002f4 <strlen>
 8003aee:	6138      	str	r0, [r7, #16]
        usedSize = ((size_t) (item - history->buf)) + itemLen + 1;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4413      	add	r3, r2
 8003afe:	3301      	adds	r3, #1
 8003b00:	61fb      	str	r3, [r7, #28]

        size_t freeSpace = history->bufferSize - usedSize;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	889b      	ldrh	r3, [r3, #4]
 8003b06:	461a      	mov	r2, r3
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	60fb      	str	r3, [r7, #12]

        if (freeSpace >= len + 1)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	3301      	adds	r3, #1
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d20a      	bcs.n	8003b2e <historyPut+0x82>
            break;

        // space not enough, remove last element
        --history->itemsCount;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	891b      	ldrh	r3, [r3, #8]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	811a      	strh	r2, [r3, #8]
    while (history->itemsCount > 0) {
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	891b      	ldrh	r3, [r3, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d1d6      	bne.n	8003ada <historyPut+0x2e>
 8003b2c:	e000      	b.n	8003b30 <historyPut+0x84>
            break;
 8003b2e:	bf00      	nop
    }
    if (history->itemsCount > 0) {
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	891b      	ldrh	r3, [r3, #8]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <historyPut+0xa2>
        // when history not empty, shift elements so new item is first
        memmove(&history->buf[len + 1], history->buf, usedSize);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	18d0      	adds	r0, r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69fa      	ldr	r2, [r7, #28]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	f00c fa07 	bl	800ff5c <memmove>
    }
    memcpy(history->buf, str, len + 1);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6818      	ldr	r0, [r3, #0]
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	3301      	adds	r3, #1
 8003b56:	461a      	mov	r2, r3
 8003b58:	6839      	ldr	r1, [r7, #0]
 8003b5a:	f00c fad6 	bl	801010a <memcpy>
    ++history->itemsCount;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	891b      	ldrh	r3, [r3, #8]
 8003b62:	3301      	adds	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	811a      	strh	r2, [r3, #8]

    return true;
 8003b6a:	2301      	movs	r3, #1
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3720      	adds	r7, #32
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <historyGet>:

static const char *historyGet(CliHistory *history, uint16_t item) {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	807b      	strh	r3, [r7, #2]
    if (item == 0 || item > history->itemsCount)
 8003b80:	887b      	ldrh	r3, [r7, #2]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d004      	beq.n	8003b90 <historyGet+0x1c>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	891b      	ldrh	r3, [r3, #8]
 8003b8a:	887a      	ldrh	r2, [r7, #2]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d901      	bls.n	8003b94 <historyGet+0x20>
        return NULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	e007      	b.n	8003ba4 <historyGet+0x30>

    // items are stored in the same way (separated by \0 and counted from 1),
    // so can use this call
    return embeddedCliGetToken(history->buf, item);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	887a      	ldrh	r2, [r7, #2]
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff f937 	bl	8002e10 <embeddedCliGetToken>
 8003ba2:	4603      	mov	r3, r0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <historyRemove>:

static void historyRemove(CliHistory *history, const char *str) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
    if (str == NULL || history->itemsCount == 0)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d04c      	beq.n	8003c56 <historyRemove+0xaa>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	891b      	ldrh	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d048      	beq.n	8003c56 <historyRemove+0xaa>
        return;
    char *item = NULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
    uint16_t itemPosition;
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8003bc8:	2301      	movs	r3, #1
 8003bca:	827b      	strh	r3, [r7, #18]
 8003bcc:	e013      	b.n	8003bf6 <historyRemove+0x4a>
        // items are stored in the same way (separated by \0 and counted from 1),
        // so can use this call
        item = embeddedCliGetTokenVariable(history->buf, itemPosition);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	8a7a      	ldrh	r2, [r7, #18]
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff f935 	bl	8002e46 <embeddedCliGetTokenVariable>
 8003bdc:	6178      	str	r0, [r7, #20]
        if (strcmp(item, str) == 0) {
 8003bde:	6839      	ldr	r1, [r7, #0]
 8003be0:	6978      	ldr	r0, [r7, #20]
 8003be2:	f7fc fb7d 	bl	80002e0 <strcmp>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <historyRemove+0x56>
            break;
        }
        item = NULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8003bf0:	8a7b      	ldrh	r3, [r7, #18]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	827b      	strh	r3, [r7, #18]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	891b      	ldrh	r3, [r3, #8]
 8003bfa:	8a7a      	ldrh	r2, [r7, #18]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d9e6      	bls.n	8003bce <historyRemove+0x22>
 8003c00:	e000      	b.n	8003c04 <historyRemove+0x58>
            break;
 8003c02:	bf00      	nop
    }
    if (item == NULL)
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d027      	beq.n	8003c5a <historyRemove+0xae>
        return;

    --history->itemsCount;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	891b      	ldrh	r3, [r3, #8]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	811a      	strh	r2, [r3, #8]
    if (itemPosition == (history->itemsCount + 1)) {
 8003c16:	8a7a      	ldrh	r2, [r7, #18]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	891b      	ldrh	r3, [r3, #8]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d01d      	beq.n	8003c5e <historyRemove+0xb2>
        // if this is a last element, nothing is remaining to move
        return;
    }

    size_t len = strlen(item);
 8003c22:	6978      	ldr	r0, [r7, #20]
 8003c24:	f7fc fb66 	bl	80002f4 <strlen>
 8003c28:	60f8      	str	r0, [r7, #12]
    size_t remaining = (size_t) (history->bufferSize - (item + len + 1 - history->buf));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	889b      	ldrh	r3, [r3, #4]
 8003c2e:	4619      	mov	r1, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	3301      	adds	r3, #1
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	441a      	add	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	1acb      	subs	r3, r1, r3
 8003c40:	60bb      	str	r3, [r7, #8]
    // move everything to the right of found item
    memmove(item, &item[len + 1], remaining);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	3301      	adds	r3, #1
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4413      	add	r3, r2
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6978      	ldr	r0, [r7, #20]
 8003c50:	f00c f984 	bl	800ff5c <memmove>
 8003c54:	e004      	b.n	8003c60 <historyRemove+0xb4>
        return;
 8003c56:	bf00      	nop
 8003c58:	e002      	b.n	8003c60 <historyRemove+0xb4>
        return;
 8003c5a:	bf00      	nop
 8003c5c:	e000      	b.n	8003c60 <historyRemove+0xb4>
        return;
 8003c5e:	bf00      	nop
}
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <getTokenPosition>:

static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos) {
 8003c66:	b480      	push	{r7}
 8003c68:	b085      	sub	sp, #20
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	807b      	strh	r3, [r7, #2]
    if (tokenizedStr == NULL || pos == 0)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <getTokenPosition+0x18>
 8003c78:	887b      	ldrh	r3, [r7, #2]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d102      	bne.n	8003c84 <getTokenPosition+0x1e>
        return CLI_TOKEN_NPOS;
 8003c7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c82:	e028      	b.n	8003cd6 <getTokenPosition+0x70>
    uint16_t i = 0;
 8003c84:	2300      	movs	r3, #0
 8003c86:	81fb      	strh	r3, [r7, #14]
    uint16_t tokenCount = 1;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	81bb      	strh	r3, [r7, #12]
    while (true) {
        if (tokenCount == pos)
 8003c8c:	89ba      	ldrh	r2, [r7, #12]
 8003c8e:	887b      	ldrh	r3, [r7, #2]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d013      	beq.n	8003cbc <getTokenPosition+0x56>
            break;

        if (tokenizedStr[i] == '\0') {
 8003c94:	89fb      	ldrh	r3, [r7, #14]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	4413      	add	r3, r2
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d109      	bne.n	8003cb4 <getTokenPosition+0x4e>
            ++tokenCount;
 8003ca0:	89bb      	ldrh	r3, [r7, #12]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	81bb      	strh	r3, [r7, #12]
            if (tokenizedStr[i + 1] == '\0')
 8003ca6:	89fb      	ldrh	r3, [r7, #14]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	4413      	add	r3, r2
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <getTokenPosition+0x5a>
                break;
        }

        ++i;
 8003cb4:	89fb      	ldrh	r3, [r7, #14]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	81fb      	strh	r3, [r7, #14]
        if (tokenCount == pos)
 8003cba:	e7e7      	b.n	8003c8c <getTokenPosition+0x26>
            break;
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <getTokenPosition+0x5c>
                break;
 8003cc0:	bf00      	nop
    }

    if (tokenizedStr[i] != '\0')
 8003cc2:	89fb      	ldrh	r3, [r7, #14]
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <getTokenPosition+0x6c>
        return i;
 8003cce:	89fb      	ldrh	r3, [r7, #14]
 8003cd0:	e001      	b.n	8003cd6 <getTokenPosition+0x70>
    else
        return CLI_TOKEN_NPOS;
 8003cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <findCategoryIndex>:

/*************************************************
 *                   Helper API                  *
 *************************************************/
static int findCategoryIndex(const char* cat, const char* categories[], int catCount) {
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b086      	sub	sp, #24
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < catCount; i++) {
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e010      	b.n	8003d16 <findCategoryIndex+0x34>
        if (strcmp(cat, categories[i]) == 0) {
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4619      	mov	r1, r3
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f7fc faed 	bl	80002e0 <strcmp>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <findCategoryIndex+0x2e>
            return i;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	e008      	b.n	8003d22 <findCategoryIndex+0x40>
    for (int i = 0; i < catCount; i++) {
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	3301      	adds	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	dbea      	blt.n	8003cf4 <findCategoryIndex+0x12>
        }
    }
    return -1;
 8003d1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
	...

08003d2c <printAlignedColumn>:

static void printAlignedColumn(EmbeddedCli *cli, const char *str, int colWidth) {
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
    int len = strlen(str);
 8003d38:	68b8      	ldr	r0, [r7, #8]
 8003d3a:	f7fc fadb 	bl	80002f4 <strlen>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	613b      	str	r3, [r7, #16]
    writeToOutput(cli, str);
 8003d42:	68b9      	ldr	r1, [r7, #8]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f7ff fdb0 	bl	80038aa <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	e006      	b.n	8003d5e <printAlignedColumn+0x32>
        writeToOutput(cli, " ");
 8003d50:	4908      	ldr	r1, [pc, #32]	@ (8003d74 <printAlignedColumn+0x48>)
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f7ff fda9 	bl	80038aa <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	617b      	str	r3, [r7, #20]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	dbf2      	blt.n	8003d50 <printAlignedColumn+0x24>
    }
}
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	080113b8 	.word	0x080113b8

08003d78 <CMD_Help>:
void CMD_Help(EmbeddedCli *cli, char *tokens, void *context) {
 8003d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d7c:	b095      	sub	sp, #84	@ 0x54
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	60f8      	str	r0, [r7, #12]
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	637b      	str	r3, [r7, #52]	@ 0x34

    if (impl->bindingsCount == 0) {
 8003d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10a      	bne.n	8003daa <CMD_Help+0x32>
        writeToOutput(cli, "Help is not available");
 8003d94:	498c      	ldr	r1, [pc, #560]	@ (8003fc8 <CMD_Help+0x250>)
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f7ff fd87 	bl	80038aa <writeToOutput>
        writeToOutput(cli, lineBreak);
 8003d9c:	4b8b      	ldr	r3, [pc, #556]	@ (8003fcc <CMD_Help+0x254>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4619      	mov	r1, r3
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f7ff fd81 	bl	80038aa <writeToOutput>
        return;
 8003da8:	e1ba      	b.n	8004120 <CMD_Help+0x3a8>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 8003daa:	68b8      	ldr	r0, [r7, #8]
 8003dac:	f7ff f866 	bl	8002e7c <embeddedCliGetTokenCount>
 8003db0:	4603      	mov	r3, r0
 8003db2:	867b      	strh	r3, [r7, #50]	@ 0x32
    if (tokenCount == 0) {
 8003db4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f040 80f6 	bne.w	8003fa8 <CMD_Help+0x230>
 8003dbc:	466b      	mov	r3, sp
 8003dbe:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 8003dc0:	2320      	movs	r3, #32
 8003dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
        const char* categories[MAX_CAT];
 8003dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dcc:	2200      	movs	r2, #0
 8003dce:	4698      	mov	r8, r3
 8003dd0:	4691      	mov	r9, r2
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003dde:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003de2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de8:	2200      	movs	r2, #0
 8003dea:	461c      	mov	r4, r3
 8003dec:	4615      	mov	r5, r2
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	016b      	lsls	r3, r5, #5
 8003df8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003dfc:	0162      	lsls	r2, r4, #5
 8003dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	3307      	adds	r3, #7
 8003e04:	08db      	lsrs	r3, r3, #3
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	ebad 0d03 	sub.w	sp, sp, r3
 8003e0c:	466b      	mov	r3, sp
 8003e0e:	3303      	adds	r3, #3
 8003e10:	089b      	lsrs	r3, r3, #2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	623b      	str	r3, [r7, #32]
        int catCount = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	64fb      	str	r3, [r7, #76]	@ 0x4c

        for (int i = 0; i < impl->bindingsCount; i++) {
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e1e:	e02d      	b.n	8003e7c <CMD_Help+0x104>
            const char* cat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8003e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e22:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e26:	4613      	mov	r3, r2
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	4413      	add	r3, r2
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	440b      	add	r3, r1
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d009      	beq.n	8003e4a <CMD_Help+0xd2>
 8003e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e38:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	4413      	add	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	440b      	add	r3, r1
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	e000      	b.n	8003e4c <CMD_Help+0xd4>
 8003e4a:	4b61      	ldr	r3, [pc, #388]	@ (8003fd0 <CMD_Help+0x258>)
 8003e4c:	61bb      	str	r3, [r7, #24]
            int idx = findCategoryIndex(cat, categories, catCount);
 8003e4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e50:	6a39      	ldr	r1, [r7, #32]
 8003e52:	69b8      	ldr	r0, [r7, #24]
 8003e54:	f7ff ff45 	bl	8003ce2 <findCategoryIndex>
 8003e58:	6178      	str	r0, [r7, #20]
            if (idx < 0 && catCount < MAX_CAT) {
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	da0a      	bge.n	8003e76 <CMD_Help+0xfe>
 8003e60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e64:	429a      	cmp	r2, r3
 8003e66:	da06      	bge.n	8003e76 <CMD_Help+0xfe>
                categories[catCount++] = cat;
 8003e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003e6e:	6a3a      	ldr	r2, [r7, #32]
 8003e70:	69b9      	ldr	r1, [r7, #24]
 8003e72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < impl->bindingsCount; i++) {
 8003e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e78:	3301      	adds	r3, #1
 8003e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e80:	461a      	mov	r2, r3
 8003e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e84:	4293      	cmp	r3, r2
 8003e86:	dbcb      	blt.n	8003e20 <CMD_Help+0xa8>
            }
        }

        for (int c = 0; c < catCount; c++) {
 8003e88:	2300      	movs	r3, #0
 8003e8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e8c:	e085      	b.n	8003f9a <CMD_Help+0x222>
            writeToOutput(cli, "[");
 8003e8e:	4951      	ldr	r1, [pc, #324]	@ (8003fd4 <CMD_Help+0x25c>)
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	f7ff fd0a 	bl	80038aa <writeToOutput>
            writeToOutput(cli, categories[c]);
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff fd02 	bl	80038aa <writeToOutput>
            writeToOutput(cli, "]");
 8003ea6:	494c      	ldr	r1, [pc, #304]	@ (8003fd8 <CMD_Help+0x260>)
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7ff fcfe 	bl	80038aa <writeToOutput>
            writeToOutput(cli, lineBreak);
 8003eae:	4b47      	ldr	r3, [pc, #284]	@ (8003fcc <CMD_Help+0x254>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f7ff fcf8 	bl	80038aa <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 8003eba:	2300      	movs	r3, #0
 8003ebc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ebe:	e05d      	b.n	8003f7c <CMD_Help+0x204>
                const char* cmdCat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8003ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ec2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003ec4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	4413      	add	r3, r2
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	440b      	add	r3, r1
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <CMD_Help+0x172>
 8003ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003eda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	440b      	add	r3, r1
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	e000      	b.n	8003eec <CMD_Help+0x174>
 8003eea:	4b39      	ldr	r3, [pc, #228]	@ (8003fd0 <CMD_Help+0x258>)
 8003eec:	61fb      	str	r3, [r7, #28]
                if (strcmp(cmdCat, categories[c]) == 0) {
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	69f8      	ldr	r0, [r7, #28]
 8003efa:	f7fc f9f1 	bl	80002e0 <strcmp>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d138      	bne.n	8003f76 <CMD_Help+0x1fe>
                	writeToOutput(cli, "    ");
 8003f04:	4935      	ldr	r1, [pc, #212]	@ (8003fdc <CMD_Help+0x264>)
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f7ff fccf 	bl	80038aa <writeToOutput>
                	printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 8003f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f0e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f12:	4613      	mov	r3, r2
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2210      	movs	r2, #16
 8003f20:	4619      	mov	r1, r3
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f7ff ff02 	bl	8003d2c <printAlignedColumn>
                	writeToOutput(cli, "| ");
 8003f28:	492d      	ldr	r1, [pc, #180]	@ (8003fe0 <CMD_Help+0x268>)
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff fcbd 	bl	80038aa <writeToOutput>
                	if (impl->bindings[i].help) {
 8003f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f32:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003f34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f36:	4613      	mov	r3, r2
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	4413      	add	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	440b      	add	r3, r1
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00d      	beq.n	8003f62 <CMD_Help+0x1ea>
                	    writeToOutput(cli, impl->bindings[i].help);
 8003f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f48:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	4413      	add	r3, r2
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	440b      	add	r3, r1
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4619      	mov	r1, r3
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f7ff fca5 	bl	80038aa <writeToOutput>
 8003f60:	e003      	b.n	8003f6a <CMD_Help+0x1f2>
                	} else {
                	    writeToOutput(cli, "(no help)");
 8003f62:	4920      	ldr	r1, [pc, #128]	@ (8003fe4 <CMD_Help+0x26c>)
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7ff fca0 	bl	80038aa <writeToOutput>
                	}
                	writeToOutput(cli, lineBreak);
 8003f6a:	4b18      	ldr	r3, [pc, #96]	@ (8003fcc <CMD_Help+0x254>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f7ff fc9a 	bl	80038aa <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 8003f76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f78:	3301      	adds	r3, #1
 8003f7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f80:	461a      	mov	r2, r3
 8003f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f84:	4293      	cmp	r3, r2
 8003f86:	db9b      	blt.n	8003ec0 <CMD_Help+0x148>
                }
            }
            writeToOutput(cli, lineBreak);
 8003f88:	4b10      	ldr	r3, [pc, #64]	@ (8003fcc <CMD_Help+0x254>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f7ff fc8b 	bl	80038aa <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 8003f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f96:	3301      	adds	r3, #1
 8003f98:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	f6ff af75 	blt.w	8003e8e <CMD_Help+0x116>
 8003fa4:	46b5      	mov	sp, r6
 8003fa6:	e0bb      	b.n	8004120 <CMD_Help+0x3a8>
        }
    } else if (tokenCount == 1) {
 8003fa8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	f040 80ae 	bne.w	800410c <CMD_Help+0x394>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8003fb0:	2101      	movs	r1, #1
 8003fb2:	68b8      	ldr	r0, [r7, #8]
 8003fb4:	f7fe ff2c 	bl	8002e10 <embeddedCliGetToken>
 8003fb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool found = false;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fc4:	e08f      	b.n	80040e6 <CMD_Help+0x36e>
 8003fc6:	bf00      	nop
 8003fc8:	080113d4 	.word	0x080113d4
 8003fcc:	2400006c 	.word	0x2400006c
 8003fd0:	080113ec 	.word	0x080113ec
 8003fd4:	080113fc 	.word	0x080113fc
 8003fd8:	08011400 	.word	0x08011400
 8003fdc:	08011404 	.word	0x08011404
 8003fe0:	0801140c 	.word	0x0801140c
 8003fe4:	08011410 	.word	0x08011410
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8003fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fea:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003fec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003fee:	4613      	mov	r3, r2
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	4413      	add	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	440b      	add	r3, r1
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fc f96f 	bl	80002e0 <strcmp>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d16b      	bne.n	80040e0 <CMD_Help+0x368>
                found = true;
 8004008:	2301      	movs	r3, #1
 800400a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                writeToOutput(cli, "Command: ");
 800400e:	4946      	ldr	r1, [pc, #280]	@ (8004128 <CMD_Help+0x3b0>)
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f7ff fc4a 	bl	80038aa <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8004016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004018:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800401a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800401c:	4613      	mov	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	4413      	add	r3, r2
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	440b      	add	r3, r1
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	4619      	mov	r1, r3
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f7ff fc3d 	bl	80038aa <writeToOutput>
                writeToOutput(cli, lineBreak);
 8004030:	4b3e      	ldr	r3, [pc, #248]	@ (800412c <CMD_Help+0x3b4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4619      	mov	r1, r3
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f7ff fc37 	bl	80038aa <writeToOutput>

                writeToOutput(cli, "Category: ");
 800403c:	493c      	ldr	r1, [pc, #240]	@ (8004130 <CMD_Help+0x3b8>)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f7ff fc33 	bl	80038aa <writeToOutput>
                writeToOutput(cli, impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized");
 8004044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004046:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004048:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800404a:	4613      	mov	r3, r2
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	4413      	add	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	440b      	add	r3, r1
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <CMD_Help+0x2f6>
 800405a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800405c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800405e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004060:	4613      	mov	r3, r2
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	4413      	add	r3, r2
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	440b      	add	r3, r1
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	e000      	b.n	8004070 <CMD_Help+0x2f8>
 800406e:	4b31      	ldr	r3, [pc, #196]	@ (8004134 <CMD_Help+0x3bc>)
 8004070:	4619      	mov	r1, r3
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff fc19 	bl	80038aa <writeToOutput>
                writeToOutput(cli, lineBreak);
 8004078:	4b2c      	ldr	r3, [pc, #176]	@ (800412c <CMD_Help+0x3b4>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4619      	mov	r1, r3
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	f7ff fc13 	bl	80038aa <writeToOutput>

                if (impl->bindings[i].help) {
 8004084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004086:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004088:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800408a:	4613      	mov	r3, r2
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	4413      	add	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	440b      	add	r3, r1
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d017      	beq.n	80040ca <CMD_Help+0x352>
                    writeToOutput(cli, "Help: ");
 800409a:	4927      	ldr	r1, [pc, #156]	@ (8004138 <CMD_Help+0x3c0>)
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff fc04 	bl	80038aa <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 80040a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040a4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80040a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80040a8:	4613      	mov	r3, r2
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	4413      	add	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	440b      	add	r3, r1
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	4619      	mov	r1, r3
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f7ff fbf7 	bl	80038aa <writeToOutput>
                    writeToOutput(cli, lineBreak);
 80040bc:	4b1b      	ldr	r3, [pc, #108]	@ (800412c <CMD_Help+0x3b4>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4619      	mov	r1, r3
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f7ff fbf1 	bl	80038aa <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 80040c8:	e014      	b.n	80040f4 <CMD_Help+0x37c>
                    writeToOutput(cli, "(no help)");
 80040ca:	491c      	ldr	r1, [pc, #112]	@ (800413c <CMD_Help+0x3c4>)
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f7ff fbec 	bl	80038aa <writeToOutput>
                    writeToOutput(cli, lineBreak);
 80040d2:	4b16      	ldr	r3, [pc, #88]	@ (800412c <CMD_Help+0x3b4>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4619      	mov	r1, r3
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f7ff fbe6 	bl	80038aa <writeToOutput>
                break;
 80040de:	e009      	b.n	80040f4 <CMD_Help+0x37c>
        for (int i = 0; i < impl->bindingsCount; ++i) {
 80040e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e2:	3301      	adds	r3, #1
 80040e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040ea:	461a      	mov	r2, r3
 80040ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ee:	4293      	cmp	r3, r2
 80040f0:	f6ff af7a 	blt.w	8003fe8 <CMD_Help+0x270>
            }
        }
        if (!found) {
 80040f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80040f8:	f083 0301 	eor.w	r3, r3, #1
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00e      	beq.n	8004120 <CMD_Help+0x3a8>
            onUnknownCommand(cli, cmdName);
 8004102:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f000 f81d 	bl	8004144 <onUnknownCommand>
 800410a:	e009      	b.n	8004120 <CMD_Help+0x3a8>
        }
    } else {
        writeToOutput(cli, "Command \"help\" receives one or zero arguments");
 800410c:	490c      	ldr	r1, [pc, #48]	@ (8004140 <CMD_Help+0x3c8>)
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f7ff fbcb 	bl	80038aa <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004114:	4b05      	ldr	r3, [pc, #20]	@ (800412c <CMD_Help+0x3b4>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4619      	mov	r1, r3
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f7ff fbc5 	bl	80038aa <writeToOutput>
    }
}
 8004120:	3754      	adds	r7, #84	@ 0x54
 8004122:	46bd      	mov	sp, r7
 8004124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004128:	0801141c 	.word	0x0801141c
 800412c:	2400006c 	.word	0x2400006c
 8004130:	08011428 	.word	0x08011428
 8004134:	080113ec 	.word	0x080113ec
 8004138:	08011434 	.word	0x08011434
 800413c:	08011410 	.word	0x08011410
 8004140:	0801143c 	.word	0x0801143c

08004144 <onUnknownCommand>:

static void onUnknownCommand(EmbeddedCli *cli, const char *name) {
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
    writeToOutput(cli, "Unknown command: \"");
 800414e:	490b      	ldr	r1, [pc, #44]	@ (800417c <onUnknownCommand+0x38>)
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff fbaa 	bl	80038aa <writeToOutput>
    writeToOutput(cli, name);
 8004156:	6839      	ldr	r1, [r7, #0]
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff fba6 	bl	80038aa <writeToOutput>
    writeToOutput(cli, "\". Write \"help\" for a list of available commands");
 800415e:	4908      	ldr	r1, [pc, #32]	@ (8004180 <onUnknownCommand+0x3c>)
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7ff fba2 	bl	80038aa <writeToOutput>
    writeToOutput(cli, lineBreak);
 8004166:	4b07      	ldr	r3, [pc, #28]	@ (8004184 <onUnknownCommand+0x40>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff fb9c 	bl	80038aa <writeToOutput>
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	0801146c 	.word	0x0801146c
 8004180:	08011480 	.word	0x08011480
 8004184:	2400006c 	.word	0x2400006c

08004188 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f103 0208 	add.w	r2, r3, #8
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f04f 32ff 	mov.w	r2, #4294967295
 80041a0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f103 0208 	add.w	r2, r3, #8
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f103 0208 	add.w	r2, r3, #8
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr

080041e2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80041e2:	b480      	push	{r7}
 80041e4:	b085      	sub	sp, #20
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f8:	d103      	bne.n	8004202 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	e00c      	b.n	800421c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	3308      	adds	r3, #8
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e002      	b.n	8004210 <vListInsert+0x2e>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68ba      	ldr	r2, [r7, #8]
 8004218:	429a      	cmp	r2, r3
 800421a:	d2f6      	bcs.n	800420a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6892      	ldr	r2, [r2, #8]
 800426a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6852      	ldr	r2, [r2, #4]
 8004274:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	429a      	cmp	r2, r3
 800427e:	d103      	bne.n	8004288 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	1e5a      	subs	r2, r3, #1
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80042b2:	2301      	movs	r3, #1
 80042b4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10d      	bne.n	80042dc <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80042c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c4:	b672      	cpsid	i
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	b662      	cpsie	i
 80042d4:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80042d6:	bf00      	nop
 80042d8:	bf00      	nop
 80042da:	e7fd      	b.n	80042d8 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d05d      	beq.n	800439e <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d059      	beq.n	800439e <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f2:	2100      	movs	r1, #0
 80042f4:	fba3 2302 	umull	r2, r3, r3, r2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d000      	beq.n	80042fe <xQueueGenericReset+0x56>
 80042fc:	2101      	movs	r1, #1
 80042fe:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8004300:	2b00      	cmp	r3, #0
 8004302:	d14c      	bne.n	800439e <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8004304:	f002 ff1e 	bl	8007144 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004310:	6939      	ldr	r1, [r7, #16]
 8004312:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004314:	fb01 f303 	mul.w	r3, r1, r3
 8004318:	441a      	add	r2, r3
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	2200      	movs	r2, #0
 8004322:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004334:	3b01      	subs	r3, #1
 8004336:	6939      	ldr	r1, [r7, #16]
 8004338:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800433a:	fb01 f303 	mul.w	r3, r1, r3
 800433e:	441a      	add	r2, r3
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	22ff      	movs	r2, #255	@ 0xff
 8004348:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	22ff      	movs	r2, #255	@ 0xff
 8004350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d114      	bne.n	8004384 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d01a      	beq.n	8004398 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	3310      	adds	r3, #16
 8004366:	4618      	mov	r0, r3
 8004368:	f001 fdd4 	bl	8005f14 <xTaskRemoveFromEventList>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d012      	beq.n	8004398 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004372:	4b17      	ldr	r3, [pc, #92]	@ (80043d0 <xQueueGenericReset+0x128>)
 8004374:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	f3bf 8f6f 	isb	sy
 8004382:	e009      	b.n	8004398 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	3310      	adds	r3, #16
 8004388:	4618      	mov	r0, r3
 800438a:	f7ff fefd 	bl	8004188 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	3324      	adds	r3, #36	@ 0x24
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff fef8 	bl	8004188 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004398:	f002 ff0a 	bl	80071b0 <vPortExitCritical>
 800439c:	e001      	b.n	80043a2 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10d      	bne.n	80043c4 <xQueueGenericReset+0x11c>
    __asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ac:	b672      	cpsid	i
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	b662      	cpsie	i
 80043bc:	60bb      	str	r3, [r7, #8]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80043c4:	697b      	ldr	r3, [r7, #20]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3718      	adds	r7, #24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	e000ed04 	.word	0xe000ed04

080043d4 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08c      	sub	sp, #48	@ 0x30
 80043d8:	af02      	add	r7, sp, #8
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10d      	bne.n	8004408 <xQueueGenericCreateStatic+0x34>
    __asm volatile
 80043ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f0:	b672      	cpsid	i
 80043f2:	f383 8811 	msr	BASEPRI, r3
 80043f6:	f3bf 8f6f 	isb	sy
 80043fa:	f3bf 8f4f 	dsb	sy
 80043fe:	b662      	cpsie	i
 8004400:	623b      	str	r3, [r7, #32]
}
 8004402:	bf00      	nop
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <xQueueGenericCreateStatic+0x30>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d033      	beq.n	8004476 <xQueueGenericCreateStatic+0xa2>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d030      	beq.n	8004476 <xQueueGenericCreateStatic+0xa2>
            ( pxStaticQueue != NULL ) &&
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <xQueueGenericCreateStatic+0x4c>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d02a      	beq.n	8004476 <xQueueGenericCreateStatic+0xa2>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d102      	bne.n	800442c <xQueueGenericCreateStatic+0x58>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d124      	bne.n	8004476 <xQueueGenericCreateStatic+0xa2>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 800442c:	2350      	movs	r3, #80	@ 0x50
 800442e:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2b50      	cmp	r3, #80	@ 0x50
 8004434:	d00d      	beq.n	8004452 <xQueueGenericCreateStatic+0x7e>
    __asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800443a:	b672      	cpsid	i
 800443c:	f383 8811 	msr	BASEPRI, r3
 8004440:	f3bf 8f6f 	isb	sy
 8004444:	f3bf 8f4f 	dsb	sy
 8004448:	b662      	cpsie	i
 800444a:	61fb      	str	r3, [r7, #28]
}
 800444c:	bf00      	nop
 800444e:	bf00      	nop
 8004450:	e7fd      	b.n	800444e <xQueueGenericCreateStatic+0x7a>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8004452:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004460:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	4613      	mov	r3, r2
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f86c 	bl	800454c <prvInitialiseNewQueue>
 8004474:	e010      	b.n	8004498 <xQueueGenericCreateStatic+0xc4>
        }
        else
        {
            configASSERT( pxNewQueue );
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10d      	bne.n	8004498 <xQueueGenericCreateStatic+0xc4>
    __asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004480:	b672      	cpsid	i
 8004482:	f383 8811 	msr	BASEPRI, r3
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	f3bf 8f4f 	dsb	sy
 800448e:	b662      	cpsie	i
 8004490:	61bb      	str	r3, [r7, #24]
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	e7fd      	b.n	8004494 <xQueueGenericCreateStatic+0xc0>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800449a:	4618      	mov	r0, r3
 800449c:	3728      	adds	r7, #40	@ 0x28
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b08a      	sub	sp, #40	@ 0x28
 80044a6:	af02      	add	r7, sp, #8
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	4613      	mov	r3, r2
 80044ae:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80044b0:	2300      	movs	r3, #0
 80044b2:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d032      	beq.n	8004520 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80044ba:	2100      	movs	r1, #0
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	fba3 2302 	umull	r2, r3, r3, r2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d000      	beq.n	80044ca <xQueueGenericCreate+0x28>
 80044c8:	2101      	movs	r1, #1
 80044ca:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d127      	bne.n	8004520 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80044d8:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80044dc:	d820      	bhi.n	8004520 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	fb02 f303 	mul.w	r3, r2, r3
 80044e6:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	3350      	adds	r3, #80	@ 0x50
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 ff5d 	bl	80073ac <pvPortMalloc>
 80044f2:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d023      	beq.n	8004542 <xQueueGenericCreate+0xa0>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	3350      	adds	r3, #80	@ 0x50
 8004502:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800450c:	79fa      	ldrb	r2, [r7, #7]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	4613      	mov	r3, r2
 8004514:	697a      	ldr	r2, [r7, #20]
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 f817 	bl	800454c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800451e:	e010      	b.n	8004542 <xQueueGenericCreate+0xa0>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10d      	bne.n	8004542 <xQueueGenericCreate+0xa0>
    __asm volatile
 8004526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452a:	b672      	cpsid	i
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	b662      	cpsie	i
 800453a:	613b      	str	r3, [r7, #16]
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	e7fd      	b.n	800453e <xQueueGenericCreate+0x9c>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8004542:	69fb      	ldr	r3, [r7, #28]
    }
 8004544:	4618      	mov	r0, r3
 8004546:	3720      	adds	r7, #32
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
 8004558:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	e002      	b.n	800456e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800457a:	2101      	movs	r1, #1
 800457c:	69b8      	ldr	r0, [r7, #24]
 800457e:	f7ff fe93 	bl	80042a8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	78fa      	ldrb	r2, [r7, #3]
 8004586:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800458a:	bf00      	nop
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b08e      	sub	sp, #56	@ 0x38
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
 80045a0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80045a2:	2300      	movs	r3, #0
 80045a4:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 80045aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d10d      	bne.n	80045cc <xQueueGenericSend+0x38>
    __asm volatile
 80045b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b4:	b672      	cpsid	i
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	b662      	cpsie	i
 80045c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80045c6:	bf00      	nop
 80045c8:	bf00      	nop
 80045ca:	e7fd      	b.n	80045c8 <xQueueGenericSend+0x34>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d103      	bne.n	80045da <xQueueGenericSend+0x46>
 80045d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <xQueueGenericSend+0x4a>
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <xQueueGenericSend+0x4c>
 80045de:	2300      	movs	r3, #0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10d      	bne.n	8004600 <xQueueGenericSend+0x6c>
    __asm volatile
 80045e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e8:	b672      	cpsid	i
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	b662      	cpsie	i
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80045fa:	bf00      	nop
 80045fc:	bf00      	nop
 80045fe:	e7fd      	b.n	80045fc <xQueueGenericSend+0x68>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d103      	bne.n	800460e <xQueueGenericSend+0x7a>
 8004606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800460a:	2b01      	cmp	r3, #1
 800460c:	d101      	bne.n	8004612 <xQueueGenericSend+0x7e>
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <xQueueGenericSend+0x80>
 8004612:	2300      	movs	r3, #0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10d      	bne.n	8004634 <xQueueGenericSend+0xa0>
    __asm volatile
 8004618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800461c:	b672      	cpsid	i
 800461e:	f383 8811 	msr	BASEPRI, r3
 8004622:	f3bf 8f6f 	isb	sy
 8004626:	f3bf 8f4f 	dsb	sy
 800462a:	b662      	cpsie	i
 800462c:	623b      	str	r3, [r7, #32]
}
 800462e:	bf00      	nop
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <xQueueGenericSend+0x9c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004634:	f001 fe9e 	bl	8006374 <xTaskGetSchedulerState>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d102      	bne.n	8004644 <xQueueGenericSend+0xb0>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <xQueueGenericSend+0xb4>
 8004644:	2301      	movs	r3, #1
 8004646:	e000      	b.n	800464a <xQueueGenericSend+0xb6>
 8004648:	2300      	movs	r3, #0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10d      	bne.n	800466a <xQueueGenericSend+0xd6>
    __asm volatile
 800464e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004652:	b672      	cpsid	i
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	b662      	cpsie	i
 8004662:	61fb      	str	r3, [r7, #28]
}
 8004664:	bf00      	nop
 8004666:	bf00      	nop
 8004668:	e7fd      	b.n	8004666 <xQueueGenericSend+0xd2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800466a:	f002 fd6b 	bl	8007144 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800466e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004676:	429a      	cmp	r2, r3
 8004678:	d302      	bcc.n	8004680 <xQueueGenericSend+0xec>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b02      	cmp	r3, #2
 800467e:	d129      	bne.n	80046d4 <xQueueGenericSend+0x140>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	68b9      	ldr	r1, [r7, #8]
 8004684:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004686:	f000 fc3e 	bl	8004f06 <prvCopyDataToQueue>
 800468a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800468c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004690:	2b00      	cmp	r3, #0
 8004692:	d010      	beq.n	80046b6 <xQueueGenericSend+0x122>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004696:	3324      	adds	r3, #36	@ 0x24
 8004698:	4618      	mov	r0, r3
 800469a:	f001 fc3b 	bl	8005f14 <xTaskRemoveFromEventList>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d013      	beq.n	80046cc <xQueueGenericSend+0x138>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80046a4:	4b3f      	ldr	r3, [pc, #252]	@ (80047a4 <xQueueGenericSend+0x210>)
 80046a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	e00a      	b.n	80046cc <xQueueGenericSend+0x138>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80046b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d007      	beq.n	80046cc <xQueueGenericSend+0x138>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80046bc:	4b39      	ldr	r3, [pc, #228]	@ (80047a4 <xQueueGenericSend+0x210>)
 80046be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	f3bf 8f4f 	dsb	sy
 80046c8:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80046cc:	f002 fd70 	bl	80071b0 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e063      	b.n	800479c <xQueueGenericSend+0x208>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d103      	bne.n	80046e2 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80046da:	f002 fd69 	bl	80071b0 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 80046de:	2300      	movs	r3, #0
 80046e0:	e05c      	b.n	800479c <xQueueGenericSend+0x208>
                }
                else if( xEntryTimeSet == pdFALSE )
 80046e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d106      	bne.n	80046f6 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80046e8:	f107 0314 	add.w	r3, r7, #20
 80046ec:	4618      	mov	r0, r3
 80046ee:	f001 fced 	bl	80060cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80046f2:	2301      	movs	r3, #1
 80046f4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80046f6:	f002 fd5b 	bl	80071b0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80046fa:	f001 f8d9 	bl	80058b0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80046fe:	f002 fd21 	bl	8007144 <vPortEnterCritical>
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004708:	b25b      	sxtb	r3, r3
 800470a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470e:	d103      	bne.n	8004718 <xQueueGenericSend+0x184>
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800471e:	b25b      	sxtb	r3, r3
 8004720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004724:	d103      	bne.n	800472e <xQueueGenericSend+0x19a>
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800472e:	f002 fd3f 	bl	80071b0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004732:	1d3a      	adds	r2, r7, #4
 8004734:	f107 0314 	add.w	r3, r7, #20
 8004738:	4611      	mov	r1, r2
 800473a:	4618      	mov	r0, r3
 800473c:	f001 fcdc 	bl	80060f8 <xTaskCheckForTimeOut>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d124      	bne.n	8004790 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004746:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004748:	f000 fcd5 	bl	80050f6 <prvIsQueueFull>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d018      	beq.n	8004784 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004754:	3310      	adds	r3, #16
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	4611      	mov	r1, r2
 800475a:	4618      	mov	r0, r3
 800475c:	f001 fb6a 	bl	8005e34 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004760:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004762:	f000 fc60 	bl	8005026 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004766:	f001 f8b1 	bl	80058cc <xTaskResumeAll>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	f47f af7c 	bne.w	800466a <xQueueGenericSend+0xd6>
                {
                    taskYIELD_WITHIN_API();
 8004772:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <xQueueGenericSend+0x210>)
 8004774:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	e772      	b.n	800466a <xQueueGenericSend+0xd6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004784:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004786:	f000 fc4e 	bl	8005026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800478a:	f001 f89f 	bl	80058cc <xTaskResumeAll>
 800478e:	e76c      	b.n	800466a <xQueueGenericSend+0xd6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004790:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004792:	f000 fc48 	bl	8005026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004796:	f001 f899 	bl	80058cc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 800479a:	2300      	movs	r3, #0
        }
    }
}
 800479c:	4618      	mov	r0, r3
 800479e:	3738      	adds	r7, #56	@ 0x38
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	e000ed04 	.word	0xe000ed04

080047a8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b092      	sub	sp, #72	@ 0x48
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 80047ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10d      	bne.n	80047dc <xQueueGenericSendFromISR+0x34>
    __asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c4:	b672      	cpsid	i
 80047c6:	f383 8811 	msr	BASEPRI, r3
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	b662      	cpsie	i
 80047d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <xQueueGenericSendFromISR+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d103      	bne.n	80047ea <xQueueGenericSendFromISR+0x42>
 80047e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <xQueueGenericSendFromISR+0x46>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <xQueueGenericSendFromISR+0x48>
 80047ee:	2300      	movs	r3, #0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10d      	bne.n	8004810 <xQueueGenericSendFromISR+0x68>
    __asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	b672      	cpsid	i
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	b662      	cpsie	i
 8004808:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800480a:	bf00      	nop
 800480c:	bf00      	nop
 800480e:	e7fd      	b.n	800480c <xQueueGenericSendFromISR+0x64>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b02      	cmp	r3, #2
 8004814:	d103      	bne.n	800481e <xQueueGenericSendFromISR+0x76>
 8004816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481a:	2b01      	cmp	r3, #1
 800481c:	d101      	bne.n	8004822 <xQueueGenericSendFromISR+0x7a>
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <xQueueGenericSendFromISR+0x7c>
 8004822:	2300      	movs	r3, #0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10d      	bne.n	8004844 <xQueueGenericSendFromISR+0x9c>
    __asm volatile
 8004828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482c:	b672      	cpsid	i
 800482e:	f383 8811 	msr	BASEPRI, r3
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	b662      	cpsie	i
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800483e:	bf00      	nop
 8004840:	bf00      	nop
 8004842:	e7fd      	b.n	8004840 <xQueueGenericSendFromISR+0x98>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004844:	f002 fd6c 	bl	8007320 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8004848:	f3ef 8211 	mrs	r2, BASEPRI
 800484c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004850:	b672      	cpsid	i
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	b662      	cpsie	i
 8004860:	623a      	str	r2, [r7, #32]
 8004862:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8004864:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8004866:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800486a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800486c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800486e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004870:	429a      	cmp	r2, r3
 8004872:	d302      	bcc.n	800487a <xQueueGenericSendFromISR+0xd2>
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	2b02      	cmp	r3, #2
 8004878:	d149      	bne.n	800490e <xQueueGenericSendFromISR+0x166>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800487a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800487c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004880:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004890:	f000 fb39 	bl	8004f06 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8004894:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8004898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489c:	d112      	bne.n	80048c4 <xQueueGenericSendFromISR+0x11c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800489e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d030      	beq.n	8004908 <xQueueGenericSendFromISR+0x160>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048a8:	3324      	adds	r3, #36	@ 0x24
 80048aa:	4618      	mov	r0, r3
 80048ac:	f001 fb32 	bl	8005f14 <xTaskRemoveFromEventList>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d028      	beq.n	8004908 <xQueueGenericSendFromISR+0x160>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d025      	beq.n	8004908 <xQueueGenericSendFromISR+0x160>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	601a      	str	r2, [r3, #0]
 80048c2:	e021      	b.n	8004908 <xQueueGenericSendFromISR+0x160>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80048c4:	f001 f92e 	bl	8005b24 <uxTaskGetNumberOfTasks>
 80048c8:	6338      	str	r0, [r7, #48]	@ 0x30
 80048ca:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80048ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d919      	bls.n	8004908 <xQueueGenericSendFromISR+0x160>
 80048d4:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80048d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80048da:	d10d      	bne.n	80048f8 <xQueueGenericSendFromISR+0x150>
    __asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e0:	b672      	cpsid	i
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	b662      	cpsie	i
 80048f0:	61bb      	str	r3, [r7, #24]
}
 80048f2:	bf00      	nop
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <xQueueGenericSendFromISR+0x14c>
 80048f8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80048fc:	3301      	adds	r3, #1
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	b25a      	sxtb	r2, r3
 8004902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8004908:	2301      	movs	r3, #1
 800490a:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 800490c:	e001      	b.n	8004912 <xQueueGenericSendFromISR+0x16a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800490e:	2300      	movs	r3, #0
 8004910:	647b      	str	r3, [r7, #68]	@ 0x44
 8004912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004914:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800491c:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 800491e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8004920:	4618      	mov	r0, r3
 8004922:	3748      	adds	r7, #72	@ 0x48
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b08c      	sub	sp, #48	@ 0x30
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004934:	2300      	movs	r3, #0
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800493c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10d      	bne.n	800495e <xQueueReceive+0x36>
    __asm volatile
 8004942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004946:	b672      	cpsid	i
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	b662      	cpsie	i
 8004956:	623b      	str	r3, [r7, #32]
}
 8004958:	bf00      	nop
 800495a:	bf00      	nop
 800495c:	e7fd      	b.n	800495a <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d103      	bne.n	800496c <xQueueReceive+0x44>
 8004964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <xQueueReceive+0x48>
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <xQueueReceive+0x4a>
 8004970:	2300      	movs	r3, #0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10d      	bne.n	8004992 <xQueueReceive+0x6a>
    __asm volatile
 8004976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497a:	b672      	cpsid	i
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	b662      	cpsie	i
 800498a:	61fb      	str	r3, [r7, #28]
}
 800498c:	bf00      	nop
 800498e:	bf00      	nop
 8004990:	e7fd      	b.n	800498e <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004992:	f001 fcef 	bl	8006374 <xTaskGetSchedulerState>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d102      	bne.n	80049a2 <xQueueReceive+0x7a>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <xQueueReceive+0x7e>
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <xQueueReceive+0x80>
 80049a6:	2300      	movs	r3, #0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10d      	bne.n	80049c8 <xQueueReceive+0xa0>
    __asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	b672      	cpsid	i
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	b662      	cpsie	i
 80049c0:	61bb      	str	r3, [r7, #24]
}
 80049c2:	bf00      	nop
 80049c4:	bf00      	nop
 80049c6:	e7fd      	b.n	80049c4 <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80049c8:	f002 fbbc 	bl	8007144 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d01f      	beq.n	8004a18 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049d8:	68b9      	ldr	r1, [r7, #8]
 80049da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049dc:	f000 fafd 	bl	8004fda <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	1e5a      	subs	r2, r3, #1
 80049e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00f      	beq.n	8004a10 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f2:	3310      	adds	r3, #16
 80049f4:	4618      	mov	r0, r3
 80049f6:	f001 fa8d 	bl	8005f14 <xTaskRemoveFromEventList>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d007      	beq.n	8004a10 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004a00:	4b3c      	ldr	r3, [pc, #240]	@ (8004af4 <xQueueReceive+0x1cc>)
 8004a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a06:	601a      	str	r2, [r3, #0]
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004a10:	f002 fbce 	bl	80071b0 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e069      	b.n	8004aec <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004a1e:	f002 fbc7 	bl	80071b0 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8004a22:	2300      	movs	r3, #0
 8004a24:	e062      	b.n	8004aec <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d106      	bne.n	8004a3a <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004a2c:	f107 0310 	add.w	r3, r7, #16
 8004a30:	4618      	mov	r0, r3
 8004a32:	f001 fb4b 	bl	80060cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004a36:	2301      	movs	r3, #1
 8004a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004a3a:	f002 fbb9 	bl	80071b0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004a3e:	f000 ff37 	bl	80058b0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004a42:	f002 fb7f 	bl	8007144 <vPortEnterCritical>
 8004a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a4c:	b25b      	sxtb	r3, r3
 8004a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a52:	d103      	bne.n	8004a5c <xQueueReceive+0x134>
 8004a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a62:	b25b      	sxtb	r3, r3
 8004a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a68:	d103      	bne.n	8004a72 <xQueueReceive+0x14a>
 8004a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a72:	f002 fb9d 	bl	80071b0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a76:	1d3a      	adds	r2, r7, #4
 8004a78:	f107 0310 	add.w	r3, r7, #16
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f001 fb3a 	bl	80060f8 <xTaskCheckForTimeOut>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d123      	bne.n	8004ad2 <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a8c:	f000 fb1d 	bl	80050ca <prvIsQueueEmpty>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d017      	beq.n	8004ac6 <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a98:	3324      	adds	r3, #36	@ 0x24
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	4611      	mov	r1, r2
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f001 f9c8 	bl	8005e34 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004aa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aa6:	f000 fabe 	bl	8005026 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004aaa:	f000 ff0f 	bl	80058cc <xTaskResumeAll>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d189      	bne.n	80049c8 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8004ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8004af4 <xQueueReceive+0x1cc>)
 8004ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004aba:	601a      	str	r2, [r3, #0]
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	f3bf 8f6f 	isb	sy
 8004ac4:	e780      	b.n	80049c8 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ac8:	f000 faad 	bl	8005026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004acc:	f000 fefe 	bl	80058cc <xTaskResumeAll>
 8004ad0:	e77a      	b.n	80049c8 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ad4:	f000 faa7 	bl	8005026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004ad8:	f000 fef8 	bl	80058cc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004adc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ade:	f000 faf4 	bl	80050ca <prvIsQueueEmpty>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f43f af6f 	beq.w	80049c8 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8004aea:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3730      	adds	r7, #48	@ 0x30
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	e000ed04 	.word	0xe000ed04

08004af8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b08c      	sub	sp, #48	@ 0x30
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004b02:	2300      	movs	r3, #0
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10d      	bne.n	8004b30 <xQueueSemaphoreTake+0x38>
    __asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b18:	b672      	cpsid	i
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	b662      	cpsie	i
 8004b28:	61bb      	str	r3, [r7, #24]
}
 8004b2a:	bf00      	nop
 8004b2c:	bf00      	nop
 8004b2e:	e7fd      	b.n	8004b2c <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8004b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00d      	beq.n	8004b54 <xQueueSemaphoreTake+0x5c>
    __asm volatile
 8004b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3c:	b672      	cpsid	i
 8004b3e:	f383 8811 	msr	BASEPRI, r3
 8004b42:	f3bf 8f6f 	isb	sy
 8004b46:	f3bf 8f4f 	dsb	sy
 8004b4a:	b662      	cpsie	i
 8004b4c:	617b      	str	r3, [r7, #20]
}
 8004b4e:	bf00      	nop
 8004b50:	bf00      	nop
 8004b52:	e7fd      	b.n	8004b50 <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b54:	f001 fc0e 	bl	8006374 <xTaskGetSchedulerState>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d102      	bne.n	8004b64 <xQueueSemaphoreTake+0x6c>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <xQueueSemaphoreTake+0x70>
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <xQueueSemaphoreTake+0x72>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10d      	bne.n	8004b8a <xQueueSemaphoreTake+0x92>
    __asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	b672      	cpsid	i
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	b662      	cpsie	i
 8004b82:	613b      	str	r3, [r7, #16]
}
 8004b84:	bf00      	nop
 8004b86:	bf00      	nop
 8004b88:	e7fd      	b.n	8004b86 <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004b8a:	f002 fadb 	bl	8007144 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b92:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d024      	beq.n	8004be4 <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	1e5a      	subs	r2, r3, #1
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d104      	bne.n	8004bb4 <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004baa:	f001 fe0f 	bl	80067cc <pvTaskIncrementMutexHeldCount>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb2:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00f      	beq.n	8004bdc <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbe:	3310      	adds	r3, #16
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f001 f9a7 	bl	8005f14 <xTaskRemoveFromEventList>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004bcc:	4b4c      	ldr	r3, [pc, #304]	@ (8004d00 <xQueueSemaphoreTake+0x208>)
 8004bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	f3bf 8f4f 	dsb	sy
 8004bd8:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004bdc:	f002 fae8 	bl	80071b0 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e089      	b.n	8004cf8 <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d103      	bne.n	8004bf2 <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8004bea:	f002 fae1 	bl	80071b0 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	e082      	b.n	8004cf8 <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d106      	bne.n	8004c06 <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004bf8:	f107 0308 	add.w	r3, r7, #8
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f001 fa65 	bl	80060cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004c02:	2301      	movs	r3, #1
 8004c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004c06:	f002 fad3 	bl	80071b0 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004c0a:	f000 fe51 	bl	80058b0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004c0e:	f002 fa99 	bl	8007144 <vPortEnterCritical>
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c18:	b25b      	sxtb	r3, r3
 8004c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c1e:	d103      	bne.n	8004c28 <xQueueSemaphoreTake+0x130>
 8004c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c2e:	b25b      	sxtb	r3, r3
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d103      	bne.n	8004c3e <xQueueSemaphoreTake+0x146>
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c3e:	f002 fab7 	bl	80071b0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c42:	463a      	mov	r2, r7
 8004c44:	f107 0308 	add.w	r3, r7, #8
 8004c48:	4611      	mov	r1, r2
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f001 fa54 	bl	80060f8 <xTaskCheckForTimeOut>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d132      	bne.n	8004cbc <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c58:	f000 fa37 	bl	80050ca <prvIsQueueEmpty>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d026      	beq.n	8004cb0 <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 8004c6a:	f002 fa6b 	bl	8007144 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f001 fb9c 	bl	80063b0 <xTaskPriorityInherit>
 8004c78:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8004c7a:	f002 fa99 	bl	80071b0 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c80:	3324      	adds	r3, #36	@ 0x24
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	4611      	mov	r1, r2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f001 f8d4 	bl	8005e34 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004c8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c8e:	f000 f9ca 	bl	8005026 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004c92:	f000 fe1b 	bl	80058cc <xTaskResumeAll>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f47f af76 	bne.w	8004b8a <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 8004c9e:	4b18      	ldr	r3, [pc, #96]	@ (8004d00 <xQueueSemaphoreTake+0x208>)
 8004ca0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	f3bf 8f4f 	dsb	sy
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	e76c      	b.n	8004b8a <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004cb0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004cb2:	f000 f9b8 	bl	8005026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004cb6:	f000 fe09 	bl	80058cc <xTaskResumeAll>
 8004cba:	e766      	b.n	8004b8a <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8004cbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004cbe:	f000 f9b2 	bl	8005026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004cc2:	f000 fe03 	bl	80058cc <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004cc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004cc8:	f000 f9ff 	bl	80050ca <prvIsQueueEmpty>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f43f af5b 	beq.w	8004b8a <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8004cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00d      	beq.n	8004cf6 <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 8004cda:	f002 fa33 	bl	8007144 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004cde:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ce0:	f000 f8f9 	bl	8004ed6 <prvGetDisinheritPriorityAfterTimeout>
 8004ce4:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	69f9      	ldr	r1, [r7, #28]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 fcab 	bl	8006648 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8004cf2:	f002 fa5d 	bl	80071b0 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8004cf6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3730      	adds	r7, #48	@ 0x30
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	e000ed04 	.word	0xe000ed04

08004d04 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b090      	sub	sp, #64	@ 0x40
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 8004d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10d      	bne.n	8004d36 <xQueueReceiveFromISR+0x32>
    __asm volatile
 8004d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1e:	b672      	cpsid	i
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	b662      	cpsie	i
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	e7fd      	b.n	8004d32 <xQueueReceiveFromISR+0x2e>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d103      	bne.n	8004d44 <xQueueReceiveFromISR+0x40>
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <xQueueReceiveFromISR+0x44>
 8004d44:	2301      	movs	r3, #1
 8004d46:	e000      	b.n	8004d4a <xQueueReceiveFromISR+0x46>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10d      	bne.n	8004d6a <xQueueReceiveFromISR+0x66>
    __asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	b672      	cpsid	i
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	b662      	cpsie	i
 8004d62:	623b      	str	r3, [r7, #32]
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop
 8004d68:	e7fd      	b.n	8004d66 <xQueueReceiveFromISR+0x62>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d6a:	f002 fad9 	bl	8007320 <vPortValidateInterruptPriority>
    __asm volatile
 8004d6e:	f3ef 8211 	mrs	r2, BASEPRI
 8004d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d76:	b672      	cpsid	i
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	b662      	cpsie	i
 8004d86:	61fa      	str	r2, [r7, #28]
 8004d88:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 8004d8a:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8004d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d92:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d049      	beq.n	8004e2e <xQueueReceiveFromISR+0x12a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004da0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004da4:	68b9      	ldr	r1, [r7, #8]
 8004da6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004da8:	f000 f917 	bl	8004fda <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dae:	1e5a      	subs	r2, r3, #1
 8004db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8004db4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dbc:	d112      	bne.n	8004de4 <xQueueReceiveFromISR+0xe0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d030      	beq.n	8004e28 <xQueueReceiveFromISR+0x124>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc8:	3310      	adds	r3, #16
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f001 f8a2 	bl	8005f14 <xTaskRemoveFromEventList>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d028      	beq.n	8004e28 <xQueueReceiveFromISR+0x124>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d025      	beq.n	8004e28 <xQueueReceiveFromISR+0x124>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	e021      	b.n	8004e28 <xQueueReceiveFromISR+0x124>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8004de4:	f000 fe9e 	bl	8005b24 <uxTaskGetNumberOfTasks>
 8004de8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8004dea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004dee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d919      	bls.n	8004e28 <xQueueReceiveFromISR+0x124>
 8004df4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004df8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dfa:	d10d      	bne.n	8004e18 <xQueueReceiveFromISR+0x114>
    __asm volatile
 8004dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e00:	b672      	cpsid	i
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	b662      	cpsie	i
 8004e10:	617b      	str	r3, [r7, #20]
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <xQueueReceiveFromISR+0x110>
 8004e18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	b25a      	sxtb	r2, r3
 8004e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e2c:	e001      	b.n	8004e32 <xQueueReceiveFromISR+0x12e>
        }
        else
        {
            xReturn = pdFAIL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e34:	613b      	str	r3, [r7, #16]
    __asm volatile
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	f383 8811 	msr	BASEPRI, r3
}
 8004e3c:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 8004e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3740      	adds	r7, #64	@ 0x40
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10d      	bne.n	8004e72 <uxQueueMessagesWaiting+0x2a>
    __asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5a:	b672      	cpsid	i
 8004e5c:	f383 8811 	msr	BASEPRI, r3
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	f3bf 8f4f 	dsb	sy
 8004e68:	b662      	cpsie	i
 8004e6a:	60bb      	str	r3, [r7, #8]
}
 8004e6c:	bf00      	nop
 8004e6e:	bf00      	nop
 8004e70:	e7fd      	b.n	8004e6e <uxQueueMessagesWaiting+0x26>

    taskENTER_CRITICAL();
 8004e72:	f002 f967 	bl	8007144 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7a:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8004e7c:	f002 f998 	bl	80071b0 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8004e80:	68fb      	ldr	r3, [r7, #12]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10d      	bne.n	8004eb8 <vQueueDelete+0x2e>
    __asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	b672      	cpsid	i
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	b662      	cpsie	i
 8004eb0:	60bb      	str	r3, [r7, #8]
}
 8004eb2:	bf00      	nop
 8004eb4:	bf00      	nop
 8004eb6:	e7fd      	b.n	8004eb4 <vQueueDelete+0x2a>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f987 	bl	80051cc <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d102      	bne.n	8004ece <vQueueDelete+0x44>
        {
            vPortFree( pxQueue );
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f002 fbad 	bl	8007628 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 8004ece:	bf00      	nop
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8004ed6:	b480      	push	{r7}
 8004ed8:	b085      	sub	sp, #20
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d006      	beq.n	8004ef4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f1c3 0307 	rsb	r3, r3, #7
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	e001      	b.n	8004ef8 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
    }
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b086      	sub	sp, #24
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	60f8      	str	r0, [r7, #12]
 8004f0e:	60b9      	str	r1, [r7, #8]
 8004f10:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10d      	bne.n	8004f40 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d14d      	bne.n	8004fc8 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f001 fadd 	bl	80064f0 <xTaskPriorityDisinherit>
 8004f36:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	609a      	str	r2, [r3, #8]
 8004f3e:	e043      	b.n	8004fc8 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d119      	bne.n	8004f7a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6858      	ldr	r0, [r3, #4]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4e:	461a      	mov	r2, r3
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	f00b f8da 	bl	801010a <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	441a      	add	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d32b      	bcc.n	8004fc8 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	605a      	str	r2, [r3, #4]
 8004f78:	e026      	b.n	8004fc8 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	68d8      	ldr	r0, [r3, #12]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f82:	461a      	mov	r2, r3
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	f00b f8c0 	bl	801010a <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	425b      	negs	r3, r3
 8004f94:	441a      	add	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	68da      	ldr	r2, [r3, #12]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d207      	bcs.n	8004fb6 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	425b      	negs	r3, r3
 8004fb0:	441a      	add	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d105      	bne.n	8004fc8 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004fd0:	697b      	ldr	r3, [r7, #20]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b082      	sub	sp, #8
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d018      	beq.n	800501e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	441a      	add	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	d303      	bcc.n	800500e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68d9      	ldr	r1, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005016:	461a      	mov	r2, r3
 8005018:	6838      	ldr	r0, [r7, #0]
 800501a:	f00b f876 	bl	801010a <memcpy>
    }
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b084      	sub	sp, #16
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800502e:	f002 f889 	bl	8007144 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005038:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800503a:	e011      	b.n	8005060 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	2b00      	cmp	r3, #0
 8005042:	d012      	beq.n	800506a <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3324      	adds	r3, #36	@ 0x24
 8005048:	4618      	mov	r0, r3
 800504a:	f000 ff63 	bl	8005f14 <xTaskRemoveFromEventList>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005054:	f001 f8b4 	bl	80061c0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	3b01      	subs	r3, #1
 800505c:	b2db      	uxtb	r3, r3
 800505e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005064:	2b00      	cmp	r3, #0
 8005066:	dce9      	bgt.n	800503c <prvUnlockQueue+0x16>
 8005068:	e000      	b.n	800506c <prvUnlockQueue+0x46>
                    break;
 800506a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	22ff      	movs	r2, #255	@ 0xff
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005074:	f002 f89c 	bl	80071b0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005078:	f002 f864 	bl	8007144 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005082:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005084:	e011      	b.n	80050aa <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d012      	beq.n	80050b4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	3310      	adds	r3, #16
 8005092:	4618      	mov	r0, r3
 8005094:	f000 ff3e 	bl	8005f14 <xTaskRemoveFromEventList>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800509e:	f001 f88f 	bl	80061c0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80050a2:	7bbb      	ldrb	r3, [r7, #14]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80050aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	dce9      	bgt.n	8005086 <prvUnlockQueue+0x60>
 80050b2:	e000      	b.n	80050b6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80050b4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	22ff      	movs	r2, #255	@ 0xff
 80050ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80050be:	f002 f877 	bl	80071b0 <vPortExitCritical>
}
 80050c2:	bf00      	nop
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b084      	sub	sp, #16
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80050d2:	f002 f837 	bl	8007144 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d102      	bne.n	80050e4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80050de:	2301      	movs	r3, #1
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	e001      	b.n	80050e8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80050e8:	f002 f862 	bl	80071b0 <vPortExitCritical>

    return xReturn;
 80050ec:	68fb      	ldr	r3, [r7, #12]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b084      	sub	sp, #16
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80050fe:	f002 f821 	bl	8007144 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510a:	429a      	cmp	r2, r3
 800510c:	d102      	bne.n	8005114 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800510e:	2301      	movs	r3, #1
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	e001      	b.n	8005118 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005114:	2300      	movs	r3, #0
 8005116:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005118:	f002 f84a 	bl	80071b0 <vPortExitCritical>

    return xReturn;
 800511c:	68fb      	ldr	r3, [r7, #12]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8005132:	2300      	movs	r3, #0
 8005134:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10d      	bne.n	8005158 <vQueueAddToRegistry+0x30>
    __asm volatile
 800513c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005140:	b672      	cpsid	i
 8005142:	f383 8811 	msr	BASEPRI, r3
 8005146:	f3bf 8f6f 	isb	sy
 800514a:	f3bf 8f4f 	dsb	sy
 800514e:	b662      	cpsie	i
 8005150:	60fb      	str	r3, [r7, #12]
}
 8005152:	bf00      	nop
 8005154:	bf00      	nop
 8005156:	e7fd      	b.n	8005154 <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d024      	beq.n	80051a8 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800515e:	2300      	movs	r3, #0
 8005160:	617b      	str	r3, [r7, #20]
 8005162:	e01e      	b.n	80051a2 <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005164:	4a18      	ldr	r2, [pc, #96]	@ (80051c8 <vQueueAddToRegistry+0xa0>)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4413      	add	r3, r2
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	429a      	cmp	r2, r3
 8005172:	d105      	bne.n	8005180 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	4a13      	ldr	r2, [pc, #76]	@ (80051c8 <vQueueAddToRegistry+0xa0>)
 800517a:	4413      	add	r3, r2
 800517c:	613b      	str	r3, [r7, #16]
                    break;
 800517e:	e013      	b.n	80051a8 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10a      	bne.n	800519c <vQueueAddToRegistry+0x74>
 8005186:	4a10      	ldr	r2, [pc, #64]	@ (80051c8 <vQueueAddToRegistry+0xa0>)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d104      	bne.n	800519c <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	4a0c      	ldr	r2, [pc, #48]	@ (80051c8 <vQueueAddToRegistry+0xa0>)
 8005198:	4413      	add	r3, r2
 800519a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	3301      	adds	r3, #1
 80051a0:	617b      	str	r3, [r7, #20]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2b07      	cmp	r3, #7
 80051a6:	d9dd      	bls.n	8005164 <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d005      	beq.n	80051ba <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 80051ba:	bf00      	nop
 80051bc:	371c      	adds	r7, #28
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	2400228c 	.word	0x2400228c

080051cc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10d      	bne.n	80051f6 <vQueueUnregisterQueue+0x2a>
    __asm volatile
 80051da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051de:	b672      	cpsid	i
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	b662      	cpsie	i
 80051ee:	60bb      	str	r3, [r7, #8]
}
 80051f0:	bf00      	nop
 80051f2:	bf00      	nop
 80051f4:	e7fd      	b.n	80051f2 <vQueueUnregisterQueue+0x26>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e016      	b.n	800522a <vQueueUnregisterQueue+0x5e>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 80051fc:	4a10      	ldr	r2, [pc, #64]	@ (8005240 <vQueueUnregisterQueue+0x74>)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	4413      	add	r3, r2
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	429a      	cmp	r2, r3
 800520a:	d10b      	bne.n	8005224 <vQueueUnregisterQueue+0x58>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 800520c:	4a0c      	ldr	r2, [pc, #48]	@ (8005240 <vQueueUnregisterQueue+0x74>)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2100      	movs	r1, #0
 8005212:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005216:	4a0a      	ldr	r2, [pc, #40]	@ (8005240 <vQueueUnregisterQueue+0x74>)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	4413      	add	r3, r2
 800521e:	2200      	movs	r2, #0
 8005220:	605a      	str	r2, [r3, #4]
                break;
 8005222:	e006      	b.n	8005232 <vQueueUnregisterQueue+0x66>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b07      	cmp	r3, #7
 800522e:	d9e5      	bls.n	80051fc <vQueueUnregisterQueue+0x30>
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
    }
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	2400228c 	.word	0x2400228c

08005244 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8005254:	f001 ff76 	bl	8007144 <vPortEnterCritical>
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800525e:	b25b      	sxtb	r3, r3
 8005260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005264:	d103      	bne.n	800526e <vQueueWaitForMessageRestricted+0x2a>
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005274:	b25b      	sxtb	r3, r3
 8005276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527a:	d103      	bne.n	8005284 <vQueueWaitForMessageRestricted+0x40>
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005284:	f001 ff94 	bl	80071b0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	3324      	adds	r3, #36	@ 0x24
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	68b9      	ldr	r1, [r7, #8]
 8005298:	4618      	mov	r0, r3
 800529a:	f000 fdf3 	bl	8005e84 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800529e:	6978      	ldr	r0, [r7, #20]
 80052a0:	f7ff fec1 	bl	8005026 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80052a4:	bf00      	nop
 80052a6:	3718      	adds	r7, #24
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08e      	sub	sp, #56	@ 0x38
 80052b0:	af04      	add	r7, sp, #16
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80052ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10d      	bne.n	80052dc <prvCreateStaticTask+0x30>
    __asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c4:	b672      	cpsid	i
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	b662      	cpsie	i
 80052d4:	623b      	str	r3, [r7, #32]
}
 80052d6:	bf00      	nop
 80052d8:	bf00      	nop
 80052da:	e7fd      	b.n	80052d8 <prvCreateStaticTask+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 80052dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10d      	bne.n	80052fe <prvCreateStaticTask+0x52>
    __asm volatile
 80052e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e6:	b672      	cpsid	i
 80052e8:	f383 8811 	msr	BASEPRI, r3
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	f3bf 8f4f 	dsb	sy
 80052f4:	b662      	cpsie	i
 80052f6:	61fb      	str	r3, [r7, #28]
}
 80052f8:	bf00      	nop
 80052fa:	bf00      	nop
 80052fc:	e7fd      	b.n	80052fa <prvCreateStaticTask+0x4e>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80052fe:	235c      	movs	r3, #92	@ 0x5c
 8005300:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b5c      	cmp	r3, #92	@ 0x5c
 8005306:	d00d      	beq.n	8005324 <prvCreateStaticTask+0x78>
    __asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	b672      	cpsid	i
 800530e:	f383 8811 	msr	BASEPRI, r3
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	b662      	cpsie	i
 800531c:	61bb      	str	r3, [r7, #24]
}
 800531e:	bf00      	nop
 8005320:	bf00      	nop
 8005322:	e7fd      	b.n	8005320 <prvCreateStaticTask+0x74>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8005324:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	2b00      	cmp	r3, #0
 800532a:	d01f      	beq.n	800536c <prvCreateStaticTask+0xc0>
 800532c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532e:	2b00      	cmp	r3, #0
 8005330:	d01c      	beq.n	800536c <prvCreateStaticTask+0xc0>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8005332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005336:	225c      	movs	r2, #92	@ 0x5c
 8005338:	2100      	movs	r1, #0
 800533a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800533c:	f00a fe28 	bl	800ff90 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005344:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005348:	2202      	movs	r2, #2
 800534a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800534e:	2300      	movs	r3, #0
 8005350:	9303      	str	r3, [sp, #12]
 8005352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005354:	9302      	str	r3, [sp, #8]
 8005356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005358:	9301      	str	r3, [sp, #4]
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	68b9      	ldr	r1, [r7, #8]
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 f88f 	bl	8005488 <prvInitialiseNewTask>
 800536a:	e001      	b.n	8005370 <prvCreateStaticTask+0xc4>
        }
        else
        {
            pxNewTCB = NULL;
 800536c:	2300      	movs	r3, #0
 800536e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8005370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005372:	4618      	mov	r0, r3
 8005374:	3728      	adds	r7, #40	@ 0x28
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 800537a:	b580      	push	{r7, lr}
 800537c:	b08a      	sub	sp, #40	@ 0x28
 800537e:	af04      	add	r7, sp, #16
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	607a      	str	r2, [r7, #4]
 8005386:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8005388:	2300      	movs	r3, #0
 800538a:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 800538c:	f107 0310 	add.w	r3, r7, #16
 8005390:	9303      	str	r3, [sp, #12]
 8005392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005394:	9302      	str	r3, [sp, #8]
 8005396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	68b9      	ldr	r1, [r7, #8]
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f7ff ff81 	bl	80052ac <prvCreateStaticTask>
 80053aa:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d002      	beq.n	80053b8 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80053b2:	6978      	ldr	r0, [r7, #20]
 80053b4:	f000 f8fc 	bl	80055b0 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 80053b8:	693b      	ldr	r3, [r7, #16]
    }
 80053ba:	4618      	mov	r0, r3
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b08a      	sub	sp, #40	@ 0x28
 80053c6:	af04      	add	r7, sp, #16
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	607a      	str	r2, [r7, #4]
 80053ce:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4618      	mov	r0, r3
 80053d6:	f001 ffe9 	bl	80073ac <pvPortMalloc>
 80053da:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d013      	beq.n	800540a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80053e2:	205c      	movs	r0, #92	@ 0x5c
 80053e4:	f001 ffe2 	bl	80073ac <pvPortMalloc>
 80053e8:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80053f0:	225c      	movs	r2, #92	@ 0x5c
 80053f2:	2100      	movs	r1, #0
 80053f4:	6978      	ldr	r0, [r7, #20]
 80053f6:	f00a fdcb 	bl	800ff90 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8005400:	e005      	b.n	800540e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005402:	6938      	ldr	r0, [r7, #16]
 8005404:	f002 f910 	bl	8007628 <vPortFree>
 8005408:	e001      	b.n	800540e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d011      	beq.n	8005438 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800541c:	2300      	movs	r3, #0
 800541e:	9303      	str	r3, [sp, #12]
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	9302      	str	r3, [sp, #8]
 8005424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005426:	9301      	str	r3, [sp, #4]
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	68b9      	ldr	r1, [r7, #8]
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f828 	bl	8005488 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005438:	697b      	ldr	r3, [r7, #20]
    }
 800543a:	4618      	mov	r0, r3
 800543c:	3718      	adds	r7, #24
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005442:	b580      	push	{r7, lr}
 8005444:	b088      	sub	sp, #32
 8005446:	af02      	add	r7, sp, #8
 8005448:	60f8      	str	r0, [r7, #12]
 800544a:	60b9      	str	r1, [r7, #8]
 800544c:	607a      	str	r2, [r7, #4]
 800544e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	9301      	str	r3, [sp, #4]
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	68b9      	ldr	r1, [r7, #8]
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f7ff ffaf 	bl	80053c2 <prvCreateTask>
 8005464:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800546c:	6938      	ldr	r0, [r7, #16]
 800546e:	f000 f89f 	bl	80055b0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005472:	2301      	movs	r3, #1
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	e002      	b.n	800547e <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005478:	f04f 33ff 	mov.w	r3, #4294967295
 800547c:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800547e:	697b      	ldr	r3, [r7, #20]
    }
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	461a      	mov	r2, r3
 80054a0:	21a5      	movs	r1, #165	@ 0xa5
 80054a2:	f00a fd75 	bl	800ff90 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80054a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80054b0:	440b      	add	r3, r1
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	f023 0307 	bic.w	r3, r3, #7
 80054be:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f003 0307 	and.w	r3, r3, #7
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00d      	beq.n	80054e6 <prvInitialiseNewTask+0x5e>
    __asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ce:	b672      	cpsid	i
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	b662      	cpsie	i
 80054de:	617b      	str	r3, [r7, #20]
}
 80054e0:	bf00      	nop
 80054e2:	bf00      	nop
 80054e4:	e7fd      	b.n	80054e2 <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d01e      	beq.n	800552a <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054ec:	2300      	movs	r3, #0
 80054ee:	61fb      	str	r3, [r7, #28]
 80054f0:	e012      	b.n	8005518 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	4413      	add	r3, r2
 80054f8:	7819      	ldrb	r1, [r3, #0]
 80054fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	4413      	add	r3, r2
 8005500:	3334      	adds	r3, #52	@ 0x34
 8005502:	460a      	mov	r2, r1
 8005504:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	4413      	add	r3, r2
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d006      	beq.n	8005520 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	3301      	adds	r3, #1
 8005516:	61fb      	str	r3, [r7, #28]
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	2b0f      	cmp	r3, #15
 800551c:	d9e9      	bls.n	80054f2 <prvInitialiseNewTask+0x6a>
 800551e:	e000      	b.n	8005522 <prvInitialiseNewTask+0x9a>
            {
                break;
 8005520:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005524:	2200      	movs	r2, #0
 8005526:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552c:	2b06      	cmp	r3, #6
 800552e:	d90d      	bls.n	800554c <prvInitialiseNewTask+0xc4>
    __asm volatile
 8005530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005534:	b672      	cpsid	i
 8005536:	f383 8811 	msr	BASEPRI, r3
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	b662      	cpsie	i
 8005544:	613b      	str	r3, [r7, #16]
}
 8005546:	bf00      	nop
 8005548:	bf00      	nop
 800554a:	e7fd      	b.n	8005548 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800554c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554e:	2b06      	cmp	r3, #6
 8005550:	d901      	bls.n	8005556 <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005552:	2306      	movs	r3, #6
 8005554:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005558:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800555a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800555c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005560:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	3304      	adds	r3, #4
 8005566:	4618      	mov	r0, r3
 8005568:	f7fe fe2e 	bl	80041c8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800556c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556e:	3318      	adds	r3, #24
 8005570:	4618      	mov	r0, r3
 8005572:	f7fe fe29 	bl	80041c8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800557a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800557c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557e:	f1c3 0207 	rsb	r2, r3, #7
 8005582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005584:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800558a:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	68f9      	ldr	r1, [r7, #12]
 8005590:	69b8      	ldr	r0, [r7, #24]
 8005592:	f001 fc73 	bl	8006e7c <pxPortInitialiseStack>
 8005596:	4602      	mov	r2, r0
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80055a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055a6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80055a8:	bf00      	nop
 80055aa:	3720      	adds	r7, #32
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80055b8:	f001 fdc4 	bl	8007144 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80055bc:	4b41      	ldr	r3, [pc, #260]	@ (80056c4 <prvAddNewTaskToReadyList+0x114>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3301      	adds	r3, #1
 80055c2:	4a40      	ldr	r2, [pc, #256]	@ (80056c4 <prvAddNewTaskToReadyList+0x114>)
 80055c4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80055c6:	4b40      	ldr	r3, [pc, #256]	@ (80056c8 <prvAddNewTaskToReadyList+0x118>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d109      	bne.n	80055e2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80055ce:	4a3e      	ldr	r2, [pc, #248]	@ (80056c8 <prvAddNewTaskToReadyList+0x118>)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055d4:	4b3b      	ldr	r3, [pc, #236]	@ (80056c4 <prvAddNewTaskToReadyList+0x114>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d110      	bne.n	80055fe <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80055dc:	f000 fe14 	bl	8006208 <prvInitialiseTaskLists>
 80055e0:	e00d      	b.n	80055fe <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80055e2:	4b3a      	ldr	r3, [pc, #232]	@ (80056cc <prvAddNewTaskToReadyList+0x11c>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80055ea:	4b37      	ldr	r3, [pc, #220]	@ (80056c8 <prvAddNewTaskToReadyList+0x118>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d802      	bhi.n	80055fe <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 80055f8:	4a33      	ldr	r2, [pc, #204]	@ (80056c8 <prvAddNewTaskToReadyList+0x118>)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 80055fe:	4b34      	ldr	r3, [pc, #208]	@ (80056d0 <prvAddNewTaskToReadyList+0x120>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3301      	adds	r3, #1
 8005604:	4a32      	ldr	r2, [pc, #200]	@ (80056d0 <prvAddNewTaskToReadyList+0x120>)
 8005606:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005608:	4b31      	ldr	r3, [pc, #196]	@ (80056d0 <prvAddNewTaskToReadyList+0x120>)
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005614:	2201      	movs	r2, #1
 8005616:	409a      	lsls	r2, r3
 8005618:	4b2e      	ldr	r3, [pc, #184]	@ (80056d4 <prvAddNewTaskToReadyList+0x124>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4313      	orrs	r3, r2
 800561e:	4a2d      	ldr	r2, [pc, #180]	@ (80056d4 <prvAddNewTaskToReadyList+0x124>)
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005626:	492c      	ldr	r1, [pc, #176]	@ (80056d8 <prvAddNewTaskToReadyList+0x128>)
 8005628:	4613      	mov	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	440b      	add	r3, r1
 8005632:	3304      	adds	r3, #4
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	609a      	str	r2, [r3, #8]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	689a      	ldr	r2, [r3, #8]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	60da      	str	r2, [r3, #12]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	3204      	adds	r2, #4
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	1d1a      	adds	r2, r3, #4
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	609a      	str	r2, [r3, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800565c:	4613      	mov	r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4a1c      	ldr	r2, [pc, #112]	@ (80056d8 <prvAddNewTaskToReadyList+0x128>)
 8005666:	441a      	add	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	615a      	str	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005670:	4919      	ldr	r1, [pc, #100]	@ (80056d8 <prvAddNewTaskToReadyList+0x128>)
 8005672:	4613      	mov	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005682:	1c59      	adds	r1, r3, #1
 8005684:	4814      	ldr	r0, [pc, #80]	@ (80056d8 <prvAddNewTaskToReadyList+0x128>)
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4403      	add	r3, r0
 8005690:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005692:	f001 fd8d 	bl	80071b0 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8005696:	4b0d      	ldr	r3, [pc, #52]	@ (80056cc <prvAddNewTaskToReadyList+0x11c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00e      	beq.n	80056bc <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800569e:	4b0a      	ldr	r3, [pc, #40]	@ (80056c8 <prvAddNewTaskToReadyList+0x118>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d207      	bcs.n	80056bc <prvAddNewTaskToReadyList+0x10c>
 80056ac:	4b0b      	ldr	r3, [pc, #44]	@ (80056dc <prvAddNewTaskToReadyList+0x12c>)
 80056ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	f3bf 8f4f 	dsb	sy
 80056b8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80056bc:	bf00      	nop
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	240023b8 	.word	0x240023b8
 80056c8:	240022cc 	.word	0x240022cc
 80056cc:	240023c4 	.word	0x240023c4
 80056d0:	240023d4 	.word	0x240023d4
 80056d4:	240023c0 	.word	0x240023c0
 80056d8:	240022d0 	.word	0x240022d0
 80056dc:	e000ed04 	.word	0xe000ed04

080056e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d01a      	beq.n	8005728 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 80056f2:	f000 f8dd 	bl	80058b0 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 80056f6:	4b14      	ldr	r3, [pc, #80]	@ (8005748 <vTaskDelay+0x68>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d00d      	beq.n	800571a <vTaskDelay+0x3a>
    __asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	b672      	cpsid	i
 8005704:	f383 8811 	msr	BASEPRI, r3
 8005708:	f3bf 8f6f 	isb	sy
 800570c:	f3bf 8f4f 	dsb	sy
 8005710:	b662      	cpsie	i
 8005712:	60bb      	str	r3, [r7, #8]
}
 8005714:	bf00      	nop
 8005716:	bf00      	nop
 8005718:	e7fd      	b.n	8005716 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800571a:	2100      	movs	r1, #0
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f001 f86d 	bl	80067fc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8005722:	f000 f8d3 	bl	80058cc <xTaskResumeAll>
 8005726:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d107      	bne.n	800573e <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 800572e:	4b07      	ldr	r3, [pc, #28]	@ (800574c <vTaskDelay+0x6c>)
 8005730:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800573e:	bf00      	nop
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	240023e0 	.word	0x240023e0
 800574c:	e000ed04 	.word	0xe000ed04

08005750 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b090      	sub	sp, #64	@ 0x40
 8005754:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8005756:	2301      	movs	r3, #1
 8005758:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800575a:	2300      	movs	r3, #0
 800575c:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800575e:	2300      	movs	r3, #0
 8005760:	627b      	str	r3, [r7, #36]	@ 0x24
 8005762:	e013      	b.n	800578c <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8005764:	4a2b      	ldr	r2, [pc, #172]	@ (8005814 <prvCreateIdleTasks+0xc4>)
 8005766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005768:	4413      	add	r3, r2
 800576a:	7819      	ldrb	r1, [r3, #0]
 800576c:	f107 0210 	add.w	r2, r7, #16
 8005770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005772:	4413      	add	r3, r2
 8005774:	460a      	mov	r2, r1
 8005776:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8005778:	f107 0210 	add.w	r2, r7, #16
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	4413      	add	r3, r2
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	3301      	adds	r3, #1
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
 800578c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578e:	2b0f      	cmp	r3, #15
 8005790:	dde8      	ble.n	8005764 <prvCreateIdleTasks+0x14>
 8005792:	e000      	b.n	8005796 <prvCreateIdleTasks+0x46>
        {
            break;
 8005794:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005796:	2300      	movs	r3, #0
 8005798:	62bb      	str	r3, [r7, #40]	@ 0x28
 800579a:	e031      	b.n	8005800 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800579c:	4b1e      	ldr	r3, [pc, #120]	@ (8005818 <prvCreateIdleTasks+0xc8>)
 800579e:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80057a8:	1d3a      	adds	r2, r7, #4
 80057aa:	f107 0108 	add.w	r1, r7, #8
 80057ae:	f107 030c 	add.w	r3, r7, #12
 80057b2:	4618      	mov	r0, r3
 80057b4:	f001 f878 	bl	80068a8 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	f107 0110 	add.w	r1, r7, #16
 80057c2:	9202      	str	r2, [sp, #8]
 80057c4:	9301      	str	r3, [sp, #4]
 80057c6:	2300      	movs	r3, #0
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	2300      	movs	r3, #0
 80057cc:	4602      	mov	r2, r0
 80057ce:	6a38      	ldr	r0, [r7, #32]
 80057d0:	f7ff fdd3 	bl	800537a <xTaskCreateStatic>
 80057d4:	4602      	mov	r2, r0
 80057d6:	4911      	ldr	r1, [pc, #68]	@ (800581c <prvCreateIdleTasks+0xcc>)
 80057d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 80057de:	4a0f      	ldr	r2, [pc, #60]	@ (800581c <prvCreateIdleTasks+0xcc>)
 80057e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d002      	beq.n	80057f0 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 80057ea:	2301      	movs	r3, #1
 80057ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ee:	e001      	b.n	80057f4 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80057f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d006      	beq.n	8005808 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	3301      	adds	r3, #1
 80057fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	2b00      	cmp	r3, #0
 8005804:	ddca      	ble.n	800579c <prvCreateIdleTasks+0x4c>
 8005806:	e000      	b.n	800580a <prvCreateIdleTasks+0xba>
        {
            break;
 8005808:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800580c:	4618      	mov	r0, r3
 800580e:	3730      	adds	r7, #48	@ 0x30
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	080114b4 	.word	0x080114b4
 8005818:	080061d9 	.word	0x080061d9
 800581c:	240023dc 	.word	0x240023dc

08005820 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8005826:	f7ff ff93 	bl	8005750 <prvCreateIdleTasks>
 800582a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d102      	bne.n	8005838 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8005832:	f001 f86d 	bl	8006910 <xTimerCreateTimerTask>
 8005836:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d118      	bne.n	8005870 <vTaskStartScheduler+0x50>
    __asm volatile
 800583e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005842:	b672      	cpsid	i
 8005844:	f383 8811 	msr	BASEPRI, r3
 8005848:	f3bf 8f6f 	isb	sy
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	b662      	cpsie	i
 8005852:	60bb      	str	r3, [r7, #8]
}
 8005854:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005856:	4b12      	ldr	r3, [pc, #72]	@ (80058a0 <vTaskStartScheduler+0x80>)
 8005858:	f04f 32ff 	mov.w	r2, #4294967295
 800585c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800585e:	4b11      	ldr	r3, [pc, #68]	@ (80058a4 <vTaskStartScheduler+0x84>)
 8005860:	2201      	movs	r2, #1
 8005862:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005864:	4b10      	ldr	r3, [pc, #64]	@ (80058a8 <vTaskStartScheduler+0x88>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800586a:	f001 fb9b 	bl	8006fa4 <xPortStartScheduler>
 800586e:	e011      	b.n	8005894 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005876:	d10d      	bne.n	8005894 <vTaskStartScheduler+0x74>
    __asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	b672      	cpsid	i
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	b662      	cpsie	i
 800588c:	607b      	str	r3, [r7, #4]
}
 800588e:	bf00      	nop
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005894:	4b05      	ldr	r3, [pc, #20]	@ (80058ac <vTaskStartScheduler+0x8c>)
 8005896:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8005898:	bf00      	nop
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	240023d8 	.word	0x240023d8
 80058a4:	240023c4 	.word	0x240023c4
 80058a8:	240023bc 	.word	0x240023bc
 80058ac:	08012364 	.word	0x08012364

080058b0 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80058b4:	4b04      	ldr	r3, [pc, #16]	@ (80058c8 <vTaskSuspendAll+0x18>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3301      	adds	r3, #1
 80058ba:	4a03      	ldr	r2, [pc, #12]	@ (80058c8 <vTaskSuspendAll+0x18>)
 80058bc:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80058be:	bf00      	nop
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr
 80058c8:	240023e0 	.word	0x240023e0

080058cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b088      	sub	sp, #32
 80058d0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80058da:	f001 fc33 	bl	8007144 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80058de:	2300      	movs	r3, #0
 80058e0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80058e2:	4b76      	ldr	r3, [pc, #472]	@ (8005abc <xTaskResumeAll+0x1f0>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10d      	bne.n	8005906 <xTaskResumeAll+0x3a>
    __asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	b672      	cpsid	i
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	b662      	cpsie	i
 80058fe:	603b      	str	r3, [r7, #0]
}
 8005900:	bf00      	nop
 8005902:	bf00      	nop
 8005904:	e7fd      	b.n	8005902 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8005906:	4b6d      	ldr	r3, [pc, #436]	@ (8005abc <xTaskResumeAll+0x1f0>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3b01      	subs	r3, #1
 800590c:	4a6b      	ldr	r2, [pc, #428]	@ (8005abc <xTaskResumeAll+0x1f0>)
 800590e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005910:	4b6a      	ldr	r3, [pc, #424]	@ (8005abc <xTaskResumeAll+0x1f0>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	f040 80ca 	bne.w	8005aae <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800591a:	4b69      	ldr	r3, [pc, #420]	@ (8005ac0 <xTaskResumeAll+0x1f4>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	f000 80c5 	beq.w	8005aae <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005924:	e08e      	b.n	8005a44 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005926:	4b67      	ldr	r3, [pc, #412]	@ (8005ac4 <xTaskResumeAll+0x1f8>)
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	6a12      	ldr	r2, [r2, #32]
 800593c:	609a      	str	r2, [r3, #8]
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	69d2      	ldr	r2, [r2, #28]
 8005946:	605a      	str	r2, [r3, #4]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	3318      	adds	r3, #24
 8005950:	429a      	cmp	r2, r3
 8005952:	d103      	bne.n	800595c <xTaskResumeAll+0x90>
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	6a1a      	ldr	r2, [r3, #32]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	605a      	str	r2, [r3, #4]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	2200      	movs	r2, #0
 8005960:	629a      	str	r2, [r3, #40]	@ 0x28
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	1e5a      	subs	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	60bb      	str	r3, [r7, #8]
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	68d2      	ldr	r2, [r2, #12]
 800597a:	609a      	str	r2, [r3, #8]
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	69fa      	ldr	r2, [r7, #28]
 8005982:	6892      	ldr	r2, [r2, #8]
 8005984:	605a      	str	r2, [r3, #4]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	3304      	adds	r3, #4
 800598e:	429a      	cmp	r2, r3
 8005990:	d103      	bne.n	800599a <xTaskResumeAll+0xce>
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	605a      	str	r2, [r3, #4]
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	2200      	movs	r2, #0
 800599e:	615a      	str	r2, [r3, #20]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	1e5a      	subs	r2, r3, #1
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ae:	2201      	movs	r2, #1
 80059b0:	409a      	lsls	r2, r3
 80059b2:	4b45      	ldr	r3, [pc, #276]	@ (8005ac8 <xTaskResumeAll+0x1fc>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	4a43      	ldr	r2, [pc, #268]	@ (8005ac8 <xTaskResumeAll+0x1fc>)
 80059ba:	6013      	str	r3, [r2, #0]
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c0:	4942      	ldr	r1, [pc, #264]	@ (8005acc <xTaskResumeAll+0x200>)
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	3304      	adds	r3, #4
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	607b      	str	r3, [r7, #4]
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	609a      	str	r2, [r3, #8]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689a      	ldr	r2, [r3, #8]
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	60da      	str	r2, [r3, #12]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	69fa      	ldr	r2, [r7, #28]
 80059e6:	3204      	adds	r2, #4
 80059e8:	605a      	str	r2, [r3, #4]
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	1d1a      	adds	r2, r3, #4
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	609a      	str	r2, [r3, #8]
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f6:	4613      	mov	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4a33      	ldr	r2, [pc, #204]	@ (8005acc <xTaskResumeAll+0x200>)
 8005a00:	441a      	add	r2, r3
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	615a      	str	r2, [r3, #20]
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a0a:	4930      	ldr	r1, [pc, #192]	@ (8005acc <xTaskResumeAll+0x200>)
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	440b      	add	r3, r1
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69fa      	ldr	r2, [r7, #28]
 8005a1a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a1c:	1c59      	adds	r1, r3, #1
 8005a1e:	482b      	ldr	r0, [pc, #172]	@ (8005acc <xTaskResumeAll+0x200>)
 8005a20:	4613      	mov	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4403      	add	r3, r0
 8005a2a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a30:	4b27      	ldr	r3, [pc, #156]	@ (8005ad0 <xTaskResumeAll+0x204>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d904      	bls.n	8005a44 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8005a3a:	4a26      	ldr	r2, [pc, #152]	@ (8005ad4 <xTaskResumeAll+0x208>)
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2101      	movs	r1, #1
 8005a40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a44:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac4 <xTaskResumeAll+0x1f8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f47f af6c 	bne.w	8005926 <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8005a54:	f000 fc72 	bl	800633c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a58:	4b1f      	ldr	r3, [pc, #124]	@ (8005ad8 <xTaskResumeAll+0x20c>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d012      	beq.n	8005a8a <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8005a64:	f000 f86a 	bl	8005b3c <xTaskIncrementTick>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d004      	beq.n	8005a78 <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8005a6e:	4a19      	ldr	r2, [pc, #100]	@ (8005ad4 <xTaskResumeAll+0x208>)
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	2101      	movs	r1, #1
 8005a74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1ef      	bne.n	8005a64 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 8005a84:	4b14      	ldr	r3, [pc, #80]	@ (8005ad8 <xTaskResumeAll+0x20c>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8005a8a:	4a12      	ldr	r2, [pc, #72]	@ (8005ad4 <xTaskResumeAll+0x208>)
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00b      	beq.n	8005aae <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8005a96:	2301      	movs	r3, #1
 8005a98:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8005a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <xTaskResumeAll+0x204>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005adc <xTaskResumeAll+0x210>)
 8005aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	f3bf 8f4f 	dsb	sy
 8005aaa:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005aae:	f001 fb7f 	bl	80071b0 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8005ab2:	69bb      	ldr	r3, [r7, #24]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3720      	adds	r7, #32
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	240023e0 	.word	0x240023e0
 8005ac0:	240023b8 	.word	0x240023b8
 8005ac4:	2400238c 	.word	0x2400238c
 8005ac8:	240023c0 	.word	0x240023c0
 8005acc:	240022d0 	.word	0x240022d0
 8005ad0:	240022cc 	.word	0x240022cc
 8005ad4:	240023cc 	.word	0x240023cc
 8005ad8:	240023c8 	.word	0x240023c8
 8005adc:	e000ed04 	.word	0xe000ed04

08005ae0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005ae6:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <xTaskGetTickCount+0x1c>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8005aec:	687b      	ldr	r3, [r7, #4]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	240023bc 	.word	0x240023bc

08005b00 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b06:	f001 fc0b 	bl	8007320 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8005b0e:	4b04      	ldr	r3, [pc, #16]	@ (8005b20 <xTaskGetTickCountFromISR+0x20>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );

    return xReturn;
 8005b14:	683b      	ldr	r3, [r7, #0]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	240023bc 	.word	0x240023bc

08005b24 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8005b28:	4b03      	ldr	r3, [pc, #12]	@ (8005b38 <uxTaskGetNumberOfTasks+0x14>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	240023b8 	.word	0x240023b8

08005b3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08a      	sub	sp, #40	@ 0x28
 8005b40:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005b46:	4b80      	ldr	r3, [pc, #512]	@ (8005d48 <xTaskIncrementTick+0x20c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f040 80f1 	bne.w	8005d32 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b50:	4b7e      	ldr	r3, [pc, #504]	@ (8005d4c <xTaskIncrementTick+0x210>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3301      	adds	r3, #1
 8005b56:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005b58:	4a7c      	ldr	r2, [pc, #496]	@ (8005d4c <xTaskIncrementTick+0x210>)
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d123      	bne.n	8005bac <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8005b64:	4b7a      	ldr	r3, [pc, #488]	@ (8005d50 <xTaskIncrementTick+0x214>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00d      	beq.n	8005b8a <xTaskIncrementTick+0x4e>
    __asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	b672      	cpsid	i
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	b662      	cpsie	i
 8005b82:	607b      	str	r3, [r7, #4]
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	e7fd      	b.n	8005b86 <xTaskIncrementTick+0x4a>
 8005b8a:	4b71      	ldr	r3, [pc, #452]	@ (8005d50 <xTaskIncrementTick+0x214>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	61fb      	str	r3, [r7, #28]
 8005b90:	4b70      	ldr	r3, [pc, #448]	@ (8005d54 <xTaskIncrementTick+0x218>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a6e      	ldr	r2, [pc, #440]	@ (8005d50 <xTaskIncrementTick+0x214>)
 8005b96:	6013      	str	r3, [r2, #0]
 8005b98:	4a6e      	ldr	r2, [pc, #440]	@ (8005d54 <xTaskIncrementTick+0x218>)
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	4b6e      	ldr	r3, [pc, #440]	@ (8005d58 <xTaskIncrementTick+0x21c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	4a6c      	ldr	r2, [pc, #432]	@ (8005d58 <xTaskIncrementTick+0x21c>)
 8005ba6:	6013      	str	r3, [r2, #0]
 8005ba8:	f000 fbc8 	bl	800633c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005bac:	4b6b      	ldr	r3, [pc, #428]	@ (8005d5c <xTaskIncrementTick+0x220>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6a3a      	ldr	r2, [r7, #32]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	f0c0 80a8 	bcc.w	8005d08 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bb8:	4b65      	ldr	r3, [pc, #404]	@ (8005d50 <xTaskIncrementTick+0x214>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d104      	bne.n	8005bcc <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8005bc2:	4b66      	ldr	r3, [pc, #408]	@ (8005d5c <xTaskIncrementTick+0x220>)
 8005bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc8:	601a      	str	r2, [r3, #0]
                    break;
 8005bca:	e09d      	b.n	8005d08 <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005bcc:	4b60      	ldr	r3, [pc, #384]	@ (8005d50 <xTaskIncrementTick+0x214>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005bdc:	6a3a      	ldr	r2, [r7, #32]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d203      	bcs.n	8005bec <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005be4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d5c <xTaskIncrementTick+0x220>)
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	6013      	str	r3, [r2, #0]
                        break;
 8005bea:	e08d      	b.n	8005d08 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	68d2      	ldr	r2, [r2, #12]
 8005bfa:	609a      	str	r2, [r3, #8]
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	6892      	ldr	r2, [r2, #8]
 8005c04:	605a      	str	r2, [r3, #4]
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d103      	bne.n	8005c1a <xTaskIncrementTick+0xde>
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	605a      	str	r2, [r3, #4]
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	615a      	str	r2, [r3, #20]
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	1e5a      	subs	r2, r3, #1
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d01e      	beq.n	8005c70 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c36:	60fb      	str	r3, [r7, #12]
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	6a12      	ldr	r2, [r2, #32]
 8005c40:	609a      	str	r2, [r3, #8]
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	69ba      	ldr	r2, [r7, #24]
 8005c48:	69d2      	ldr	r2, [r2, #28]
 8005c4a:	605a      	str	r2, [r3, #4]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	3318      	adds	r3, #24
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d103      	bne.n	8005c60 <xTaskIncrementTick+0x124>
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	6a1a      	ldr	r2, [r3, #32]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	605a      	str	r2, [r3, #4]
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	2200      	movs	r2, #0
 8005c64:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	1e5a      	subs	r2, r3, #1
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c74:	2201      	movs	r2, #1
 8005c76:	409a      	lsls	r2, r3
 8005c78:	4b39      	ldr	r3, [pc, #228]	@ (8005d60 <xTaskIncrementTick+0x224>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	4a38      	ldr	r2, [pc, #224]	@ (8005d60 <xTaskIncrementTick+0x224>)
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c86:	4937      	ldr	r1, [pc, #220]	@ (8005d64 <xTaskIncrementTick+0x228>)
 8005c88:	4613      	mov	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	4413      	add	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	440b      	add	r3, r1
 8005c92:	3304      	adds	r3, #4
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60bb      	str	r3, [r7, #8]
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	609a      	str	r2, [r3, #8]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	60da      	str	r2, [r3, #12]
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	3204      	adds	r2, #4
 8005cae:	605a      	str	r2, [r3, #4]
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	1d1a      	adds	r2, r3, #4
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	609a      	str	r2, [r3, #8]
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	4a27      	ldr	r2, [pc, #156]	@ (8005d64 <xTaskIncrementTick+0x228>)
 8005cc6:	441a      	add	r2, r3
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	615a      	str	r2, [r3, #20]
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd0:	4924      	ldr	r1, [pc, #144]	@ (8005d64 <xTaskIncrementTick+0x228>)
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	440b      	add	r3, r1
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	69ba      	ldr	r2, [r7, #24]
 8005ce0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ce2:	1c59      	adds	r1, r3, #1
 8005ce4:	481f      	ldr	r0, [pc, #124]	@ (8005d64 <xTaskIncrementTick+0x228>)
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4403      	add	r3, r0
 8005cf0:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d68 <xTaskIncrementTick+0x22c>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	f67f af5b 	bls.w	8005bb8 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 8005d02:	2301      	movs	r3, #1
 8005d04:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d06:	e757      	b.n	8005bb8 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8005d08:	4b17      	ldr	r3, [pc, #92]	@ (8005d68 <xTaskIncrementTick+0x22c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d0e:	4915      	ldr	r1, [pc, #84]	@ (8005d64 <xTaskIncrementTick+0x228>)
 8005d10:	4613      	mov	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	440b      	add	r3, r1
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d901      	bls.n	8005d24 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 8005d20:	2301      	movs	r3, #1
 8005d22:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8005d24:	4b11      	ldr	r3, [pc, #68]	@ (8005d6c <xTaskIncrementTick+0x230>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d007      	beq.n	8005d3c <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d30:	e004      	b.n	8005d3c <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8005d32:	4b0f      	ldr	r3, [pc, #60]	@ (8005d70 <xTaskIncrementTick+0x234>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3301      	adds	r3, #1
 8005d38:	4a0d      	ldr	r2, [pc, #52]	@ (8005d70 <xTaskIncrementTick+0x234>)
 8005d3a:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3728      	adds	r7, #40	@ 0x28
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	240023e0 	.word	0x240023e0
 8005d4c:	240023bc 	.word	0x240023bc
 8005d50:	24002384 	.word	0x24002384
 8005d54:	24002388 	.word	0x24002388
 8005d58:	240023d0 	.word	0x240023d0
 8005d5c:	240023d8 	.word	0x240023d8
 8005d60:	240023c0 	.word	0x240023c0
 8005d64:	240022d0 	.word	0x240022d0
 8005d68:	240022cc 	.word	0x240022cc
 8005d6c:	240023cc 	.word	0x240023cc
 8005d70:	240023c8 	.word	0x240023c8

08005d74 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8005d7a:	4b29      	ldr	r3, [pc, #164]	@ (8005e20 <vTaskSwitchContext+0xac>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005d82:	4b28      	ldr	r3, [pc, #160]	@ (8005e24 <vTaskSwitchContext+0xb0>)
 8005d84:	2201      	movs	r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8005d88:	e043      	b.n	8005e12 <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 8005d8a:	4b26      	ldr	r3, [pc, #152]	@ (8005e24 <vTaskSwitchContext+0xb0>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8005d90:	4b25      	ldr	r3, [pc, #148]	@ (8005e28 <vTaskSwitchContext+0xb4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	fab3 f383 	clz	r3, r3
 8005d9c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8005d9e:	7afb      	ldrb	r3, [r7, #11]
 8005da0:	f1c3 031f 	rsb	r3, r3, #31
 8005da4:	617b      	str	r3, [r7, #20]
 8005da6:	4921      	ldr	r1, [pc, #132]	@ (8005e2c <vTaskSwitchContext+0xb8>)
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	440b      	add	r3, r1
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10d      	bne.n	8005dd6 <vTaskSwitchContext+0x62>
    __asm volatile
 8005dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbe:	b672      	cpsid	i
 8005dc0:	f383 8811 	msr	BASEPRI, r3
 8005dc4:	f3bf 8f6f 	isb	sy
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	b662      	cpsie	i
 8005dce:	607b      	str	r3, [r7, #4]
}
 8005dd0:	bf00      	nop
 8005dd2:	bf00      	nop
 8005dd4:	e7fd      	b.n	8005dd2 <vTaskSwitchContext+0x5e>
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4413      	add	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4a12      	ldr	r2, [pc, #72]	@ (8005e2c <vTaskSwitchContext+0xb8>)
 8005de2:	4413      	add	r3, r2
 8005de4:	613b      	str	r3, [r7, #16]
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	605a      	str	r2, [r3, #4]
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	3308      	adds	r3, #8
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d103      	bne.n	8005e04 <vTaskSwitchContext+0x90>
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	605a      	str	r2, [r3, #4]
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	4a09      	ldr	r2, [pc, #36]	@ (8005e30 <vTaskSwitchContext+0xbc>)
 8005e0c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8005e0e:	4b08      	ldr	r3, [pc, #32]	@ (8005e30 <vTaskSwitchContext+0xbc>)
 8005e10:	681b      	ldr	r3, [r3, #0]
    }
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	240023e0 	.word	0x240023e0
 8005e24:	240023cc 	.word	0x240023cc
 8005e28:	240023c0 	.word	0x240023c0
 8005e2c:	240022d0 	.word	0x240022d0
 8005e30:	240022cc 	.word	0x240022cc

08005e34 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10d      	bne.n	8005e60 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8005e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e48:	b672      	cpsid	i
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	b662      	cpsie	i
 8005e58:	60fb      	str	r3, [r7, #12]
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	e7fd      	b.n	8005e5c <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e60:	4b07      	ldr	r3, [pc, #28]	@ (8005e80 <vTaskPlaceOnEventList+0x4c>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3318      	adds	r3, #24
 8005e66:	4619      	mov	r1, r3
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7fe f9ba 	bl	80041e2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e6e:	2101      	movs	r1, #1
 8005e70:	6838      	ldr	r0, [r7, #0]
 8005e72:	f000 fcc3 	bl	80067fc <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8005e76:	bf00      	nop
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	240022cc 	.word	0x240022cc

08005e84 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10d      	bne.n	8005eb2 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8005e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9a:	b672      	cpsid	i
 8005e9c:	f383 8811 	msr	BASEPRI, r3
 8005ea0:	f3bf 8f6f 	isb	sy
 8005ea4:	f3bf 8f4f 	dsb	sy
 8005ea8:	b662      	cpsie	i
 8005eaa:	613b      	str	r3, [r7, #16]
}
 8005eac:	bf00      	nop
 8005eae:	bf00      	nop
 8005eb0:	e7fd      	b.n	8005eae <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	617b      	str	r3, [r7, #20]
 8005eb8:	4b15      	ldr	r3, [pc, #84]	@ (8005f10 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	61da      	str	r2, [r3, #28]
 8005ec0:	4b13      	ldr	r3, [pc, #76]	@ (8005f10 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	6892      	ldr	r2, [r2, #8]
 8005ec8:	621a      	str	r2, [r3, #32]
 8005eca:	4b11      	ldr	r3, [pc, #68]	@ (8005f10 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	3218      	adds	r2, #24
 8005ed4:	605a      	str	r2, [r3, #4]
 8005ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f10 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f103 0218 	add.w	r2, r3, #24
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	609a      	str	r2, [r3, #8]
 8005ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8005f10 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 8005efa:	f04f 33ff 	mov.w	r3, #4294967295
 8005efe:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	68b8      	ldr	r0, [r7, #8]
 8005f04:	f000 fc7a 	bl	80067fc <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8005f08:	bf00      	nop
 8005f0a:	3718      	adds	r7, #24
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	240022cc 	.word	0x240022cc

08005f14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005f14:	b480      	push	{r7}
 8005f16:	b08b      	sub	sp, #44	@ 0x2c
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005f24:	6a3b      	ldr	r3, [r7, #32]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10d      	bne.n	8005f46 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 8005f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2e:	b672      	cpsid	i
 8005f30:	f383 8811 	msr	BASEPRI, r3
 8005f34:	f3bf 8f6f 	isb	sy
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	b662      	cpsie	i
 8005f3e:	60fb      	str	r3, [r7, #12]
}
 8005f40:	bf00      	nop
 8005f42:	bf00      	nop
 8005f44:	e7fd      	b.n	8005f42 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4a:	61fb      	str	r3, [r7, #28]
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	6a3a      	ldr	r2, [r7, #32]
 8005f52:	6a12      	ldr	r2, [r2, #32]
 8005f54:	609a      	str	r2, [r3, #8]
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	69d2      	ldr	r2, [r2, #28]
 8005f5e:	605a      	str	r2, [r3, #4]
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	3318      	adds	r3, #24
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d103      	bne.n	8005f74 <xTaskRemoveFromEventList+0x60>
 8005f6c:	6a3b      	ldr	r3, [r7, #32]
 8005f6e:	6a1a      	ldr	r2, [r3, #32]
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	605a      	str	r2, [r3, #4]
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	2200      	movs	r2, #0
 8005f78:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	1e5a      	subs	r2, r3, #1
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005f84:	4b4b      	ldr	r3, [pc, #300]	@ (80060b4 <xTaskRemoveFromEventList+0x1a0>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d160      	bne.n	800604e <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	617b      	str	r3, [r7, #20]
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	6a3a      	ldr	r2, [r7, #32]
 8005f98:	68d2      	ldr	r2, [r2, #12]
 8005f9a:	609a      	str	r2, [r3, #8]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	6a3a      	ldr	r2, [r7, #32]
 8005fa2:	6892      	ldr	r2, [r2, #8]
 8005fa4:	605a      	str	r2, [r3, #4]
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	3304      	adds	r3, #4
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d103      	bne.n	8005fba <xTaskRemoveFromEventList+0xa6>
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	605a      	str	r2, [r3, #4]
 8005fba:	6a3b      	ldr	r3, [r7, #32]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	615a      	str	r2, [r3, #20]
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	1e5a      	subs	r2, r3, #1
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005fca:	6a3b      	ldr	r3, [r7, #32]
 8005fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fce:	2201      	movs	r2, #1
 8005fd0:	409a      	lsls	r2, r3
 8005fd2:	4b39      	ldr	r3, [pc, #228]	@ (80060b8 <xTaskRemoveFromEventList+0x1a4>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	4a37      	ldr	r2, [pc, #220]	@ (80060b8 <xTaskRemoveFromEventList+0x1a4>)
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fe0:	4936      	ldr	r1, [pc, #216]	@ (80060bc <xTaskRemoveFromEventList+0x1a8>)
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	440b      	add	r3, r1
 8005fec:	3304      	adds	r3, #4
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	613b      	str	r3, [r7, #16]
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	609a      	str	r2, [r3, #8]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	60da      	str	r2, [r3, #12]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	6a3a      	ldr	r2, [r7, #32]
 8006006:	3204      	adds	r2, #4
 8006008:	605a      	str	r2, [r3, #4]
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	1d1a      	adds	r2, r3, #4
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	609a      	str	r2, [r3, #8]
 8006012:	6a3b      	ldr	r3, [r7, #32]
 8006014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4a27      	ldr	r2, [pc, #156]	@ (80060bc <xTaskRemoveFromEventList+0x1a8>)
 8006020:	441a      	add	r2, r3
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	615a      	str	r2, [r3, #20]
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800602a:	4924      	ldr	r1, [pc, #144]	@ (80060bc <xTaskRemoveFromEventList+0x1a8>)
 800602c:	4613      	mov	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	440b      	add	r3, r1
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6a3a      	ldr	r2, [r7, #32]
 800603a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800603c:	1c59      	adds	r1, r3, #1
 800603e:	481f      	ldr	r0, [pc, #124]	@ (80060bc <xTaskRemoveFromEventList+0x1a8>)
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4403      	add	r3, r0
 800604a:	6019      	str	r1, [r3, #0]
 800604c:	e01b      	b.n	8006086 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800604e:	4b1c      	ldr	r3, [pc, #112]	@ (80060c0 <xTaskRemoveFromEventList+0x1ac>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	61bb      	str	r3, [r7, #24]
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	69ba      	ldr	r2, [r7, #24]
 8006058:	61da      	str	r2, [r3, #28]
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	689a      	ldr	r2, [r3, #8]
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	621a      	str	r2, [r3, #32]
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	6a3a      	ldr	r2, [r7, #32]
 8006068:	3218      	adds	r2, #24
 800606a:	605a      	str	r2, [r3, #4]
 800606c:	6a3b      	ldr	r3, [r7, #32]
 800606e:	f103 0218 	add.w	r2, r3, #24
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	609a      	str	r2, [r3, #8]
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	4a11      	ldr	r2, [pc, #68]	@ (80060c0 <xTaskRemoveFromEventList+0x1ac>)
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28
 800607c:	4b10      	ldr	r3, [pc, #64]	@ (80060c0 <xTaskRemoveFromEventList+0x1ac>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3301      	adds	r3, #1
 8006082:	4a0f      	ldr	r2, [pc, #60]	@ (80060c0 <xTaskRemoveFromEventList+0x1ac>)
 8006084:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006086:	6a3b      	ldr	r3, [r7, #32]
 8006088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608a:	4b0e      	ldr	r3, [pc, #56]	@ (80060c4 <xTaskRemoveFromEventList+0x1b0>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006090:	429a      	cmp	r2, r3
 8006092:	d905      	bls.n	80060a0 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8006094:	2301      	movs	r3, #1
 8006096:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006098:	4b0b      	ldr	r3, [pc, #44]	@ (80060c8 <xTaskRemoveFromEventList+0x1b4>)
 800609a:	2201      	movs	r2, #1
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	e001      	b.n	80060a4 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 80060a0:	2300      	movs	r3, #0
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 80060a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	372c      	adds	r7, #44	@ 0x2c
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	240023e0 	.word	0x240023e0
 80060b8:	240023c0 	.word	0x240023c0
 80060bc:	240022d0 	.word	0x240022d0
 80060c0:	2400238c 	.word	0x2400238c
 80060c4:	240022cc 	.word	0x240022cc
 80060c8:	240023cc 	.word	0x240023cc

080060cc <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060d4:	4b06      	ldr	r3, [pc, #24]	@ (80060f0 <vTaskInternalSetTimeOutState+0x24>)
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80060dc:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <vTaskInternalSetTimeOutState+0x28>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	240023d0 	.word	0x240023d0
 80060f4:	240023bc 	.word	0x240023bc

080060f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b088      	sub	sp, #32
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10d      	bne.n	8006124 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8006108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610c:	b672      	cpsid	i
 800610e:	f383 8811 	msr	BASEPRI, r3
 8006112:	f3bf 8f6f 	isb	sy
 8006116:	f3bf 8f4f 	dsb	sy
 800611a:	b662      	cpsie	i
 800611c:	613b      	str	r3, [r7, #16]
}
 800611e:	bf00      	nop
 8006120:	bf00      	nop
 8006122:	e7fd      	b.n	8006120 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10d      	bne.n	8006146 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612e:	b672      	cpsid	i
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	b662      	cpsie	i
 800613e:	60fb      	str	r3, [r7, #12]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8006146:	f000 fffd 	bl	8007144 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800614a:	4b1b      	ldr	r3, [pc, #108]	@ (80061b8 <xTaskCheckForTimeOut+0xc0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	4b17      	ldr	r3, [pc, #92]	@ (80061bc <xTaskCheckForTimeOut+0xc4>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	429a      	cmp	r2, r3
 8006164:	d00a      	beq.n	800617c <xTaskCheckForTimeOut+0x84>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	429a      	cmp	r2, r3
 800616e:	d305      	bcc.n	800617c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006170:	2301      	movs	r3, #1
 8006172:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	2200      	movs	r2, #0
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	e015      	b.n	80061a8 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	429a      	cmp	r2, r3
 8006184:	d20b      	bcs.n	800619e <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	1ad2      	subs	r2, r2, r3
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7ff ff9a 	bl	80060cc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006198:	2300      	movs	r3, #0
 800619a:	61fb      	str	r3, [r7, #28]
 800619c:	e004      	b.n	80061a8 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80061a8:	f001 f802 	bl	80071b0 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 80061ac:	69fb      	ldr	r3, [r7, #28]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3720      	adds	r7, #32
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	240023bc 	.word	0x240023bc
 80061bc:	240023d0 	.word	0x240023d0

080061c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061c0:	b480      	push	{r7}
 80061c2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80061c4:	4b03      	ldr	r3, [pc, #12]	@ (80061d4 <vTaskMissedYield+0x14>)
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80061ca:	bf00      	nop
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	240023cc 	.word	0x240023cc

080061d8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80061e0:	f000 f84c 	bl	800627c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80061e4:	4b06      	ldr	r3, [pc, #24]	@ (8006200 <prvIdleTask+0x28>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d9f9      	bls.n	80061e0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80061ec:	4b05      	ldr	r3, [pc, #20]	@ (8006204 <prvIdleTask+0x2c>)
 80061ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	f3bf 8f4f 	dsb	sy
 80061f8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80061fc:	e7f0      	b.n	80061e0 <prvIdleTask+0x8>
 80061fe:	bf00      	nop
 8006200:	240022d0 	.word	0x240022d0
 8006204:	e000ed04 	.word	0xe000ed04

08006208 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800620e:	2300      	movs	r3, #0
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	e00c      	b.n	800622e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4a10      	ldr	r2, [pc, #64]	@ (8006260 <prvInitialiseTaskLists+0x58>)
 8006220:	4413      	add	r3, r2
 8006222:	4618      	mov	r0, r3
 8006224:	f7fd ffb0 	bl	8004188 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	3301      	adds	r3, #1
 800622c:	607b      	str	r3, [r7, #4]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b06      	cmp	r3, #6
 8006232:	d9ef      	bls.n	8006214 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006234:	480b      	ldr	r0, [pc, #44]	@ (8006264 <prvInitialiseTaskLists+0x5c>)
 8006236:	f7fd ffa7 	bl	8004188 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800623a:	480b      	ldr	r0, [pc, #44]	@ (8006268 <prvInitialiseTaskLists+0x60>)
 800623c:	f7fd ffa4 	bl	8004188 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006240:	480a      	ldr	r0, [pc, #40]	@ (800626c <prvInitialiseTaskLists+0x64>)
 8006242:	f7fd ffa1 	bl	8004188 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006246:	480a      	ldr	r0, [pc, #40]	@ (8006270 <prvInitialiseTaskLists+0x68>)
 8006248:	f7fd ff9e 	bl	8004188 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800624c:	4b09      	ldr	r3, [pc, #36]	@ (8006274 <prvInitialiseTaskLists+0x6c>)
 800624e:	4a05      	ldr	r2, [pc, #20]	@ (8006264 <prvInitialiseTaskLists+0x5c>)
 8006250:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006252:	4b09      	ldr	r3, [pc, #36]	@ (8006278 <prvInitialiseTaskLists+0x70>)
 8006254:	4a04      	ldr	r2, [pc, #16]	@ (8006268 <prvInitialiseTaskLists+0x60>)
 8006256:	601a      	str	r2, [r3, #0]
}
 8006258:	bf00      	nop
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	240022d0 	.word	0x240022d0
 8006264:	2400235c 	.word	0x2400235c
 8006268:	24002370 	.word	0x24002370
 800626c:	2400238c 	.word	0x2400238c
 8006270:	240023a0 	.word	0x240023a0
 8006274:	24002384 	.word	0x24002384
 8006278:	24002388 	.word	0x24002388

0800627c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006282:	e019      	b.n	80062b8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8006284:	f000 ff5e 	bl	8007144 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006288:	4b10      	ldr	r3, [pc, #64]	@ (80062cc <prvCheckTasksWaitingTermination+0x50>)
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	3304      	adds	r3, #4
 8006294:	4618      	mov	r0, r3
 8006296:	f7fd ffdd 	bl	8004254 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800629a:	4b0d      	ldr	r3, [pc, #52]	@ (80062d0 <prvCheckTasksWaitingTermination+0x54>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3b01      	subs	r3, #1
 80062a0:	4a0b      	ldr	r2, [pc, #44]	@ (80062d0 <prvCheckTasksWaitingTermination+0x54>)
 80062a2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80062a4:	4b0b      	ldr	r3, [pc, #44]	@ (80062d4 <prvCheckTasksWaitingTermination+0x58>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3b01      	subs	r3, #1
 80062aa:	4a0a      	ldr	r2, [pc, #40]	@ (80062d4 <prvCheckTasksWaitingTermination+0x58>)
 80062ac:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80062ae:	f000 ff7f 	bl	80071b0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f810 	bl	80062d8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062b8:	4b06      	ldr	r3, [pc, #24]	@ (80062d4 <prvCheckTasksWaitingTermination+0x58>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d1e1      	bne.n	8006284 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80062c0:	bf00      	nop
 80062c2:	bf00      	nop
 80062c4:	3708      	adds	r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	240023a0 	.word	0x240023a0
 80062d0:	240023b8 	.word	0x240023b8
 80062d4:	240023b4 	.word	0x240023b4

080062d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d108      	bne.n	80062fc <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ee:	4618      	mov	r0, r3
 80062f0:	f001 f99a 	bl	8007628 <vPortFree>
                vPortFree( pxTCB );
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f001 f997 	bl	8007628 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80062fa:	e01b      	b.n	8006334 <prvDeleteTCB+0x5c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006302:	2b01      	cmp	r3, #1
 8006304:	d103      	bne.n	800630e <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f001 f98e 	bl	8007628 <vPortFree>
    }
 800630c:	e012      	b.n	8006334 <prvDeleteTCB+0x5c>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006314:	2b02      	cmp	r3, #2
 8006316:	d00d      	beq.n	8006334 <prvDeleteTCB+0x5c>
    __asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631c:	b672      	cpsid	i
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	b662      	cpsie	i
 800632c:	60fb      	str	r3, [r7, #12]
}
 800632e:	bf00      	nop
 8006330:	bf00      	nop
 8006332:	e7fd      	b.n	8006330 <prvDeleteTCB+0x58>
    }
 8006334:	bf00      	nop
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006340:	4b0a      	ldr	r3, [pc, #40]	@ (800636c <prvResetNextTaskUnblockTime+0x30>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d104      	bne.n	8006354 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800634a:	4b09      	ldr	r3, [pc, #36]	@ (8006370 <prvResetNextTaskUnblockTime+0x34>)
 800634c:	f04f 32ff 	mov.w	r2, #4294967295
 8006350:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006352:	e005      	b.n	8006360 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006354:	4b05      	ldr	r3, [pc, #20]	@ (800636c <prvResetNextTaskUnblockTime+0x30>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a04      	ldr	r2, [pc, #16]	@ (8006370 <prvResetNextTaskUnblockTime+0x34>)
 800635e:	6013      	str	r3, [r2, #0]
}
 8006360:	bf00      	nop
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	24002384 	.word	0x24002384
 8006370:	240023d8 	.word	0x240023d8

08006374 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800637a:	4b0b      	ldr	r3, [pc, #44]	@ (80063a8 <xTaskGetSchedulerState+0x34>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d102      	bne.n	8006388 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006382:	2301      	movs	r3, #1
 8006384:	607b      	str	r3, [r7, #4]
 8006386:	e008      	b.n	800639a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006388:	4b08      	ldr	r3, [pc, #32]	@ (80063ac <xTaskGetSchedulerState+0x38>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d102      	bne.n	8006396 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8006390:	2302      	movs	r3, #2
 8006392:	607b      	str	r3, [r7, #4]
 8006394:	e001      	b.n	800639a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8006396:	2300      	movs	r3, #0
 8006398:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800639a:	687b      	ldr	r3, [r7, #4]
    }
 800639c:	4618      	mov	r0, r3
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	240023c4 	.word	0x240023c4
 80063ac:	240023e0 	.word	0x240023e0

080063b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80063bc:	2300      	movs	r3, #0
 80063be:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f000 8089 	beq.w	80064da <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063cc:	4b45      	ldr	r3, [pc, #276]	@ (80064e4 <xTaskPriorityInherit+0x134>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d278      	bcs.n	80064c8 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	db06      	blt.n	80063ec <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 80063de:	4b41      	ldr	r3, [pc, #260]	@ (80064e4 <xTaskPriorityInherit+0x134>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e4:	f1c3 0207 	rsb	r2, r3, #7
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	6959      	ldr	r1, [r3, #20]
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f4:	4613      	mov	r3, r2
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4a3a      	ldr	r2, [pc, #232]	@ (80064e8 <xTaskPriorityInherit+0x138>)
 80063fe:	4413      	add	r3, r2
 8006400:	4299      	cmp	r1, r3
 8006402:	d159      	bne.n	80064b8 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	3304      	adds	r3, #4
 8006408:	4618      	mov	r0, r3
 800640a:	f7fd ff23 	bl	8004254 <uxListRemove>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	2201      	movs	r2, #1
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	43da      	mvns	r2, r3
 8006420:	4b32      	ldr	r3, [pc, #200]	@ (80064ec <xTaskPriorityInherit+0x13c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4013      	ands	r3, r2
 8006426:	4a31      	ldr	r2, [pc, #196]	@ (80064ec <xTaskPriorityInherit+0x13c>)
 8006428:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800642a:	4b2e      	ldr	r3, [pc, #184]	@ (80064e4 <xTaskPriorityInherit+0x134>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006438:	2201      	movs	r2, #1
 800643a:	409a      	lsls	r2, r3
 800643c:	4b2b      	ldr	r3, [pc, #172]	@ (80064ec <xTaskPriorityInherit+0x13c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4313      	orrs	r3, r2
 8006442:	4a2a      	ldr	r2, [pc, #168]	@ (80064ec <xTaskPriorityInherit+0x13c>)
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800644a:	4927      	ldr	r1, [pc, #156]	@ (80064e8 <xTaskPriorityInherit+0x138>)
 800644c:	4613      	mov	r3, r2
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	3304      	adds	r3, #4
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	60fb      	str	r3, [r7, #12]
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	609a      	str	r2, [r3, #8]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	60da      	str	r2, [r3, #12]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	3204      	adds	r2, #4
 8006472:	605a      	str	r2, [r3, #4]
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	1d1a      	adds	r2, r3, #4
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	609a      	str	r2, [r3, #8]
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006480:	4613      	mov	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4413      	add	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4a17      	ldr	r2, [pc, #92]	@ (80064e8 <xTaskPriorityInherit+0x138>)
 800648a:	441a      	add	r2, r3
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	615a      	str	r2, [r3, #20]
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006494:	4914      	ldr	r1, [pc, #80]	@ (80064e8 <xTaskPriorityInherit+0x138>)
 8006496:	4613      	mov	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	440b      	add	r3, r1
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	693a      	ldr	r2, [r7, #16]
 80064a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80064a6:	1c59      	adds	r1, r3, #1
 80064a8:	480f      	ldr	r0, [pc, #60]	@ (80064e8 <xTaskPriorityInherit+0x138>)
 80064aa:	4613      	mov	r3, r2
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4403      	add	r3, r0
 80064b4:	6019      	str	r1, [r3, #0]
 80064b6:	e004      	b.n	80064c2 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064b8:	4b0a      	ldr	r3, [pc, #40]	@ (80064e4 <xTaskPriorityInherit+0x134>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80064c2:	2301      	movs	r3, #1
 80064c4:	617b      	str	r3, [r7, #20]
 80064c6:	e008      	b.n	80064da <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064cc:	4b05      	ldr	r3, [pc, #20]	@ (80064e4 <xTaskPriorityInherit+0x134>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d201      	bcs.n	80064da <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80064d6:	2301      	movs	r3, #1
 80064d8:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 80064da:	697b      	ldr	r3, [r7, #20]
    }
 80064dc:	4618      	mov	r0, r3
 80064de:	3718      	adds	r7, #24
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	240022cc 	.word	0x240022cc
 80064e8:	240022d0 	.word	0x240022d0
 80064ec:	240023c0 	.word	0x240023c0

080064f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80064fc:	2300      	movs	r3, #0
 80064fe:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8094 	beq.w	8006630 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006508:	4b4c      	ldr	r3, [pc, #304]	@ (800663c <xTaskPriorityDisinherit+0x14c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	69ba      	ldr	r2, [r7, #24]
 800650e:	429a      	cmp	r2, r3
 8006510:	d00d      	beq.n	800652e <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8006512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006516:	b672      	cpsid	i
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	b662      	cpsie	i
 8006526:	613b      	str	r3, [r7, #16]
}
 8006528:	bf00      	nop
 800652a:	bf00      	nop
 800652c:	e7fd      	b.n	800652a <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10d      	bne.n	8006552 <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653a:	b672      	cpsid	i
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	b662      	cpsie	i
 800654a:	60fb      	str	r3, [r7, #12]
}
 800654c:	bf00      	nop
 800654e:	bf00      	nop
 8006550:	e7fd      	b.n	800654e <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006556:	1e5a      	subs	r2, r3, #1
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006564:	429a      	cmp	r2, r3
 8006566:	d063      	beq.n	8006630 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800656c:	2b00      	cmp	r3, #0
 800656e:	d15f      	bne.n	8006630 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	3304      	adds	r3, #4
 8006574:	4618      	mov	r0, r3
 8006576:	f7fd fe6d 	bl	8004254 <uxListRemove>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d10a      	bne.n	8006596 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006584:	2201      	movs	r2, #1
 8006586:	fa02 f303 	lsl.w	r3, r2, r3
 800658a:	43da      	mvns	r2, r3
 800658c:	4b2c      	ldr	r3, [pc, #176]	@ (8006640 <xTaskPriorityDisinherit+0x150>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4013      	ands	r3, r2
 8006592:	4a2b      	ldr	r2, [pc, #172]	@ (8006640 <xTaskPriorityDisinherit+0x150>)
 8006594:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	f1c3 0207 	rsb	r2, r3, #7
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ae:	2201      	movs	r2, #1
 80065b0:	409a      	lsls	r2, r3
 80065b2:	4b23      	ldr	r3, [pc, #140]	@ (8006640 <xTaskPriorityDisinherit+0x150>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	4a21      	ldr	r2, [pc, #132]	@ (8006640 <xTaskPriorityDisinherit+0x150>)
 80065ba:	6013      	str	r3, [r2, #0]
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c0:	4920      	ldr	r1, [pc, #128]	@ (8006644 <xTaskPriorityDisinherit+0x154>)
 80065c2:	4613      	mov	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	440b      	add	r3, r1
 80065cc:	3304      	adds	r3, #4
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	617b      	str	r3, [r7, #20]
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	609a      	str	r2, [r3, #8]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	60da      	str	r2, [r3, #12]
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	3204      	adds	r2, #4
 80065e8:	605a      	str	r2, [r3, #4]
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	1d1a      	adds	r2, r3, #4
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	609a      	str	r2, [r3, #8]
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f6:	4613      	mov	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	4a11      	ldr	r2, [pc, #68]	@ (8006644 <xTaskPriorityDisinherit+0x154>)
 8006600:	441a      	add	r2, r3
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	615a      	str	r2, [r3, #20]
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660a:	490e      	ldr	r1, [pc, #56]	@ (8006644 <xTaskPriorityDisinherit+0x154>)
 800660c:	4613      	mov	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	440b      	add	r3, r1
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800661c:	1c59      	adds	r1, r3, #1
 800661e:	4809      	ldr	r0, [pc, #36]	@ (8006644 <xTaskPriorityDisinherit+0x154>)
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4403      	add	r3, r0
 800662a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800662c:	2301      	movs	r3, #1
 800662e:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8006630:	69fb      	ldr	r3, [r7, #28]
    }
 8006632:	4618      	mov	r0, r3
 8006634:	3720      	adds	r7, #32
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	240022cc 	.word	0x240022cc
 8006640:	240023c0 	.word	0x240023c0
 8006644:	240022d0 	.word	0x240022d0

08006648 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8006648:	b580      	push	{r7, lr}
 800664a:	b08a      	sub	sp, #40	@ 0x28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006656:	2301      	movs	r3, #1
 8006658:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	f000 80aa 	beq.w	80067b6 <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10d      	bne.n	8006686 <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666e:	b672      	cpsid	i
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	b662      	cpsie	i
 800667e:	613b      	str	r3, [r7, #16]
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	e7fd      	b.n	8006682 <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800668a:	683a      	ldr	r2, [r7, #0]
 800668c:	429a      	cmp	r2, r3
 800668e:	d902      	bls.n	8006696 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	627b      	str	r3, [r7, #36]	@ 0x24
 8006694:	e002      	b.n	800669c <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8006696:	6a3b      	ldr	r3, [r7, #32]
 8006698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800669a:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800669c:	6a3b      	ldr	r3, [r7, #32]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066a2:	429a      	cmp	r2, r3
 80066a4:	f000 8087 	beq.w	80067b6 <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ac:	69fa      	ldr	r2, [r7, #28]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	f040 8081 	bne.w	80067b6 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 80066b4:	4b42      	ldr	r3, [pc, #264]	@ (80067c0 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6a3a      	ldr	r2, [r7, #32]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d10d      	bne.n	80066da <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 80066be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c2:	b672      	cpsid	i
 80066c4:	f383 8811 	msr	BASEPRI, r3
 80066c8:	f3bf 8f6f 	isb	sy
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	b662      	cpsie	i
 80066d2:	60fb      	str	r3, [r7, #12]
}
 80066d4:	bf00      	nop
 80066d6:	bf00      	nop
 80066d8:	e7fd      	b.n	80066d6 <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066de:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 80066e0:	6a3b      	ldr	r3, [r7, #32]
 80066e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	db04      	blt.n	80066f8 <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	f1c3 0207 	rsb	r2, r3, #7
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	6959      	ldr	r1, [r3, #20]
 80066fc:	69ba      	ldr	r2, [r7, #24]
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4a2f      	ldr	r2, [pc, #188]	@ (80067c4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006708:	4413      	add	r3, r2
 800670a:	4299      	cmp	r1, r3
 800670c:	d153      	bne.n	80067b6 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800670e:	6a3b      	ldr	r3, [r7, #32]
 8006710:	3304      	adds	r3, #4
 8006712:	4618      	mov	r0, r3
 8006714:	f7fd fd9e 	bl	8004254 <uxListRemove>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10a      	bne.n	8006734 <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006722:	2201      	movs	r2, #1
 8006724:	fa02 f303 	lsl.w	r3, r2, r3
 8006728:	43da      	mvns	r2, r3
 800672a:	4b27      	ldr	r3, [pc, #156]	@ (80067c8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4013      	ands	r3, r2
 8006730:	4a25      	ldr	r2, [pc, #148]	@ (80067c8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8006732:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	2201      	movs	r2, #1
 800673a:	409a      	lsls	r2, r3
 800673c:	4b22      	ldr	r3, [pc, #136]	@ (80067c8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4313      	orrs	r3, r2
 8006742:	4a21      	ldr	r2, [pc, #132]	@ (80067c8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8006744:	6013      	str	r3, [r2, #0]
 8006746:	6a3b      	ldr	r3, [r7, #32]
 8006748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800674a:	491e      	ldr	r1, [pc, #120]	@ (80067c4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800674c:	4613      	mov	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	440b      	add	r3, r1
 8006756:	3304      	adds	r3, #4
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	617b      	str	r3, [r7, #20]
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	609a      	str	r2, [r3, #8]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	60da      	str	r2, [r3, #12]
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	6a3a      	ldr	r2, [r7, #32]
 8006770:	3204      	adds	r2, #4
 8006772:	605a      	str	r2, [r3, #4]
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	1d1a      	adds	r2, r3, #4
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	609a      	str	r2, [r3, #8]
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4a0e      	ldr	r2, [pc, #56]	@ (80067c4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800678a:	441a      	add	r2, r3
 800678c:	6a3b      	ldr	r3, [r7, #32]
 800678e:	615a      	str	r2, [r3, #20]
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006794:	490b      	ldr	r1, [pc, #44]	@ (80067c4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006796:	4613      	mov	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	4413      	add	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	440b      	add	r3, r1
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6a3a      	ldr	r2, [r7, #32]
 80067a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80067a6:	1c59      	adds	r1, r3, #1
 80067a8:	4806      	ldr	r0, [pc, #24]	@ (80067c4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80067aa:	4613      	mov	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4413      	add	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4403      	add	r3, r0
 80067b4:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 80067b6:	bf00      	nop
 80067b8:	3728      	adds	r7, #40	@ 0x28
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	240022cc 	.word	0x240022cc
 80067c4:	240022d0 	.word	0x240022d0
 80067c8:	240023c0 	.word	0x240023c0

080067cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 80067d2:	4b09      	ldr	r3, [pc, #36]	@ (80067f8 <pvTaskIncrementMutexHeldCount+0x2c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d004      	beq.n	80067e8 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 80067e8:	687b      	ldr	r3, [r7, #4]
    }
 80067ea:	4618      	mov	r0, r3
 80067ec:	370c      	adds	r7, #12
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	240022cc 	.word	0x240022cc

080067fc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006806:	4b22      	ldr	r3, [pc, #136]	@ (8006890 <prvAddCurrentTaskToDelayedList+0x94>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800680c:	4b21      	ldr	r3, [pc, #132]	@ (8006894 <prvAddCurrentTaskToDelayedList+0x98>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006812:	4b21      	ldr	r3, [pc, #132]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006818:	4b20      	ldr	r3, [pc, #128]	@ (800689c <prvAddCurrentTaskToDelayedList+0xa0>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3304      	adds	r3, #4
 800681e:	4618      	mov	r0, r3
 8006820:	f7fd fd18 	bl	8004254 <uxListRemove>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10b      	bne.n	8006842 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800682a:	4b1c      	ldr	r3, [pc, #112]	@ (800689c <prvAddCurrentTaskToDelayedList+0xa0>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006830:	2201      	movs	r2, #1
 8006832:	fa02 f303 	lsl.w	r3, r2, r3
 8006836:	43da      	mvns	r2, r3
 8006838:	4b19      	ldr	r3, [pc, #100]	@ (80068a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4013      	ands	r3, r2
 800683e:	4a18      	ldr	r2, [pc, #96]	@ (80068a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006840:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4413      	add	r3, r2
 8006848:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800684a:	4b14      	ldr	r3, [pc, #80]	@ (800689c <prvAddCurrentTaskToDelayedList+0xa0>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	429a      	cmp	r2, r3
 8006858:	d207      	bcs.n	800686a <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800685a:	4b10      	ldr	r3, [pc, #64]	@ (800689c <prvAddCurrentTaskToDelayedList+0xa0>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f7fd fcbd 	bl	80041e2 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006868:	e00e      	b.n	8006888 <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800686a:	4b0c      	ldr	r3, [pc, #48]	@ (800689c <prvAddCurrentTaskToDelayedList+0xa0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3304      	adds	r3, #4
 8006870:	4619      	mov	r1, r3
 8006872:	6938      	ldr	r0, [r7, #16]
 8006874:	f7fd fcb5 	bl	80041e2 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 8006878:	4b0a      	ldr	r3, [pc, #40]	@ (80068a4 <prvAddCurrentTaskToDelayedList+0xa8>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	429a      	cmp	r2, r3
 8006880:	d202      	bcs.n	8006888 <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 8006882:	4a08      	ldr	r2, [pc, #32]	@ (80068a4 <prvAddCurrentTaskToDelayedList+0xa8>)
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	6013      	str	r3, [r2, #0]
}
 8006888:	bf00      	nop
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	240023bc 	.word	0x240023bc
 8006894:	24002384 	.word	0x24002384
 8006898:	24002388 	.word	0x24002388
 800689c:	240022cc 	.word	0x240022cc
 80068a0:	240023c0 	.word	0x240023c0
 80068a4:	240023d8 	.word	0x240023d8

080068a8 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a07      	ldr	r2, [pc, #28]	@ (80068d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80068b8:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	4a06      	ldr	r2, [pc, #24]	@ (80068d8 <vApplicationGetIdleTaskMemory+0x30>)
 80068be:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2280      	movs	r2, #128	@ 0x80
 80068c4:	601a      	str	r2, [r3, #0]
    }
 80068c6:	bf00      	nop
 80068c8:	3714      	adds	r7, #20
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	240023e4 	.word	0x240023e4
 80068d8:	24002440 	.word	0x24002440

080068dc <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 80068dc:	b480      	push	{r7}
 80068de:	b085      	sub	sp, #20
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4a07      	ldr	r2, [pc, #28]	@ (8006908 <vApplicationGetTimerTaskMemory+0x2c>)
 80068ec:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	4a06      	ldr	r2, [pc, #24]	@ (800690c <vApplicationGetTimerTaskMemory+0x30>)
 80068f2:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068fa:	601a      	str	r2, [r3, #0]
    }
 80068fc:	bf00      	nop
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	24002640 	.word	0x24002640
 800690c:	2400269c 	.word	0x2400269c

08006910 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8006910:	b580      	push	{r7, lr}
 8006912:	b08a      	sub	sp, #40	@ 0x28
 8006914:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800691a:	f000 fa6f 	bl	8006dfc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800691e:	4b1e      	ldr	r3, [pc, #120]	@ (8006998 <xTimerCreateTimerTask+0x88>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d021      	beq.n	800696a <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006926:	2300      	movs	r3, #0
 8006928:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800692a:	2300      	movs	r3, #0
 800692c:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800692e:	1d3a      	adds	r2, r7, #4
 8006930:	f107 0108 	add.w	r1, r7, #8
 8006934:	f107 030c 	add.w	r3, r7, #12
 8006938:	4618      	mov	r0, r3
 800693a:	f7ff ffcf 	bl	80068dc <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800693e:	6879      	ldr	r1, [r7, #4]
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	9202      	str	r2, [sp, #8]
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	2302      	movs	r3, #2
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	2300      	movs	r3, #0
 800694e:	460a      	mov	r2, r1
 8006950:	4912      	ldr	r1, [pc, #72]	@ (800699c <xTimerCreateTimerTask+0x8c>)
 8006952:	4813      	ldr	r0, [pc, #76]	@ (80069a0 <xTimerCreateTimerTask+0x90>)
 8006954:	f7fe fd11 	bl	800537a <xTaskCreateStatic>
 8006958:	4603      	mov	r3, r0
 800695a:	4a12      	ldr	r2, [pc, #72]	@ (80069a4 <xTimerCreateTimerTask+0x94>)
 800695c:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800695e:	4b11      	ldr	r3, [pc, #68]	@ (80069a4 <xTimerCreateTimerTask+0x94>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8006966:	2301      	movs	r3, #1
 8006968:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10d      	bne.n	800698c <xTimerCreateTimerTask+0x7c>
    __asm volatile
 8006970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006974:	b672      	cpsid	i
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	b662      	cpsie	i
 8006984:	613b      	str	r3, [r7, #16]
}
 8006986:	bf00      	nop
 8006988:	bf00      	nop
 800698a:	e7fd      	b.n	8006988 <xTimerCreateTimerTask+0x78>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 800698c:	697b      	ldr	r3, [r7, #20]
    }
 800698e:	4618      	mov	r0, r3
 8006990:	3718      	adds	r7, #24
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	24002acc 	.word	0x24002acc
 800699c:	080114bc 	.word	0x080114bc
 80069a0:	08006a4d 	.word	0x08006a4d
 80069a4:	24002ad0 	.word	0x24002ad0

080069a8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80069b4:	e008      	b.n	80069c8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	4413      	add	r3, r2
 80069be:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	699a      	ldr	r2, [r3, #24]
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	18d1      	adds	r1, r2, r3
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f8df 	bl	8006b98 <prvInsertTimerInActiveList>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1ea      	bne.n	80069b6 <prvReloadTimer+0xe>
        }
    }
 80069e0:	bf00      	nop
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
	...

080069ec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069f6:	4b14      	ldr	r3, [pc, #80]	@ (8006a48 <prvProcessExpiredTimer+0x5c>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	3304      	adds	r3, #4
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fd fc25 	bl	8004254 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006a18:	683a      	ldr	r2, [r7, #0]
 8006a1a:	6879      	ldr	r1, [r7, #4]
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f7ff ffc3 	bl	80069a8 <prvReloadTimer>
 8006a22:	e008      	b.n	8006a36 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a2a:	f023 0301 	bic.w	r3, r3, #1
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	4798      	blx	r3
    }
 8006a3e:	bf00      	nop
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	24002ac4 	.word	0x24002ac4

08006a4c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a54:	f107 0308 	add.w	r3, r7, #8
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f000 f859 	bl	8006b10 <prvGetNextExpireTime>
 8006a5e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	4619      	mov	r1, r3
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f805 	bl	8006a74 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8006a6a:	f000 f8d7 	bl	8006c1c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a6e:	bf00      	nop
 8006a70:	e7f0      	b.n	8006a54 <prvTimerTask+0x8>
	...

08006a74 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006a7e:	f7fe ff17 	bl	80058b0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a82:	f107 0308 	add.w	r3, r7, #8
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 f866 	bl	8006b58 <prvSampleTimeNow>
 8006a8c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d130      	bne.n	8006af6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10a      	bne.n	8006ab0 <prvProcessTimerOrBlockTask+0x3c>
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d806      	bhi.n	8006ab0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006aa2:	f7fe ff13 	bl	80058cc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006aa6:	68f9      	ldr	r1, [r7, #12]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff ff9f 	bl	80069ec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006aae:	e024      	b.n	8006afa <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d008      	beq.n	8006ac8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ab6:	4b13      	ldr	r3, [pc, #76]	@ (8006b04 <prvProcessTimerOrBlockTask+0x90>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <prvProcessTimerOrBlockTask+0x50>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <prvProcessTimerOrBlockTask+0x52>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8006b08 <prvProcessTimerOrBlockTask+0x94>)
 8006aca:	6818      	ldr	r0, [r3, #0]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	f7fe fbb5 	bl	8005244 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006ada:	f7fe fef7 	bl	80058cc <xTaskResumeAll>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10a      	bne.n	8006afa <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8006ae4:	4b09      	ldr	r3, [pc, #36]	@ (8006b0c <prvProcessTimerOrBlockTask+0x98>)
 8006ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	f3bf 8f6f 	isb	sy
    }
 8006af4:	e001      	b.n	8006afa <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006af6:	f7fe fee9 	bl	80058cc <xTaskResumeAll>
    }
 8006afa:	bf00      	nop
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	24002ac8 	.word	0x24002ac8
 8006b08:	24002acc 	.word	0x24002acc
 8006b0c:	e000ed04 	.word	0xe000ed04

08006b10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b18:	4b0e      	ldr	r3, [pc, #56]	@ (8006b54 <prvGetNextExpireTime+0x44>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <prvGetNextExpireTime+0x16>
 8006b22:	2201      	movs	r2, #1
 8006b24:	e000      	b.n	8006b28 <prvGetNextExpireTime+0x18>
 8006b26:	2200      	movs	r2, #0
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d105      	bne.n	8006b40 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b34:	4b07      	ldr	r3, [pc, #28]	@ (8006b54 <prvGetNextExpireTime+0x44>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	e001      	b.n	8006b44 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006b44:	68fb      	ldr	r3, [r7, #12]
    }
 8006b46:	4618      	mov	r0, r3
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	24002ac4 	.word	0x24002ac4

08006b58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8006b60:	f7fe ffbe 	bl	8005ae0 <xTaskGetTickCount>
 8006b64:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006b66:	4b0b      	ldr	r3, [pc, #44]	@ (8006b94 <prvSampleTimeNow+0x3c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d205      	bcs.n	8006b7c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006b70:	f000 f91e 	bl	8006db0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	e002      	b.n	8006b82 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006b82:	4a04      	ldr	r2, [pc, #16]	@ (8006b94 <prvSampleTimeNow+0x3c>)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006b88:	68fb      	ldr	r3, [r7, #12]
    }
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	24002ad4 	.word	0x24002ad4

08006b98 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
 8006ba4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d812      	bhi.n	8006be4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	1ad2      	subs	r2, r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d302      	bcc.n	8006bd2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e01b      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bd2:	4b10      	ldr	r3, [pc, #64]	@ (8006c14 <prvInsertTimerInActiveList+0x7c>)
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	3304      	adds	r3, #4
 8006bda:	4619      	mov	r1, r3
 8006bdc:	4610      	mov	r0, r2
 8006bde:	f7fd fb00 	bl	80041e2 <vListInsert>
 8006be2:	e012      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d206      	bcs.n	8006bfa <prvInsertTimerInActiveList+0x62>
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d302      	bcc.n	8006bfa <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	e007      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bfa:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <prvInsertTimerInActiveList+0x80>)
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	3304      	adds	r3, #4
 8006c02:	4619      	mov	r1, r3
 8006c04:	4610      	mov	r0, r2
 8006c06:	f7fd faec 	bl	80041e2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006c0a:	697b      	ldr	r3, [r7, #20]
    }
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3718      	adds	r7, #24
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	24002ac8 	.word	0x24002ac8
 8006c18:	24002ac4 	.word	0x24002ac4

08006c1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b088      	sub	sp, #32
 8006c20:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8006c22:	f107 0308 	add.w	r3, r7, #8
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	605a      	str	r2, [r3, #4]
 8006c2c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006c2e:	e0ab      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f2c0 80a8 	blt.w	8006d88 <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d004      	beq.n	8006c4e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	3304      	adds	r3, #4
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7fd fb03 	bl	8004254 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c4e:	1d3b      	adds	r3, r7, #4
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7ff ff81 	bl	8006b58 <prvSampleTimeNow>
 8006c56:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	f200 8090 	bhi.w	8006d82 <prvProcessReceivedCommands+0x166>
 8006c62:	a201      	add	r2, pc, #4	@ (adr r2, 8006c68 <prvProcessReceivedCommands+0x4c>)
 8006c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c68:	08006c8d 	.word	0x08006c8d
 8006c6c:	08006c8d 	.word	0x08006c8d
 8006c70:	08006cf5 	.word	0x08006cf5
 8006c74:	08006d09 	.word	0x08006d09
 8006c78:	08006d59 	.word	0x08006d59
 8006c7c:	08006c8d 	.word	0x08006c8d
 8006c80:	08006c8d 	.word	0x08006c8d
 8006c84:	08006cf5 	.word	0x08006cf5
 8006c88:	08006d09 	.word	0x08006d09
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c92:	f043 0301 	orr.w	r3, r3, #1
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	18d1      	adds	r1, r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	69ba      	ldr	r2, [r7, #24]
 8006caa:	69f8      	ldr	r0, [r7, #28]
 8006cac:	f7ff ff74 	bl	8006b98 <prvInsertTimerInActiveList>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d067      	beq.n	8006d86 <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d009      	beq.n	8006cd8 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	4413      	add	r3, r2
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	69f8      	ldr	r0, [r7, #28]
 8006cd2:	f7ff fe69 	bl	80069a8 <prvReloadTimer>
 8006cd6:	e008      	b.n	8006cea <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cde:	f023 0301 	bic.w	r3, r3, #1
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	69f8      	ldr	r0, [r7, #28]
 8006cf0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006cf2:	e048      	b.n	8006d86 <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cfa:	f023 0301 	bic.w	r3, r3, #1
 8006cfe:	b2da      	uxtb	r2, r3
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006d06:	e03f      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d0e:	f043 0301 	orr.w	r3, r3, #1
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10d      	bne.n	8006d44 <prvProcessReceivedCommands+0x128>
    __asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	b672      	cpsid	i
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	b662      	cpsie	i
 8006d3c:	617b      	str	r3, [r7, #20]
}
 8006d3e:	bf00      	nop
 8006d40:	bf00      	nop
 8006d42:	e7fd      	b.n	8006d40 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	699a      	ldr	r2, [r3, #24]
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	18d1      	adds	r1, r2, r3
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	69ba      	ldr	r2, [r7, #24]
 8006d50:	69f8      	ldr	r0, [r7, #28]
 8006d52:	f7ff ff21 	bl	8006b98 <prvInsertTimerInActiveList>
                        break;
 8006d56:	e017      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d5e:	f003 0302 	and.w	r3, r3, #2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d103      	bne.n	8006d6e <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
 8006d66:	69f8      	ldr	r0, [r7, #28]
 8006d68:	f000 fc5e 	bl	8007628 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006d6c:	e00c      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d74:	f023 0301 	bic.w	r3, r3, #1
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006d80:	e002      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006d82:	bf00      	nop
 8006d84:	e000      	b.n	8006d88 <prvProcessReceivedCommands+0x16c>
                        break;
 8006d86:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006d88:	4b08      	ldr	r3, [pc, #32]	@ (8006dac <prvProcessReceivedCommands+0x190>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f107 0108 	add.w	r1, r7, #8
 8006d90:	2200      	movs	r2, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fd fdc8 	bl	8004928 <xQueueReceive>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f47f af48 	bne.w	8006c30 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8006da0:	bf00      	nop
 8006da2:	bf00      	nop
 8006da4:	3720      	adds	r7, #32
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	24002acc 	.word	0x24002acc

08006db0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006db6:	e009      	b.n	8006dcc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006db8:	4b0e      	ldr	r3, [pc, #56]	@ (8006df4 <prvSwitchTimerLists+0x44>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006dc2:	f04f 31ff 	mov.w	r1, #4294967295
 8006dc6:	6838      	ldr	r0, [r7, #0]
 8006dc8:	f7ff fe10 	bl	80069ec <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006dcc:	4b09      	ldr	r3, [pc, #36]	@ (8006df4 <prvSwitchTimerLists+0x44>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1f0      	bne.n	8006db8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006dd6:	4b07      	ldr	r3, [pc, #28]	@ (8006df4 <prvSwitchTimerLists+0x44>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006ddc:	4b06      	ldr	r3, [pc, #24]	@ (8006df8 <prvSwitchTimerLists+0x48>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a04      	ldr	r2, [pc, #16]	@ (8006df4 <prvSwitchTimerLists+0x44>)
 8006de2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006de4:	4a04      	ldr	r2, [pc, #16]	@ (8006df8 <prvSwitchTimerLists+0x48>)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6013      	str	r3, [r2, #0]
    }
 8006dea:	bf00      	nop
 8006dec:	3708      	adds	r7, #8
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	24002ac4 	.word	0x24002ac4
 8006df8:	24002ac8 	.word	0x24002ac8

08006dfc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006e02:	f000 f99f 	bl	8007144 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006e06:	4b15      	ldr	r3, [pc, #84]	@ (8006e5c <prvCheckForValidListAndQueue+0x60>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d120      	bne.n	8006e50 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8006e0e:	4814      	ldr	r0, [pc, #80]	@ (8006e60 <prvCheckForValidListAndQueue+0x64>)
 8006e10:	f7fd f9ba 	bl	8004188 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006e14:	4813      	ldr	r0, [pc, #76]	@ (8006e64 <prvCheckForValidListAndQueue+0x68>)
 8006e16:	f7fd f9b7 	bl	8004188 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006e1a:	4b13      	ldr	r3, [pc, #76]	@ (8006e68 <prvCheckForValidListAndQueue+0x6c>)
 8006e1c:	4a10      	ldr	r2, [pc, #64]	@ (8006e60 <prvCheckForValidListAndQueue+0x64>)
 8006e1e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006e20:	4b12      	ldr	r3, [pc, #72]	@ (8006e6c <prvCheckForValidListAndQueue+0x70>)
 8006e22:	4a10      	ldr	r2, [pc, #64]	@ (8006e64 <prvCheckForValidListAndQueue+0x68>)
 8006e24:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e26:	2300      	movs	r3, #0
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	4b11      	ldr	r3, [pc, #68]	@ (8006e70 <prvCheckForValidListAndQueue+0x74>)
 8006e2c:	4a11      	ldr	r2, [pc, #68]	@ (8006e74 <prvCheckForValidListAndQueue+0x78>)
 8006e2e:	210c      	movs	r1, #12
 8006e30:	200a      	movs	r0, #10
 8006e32:	f7fd facf 	bl	80043d4 <xQueueGenericCreateStatic>
 8006e36:	4603      	mov	r3, r0
 8006e38:	4a08      	ldr	r2, [pc, #32]	@ (8006e5c <prvCheckForValidListAndQueue+0x60>)
 8006e3a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006e3c:	4b07      	ldr	r3, [pc, #28]	@ (8006e5c <prvCheckForValidListAndQueue+0x60>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d005      	beq.n	8006e50 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e44:	4b05      	ldr	r3, [pc, #20]	@ (8006e5c <prvCheckForValidListAndQueue+0x60>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	490b      	ldr	r1, [pc, #44]	@ (8006e78 <prvCheckForValidListAndQueue+0x7c>)
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fe f96c 	bl	8005128 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006e50:	f000 f9ae 	bl	80071b0 <vPortExitCritical>
    }
 8006e54:	bf00      	nop
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	24002acc 	.word	0x24002acc
 8006e60:	24002a9c 	.word	0x24002a9c
 8006e64:	24002ab0 	.word	0x24002ab0
 8006e68:	24002ac4 	.word	0x24002ac4
 8006e6c:	24002ac8 	.word	0x24002ac8
 8006e70:	24002b50 	.word	0x24002b50
 8006e74:	24002ad8 	.word	0x24002ad8
 8006e78:	080114c4 	.word	0x080114c4

08006e7c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	3b04      	subs	r3, #4
 8006e8c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e94:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3b04      	subs	r3, #4
 8006e9a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	f023 0201 	bic.w	r2, r3, #1
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	3b04      	subs	r3, #4
 8006eaa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006eac:	4a0c      	ldr	r2, [pc, #48]	@ (8006ee0 <pxPortInitialiseStack+0x64>)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	3b14      	subs	r3, #20
 8006eb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3b04      	subs	r3, #4
 8006ec2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f06f 0202 	mvn.w	r2, #2
 8006eca:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	3b20      	subs	r3, #32
 8006ed0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3714      	adds	r7, #20
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr
 8006ee0:	08006ee5 	.word	0x08006ee5

08006ee4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006eea:	2300      	movs	r3, #0
 8006eec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8006eee:	4b15      	ldr	r3, [pc, #84]	@ (8006f44 <prvTaskExitError+0x60>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef6:	d00d      	beq.n	8006f14 <prvTaskExitError+0x30>
    __asm volatile
 8006ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efc:	b672      	cpsid	i
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	b662      	cpsie	i
 8006f0c:	60fb      	str	r3, [r7, #12]
}
 8006f0e:	bf00      	nop
 8006f10:	bf00      	nop
 8006f12:	e7fd      	b.n	8006f10 <prvTaskExitError+0x2c>
    __asm volatile
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	b672      	cpsid	i
 8006f1a:	f383 8811 	msr	BASEPRI, r3
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f3bf 8f4f 	dsb	sy
 8006f26:	b662      	cpsie	i
 8006f28:	60bb      	str	r3, [r7, #8]
}
 8006f2a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8006f2c:	bf00      	nop
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d0fc      	beq.n	8006f2e <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	24000088 	.word	0x24000088
	...

08006f50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006f50:	4b07      	ldr	r3, [pc, #28]	@ (8006f70 <pxCurrentTCBConst2>)
 8006f52:	6819      	ldr	r1, [r3, #0]
 8006f54:	6808      	ldr	r0, [r1, #0]
 8006f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f5a:	f380 8809 	msr	PSP, r0
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f04f 0000 	mov.w	r0, #0
 8006f66:	f380 8811 	msr	BASEPRI, r0
 8006f6a:	4770      	bx	lr
 8006f6c:	f3af 8000 	nop.w

08006f70 <pxCurrentTCBConst2>:
 8006f70:	240022cc 	.word	0x240022cc
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8006f74:	bf00      	nop
 8006f76:	bf00      	nop

08006f78 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006f78:	4808      	ldr	r0, [pc, #32]	@ (8006f9c <prvPortStartFirstTask+0x24>)
 8006f7a:	6800      	ldr	r0, [r0, #0]
 8006f7c:	6800      	ldr	r0, [r0, #0]
 8006f7e:	f380 8808 	msr	MSP, r0
 8006f82:	f04f 0000 	mov.w	r0, #0
 8006f86:	f380 8814 	msr	CONTROL, r0
 8006f8a:	b662      	cpsie	i
 8006f8c:	b661      	cpsie	f
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	f3bf 8f6f 	isb	sy
 8006f96:	df00      	svc	0
 8006f98:	bf00      	nop
 8006f9a:	0000      	.short	0x0000
 8006f9c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8006fa0:	bf00      	nop
 8006fa2:	bf00      	nop

08006fa4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08a      	sub	sp, #40	@ 0x28
 8006fa8:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8006faa:	4b5c      	ldr	r3, [pc, #368]	@ (800711c <xPortStartScheduler+0x178>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb2:	332c      	adds	r3, #44	@ 0x2c
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a5a      	ldr	r2, [pc, #360]	@ (8007120 <xPortStartScheduler+0x17c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00d      	beq.n	8006fd8 <xPortStartScheduler+0x34>
    __asm volatile
 8006fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc0:	b672      	cpsid	i
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	f3bf 8f6f 	isb	sy
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	b662      	cpsie	i
 8006fd0:	61bb      	str	r3, [r7, #24]
}
 8006fd2:	bf00      	nop
 8006fd4:	bf00      	nop
 8006fd6:	e7fd      	b.n	8006fd4 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fda:	3338      	adds	r3, #56	@ 0x38
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a51      	ldr	r2, [pc, #324]	@ (8007124 <xPortStartScheduler+0x180>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d00d      	beq.n	8007000 <xPortStartScheduler+0x5c>
    __asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe8:	b672      	cpsid	i
 8006fea:	f383 8811 	msr	BASEPRI, r3
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f3bf 8f4f 	dsb	sy
 8006ff6:	b662      	cpsie	i
 8006ff8:	61fb      	str	r3, [r7, #28]
}
 8006ffa:	bf00      	nop
 8006ffc:	bf00      	nop
 8006ffe:	e7fd      	b.n	8006ffc <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8007000:	2300      	movs	r3, #0
 8007002:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007004:	4b48      	ldr	r3, [pc, #288]	@ (8007128 <xPortStartScheduler+0x184>)
 8007006:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8007008:	6a3b      	ldr	r3, [r7, #32]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	b2db      	uxtb	r3, r3
 800700e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	22ff      	movs	r2, #255	@ 0xff
 8007014:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b2db      	uxtb	r3, r3
 800701c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800701e:	79fb      	ldrb	r3, [r7, #7]
 8007020:	b2db      	uxtb	r3, r3
 8007022:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007026:	b2da      	uxtb	r2, r3
 8007028:	4b40      	ldr	r3, [pc, #256]	@ (800712c <xPortStartScheduler+0x188>)
 800702a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800702c:	4b3f      	ldr	r3, [pc, #252]	@ (800712c <xPortStartScheduler+0x188>)
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10d      	bne.n	8007050 <xPortStartScheduler+0xac>
    __asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007038:	b672      	cpsid	i
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	b662      	cpsie	i
 8007048:	617b      	str	r3, [r7, #20]
}
 800704a:	bf00      	nop
 800704c:	bf00      	nop
 800704e:	e7fd      	b.n	800704c <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8007050:	79fb      	ldrb	r3, [r7, #7]
 8007052:	b2db      	uxtb	r3, r3
 8007054:	43db      	mvns	r3, r3
 8007056:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800705a:	2b00      	cmp	r3, #0
 800705c:	d015      	beq.n	800708a <xPortStartScheduler+0xe6>
    __asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	b672      	cpsid	i
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	b662      	cpsie	i
 8007072:	613b      	str	r3, [r7, #16]
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop
 8007078:	e7fd      	b.n	8007076 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	3301      	adds	r3, #1
 800707e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007080:	79fb      	ldrb	r3, [r7, #7]
 8007082:	b2db      	uxtb	r3, r3
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	b2db      	uxtb	r3, r3
 8007088:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800708a:	79fb      	ldrb	r3, [r7, #7]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007092:	2b80      	cmp	r3, #128	@ 0x80
 8007094:	d0f1      	beq.n	800707a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b08      	cmp	r3, #8
 800709a:	d103      	bne.n	80070a4 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800709c:	4b24      	ldr	r3, [pc, #144]	@ (8007130 <xPortStartScheduler+0x18c>)
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	e004      	b.n	80070ae <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	f1c3 0307 	rsb	r3, r3, #7
 80070aa:	4a21      	ldr	r2, [pc, #132]	@ (8007130 <xPortStartScheduler+0x18c>)
 80070ac:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070ae:	4b20      	ldr	r3, [pc, #128]	@ (8007130 <xPortStartScheduler+0x18c>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	021b      	lsls	r3, r3, #8
 80070b4:	4a1e      	ldr	r2, [pc, #120]	@ (8007130 <xPortStartScheduler+0x18c>)
 80070b6:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007130 <xPortStartScheduler+0x18c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80070c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007130 <xPortStartScheduler+0x18c>)
 80070c2:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	b2da      	uxtb	r2, r3
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80070cc:	4b19      	ldr	r3, [pc, #100]	@ (8007134 <xPortStartScheduler+0x190>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a18      	ldr	r2, [pc, #96]	@ (8007134 <xPortStartScheduler+0x190>)
 80070d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070d6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80070d8:	4b16      	ldr	r3, [pc, #88]	@ (8007134 <xPortStartScheduler+0x190>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a15      	ldr	r2, [pc, #84]	@ (8007134 <xPortStartScheduler+0x190>)
 80070de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070e2:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80070e4:	4b14      	ldr	r3, [pc, #80]	@ (8007138 <xPortStartScheduler+0x194>)
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80070ea:	f000 f8e9 	bl	80072c0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80070ee:	4b13      	ldr	r3, [pc, #76]	@ (800713c <xPortStartScheduler+0x198>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80070f4:	f000 f908 	bl	8007308 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80070f8:	4b11      	ldr	r3, [pc, #68]	@ (8007140 <xPortStartScheduler+0x19c>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a10      	ldr	r2, [pc, #64]	@ (8007140 <xPortStartScheduler+0x19c>)
 80070fe:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007102:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007104:	f7ff ff38 	bl	8006f78 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007108:	f7fe fe34 	bl	8005d74 <vTaskSwitchContext>
    prvTaskExitError();
 800710c:	f7ff feea 	bl	8006ee4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	3728      	adds	r7, #40	@ 0x28
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	e000ed08 	.word	0xe000ed08
 8007120:	08006f51 	.word	0x08006f51
 8007124:	08007211 	.word	0x08007211
 8007128:	e000e400 	.word	0xe000e400
 800712c:	24002ba0 	.word	0x24002ba0
 8007130:	24002ba4 	.word	0x24002ba4
 8007134:	e000ed20 	.word	0xe000ed20
 8007138:	e000ed1c 	.word	0xe000ed1c
 800713c:	24000088 	.word	0x24000088
 8007140:	e000ef34 	.word	0xe000ef34

08007144 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
    __asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714e:	b672      	cpsid	i
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	b662      	cpsie	i
 800715e:	607b      	str	r3, [r7, #4]
}
 8007160:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007162:	4b11      	ldr	r3, [pc, #68]	@ (80071a8 <vPortEnterCritical+0x64>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3301      	adds	r3, #1
 8007168:	4a0f      	ldr	r2, [pc, #60]	@ (80071a8 <vPortEnterCritical+0x64>)
 800716a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800716c:	4b0e      	ldr	r3, [pc, #56]	@ (80071a8 <vPortEnterCritical+0x64>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d112      	bne.n	800719a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007174:	4b0d      	ldr	r3, [pc, #52]	@ (80071ac <vPortEnterCritical+0x68>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00d      	beq.n	800719a <vPortEnterCritical+0x56>
    __asm volatile
 800717e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007182:	b672      	cpsid	i
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	b662      	cpsie	i
 8007192:	603b      	str	r3, [r7, #0]
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop
 8007198:	e7fd      	b.n	8007196 <vPortEnterCritical+0x52>
    }
}
 800719a:	bf00      	nop
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	24000088 	.word	0x24000088
 80071ac:	e000ed04 	.word	0xe000ed04

080071b0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80071b6:	4b13      	ldr	r3, [pc, #76]	@ (8007204 <vPortExitCritical+0x54>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d10d      	bne.n	80071da <vPortExitCritical+0x2a>
    __asm volatile
 80071be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c2:	b672      	cpsid	i
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	b662      	cpsie	i
 80071d2:	607b      	str	r3, [r7, #4]
}
 80071d4:	bf00      	nop
 80071d6:	bf00      	nop
 80071d8:	e7fd      	b.n	80071d6 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 80071da:	4b0a      	ldr	r3, [pc, #40]	@ (8007204 <vPortExitCritical+0x54>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3b01      	subs	r3, #1
 80071e0:	4a08      	ldr	r2, [pc, #32]	@ (8007204 <vPortExitCritical+0x54>)
 80071e2:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80071e4:	4b07      	ldr	r3, [pc, #28]	@ (8007204 <vPortExitCritical+0x54>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d105      	bne.n	80071f8 <vPortExitCritical+0x48>
 80071ec:	2300      	movs	r3, #0
 80071ee:	603b      	str	r3, [r7, #0]
    __asm volatile
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	f383 8811 	msr	BASEPRI, r3
}
 80071f6:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	24000088 	.word	0x24000088
	...

08007210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007210:	f3ef 8009 	mrs	r0, PSP
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	4b15      	ldr	r3, [pc, #84]	@ (8007270 <pxCurrentTCBConst>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	f01e 0f10 	tst.w	lr, #16
 8007220:	bf08      	it	eq
 8007222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800722a:	6010      	str	r0, [r2, #0]
 800722c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007230:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007234:	b672      	cpsid	i
 8007236:	f380 8811 	msr	BASEPRI, r0
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	f3bf 8f6f 	isb	sy
 8007242:	b662      	cpsie	i
 8007244:	f7fe fd96 	bl	8005d74 <vTaskSwitchContext>
 8007248:	f04f 0000 	mov.w	r0, #0
 800724c:	f380 8811 	msr	BASEPRI, r0
 8007250:	bc09      	pop	{r0, r3}
 8007252:	6819      	ldr	r1, [r3, #0]
 8007254:	6808      	ldr	r0, [r1, #0]
 8007256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800725a:	f01e 0f10 	tst.w	lr, #16
 800725e:	bf08      	it	eq
 8007260:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007264:	f380 8809 	msr	PSP, r0
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop

08007270 <pxCurrentTCBConst>:
 8007270:	240022cc 	.word	0x240022cc
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop

08007278 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
    __asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007282:	b672      	cpsid	i
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	b662      	cpsie	i
 8007292:	607b      	str	r3, [r7, #4]
}
 8007294:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007296:	f7fe fc51 	bl	8005b3c <xTaskIncrementTick>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d003      	beq.n	80072a8 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072a0:	4b06      	ldr	r3, [pc, #24]	@ (80072bc <xPortSysTickHandler+0x44>)
 80072a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072a6:	601a      	str	r2, [r3, #0]
 80072a8:	2300      	movs	r3, #0
 80072aa:	603b      	str	r3, [r7, #0]
    __asm volatile
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	f383 8811 	msr	BASEPRI, r3
}
 80072b2:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80072b4:	bf00      	nop
 80072b6:	3708      	adds	r7, #8
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}
 80072bc:	e000ed04 	.word	0xe000ed04

080072c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80072c0:	b480      	push	{r7}
 80072c2:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072c4:	4b0b      	ldr	r3, [pc, #44]	@ (80072f4 <vPortSetupTimerInterrupt+0x34>)
 80072c6:	2200      	movs	r2, #0
 80072c8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072ca:	4b0b      	ldr	r3, [pc, #44]	@ (80072f8 <vPortSetupTimerInterrupt+0x38>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072d0:	4b0a      	ldr	r3, [pc, #40]	@ (80072fc <vPortSetupTimerInterrupt+0x3c>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a0a      	ldr	r2, [pc, #40]	@ (8007300 <vPortSetupTimerInterrupt+0x40>)
 80072d6:	fba2 2303 	umull	r2, r3, r2, r3
 80072da:	099b      	lsrs	r3, r3, #6
 80072dc:	4a09      	ldr	r2, [pc, #36]	@ (8007304 <vPortSetupTimerInterrupt+0x44>)
 80072de:	3b01      	subs	r3, #1
 80072e0:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072e2:	4b04      	ldr	r3, [pc, #16]	@ (80072f4 <vPortSetupTimerInterrupt+0x34>)
 80072e4:	2207      	movs	r2, #7
 80072e6:	601a      	str	r2, [r3, #0]
}
 80072e8:	bf00      	nop
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	e000e010 	.word	0xe000e010
 80072f8:	e000e018 	.word	0xe000e018
 80072fc:	24000000 	.word	0x24000000
 8007300:	10624dd3 	.word	0x10624dd3
 8007304:	e000e014 	.word	0xe000e014

08007308 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007308:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007318 <vPortEnableVFP+0x10>
 800730c:	6801      	ldr	r1, [r0, #0]
 800730e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007312:	6001      	str	r1, [r0, #0]
 8007314:	4770      	bx	lr
 8007316:	0000      	.short	0x0000
 8007318:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800731c:	bf00      	nop
 800731e:	bf00      	nop

08007320 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007326:	f3ef 8305 	mrs	r3, IPSR
 800732a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b0f      	cmp	r3, #15
 8007330:	d917      	bls.n	8007362 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007332:	4a1a      	ldr	r2, [pc, #104]	@ (800739c <vPortValidateInterruptPriority+0x7c>)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	4413      	add	r3, r2
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800733c:	4b18      	ldr	r3, [pc, #96]	@ (80073a0 <vPortValidateInterruptPriority+0x80>)
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	7afa      	ldrb	r2, [r7, #11]
 8007342:	429a      	cmp	r2, r3
 8007344:	d20d      	bcs.n	8007362 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 8007346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734a:	b672      	cpsid	i
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	b662      	cpsie	i
 800735a:	607b      	str	r3, [r7, #4]
}
 800735c:	bf00      	nop
 800735e:	bf00      	nop
 8007360:	e7fd      	b.n	800735e <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007362:	4b10      	ldr	r3, [pc, #64]	@ (80073a4 <vPortValidateInterruptPriority+0x84>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800736a:	4b0f      	ldr	r3, [pc, #60]	@ (80073a8 <vPortValidateInterruptPriority+0x88>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	429a      	cmp	r2, r3
 8007370:	d90d      	bls.n	800738e <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 8007372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007376:	b672      	cpsid	i
 8007378:	f383 8811 	msr	BASEPRI, r3
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	b662      	cpsie	i
 8007386:	603b      	str	r3, [r7, #0]
}
 8007388:	bf00      	nop
 800738a:	bf00      	nop
 800738c:	e7fd      	b.n	800738a <vPortValidateInterruptPriority+0x6a>
    }
 800738e:	bf00      	nop
 8007390:	3714      	adds	r7, #20
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	e000e3f0 	.word	0xe000e3f0
 80073a0:	24002ba0 	.word	0x24002ba0
 80073a4:	e000ed0c 	.word	0xe000ed0c
 80073a8:	24002ba4 	.word	0x24002ba4

080073ac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b08e      	sub	sp, #56	@ 0x38
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80073b4:	2300      	movs	r3, #0
 80073b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d022      	beq.n	8007404 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80073be:	2308      	movs	r3, #8
 80073c0:	43db      	mvns	r3, r3
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d81b      	bhi.n	8007400 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80073c8:	2208      	movs	r2, #8
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4413      	add	r3, r2
 80073ce:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f003 0307 	and.w	r3, r3, #7
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d014      	beq.n	8007404 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f003 0307 	and.w	r3, r3, #7
 80073e0:	f1c3 0308 	rsb	r3, r3, #8
 80073e4:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80073e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e8:	43db      	mvns	r3, r3
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d804      	bhi.n	80073fa <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f4:	4413      	add	r3, r2
 80073f6:	607b      	str	r3, [r7, #4]
 80073f8:	e004      	b.n	8007404 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80073fa:	2300      	movs	r3, #0
 80073fc:	607b      	str	r3, [r7, #4]
 80073fe:	e001      	b.n	8007404 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8007400:	2300      	movs	r3, #0
 8007402:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8007404:	f7fe fa54 	bl	80058b0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007408:	4b80      	ldr	r3, [pc, #512]	@ (800760c <pvPortMalloc+0x260>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8007410:	f000 f986 	bl	8007720 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	f2c0 80de 	blt.w	80075d8 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 80da 	beq.w	80075d8 <pvPortMalloc+0x22c>
 8007424:	4b7a      	ldr	r3, [pc, #488]	@ (8007610 <pvPortMalloc+0x264>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	429a      	cmp	r2, r3
 800742c:	f200 80d4 	bhi.w	80075d8 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007430:	4b78      	ldr	r3, [pc, #480]	@ (8007614 <pvPortMalloc+0x268>)
 8007432:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8007434:	4b77      	ldr	r3, [pc, #476]	@ (8007614 <pvPortMalloc+0x268>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800743a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800743c:	4a76      	ldr	r2, [pc, #472]	@ (8007618 <pvPortMalloc+0x26c>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d305      	bcc.n	800744e <pvPortMalloc+0xa2>
 8007442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007444:	4a75      	ldr	r2, [pc, #468]	@ (800761c <pvPortMalloc+0x270>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d801      	bhi.n	800744e <pvPortMalloc+0xa2>
 800744a:	2301      	movs	r3, #1
 800744c:	e000      	b.n	8007450 <pvPortMalloc+0xa4>
 800744e:	2300      	movs	r3, #0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d12d      	bne.n	80074b0 <pvPortMalloc+0x104>
    __asm volatile
 8007454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007458:	b672      	cpsid	i
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	b662      	cpsie	i
 8007468:	623b      	str	r3, [r7, #32]
}
 800746a:	bf00      	nop
 800746c:	bf00      	nop
 800746e:	e7fd      	b.n	800746c <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8007470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007472:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8007474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800747a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800747c:	4a66      	ldr	r2, [pc, #408]	@ (8007618 <pvPortMalloc+0x26c>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d305      	bcc.n	800748e <pvPortMalloc+0xe2>
 8007482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007484:	4a65      	ldr	r2, [pc, #404]	@ (800761c <pvPortMalloc+0x270>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d801      	bhi.n	800748e <pvPortMalloc+0xe2>
 800748a:	2301      	movs	r3, #1
 800748c:	e000      	b.n	8007490 <pvPortMalloc+0xe4>
 800748e:	2300      	movs	r3, #0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10d      	bne.n	80074b0 <pvPortMalloc+0x104>
    __asm volatile
 8007494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007498:	b672      	cpsid	i
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	b662      	cpsie	i
 80074a8:	61fb      	str	r3, [r7, #28]
}
 80074aa:	bf00      	nop
 80074ac:	bf00      	nop
 80074ae:	e7fd      	b.n	80074ac <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80074b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d903      	bls.n	80074c2 <pvPortMalloc+0x116>
 80074ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1d6      	bne.n	8007470 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80074c2:	4b52      	ldr	r3, [pc, #328]	@ (800760c <pvPortMalloc+0x260>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074c8:	429a      	cmp	r2, r3
 80074ca:	f000 8085 	beq.w	80075d8 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80074ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2208      	movs	r2, #8
 80074d4:	4413      	add	r3, r2
 80074d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80074d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074da:	4a4f      	ldr	r2, [pc, #316]	@ (8007618 <pvPortMalloc+0x26c>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d305      	bcc.n	80074ec <pvPortMalloc+0x140>
 80074e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e2:	4a4e      	ldr	r2, [pc, #312]	@ (800761c <pvPortMalloc+0x270>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d801      	bhi.n	80074ec <pvPortMalloc+0x140>
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <pvPortMalloc+0x142>
 80074ec:	2300      	movs	r3, #0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10d      	bne.n	800750e <pvPortMalloc+0x162>
    __asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	b672      	cpsid	i
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	b662      	cpsie	i
 8007506:	61bb      	str	r3, [r7, #24]
}
 8007508:	bf00      	nop
 800750a:	bf00      	nop
 800750c:	e7fd      	b.n	800750a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800750e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8007516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	429a      	cmp	r2, r3
 800751e:	d90d      	bls.n	800753c <pvPortMalloc+0x190>
    __asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	b672      	cpsid	i
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	b662      	cpsie	i
 8007534:	617b      	str	r3, [r7, #20]
}
 8007536:	bf00      	nop
 8007538:	bf00      	nop
 800753a:	e7fd      	b.n	8007538 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800753c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	1ad2      	subs	r2, r2, r3
 8007544:	2308      	movs	r3, #8
 8007546:	005b      	lsls	r3, r3, #1
 8007548:	429a      	cmp	r2, r3
 800754a:	d926      	bls.n	800759a <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800754c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4413      	add	r3, r2
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	f003 0307 	and.w	r3, r3, #7
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00d      	beq.n	800757a <pvPortMalloc+0x1ce>
    __asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	b672      	cpsid	i
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	b662      	cpsie	i
 8007572:	613b      	str	r3, [r7, #16]
}
 8007574:	bf00      	nop
 8007576:	bf00      	nop
 8007578:	e7fd      	b.n	8007576 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800757a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	1ad2      	subs	r2, r2, r3
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007598:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800759a:	4b1d      	ldr	r3, [pc, #116]	@ (8007610 <pvPortMalloc+0x264>)
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	4a1a      	ldr	r2, [pc, #104]	@ (8007610 <pvPortMalloc+0x264>)
 80075a6:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80075a8:	4b19      	ldr	r3, [pc, #100]	@ (8007610 <pvPortMalloc+0x264>)
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007620 <pvPortMalloc+0x274>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d203      	bcs.n	80075bc <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80075b4:	4b16      	ldr	r3, [pc, #88]	@ (8007610 <pvPortMalloc+0x264>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a19      	ldr	r2, [pc, #100]	@ (8007620 <pvPortMalloc+0x274>)
 80075ba:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80075bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80075c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80075c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ca:	2200      	movs	r2, #0
 80075cc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80075ce:	4b15      	ldr	r3, [pc, #84]	@ (8007624 <pvPortMalloc+0x278>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3301      	adds	r3, #1
 80075d4:	4a13      	ldr	r2, [pc, #76]	@ (8007624 <pvPortMalloc+0x278>)
 80075d6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80075d8:	f7fe f978 	bl	80058cc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80075dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075de:	f003 0307 	and.w	r3, r3, #7
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00d      	beq.n	8007602 <pvPortMalloc+0x256>
    __asm volatile
 80075e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ea:	b672      	cpsid	i
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	b662      	cpsie	i
 80075fa:	60fb      	str	r3, [r7, #12]
}
 80075fc:	bf00      	nop
 80075fe:	bf00      	nop
 8007600:	e7fd      	b.n	80075fe <pvPortMalloc+0x252>
    return pvReturn;
 8007602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007604:	4618      	mov	r0, r3
 8007606:	3738      	adds	r7, #56	@ 0x38
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	24042bb0 	.word	0x24042bb0
 8007610:	24042bb4 	.word	0x24042bb4
 8007614:	24042ba8 	.word	0x24042ba8
 8007618:	24002ba8 	.word	0x24002ba8
 800761c:	24042ba7 	.word	0x24042ba7
 8007620:	24042bb8 	.word	0x24042bb8
 8007624:	24042bbc 	.word	0x24042bbc

08007628 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d066      	beq.n	8007708 <vPortFree+0xe0>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800763a:	2308      	movs	r3, #8
 800763c:	425b      	negs	r3, r3
 800763e:	69fa      	ldr	r2, [r7, #28]
 8007640:	4413      	add	r3, r2
 8007642:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	4a31      	ldr	r2, [pc, #196]	@ (8007710 <vPortFree+0xe8>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d305      	bcc.n	800765c <vPortFree+0x34>
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	4a30      	ldr	r2, [pc, #192]	@ (8007714 <vPortFree+0xec>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d801      	bhi.n	800765c <vPortFree+0x34>
 8007658:	2301      	movs	r3, #1
 800765a:	e000      	b.n	800765e <vPortFree+0x36>
 800765c:	2300      	movs	r3, #0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10d      	bne.n	800767e <vPortFree+0x56>
    __asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007666:	b672      	cpsid	i
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	b662      	cpsie	i
 8007676:	617b      	str	r3, [r7, #20]
}
 8007678:	bf00      	nop
 800767a:	bf00      	nop
 800767c:	e7fd      	b.n	800767a <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	2b00      	cmp	r3, #0
 8007684:	db0d      	blt.n	80076a2 <vPortFree+0x7a>
    __asm volatile
 8007686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800768a:	b672      	cpsid	i
 800768c:	f383 8811 	msr	BASEPRI, r3
 8007690:	f3bf 8f6f 	isb	sy
 8007694:	f3bf 8f4f 	dsb	sy
 8007698:	b662      	cpsie	i
 800769a:	613b      	str	r3, [r7, #16]
}
 800769c:	bf00      	nop
 800769e:	bf00      	nop
 80076a0:	e7fd      	b.n	800769e <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00d      	beq.n	80076c6 <vPortFree+0x9e>
    __asm volatile
 80076aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ae:	b672      	cpsid	i
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	b662      	cpsie	i
 80076be:	60fb      	str	r3, [r7, #12]
}
 80076c0:	bf00      	nop
 80076c2:	bf00      	nop
 80076c4:	e7fd      	b.n	80076c2 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	da1c      	bge.n	8007708 <vPortFree+0xe0>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d118      	bne.n	8007708 <vPortFree+0xe0>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 80076e2:	f7fe f8e5 	bl	80058b0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007718 <vPortFree+0xf0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4413      	add	r3, r2
 80076f0:	4a09      	ldr	r2, [pc, #36]	@ (8007718 <vPortFree+0xf0>)
 80076f2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80076f4:	69b8      	ldr	r0, [r7, #24]
 80076f6:	f000 f86d 	bl	80077d4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80076fa:	4b08      	ldr	r3, [pc, #32]	@ (800771c <vPortFree+0xf4>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3301      	adds	r3, #1
 8007700:	4a06      	ldr	r2, [pc, #24]	@ (800771c <vPortFree+0xf4>)
 8007702:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007704:	f7fe f8e2 	bl	80058cc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007708:	bf00      	nop
 800770a:	3720      	adds	r7, #32
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	24002ba8 	.word	0x24002ba8
 8007714:	24042ba7 	.word	0x24042ba7
 8007718:	24042bb4 	.word	0x24042bb4
 800771c:	24042bc0 	.word	0x24042bc0

08007720 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007726:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800772a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800772c:	4b24      	ldr	r3, [pc, #144]	@ (80077c0 <prvHeapInit+0xa0>)
 800772e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f003 0307 	and.w	r3, r3, #7
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00c      	beq.n	8007754 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	3307      	adds	r3, #7
 800773e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f023 0307 	bic.w	r3, r3, #7
 8007746:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8007748:	68ba      	ldr	r2, [r7, #8]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	4a1c      	ldr	r2, [pc, #112]	@ (80077c0 <prvHeapInit+0xa0>)
 8007750:	4413      	add	r3, r2
 8007752:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	4a1b      	ldr	r2, [pc, #108]	@ (80077c4 <prvHeapInit+0xa4>)
 8007758:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800775a:	4b1a      	ldr	r3, [pc, #104]	@ (80077c4 <prvHeapInit+0xa4>)
 800775c:	2200      	movs	r2, #0
 800775e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	4413      	add	r3, r2
 8007766:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8007768:	2208      	movs	r2, #8
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	1a9b      	subs	r3, r3, r2
 800776e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f023 0307 	bic.w	r3, r3, #7
 8007776:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a13      	ldr	r2, [pc, #76]	@ (80077c8 <prvHeapInit+0xa8>)
 800777c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800777e:	4b12      	ldr	r3, [pc, #72]	@ (80077c8 <prvHeapInit+0xa8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2200      	movs	r2, #0
 8007784:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8007786:	4b10      	ldr	r3, [pc, #64]	@ (80077c8 <prvHeapInit+0xa8>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2200      	movs	r2, #0
 800778c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	1ad2      	subs	r2, r2, r3
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800779c:	4b0a      	ldr	r3, [pc, #40]	@ (80077c8 <prvHeapInit+0xa8>)
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	4a08      	ldr	r2, [pc, #32]	@ (80077cc <prvHeapInit+0xac>)
 80077aa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	4a07      	ldr	r2, [pc, #28]	@ (80077d0 <prvHeapInit+0xb0>)
 80077b2:	6013      	str	r3, [r2, #0]
}
 80077b4:	bf00      	nop
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	24002ba8 	.word	0x24002ba8
 80077c4:	24042ba8 	.word	0x24042ba8
 80077c8:	24042bb0 	.word	0x24042bb0
 80077cc:	24042bb8 	.word	0x24042bb8
 80077d0:	24042bb4 	.word	0x24042bb4

080077d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80077dc:	4b37      	ldr	r3, [pc, #220]	@ (80078bc <prvInsertBlockIntoFreeList+0xe8>)
 80077de:	617b      	str	r3, [r7, #20]
 80077e0:	e002      	b.n	80077e8 <prvInsertBlockIntoFreeList+0x14>
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d8f7      	bhi.n	80077e2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	4a31      	ldr	r2, [pc, #196]	@ (80078bc <prvInsertBlockIntoFreeList+0xe8>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d01a      	beq.n	8007830 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	4a30      	ldr	r2, [pc, #192]	@ (80078c0 <prvInsertBlockIntoFreeList+0xec>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d305      	bcc.n	800780e <prvInsertBlockIntoFreeList+0x3a>
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	4a2f      	ldr	r2, [pc, #188]	@ (80078c4 <prvInsertBlockIntoFreeList+0xf0>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d801      	bhi.n	800780e <prvInsertBlockIntoFreeList+0x3a>
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <prvInsertBlockIntoFreeList+0x3c>
 800780e:	2300      	movs	r3, #0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10d      	bne.n	8007830 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007818:	b672      	cpsid	i
 800781a:	f383 8811 	msr	BASEPRI, r3
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f3bf 8f4f 	dsb	sy
 8007826:	b662      	cpsie	i
 8007828:	60fb      	str	r3, [r7, #12]
}
 800782a:	bf00      	nop
 800782c:	bf00      	nop
 800782e:	e7fd      	b.n	800782c <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	4413      	add	r3, r2
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	429a      	cmp	r2, r3
 8007840:	d108      	bne.n	8007854 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	441a      	add	r2, r3
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	441a      	add	r2, r3
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	d118      	bne.n	800789a <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	4b16      	ldr	r3, [pc, #88]	@ (80078c8 <prvInsertBlockIntoFreeList+0xf4>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	429a      	cmp	r2, r3
 8007872:	d00d      	beq.n	8007890 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	441a      	add	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	601a      	str	r2, [r3, #0]
 800788e:	e008      	b.n	80078a2 <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8007890:	4b0d      	ldr	r3, [pc, #52]	@ (80078c8 <prvInsertBlockIntoFreeList+0xf4>)
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	601a      	str	r2, [r3, #0]
 8007898:	e003      	b.n	80078a2 <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d002      	beq.n	80078b0 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80078b0:	bf00      	nop
 80078b2:	371c      	adds	r7, #28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	24042ba8 	.word	0x24042ba8
 80078c0:	24002ba8 	.word	0x24002ba8
 80078c4:	24042ba7 	.word	0x24042ba7
 80078c8:	24042bb0 	.word	0x24042bb0

080078cc <csp_get_uptime_s>:

#include <csp/arch/csp_time.h>

static uint32_t uptime_s_offset = 0;

uint32_t csp_get_uptime_s(void) {
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0

	uint32_t seconds = csp_get_s();
 80078d2:	f000 f9af 	bl	8007c34 <csp_get_s>
 80078d6:	6078      	str	r0, [r7, #4]
	if (uptime_s_offset == 0) {
 80078d8:	4b07      	ldr	r3, [pc, #28]	@ (80078f8 <csp_get_uptime_s+0x2c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d102      	bne.n	80078e6 <csp_get_uptime_s+0x1a>
		uptime_s_offset = seconds;
 80078e0:	4a05      	ldr	r2, [pc, #20]	@ (80078f8 <csp_get_uptime_s+0x2c>)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6013      	str	r3, [r2, #0]
	}
	return (seconds - uptime_s_offset);
 80078e6:	4b04      	ldr	r3, [pc, #16]	@ (80078f8 <csp_get_uptime_s+0x2c>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	1ad3      	subs	r3, r2, r3
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3708      	adds	r7, #8
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	24042bc4 	.word	0x24042bc4

080078fc <csp_malloc>:

#include <string.h>

#include <FreeRTOS.h>

void * csp_malloc(size_t size) {
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
	return pvPortMalloc(size);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f7ff fd51 	bl	80073ac <pvPortMalloc>
 800790a:	4603      	mov	r3, r0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3708      	adds	r7, #8
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <csp_calloc>:

void * csp_calloc(size_t nmemb, size_t size) {
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
	size = (nmemb * size); 
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	fb02 f303 	mul.w	r3, r2, r3
 8007926:	603b      	str	r3, [r7, #0]
	void * ptr = csp_malloc(size);
 8007928:	6838      	ldr	r0, [r7, #0]
 800792a:	f7ff ffe7 	bl	80078fc <csp_malloc>
 800792e:	60f8      	str	r0, [r7, #12]
	if (ptr) {
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d004      	beq.n	8007940 <csp_calloc+0x2c>
		memset(ptr, 0, size);
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	2100      	movs	r1, #0
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f008 fb28 	bl	800ff90 <memset>
	}
	return ptr;
 8007940:	68fb      	ldr	r3, [r7, #12]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <csp_free>:

void csp_free(void *ptr) {
 800794a:	b580      	push	{r7, lr}
 800794c:	b082      	sub	sp, #8
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
	vPortFree(ptr);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7ff fe68 	bl	8007628 <vPortFree>
}
 8007958:	bf00      	nop
 800795a:	3708      	adds	r7, #8
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <csp_queue_create>:
#include <csp/arch/csp_queue.h>

#include <FreeRTOS.h>
#include <queue.h> // FreeRTOS

csp_queue_handle_t csp_queue_create(int length, size_t item_size) {
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
	return xQueueCreate(length, item_size);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	6839      	ldr	r1, [r7, #0]
 8007970:	4618      	mov	r0, r3
 8007972:	f7fc fd96 	bl	80044a2 <xQueueGenericCreate>
 8007976:	4603      	mov	r3, r0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <csp_queue_remove>:

void csp_queue_remove(csp_queue_handle_t queue) {
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
	vQueueDelete(queue);
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7fd fa7e 	bl	8004e8a <vQueueDelete>
}
 800798e:	bf00      	nop
 8007990:	3708      	adds	r7, #8
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <csp_queue_enqueue>:

int csp_queue_enqueue(csp_queue_handle_t handle, const void * value, uint32_t timeout) {
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	60f8      	str	r0, [r7, #12]
 800799e:	60b9      	str	r1, [r7, #8]
 80079a0:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueSendToBack(handle, value, timeout);
 80079a8:	2300      	movs	r3, #0
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	68b9      	ldr	r1, [r7, #8]
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7fc fdf0 	bl	8004594 <xQueueGenericSend>
 80079b4:	4603      	mov	r3, r0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <csp_queue_enqueue_isr>:

int csp_queue_enqueue_isr(csp_queue_handle_t handle, const void * value, CSP_BASE_TYPE * task_woken) {
 80079be:	b580      	push	{r7, lr}
 80079c0:	b084      	sub	sp, #16
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	60f8      	str	r0, [r7, #12]
 80079c6:	60b9      	str	r1, [r7, #8]
 80079c8:	607a      	str	r2, [r7, #4]
	return xQueueSendToBackFromISR(handle, value, task_woken);
 80079ca:	2300      	movs	r3, #0
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	68b9      	ldr	r1, [r7, #8]
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f7fc fee9 	bl	80047a8 <xQueueGenericSendFromISR>
 80079d6:	4603      	mov	r3, r0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <csp_queue_dequeue>:

int csp_queue_dequeue(csp_queue_handle_t handle, void * buf, uint32_t timeout) {
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b084      	sub	sp, #16
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueReceive(handle, buf, timeout);
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	68b9      	ldr	r1, [r7, #8]
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f7fc ff96 	bl	8004928 <xQueueReceive>
 80079fc:	4603      	mov	r3, r0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <csp_queue_dequeue_isr>:

int csp_queue_dequeue_isr(csp_queue_handle_t handle, void * buf, CSP_BASE_TYPE * task_woken) {
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b084      	sub	sp, #16
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	60b9      	str	r1, [r7, #8]
 8007a10:	607a      	str	r2, [r7, #4]
	return xQueueReceiveFromISR(handle, buf, task_woken);
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	68b9      	ldr	r1, [r7, #8]
 8007a16:	68f8      	ldr	r0, [r7, #12]
 8007a18:	f7fd f974 	bl	8004d04 <xQueueReceiveFromISR>
 8007a1c:	4603      	mov	r3, r0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <csp_queue_size>:

int csp_queue_size(csp_queue_handle_t handle) {
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b082      	sub	sp, #8
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
	return uxQueueMessagesWaiting(handle);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7fd fa0a 	bl	8004e48 <uxQueueMessagesWaiting>
 8007a34:	4603      	mov	r3, r0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <csp_bin_sem_create>:

int csp_mutex_unlock(csp_mutex_t * mutex) {
	return csp_bin_sem_post(mutex);
}

int csp_bin_sem_create(csp_bin_sem_handle_t * sem) {
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b082      	sub	sp, #8
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
	vSemaphoreCreateBinary(*sem);
 8007a46:	2203      	movs	r2, #3
 8007a48:	2100      	movs	r1, #0
 8007a4a:	2001      	movs	r0, #1
 8007a4c:	f7fc fd29 	bl	80044a2 <xQueueGenericCreate>
 8007a50:	4602      	mov	r2, r0
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d006      	beq.n	8007a6c <csp_bin_sem_create+0x2e>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6818      	ldr	r0, [r3, #0]
 8007a62:	2300      	movs	r3, #0
 8007a64:	2200      	movs	r2, #0
 8007a66:	2100      	movs	r1, #0
 8007a68:	f7fc fd94 	bl	8004594 <xQueueGenericSend>
	return CSP_SEMAPHORE_OK;
 8007a6c:	2301      	movs	r3, #1
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <csp_bin_sem_wait>:
		vSemaphoreDelete(*sem);
	}
	return CSP_SEMAPHORE_OK;
}

int csp_bin_sem_wait(csp_bin_sem_handle_t * sem, uint32_t timeout) {
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
	csp_log_lock("Wait: %p", sem);
 8007a82:	4b0e      	ldr	r3, [pc, #56]	@ (8007abc <csp_bin_sem_wait+0x44>)
 8007a84:	799b      	ldrb	r3, [r3, #6]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d004      	beq.n	8007a94 <csp_bin_sem_wait+0x1c>
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	490c      	ldr	r1, [pc, #48]	@ (8007ac0 <csp_bin_sem_wait+0x48>)
 8007a8e:	2006      	movs	r0, #6
 8007a90:	f000 fe46 	bl	8008720 <do_csp_debug>
	if (timeout != CSP_MAX_TIMEOUT) {
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	}
	if (xSemaphoreTake(*sem, timeout) == pdPASS) {
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6839      	ldr	r1, [r7, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7fd f829 	bl	8004af8 <xQueueSemaphoreTake>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <csp_bin_sem_wait+0x38>
		return CSP_SEMAPHORE_OK;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e000      	b.n	8007ab2 <csp_bin_sem_wait+0x3a>
	}
	return CSP_SEMAPHORE_ERROR;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3708      	adds	r7, #8
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	2400008c 	.word	0x2400008c
 8007ac0:	080114cc 	.word	0x080114cc

08007ac4 <csp_bin_sem_post>:

int csp_bin_sem_post(csp_bin_sem_handle_t * sem) {
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
	csp_log_lock("Post: %p", sem);
 8007acc:	4b0c      	ldr	r3, [pc, #48]	@ (8007b00 <csp_bin_sem_post+0x3c>)
 8007ace:	799b      	ldrb	r3, [r3, #6]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d004      	beq.n	8007ade <csp_bin_sem_post+0x1a>
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	490b      	ldr	r1, [pc, #44]	@ (8007b04 <csp_bin_sem_post+0x40>)
 8007ad8:	2006      	movs	r0, #6
 8007ada:	f000 fe21 	bl	8008720 <do_csp_debug>
	if (xSemaphoreGive(*sem) == pdPASS) {
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6818      	ldr	r0, [r3, #0]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	f7fc fd54 	bl	8004594 <xQueueGenericSend>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d101      	bne.n	8007af6 <csp_bin_sem_post+0x32>
		return CSP_SEMAPHORE_OK;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e000      	b.n	8007af8 <csp_bin_sem_post+0x34>
	}
	return CSP_SEMAPHORE_ERROR;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3708      	adds	r7, #8
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	2400008c 	.word	0x2400008c
 8007b04:	080114d8 	.word	0x080114d8

08007b08 <csp_sys_set_color>:

	return (uint32_t) xPortGetFreeHeapSize();

}

void csp_sys_set_color(csp_color_t color) {
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	71fb      	strb	r3, [r7, #7]

	unsigned int color_code, modifier_code;
	switch (color & COLOR_MASK_COLOR) {
 8007b12:	79fb      	ldrb	r3, [r7, #7]
 8007b14:	f003 030f 	and.w	r3, r3, #15
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	2b07      	cmp	r3, #7
 8007b1c:	d82a      	bhi.n	8007b74 <csp_sys_set_color+0x6c>
 8007b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b24 <csp_sys_set_color+0x1c>)
 8007b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b24:	08007b45 	.word	0x08007b45
 8007b28:	08007b4b 	.word	0x08007b4b
 8007b2c:	08007b51 	.word	0x08007b51
 8007b30:	08007b57 	.word	0x08007b57
 8007b34:	08007b5d 	.word	0x08007b5d
 8007b38:	08007b63 	.word	0x08007b63
 8007b3c:	08007b69 	.word	0x08007b69
 8007b40:	08007b6f 	.word	0x08007b6f
		case COLOR_BLACK:
			color_code = 30; break;
 8007b44:	231e      	movs	r3, #30
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	e017      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_RED:
			color_code = 31; break;
 8007b4a:	231f      	movs	r3, #31
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	e014      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_GREEN:
			color_code = 32; break;
 8007b50:	2320      	movs	r3, #32
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	e011      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_YELLOW:
			color_code = 33; break;
 8007b56:	2321      	movs	r3, #33	@ 0x21
 8007b58:	60fb      	str	r3, [r7, #12]
 8007b5a:	e00e      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_BLUE:
			color_code = 34; break;
 8007b5c:	2322      	movs	r3, #34	@ 0x22
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	e00b      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_MAGENTA:
			color_code = 35; break;
 8007b62:	2323      	movs	r3, #35	@ 0x23
 8007b64:	60fb      	str	r3, [r7, #12]
 8007b66:	e008      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_CYAN:
			color_code = 36; break;
 8007b68:	2324      	movs	r3, #36	@ 0x24
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	e005      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_WHITE:
			color_code = 37; break;
 8007b6e:	2325      	movs	r3, #37	@ 0x25
 8007b70:	60fb      	str	r3, [r7, #12]
 8007b72:	e002      	b.n	8007b7a <csp_sys_set_color+0x72>
		case COLOR_RESET:
		default:
			color_code = 0; break;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	bf00      	nop
	}
	
	switch (color & COLOR_MASK_MODIFIER) {
 8007b7a:	79fb      	ldrb	r3, [r7, #7]
 8007b7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b80:	2b40      	cmp	r3, #64	@ 0x40
 8007b82:	d013      	beq.n	8007bac <csp_sys_set_color+0xa4>
 8007b84:	2b40      	cmp	r3, #64	@ 0x40
 8007b86:	dc14      	bgt.n	8007bb2 <csp_sys_set_color+0xaa>
 8007b88:	2b30      	cmp	r3, #48	@ 0x30
 8007b8a:	d00c      	beq.n	8007ba6 <csp_sys_set_color+0x9e>
 8007b8c:	2b30      	cmp	r3, #48	@ 0x30
 8007b8e:	dc10      	bgt.n	8007bb2 <csp_sys_set_color+0xaa>
 8007b90:	2b10      	cmp	r3, #16
 8007b92:	d002      	beq.n	8007b9a <csp_sys_set_color+0x92>
 8007b94:	2b20      	cmp	r3, #32
 8007b96:	d003      	beq.n	8007ba0 <csp_sys_set_color+0x98>
 8007b98:	e00b      	b.n	8007bb2 <csp_sys_set_color+0xaa>
		case COLOR_BOLD:
			modifier_code = 1; break;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	60bb      	str	r3, [r7, #8]
 8007b9e:	e00b      	b.n	8007bb8 <csp_sys_set_color+0xb0>
		case COLOR_UNDERLINE:
			modifier_code = 2; break;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	60bb      	str	r3, [r7, #8]
 8007ba4:	e008      	b.n	8007bb8 <csp_sys_set_color+0xb0>
		case COLOR_BLINK:
			modifier_code = 3; break;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	60bb      	str	r3, [r7, #8]
 8007baa:	e005      	b.n	8007bb8 <csp_sys_set_color+0xb0>
		case COLOR_HIDE:
			modifier_code = 4; break;
 8007bac:	2304      	movs	r3, #4
 8007bae:	60bb      	str	r3, [r7, #8]
 8007bb0:	e002      	b.n	8007bb8 <csp_sys_set_color+0xb0>
		case COLOR_NORMAL:
		default:
			modifier_code = 0; break;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	60bb      	str	r3, [r7, #8]
 8007bb6:	bf00      	nop
	}

	printf("\033[%u;%um", modifier_code, color_code);
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	68b9      	ldr	r1, [r7, #8]
 8007bbc:	4803      	ldr	r0, [pc, #12]	@ (8007bcc <csp_sys_set_color+0xc4>)
 8007bbe:	f008 f823 	bl	800fc08 <iprintf>
}
 8007bc2:	bf00      	nop
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	080114e4 	.word	0x080114e4

08007bd0 <csp_thread_create>:
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/

#include <csp/arch/csp_thread.h>

int csp_thread_create(csp_thread_func_t routine, const char * const thread_name, unsigned int stack_size, void * parameters, unsigned int priority, csp_thread_handle_t * return_handle) {
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b088      	sub	sp, #32
 8007bd4:	af02      	add	r7, sp, #8
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
 8007bdc:	603b      	str	r3, [r7, #0]

	csp_thread_handle_t handle;
#if (tskKERNEL_VERSION_MAJOR >= 8)
	portBASE_TYPE ret = xTaskCreate(routine, thread_name, stack_size, parameters, priority, &handle);
 8007bde:	f107 0310 	add.w	r3, r7, #16
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	68b9      	ldr	r1, [r7, #8]
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f7fd fc27 	bl	8005442 <xTaskCreate>
 8007bf4:	6178      	str	r0, [r7, #20]
#else
	portBASE_TYPE ret = xTaskCreate(routine, (signed char *) thread_name, stack_size, parameters, priority, &handle);
#endif
	if (ret != pdTRUE) {
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d002      	beq.n	8007c02 <csp_thread_create+0x32>
		return CSP_ERR_NOMEM;
 8007bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8007c00:	e006      	b.n	8007c10 <csp_thread_create+0x40>
	}
	if (return_handle) {
 8007c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d002      	beq.n	8007c0e <csp_thread_create+0x3e>
		*return_handle = handle;
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	601a      	str	r2, [r3, #0]
	}
	return CSP_ERR_NONE;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3718      	adds	r7, #24
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <csp_get_ms>:
#include <csp/arch/csp_time.h>

#include <FreeRTOS.h>
#include <task.h> // FreeRTOS

uint32_t csp_get_ms(void) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount() * (1000/configTICK_RATE_HZ));
 8007c1c:	f7fd ff60 	bl	8005ae0 <xTaskGetTickCount>
 8007c20:	4603      	mov	r3, r0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <csp_get_ms_isr>:

uint32_t csp_get_ms_isr(void) {
 8007c26:	b580      	push	{r7, lr}
 8007c28:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCountFromISR() * (1000/configTICK_RATE_HZ));
 8007c2a:	f7fd ff69 	bl	8005b00 <xTaskGetTickCountFromISR>
 8007c2e:	4603      	mov	r3, r0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <csp_get_s>:

uint32_t csp_get_s(void) {
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount()/configTICK_RATE_HZ);
 8007c38:	f7fd ff52 	bl	8005ae0 <xTaskGetTickCount>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	4a03      	ldr	r2, [pc, #12]	@ (8007c4c <csp_get_s+0x18>)
 8007c40:	fba2 2303 	umull	r2, r3, r2, r3
 8007c44:	099b      	lsrs	r3, r3, #6
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	10624dd3 	.word	0x10624dd3

08007c50 <csp_buffer_init>:
CSP_STATIC_ASSERT(sizeof(csp_packet_t) == 16, csp_packet);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, length) == 10, length_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, id) == 12, csp_id_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, data) == 16, data_field_misaligned);

int csp_buffer_init(void) {
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0

	// calculate total size and ensure correct alignment (int *) for buffers
	const unsigned int skbfsize = CSP_BUFFER_ALIGN * ((sizeof(csp_skbf_t) + csp_buffer_size() + (CSP_BUFFER_ALIGN - 1)) / CSP_BUFFER_ALIGN);
 8007c56:	f000 f9b5 	bl	8007fc4 <csp_buffer_size>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	330b      	adds	r3, #11
 8007c5e:	f023 0303 	bic.w	r3, r3, #3
 8007c62:	60bb      	str	r3, [r7, #8]

	csp_buffer_pool = csp_malloc(csp_conf.buffers * skbfsize);
 8007c64:	4b23      	ldr	r3, [pc, #140]	@ (8007cf4 <csp_buffer_init+0xa4>)
 8007c66:	8adb      	ldrh	r3, [r3, #22]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	fb02 f303 	mul.w	r3, r2, r3
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fe43 	bl	80078fc <csp_malloc>
 8007c76:	4603      	mov	r3, r0
 8007c78:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf8 <csp_buffer_init+0xa8>)
 8007c7a:	6013      	str	r3, [r2, #0]
	if (csp_buffer_pool == NULL)
 8007c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8007cf8 <csp_buffer_init+0xa8>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d030      	beq.n	8007ce6 <csp_buffer_init+0x96>
		goto fail_malloc;

	csp_buffers = csp_queue_create(csp_conf.buffers, sizeof(void *));
 8007c84:	4b1b      	ldr	r3, [pc, #108]	@ (8007cf4 <csp_buffer_init+0xa4>)
 8007c86:	8adb      	ldrh	r3, [r3, #22]
 8007c88:	2104      	movs	r1, #4
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7ff fe68 	bl	8007960 <csp_queue_create>
 8007c90:	4603      	mov	r3, r0
 8007c92:	4a1a      	ldr	r2, [pc, #104]	@ (8007cfc <csp_buffer_init+0xac>)
 8007c94:	6013      	str	r3, [r2, #0]
	if (!csp_buffers)
 8007c96:	4b19      	ldr	r3, [pc, #100]	@ (8007cfc <csp_buffer_init+0xac>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d01f      	beq.n	8007cde <csp_buffer_init+0x8e>
		goto fail_queue;

	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	60fb      	str	r3, [r7, #12]
 8007ca2:	e014      	b.n	8007cce <csp_buffer_init+0x7e>
		csp_skbf_t * buf = (void *) &csp_buffer_pool[i * skbfsize];
 8007ca4:	4b14      	ldr	r3, [pc, #80]	@ (8007cf8 <csp_buffer_init+0xa8>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	68b9      	ldr	r1, [r7, #8]
 8007cac:	fb01 f303 	mul.w	r3, r1, r3
 8007cb0:	4413      	add	r3, r2
 8007cb2:	607b      	str	r3, [r7, #4]
		buf->skbf_addr = buf;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	605a      	str	r2, [r3, #4]
		csp_queue_enqueue(csp_buffers, &buf, 0);
 8007cba:	4b10      	ldr	r3, [pc, #64]	@ (8007cfc <csp_buffer_init+0xac>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	1d39      	adds	r1, r7, #4
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7ff fe67 	bl	8007996 <csp_queue_enqueue>
	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	4b09      	ldr	r3, [pc, #36]	@ (8007cf4 <csp_buffer_init+0xa4>)
 8007cd0:	8adb      	ldrh	r3, [r3, #22]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d3e4      	bcc.n	8007ca4 <csp_buffer_init+0x54>
	}

	return CSP_ERR_NONE;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	e006      	b.n	8007cec <csp_buffer_init+0x9c>
		goto fail_queue;
 8007cde:	bf00      	nop

fail_queue:
	csp_buffer_free_resources();
 8007ce0:	f000 f80e 	bl	8007d00 <csp_buffer_free_resources>
 8007ce4:	e000      	b.n	8007ce8 <csp_buffer_init+0x98>
		goto fail_malloc;
 8007ce6:	bf00      	nop
fail_malloc:
	return CSP_ERR_NOMEM;
 8007ce8:	f04f 33ff 	mov.w	r3, #4294967295

}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	24042bec 	.word	0x24042bec
 8007cf8:	24042bcc 	.word	0x24042bcc
 8007cfc:	24042bc8 	.word	0x24042bc8

08007d00 <csp_buffer_free_resources>:

void csp_buffer_free_resources(void) {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	af00      	add	r7, sp, #0

	if (csp_buffers) {
 8007d04:	4b0a      	ldr	r3, [pc, #40]	@ (8007d30 <csp_buffer_free_resources+0x30>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d007      	beq.n	8007d1c <csp_buffer_free_resources+0x1c>
		csp_queue_remove(csp_buffers);
 8007d0c:	4b08      	ldr	r3, [pc, #32]	@ (8007d30 <csp_buffer_free_resources+0x30>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7ff fe35 	bl	8007980 <csp_queue_remove>
		csp_buffers = NULL;
 8007d16:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <csp_buffer_free_resources+0x30>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
	}
	csp_free(csp_buffer_pool);
 8007d1c:	4b05      	ldr	r3, [pc, #20]	@ (8007d34 <csp_buffer_free_resources+0x34>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7ff fe12 	bl	800794a <csp_free>
	csp_buffer_pool = NULL;
 8007d26:	4b03      	ldr	r3, [pc, #12]	@ (8007d34 <csp_buffer_free_resources+0x34>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]

}
 8007d2c:	bf00      	nop
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	24042bc8 	.word	0x24042bc8
 8007d34:	24042bcc 	.word	0x24042bcc

08007d38 <csp_buffer_get_isr>:

void *csp_buffer_get_isr(size_t _data_size) {
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size)
 8007d40:	4b14      	ldr	r3, [pc, #80]	@ (8007d94 <csp_buffer_get_isr+0x5c>)
 8007d42:	8b1b      	ldrh	r3, [r3, #24]
 8007d44:	461a      	mov	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d901      	bls.n	8007d50 <csp_buffer_get_isr+0x18>
		return NULL;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e01d      	b.n	8007d8c <csp_buffer_get_isr+0x54>

	csp_skbf_t * buffer = NULL;
 8007d50:	2300      	movs	r3, #0
 8007d52:	60fb      	str	r3, [r7, #12]
	CSP_BASE_TYPE task_woken = 0;
 8007d54:	2300      	movs	r3, #0
 8007d56:	60bb      	str	r3, [r7, #8]
	csp_queue_dequeue_isr(csp_buffers, &buffer, &task_woken);
 8007d58:	4b0f      	ldr	r3, [pc, #60]	@ (8007d98 <csp_buffer_get_isr+0x60>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f107 0208 	add.w	r2, r7, #8
 8007d60:	f107 010c 	add.w	r1, r7, #12
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7ff fe4e 	bl	8007a06 <csp_queue_dequeue_isr>
	if (buffer == NULL)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <csp_buffer_get_isr+0x3c>
		return NULL;
 8007d70:	2300      	movs	r3, #0
 8007d72:	e00b      	b.n	8007d8c <csp_buffer_get_isr+0x54>

	if (buffer != buffer->skbf_addr)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d001      	beq.n	8007d82 <csp_buffer_get_isr+0x4a>
		return NULL;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	e004      	b.n	8007d8c <csp_buffer_get_isr+0x54>

	buffer->refcount = 1;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2201      	movs	r2, #1
 8007d86:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	3308      	adds	r3, #8

}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3710      	adds	r7, #16
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	24042bec 	.word	0x24042bec
 8007d98:	24042bc8 	.word	0x24042bc8

08007d9c <csp_buffer_get>:

void *csp_buffer_get(size_t _data_size) {
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size) {
 8007da4:	4b27      	ldr	r3, [pc, #156]	@ (8007e44 <csp_buffer_get+0xa8>)
 8007da6:	8b1b      	ldrh	r3, [r3, #24]
 8007da8:	461a      	mov	r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d90c      	bls.n	8007dca <csp_buffer_get+0x2e>
		csp_log_error("GET: Attempt to allocate too large data size %u > max %u", (unsigned int) _data_size, (unsigned int) csp_conf.buffer_data_size);
 8007db0:	4b25      	ldr	r3, [pc, #148]	@ (8007e48 <csp_buffer_get+0xac>)
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d006      	beq.n	8007dc6 <csp_buffer_get+0x2a>
 8007db8:	4b22      	ldr	r3, [pc, #136]	@ (8007e44 <csp_buffer_get+0xa8>)
 8007dba:	8b1b      	ldrh	r3, [r3, #24]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	4923      	ldr	r1, [pc, #140]	@ (8007e4c <csp_buffer_get+0xb0>)
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	f000 fcad 	bl	8008720 <do_csp_debug>
		return NULL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	e037      	b.n	8007e3a <csp_buffer_get+0x9e>
	}

	csp_skbf_t * buffer = NULL;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(csp_buffers, &buffer, 0);
 8007dce:	4b20      	ldr	r3, [pc, #128]	@ (8007e50 <csp_buffer_get+0xb4>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f107 010c 	add.w	r1, r7, #12
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7ff fe01 	bl	80079e0 <csp_queue_dequeue>
	if (buffer == NULL) {
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d109      	bne.n	8007df8 <csp_buffer_get+0x5c>
		csp_log_error("GET: Out of buffers");
 8007de4:	4b18      	ldr	r3, [pc, #96]	@ (8007e48 <csp_buffer_get+0xac>)
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d003      	beq.n	8007df4 <csp_buffer_get+0x58>
 8007dec:	4919      	ldr	r1, [pc, #100]	@ (8007e54 <csp_buffer_get+0xb8>)
 8007dee:	2000      	movs	r0, #0
 8007df0:	f000 fc96 	bl	8008720 <do_csp_debug>
		return NULL;
 8007df4:	2300      	movs	r3, #0
 8007df6:	e020      	b.n	8007e3a <csp_buffer_get+0x9e>
	}

	if (buffer != buffer->skbf_addr) {
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d00c      	beq.n	8007e1c <csp_buffer_get+0x80>
		csp_log_error("GET: Corrupt CSP buffer %p != %p", buffer, buffer->skbf_addr);
 8007e02:	4b11      	ldr	r3, [pc, #68]	@ (8007e48 <csp_buffer_get+0xac>)
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d006      	beq.n	8007e18 <csp_buffer_get+0x7c>
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	4911      	ldr	r1, [pc, #68]	@ (8007e58 <csp_buffer_get+0xbc>)
 8007e12:	2000      	movs	r0, #0
 8007e14:	f000 fc84 	bl	8008720 <do_csp_debug>
		return NULL;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	e00e      	b.n	8007e3a <csp_buffer_get+0x9e>
	}

	csp_log_buffer("GET: %p", buffer);
 8007e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e48 <csp_buffer_get+0xac>)
 8007e1e:	78db      	ldrb	r3, [r3, #3]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d005      	beq.n	8007e30 <csp_buffer_get+0x94>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	461a      	mov	r2, r3
 8007e28:	490c      	ldr	r1, [pc, #48]	@ (8007e5c <csp_buffer_get+0xc0>)
 8007e2a:	2003      	movs	r0, #3
 8007e2c:	f000 fc78 	bl	8008720 <do_csp_debug>

	buffer->refcount = 1;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2201      	movs	r2, #1
 8007e34:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	3308      	adds	r3, #8
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	24042bec 	.word	0x24042bec
 8007e48:	2400008c 	.word	0x2400008c
 8007e4c:	080114f0 	.word	0x080114f0
 8007e50:	24042bc8 	.word	0x24042bc8
 8007e54:	0801152c 	.word	0x0801152c
 8007e58:	08011540 	.word	0x08011540
 8007e5c:	08011564 	.word	0x08011564

08007e60 <csp_buffer_free_isr>:

void csp_buffer_free_isr(void *packet) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d023      	beq.n	8007eb6 <csp_buffer_free_isr+0x56>
		// freeing a NULL pointer is OK, e.g. standard free()
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	3b08      	subs	r3, #8
 8007e72:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f003 0303 	and.w	r3, r3, #3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d11d      	bne.n	8007eba <csp_buffer_free_isr+0x5a>
		return;
	}

	if (buf->skbf_addr != buf) {
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	685a      	ldr	r2, [r3, #4]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d11a      	bne.n	8007ebe <csp_buffer_free_isr+0x5e>
		return;
	}

	if (buf->refcount == 0) {
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d018      	beq.n	8007ec2 <csp_buffer_free_isr+0x62>
		return;
	}

	if (--(buf->refcount) > 0) {
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	3a01      	subs	r2, #1
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d113      	bne.n	8007ec6 <csp_buffer_free_isr+0x66>
		return;
	}

	CSP_BASE_TYPE task_woken = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	60bb      	str	r3, [r7, #8]
	csp_queue_enqueue_isr(csp_buffers, &buf, &task_woken);
 8007ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed0 <csp_buffer_free_isr+0x70>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f107 0208 	add.w	r2, r7, #8
 8007eaa:	f107 010c 	add.w	r1, r7, #12
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7ff fd85 	bl	80079be <csp_queue_enqueue_isr>
 8007eb4:	e008      	b.n	8007ec8 <csp_buffer_free_isr+0x68>
		return;
 8007eb6:	bf00      	nop
 8007eb8:	e006      	b.n	8007ec8 <csp_buffer_free_isr+0x68>
		return;
 8007eba:	bf00      	nop
 8007ebc:	e004      	b.n	8007ec8 <csp_buffer_free_isr+0x68>
		return;
 8007ebe:	bf00      	nop
 8007ec0:	e002      	b.n	8007ec8 <csp_buffer_free_isr+0x68>
		return;
 8007ec2:	bf00      	nop
 8007ec4:	e000      	b.n	8007ec8 <csp_buffer_free_isr+0x68>
		return;
 8007ec6:	bf00      	nop

}
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	24042bc8 	.word	0x24042bc8

08007ed4 <csp_buffer_free>:

void csp_buffer_free(void *packet) {
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d055      	beq.n	8007f8e <csp_buffer_free+0xba>
		/* freeing a NULL pointer is OK, e.g. standard free() */
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	3b08      	subs	r3, #8
 8007ee6:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f003 0303 	and.w	r3, r3, #3
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d009      	beq.n	8007f06 <csp_buffer_free+0x32>
		csp_log_error("FREE: Unaligned CSP buffer pointer %p", packet);
 8007ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8007fa8 <csp_buffer_free+0xd4>)
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d04b      	beq.n	8007f92 <csp_buffer_free+0xbe>
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	492b      	ldr	r1, [pc, #172]	@ (8007fac <csp_buffer_free+0xd8>)
 8007efe:	2000      	movs	r0, #0
 8007f00:	f000 fc0e 	bl	8008720 <do_csp_debug>
		return;
 8007f04:	e045      	b.n	8007f92 <csp_buffer_free+0xbe>
	}

	if (buf->skbf_addr != buf) {
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	685a      	ldr	r2, [r3, #4]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d009      	beq.n	8007f24 <csp_buffer_free+0x50>
		csp_log_error("FREE: Invalid CSP buffer pointer %p", packet);
 8007f10:	4b25      	ldr	r3, [pc, #148]	@ (8007fa8 <csp_buffer_free+0xd4>)
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d03e      	beq.n	8007f96 <csp_buffer_free+0xc2>
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	4925      	ldr	r1, [pc, #148]	@ (8007fb0 <csp_buffer_free+0xdc>)
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	f000 fbff 	bl	8008720 <do_csp_debug>
		return;
 8007f22:	e038      	b.n	8007f96 <csp_buffer_free+0xc2>
	}

	if (buf->refcount == 0) {
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10a      	bne.n	8007f42 <csp_buffer_free+0x6e>
		csp_log_error("FREE: Buffer already free %p", buf);
 8007f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8007fa8 <csp_buffer_free+0xd4>)
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d032      	beq.n	8007f9a <csp_buffer_free+0xc6>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	461a      	mov	r2, r3
 8007f38:	491e      	ldr	r1, [pc, #120]	@ (8007fb4 <csp_buffer_free+0xe0>)
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	f000 fbf0 	bl	8008720 <do_csp_debug>
		return;
 8007f40:	e02b      	b.n	8007f9a <csp_buffer_free+0xc6>
	}

	if (--(buf->refcount) > 0) {
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	3a01      	subs	r2, #1
 8007f48:	601a      	str	r2, [r3, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00b      	beq.n	8007f68 <csp_buffer_free+0x94>
		csp_log_error("FREE: Buffer %p in use by %u users", buf, buf->refcount);
 8007f50:	4b15      	ldr	r3, [pc, #84]	@ (8007fa8 <csp_buffer_free+0xd4>)
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d022      	beq.n	8007f9e <csp_buffer_free+0xca>
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4916      	ldr	r1, [pc, #88]	@ (8007fb8 <csp_buffer_free+0xe4>)
 8007f60:	2000      	movs	r0, #0
 8007f62:	f000 fbdd 	bl	8008720 <do_csp_debug>
		return;
 8007f66:	e01a      	b.n	8007f9e <csp_buffer_free+0xca>
	}

	csp_log_buffer("FREE: %p", buf);
 8007f68:	4b0f      	ldr	r3, [pc, #60]	@ (8007fa8 <csp_buffer_free+0xd4>)
 8007f6a:	78db      	ldrb	r3, [r3, #3]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <csp_buffer_free+0xa8>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	461a      	mov	r2, r3
 8007f74:	4911      	ldr	r1, [pc, #68]	@ (8007fbc <csp_buffer_free+0xe8>)
 8007f76:	2003      	movs	r0, #3
 8007f78:	f000 fbd2 	bl	8008720 <do_csp_debug>
	csp_queue_enqueue(csp_buffers, &buf, 0);
 8007f7c:	4b10      	ldr	r3, [pc, #64]	@ (8007fc0 <csp_buffer_free+0xec>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f107 010c 	add.w	r1, r7, #12
 8007f84:	2200      	movs	r2, #0
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7ff fd05 	bl	8007996 <csp_queue_enqueue>
 8007f8c:	e008      	b.n	8007fa0 <csp_buffer_free+0xcc>
		return;
 8007f8e:	bf00      	nop
 8007f90:	e006      	b.n	8007fa0 <csp_buffer_free+0xcc>
		return;
 8007f92:	bf00      	nop
 8007f94:	e004      	b.n	8007fa0 <csp_buffer_free+0xcc>
		return;
 8007f96:	bf00      	nop
 8007f98:	e002      	b.n	8007fa0 <csp_buffer_free+0xcc>
		return;
 8007f9a:	bf00      	nop
 8007f9c:	e000      	b.n	8007fa0 <csp_buffer_free+0xcc>
		return;
 8007f9e:	bf00      	nop

}
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	2400008c 	.word	0x2400008c
 8007fac:	0801156c 	.word	0x0801156c
 8007fb0:	08011594 	.word	0x08011594
 8007fb4:	080115b8 	.word	0x080115b8
 8007fb8:	080115d8 	.word	0x080115d8
 8007fbc:	080115fc 	.word	0x080115fc
 8007fc0:	24042bc8 	.word	0x24042bc8

08007fc4 <csp_buffer_size>:

int csp_buffer_remaining(void) {
	return csp_queue_size(csp_buffers);
}

size_t csp_buffer_size(void) {
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0
	return (csp_conf.buffer_data_size + CSP_BUFFER_PACKET_OVERHEAD);
 8007fc8:	4b03      	ldr	r3, [pc, #12]	@ (8007fd8 <csp_buffer_size+0x14>)
 8007fca:	8b1b      	ldrh	r3, [r3, #24]
 8007fcc:	3310      	adds	r3, #16
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr
 8007fd8:	24042bec 	.word	0x24042bec

08007fdc <csp_buffer_data_size>:

size_t csp_buffer_data_size(void) {
 8007fdc:	b480      	push	{r7}
 8007fde:	af00      	add	r7, sp, #0
	return csp_conf.buffer_data_size;
 8007fe0:	4b03      	ldr	r3, [pc, #12]	@ (8007ff0 <csp_buffer_data_size+0x14>)
 8007fe2:	8b1b      	ldrh	r3, [r3, #24]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	24042bec 	.word	0x24042bec

08007ff4 <csp_conn_get_rxq>:
		}
	}
#endif
}

int csp_conn_get_rxq(int prio) {
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]

#if (CSP_USE_QOS)
	return prio;
#else
	return 0;
 8007ffc:	2300      	movs	r3, #0
#endif

}
 8007ffe:	4618      	mov	r0, r3
 8008000:	370c      	adds	r7, #12
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
	...

0800800c <csp_conn_enqueue_packet>:

int csp_conn_enqueue_packet(csp_conn_t * conn, csp_packet_t * packet) {
 800800c:	b590      	push	{r4, r7, lr}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]

	if (!conn)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d102      	bne.n	8008022 <csp_conn_enqueue_packet+0x16>
		return CSP_ERR_INVAL;
 800801c:	f06f 0301 	mvn.w	r3, #1
 8008020:	e039      	b.n	8008096 <csp_conn_enqueue_packet+0x8a>

	int rxq;
	if (packet != NULL) {
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d009      	beq.n	800803c <csp_conn_enqueue_packet+0x30>
		rxq = csp_conn_get_rxq(packet->id.pri);
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	7bdb      	ldrb	r3, [r3, #15]
 800802c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008030:	b2db      	uxtb	r3, r3
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff ffde 	bl	8007ff4 <csp_conn_get_rxq>
 8008038:	60f8      	str	r0, [r7, #12]
 800803a:	e001      	b.n	8008040 <csp_conn_enqueue_packet+0x34>
	} else {
		rxq = CSP_RX_QUEUES - 1;
 800803c:	2300      	movs	r3, #0
 800803e:	60fb      	str	r3, [r7, #12]
	}

	if (csp_queue_enqueue(conn->rx_queue[rxq], &packet, 0) != CSP_QUEUE_OK) {
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3302      	adds	r3, #2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	4639      	mov	r1, r7
 800804e:	2200      	movs	r2, #0
 8008050:	4618      	mov	r0, r3
 8008052:	f7ff fca0 	bl	8007996 <csp_queue_enqueue>
 8008056:	4603      	mov	r3, r0
 8008058:	2b01      	cmp	r3, #1
 800805a:	d01b      	beq.n	8008094 <csp_conn_enqueue_packet+0x88>
		csp_log_error("RX queue %p full with %u items", conn->rx_queue[rxq], csp_queue_size(conn->rx_queue[rxq]));
 800805c:	4b10      	ldr	r3, [pc, #64]	@ (80080a0 <csp_conn_enqueue_packet+0x94>)
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d014      	beq.n	800808e <csp_conn_enqueue_packet+0x82>
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	3302      	adds	r3, #2
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	4413      	add	r3, r2
 800806e:	685c      	ldr	r4, [r3, #4]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	3302      	adds	r3, #2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff fcd2 	bl	8007a26 <csp_queue_size>
 8008082:	4603      	mov	r3, r0
 8008084:	4622      	mov	r2, r4
 8008086:	4907      	ldr	r1, [pc, #28]	@ (80080a4 <csp_conn_enqueue_packet+0x98>)
 8008088:	2000      	movs	r0, #0
 800808a:	f000 fb49 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800808e:	f04f 33ff 	mov.w	r3, #4294967295
 8008092:	e000      	b.n	8008096 <csp_conn_enqueue_packet+0x8a>
		csp_log_error("QOS event queue full");
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	bd90      	pop	{r4, r7, pc}
 800809e:	bf00      	nop
 80080a0:	2400008c 	.word	0x2400008c
 80080a4:	08011608 	.word	0x08011608

080080a8 <csp_conn_init>:

int csp_conn_init(void) {
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0

	arr_conn = csp_calloc(csp_conf.conn_max, sizeof(*arr_conn));
 80080ae:	4b4d      	ldr	r3, [pc, #308]	@ (80081e4 <csp_conn_init+0x13c>)
 80080b0:	7c1b      	ldrb	r3, [r3, #16]
 80080b2:	211c      	movs	r1, #28
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fc2d 	bl	8007914 <csp_calloc>
 80080ba:	4603      	mov	r3, r0
 80080bc:	4a4a      	ldr	r2, [pc, #296]	@ (80081e8 <csp_conn_init+0x140>)
 80080be:	6013      	str	r3, [r2, #0]
	if (arr_conn == NULL) {
 80080c0:	4b49      	ldr	r3, [pc, #292]	@ (80081e8 <csp_conn_init+0x140>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10d      	bne.n	80080e4 <csp_conn_init+0x3c>
		csp_log_error("Allocation for %u connections failed", csp_conf.conn_max);
 80080c8:	4b48      	ldr	r3, [pc, #288]	@ (80081ec <csp_conn_init+0x144>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d006      	beq.n	80080de <csp_conn_init+0x36>
 80080d0:	4b44      	ldr	r3, [pc, #272]	@ (80081e4 <csp_conn_init+0x13c>)
 80080d2:	7c1b      	ldrb	r3, [r3, #16]
 80080d4:	461a      	mov	r2, r3
 80080d6:	4946      	ldr	r1, [pc, #280]	@ (80081f0 <csp_conn_init+0x148>)
 80080d8:	2000      	movs	r0, #0
 80080da:	f000 fb21 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NOMEM;
 80080de:	f04f 33ff 	mov.w	r3, #4294967295
 80080e2:	e07b      	b.n	80081dc <csp_conn_init+0x134>
	}

	if (csp_bin_sem_create(&conn_lock) != CSP_SEMAPHORE_OK) {
 80080e4:	4843      	ldr	r0, [pc, #268]	@ (80081f4 <csp_conn_init+0x14c>)
 80080e6:	f7ff fcaa 	bl	8007a3e <csp_bin_sem_create>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d00a      	beq.n	8008106 <csp_conn_init+0x5e>
		csp_log_error("csp_bin_sem_create(&conn_lock) failed");
 80080f0:	4b3e      	ldr	r3, [pc, #248]	@ (80081ec <csp_conn_init+0x144>)
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d003      	beq.n	8008100 <csp_conn_init+0x58>
 80080f8:	493f      	ldr	r1, [pc, #252]	@ (80081f8 <csp_conn_init+0x150>)
 80080fa:	2000      	movs	r0, #0
 80080fc:	f000 fb10 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8008100:	f04f 33ff 	mov.w	r3, #4294967295
 8008104:	e06a      	b.n	80081dc <csp_conn_init+0x134>
	}

	/* Initialize source port */
	srand(csp_get_ms());
 8008106:	f7ff fd87 	bl	8007c18 <csp_get_ms>
 800810a:	4603      	mov	r3, r0
 800810c:	4618      	mov	r0, r3
 800810e:	f007 fbc9 	bl	800f8a4 <srand>
	sport = (rand() % (CSP_ID_PORT_MAX - csp_conf.port_max_bind)) + (csp_conf.port_max_bind + 1);
 8008112:	f007 fbf5 	bl	800f900 <rand>
 8008116:	4602      	mov	r2, r0
 8008118:	4b32      	ldr	r3, [pc, #200]	@ (80081e4 <csp_conn_init+0x13c>)
 800811a:	7cdb      	ldrb	r3, [r3, #19]
 800811c:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8008120:	fb92 f1f3 	sdiv	r1, r2, r3
 8008124:	fb01 f303 	mul.w	r3, r1, r3
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	b2da      	uxtb	r2, r3
 800812c:	4b2d      	ldr	r3, [pc, #180]	@ (80081e4 <csp_conn_init+0x13c>)
 800812e:	7cdb      	ldrb	r3, [r3, #19]
 8008130:	4413      	add	r3, r2
 8008132:	b2db      	uxtb	r3, r3
 8008134:	3301      	adds	r3, #1
 8008136:	b2da      	uxtb	r2, r3
 8008138:	4b30      	ldr	r3, [pc, #192]	@ (80081fc <csp_conn_init+0x154>)
 800813a:	701a      	strb	r2, [r3, #0]

	if (csp_bin_sem_create(&sport_lock) != CSP_SEMAPHORE_OK) {
 800813c:	4830      	ldr	r0, [pc, #192]	@ (8008200 <csp_conn_init+0x158>)
 800813e:	f7ff fc7e 	bl	8007a3e <csp_bin_sem_create>
 8008142:	4603      	mov	r3, r0
 8008144:	2b01      	cmp	r3, #1
 8008146:	d00a      	beq.n	800815e <csp_conn_init+0xb6>
		csp_log_error("csp_bin_sem_create(&sport_lock) failed");
 8008148:	4b28      	ldr	r3, [pc, #160]	@ (80081ec <csp_conn_init+0x144>)
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d003      	beq.n	8008158 <csp_conn_init+0xb0>
 8008150:	492c      	ldr	r1, [pc, #176]	@ (8008204 <csp_conn_init+0x15c>)
 8008152:	2000      	movs	r0, #0
 8008154:	f000 fae4 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8008158:	f04f 33ff 	mov.w	r3, #4294967295
 800815c:	e03e      	b.n	80081dc <csp_conn_init+0x134>
	}

	for (int i = 0; i < csp_conf.conn_max; i++) {
 800815e:	2300      	movs	r3, #0
 8008160:	60fb      	str	r3, [r7, #12]
 8008162:	e034      	b.n	80081ce <csp_conn_init+0x126>
		csp_conn_t * conn = &arr_conn[i];
 8008164:	4b20      	ldr	r3, [pc, #128]	@ (80081e8 <csp_conn_init+0x140>)
 8008166:	6819      	ldr	r1, [r3, #0]
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	4613      	mov	r3, r2
 800816c:	00db      	lsls	r3, r3, #3
 800816e:	1a9b      	subs	r3, r3, r2
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	440b      	add	r3, r1
 8008174:	607b      	str	r3, [r7, #4]
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8008176:	2300      	movs	r3, #0
 8008178:	60bb      	str	r3, [r7, #8]
 800817a:	e022      	b.n	80081c2 <csp_conn_init+0x11a>
			conn->rx_queue[prio] = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 800817c:	4b19      	ldr	r3, [pc, #100]	@ (80081e4 <csp_conn_init+0x13c>)
 800817e:	7c5b      	ldrb	r3, [r3, #17]
 8008180:	2104      	movs	r1, #4
 8008182:	4618      	mov	r0, r3
 8008184:	f7ff fbec 	bl	8007960 <csp_queue_create>
 8008188:	4601      	mov	r1, r0
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	3302      	adds	r3, #2
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	4413      	add	r3, r2
 8008194:	6059      	str	r1, [r3, #4]
			if (conn->rx_queue[prio] == NULL) {
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	3302      	adds	r3, #2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	4413      	add	r3, r2
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10a      	bne.n	80081bc <csp_conn_init+0x114>
				csp_log_error("rx_queue = csp_queue_create() failed");
 80081a6:	4b11      	ldr	r3, [pc, #68]	@ (80081ec <csp_conn_init+0x144>)
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d003      	beq.n	80081b6 <csp_conn_init+0x10e>
 80081ae:	4916      	ldr	r1, [pc, #88]	@ (8008208 <csp_conn_init+0x160>)
 80081b0:	2000      	movs	r0, #0
 80081b2:	f000 fab5 	bl	8008720 <do_csp_debug>
				return CSP_ERR_NOMEM;
 80081b6:	f04f 33ff 	mov.w	r3, #4294967295
 80081ba:	e00f      	b.n	80081dc <csp_conn_init+0x134>
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	3301      	adds	r3, #1
 80081c0:	60bb      	str	r3, [r7, #8]
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	ddd9      	ble.n	800817c <csp_conn_init+0xd4>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	3301      	adds	r3, #1
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	4b05      	ldr	r3, [pc, #20]	@ (80081e4 <csp_conn_init+0x13c>)
 80081d0:	7c1b      	ldrb	r3, [r3, #16]
 80081d2:	461a      	mov	r2, r3
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	4293      	cmp	r3, r2
 80081d8:	dbc4      	blt.n	8008164 <csp_conn_init+0xbc>
			return CSP_ERR_NOMEM;
		}
#endif
	}

	return CSP_ERR_NONE;
 80081da:	2300      	movs	r3, #0

}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	24042bec 	.word	0x24042bec
 80081e8:	24042bd0 	.word	0x24042bd0
 80081ec:	2400008c 	.word	0x2400008c
 80081f0:	08011628 	.word	0x08011628
 80081f4:	24042bd4 	.word	0x24042bd4
 80081f8:	08011650 	.word	0x08011650
 80081fc:	24042bd8 	.word	0x24042bd8
 8008200:	24042bdc 	.word	0x24042bdc
 8008204:	08011678 	.word	0x08011678
 8008208:	080116a0 	.word	0x080116a0

0800820c <csp_conn_find>:

        sport = 0;
    }
}

csp_conn_t * csp_conn_find(uint32_t id, uint32_t mask) {
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]

	/* Search for matching connection */
	id = (id & mask);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	4013      	ands	r3, r2
 800821c:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800821e:	2300      	movs	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
 8008222:	e01c      	b.n	800825e <csp_conn_find+0x52>
		csp_conn_t * conn = &arr_conn[i];
 8008224:	4b14      	ldr	r3, [pc, #80]	@ (8008278 <csp_conn_find+0x6c>)
 8008226:	6819      	ldr	r1, [r3, #0]
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	4613      	mov	r3, r2
 800822c:	00db      	lsls	r3, r3, #3
 800822e:	1a9b      	subs	r3, r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	440b      	add	r3, r1
 8008234:	60bb      	str	r3, [r7, #8]
		if ((conn->state == CONN_OPEN) && (conn->type == CONN_CLIENT) && ((conn->idin.ext & mask) == id)) {
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	785b      	ldrb	r3, [r3, #1]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d10c      	bne.n	8008258 <csp_conn_find+0x4c>
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d108      	bne.n	8008258 <csp_conn_find+0x4c>
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	685a      	ldr	r2, [r3, #4]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	4013      	ands	r3, r2
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	429a      	cmp	r2, r3
 8008252:	d101      	bne.n	8008258 <csp_conn_find+0x4c>
			return conn;
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	e009      	b.n	800826c <csp_conn_find+0x60>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	3301      	adds	r3, #1
 800825c:	60fb      	str	r3, [r7, #12]
 800825e:	4b07      	ldr	r3, [pc, #28]	@ (800827c <csp_conn_find+0x70>)
 8008260:	7c1b      	ldrb	r3, [r3, #16]
 8008262:	461a      	mov	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	4293      	cmp	r3, r2
 8008268:	dbdc      	blt.n	8008224 <csp_conn_find+0x18>
		}
	}
	
	return NULL;
 800826a:	2300      	movs	r3, #0

}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr
 8008278:	24042bd0 	.word	0x24042bd0
 800827c:	24042bec 	.word	0x24042bec

08008280 <csp_conn_flush_rx_queue>:

static int csp_conn_flush_rx_queue(csp_conn_t * conn) {
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
	csp_packet_t * packet;

	int prio;

	/* Flush packet queues */
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8008288:	2300      	movs	r3, #0
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	e018      	b.n	80082c0 <csp_conn_flush_rx_queue+0x40>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
			if (packet != NULL)
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d003      	beq.n	800829c <csp_conn_flush_rx_queue+0x1c>
				csp_buffer_free(packet);
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	4618      	mov	r0, r3
 8008298:	f7ff fe1c 	bl	8007ed4 <csp_buffer_free>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3302      	adds	r3, #2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	f107 0108 	add.w	r1, r7, #8
 80082ac:	2200      	movs	r2, #0
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7ff fb96 	bl	80079e0 <csp_queue_dequeue>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d0e9      	beq.n	800828e <csp_conn_flush_rx_queue+0xe>
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3301      	adds	r3, #1
 80082be:	60fb      	str	r3, [r7, #12]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	ddea      	ble.n	800829c <csp_conn_flush_rx_queue+0x1c>
#if (CSP_USE_QOS)
	int event;
	while (csp_queue_dequeue(conn->rx_event, &event, 0) == CSP_QUEUE_OK);
#endif

	return CSP_ERR_NONE;
 80082c6:	2300      	movs	r3, #0

}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <csp_conn_allocate>:

csp_conn_t * csp_conn_allocate(csp_conn_type_t type) {
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b086      	sub	sp, #24
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	4603      	mov	r3, r0
 80082d8:	71fb      	strb	r3, [r7, #7]

	static uint8_t csp_conn_last_given = 0;

	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 80082da:	f04f 31ff 	mov.w	r1, #4294967295
 80082de:	4838      	ldr	r0, [pc, #224]	@ (80083c0 <csp_conn_allocate+0xf0>)
 80082e0:	f7ff fbca 	bl	8007a78 <csp_bin_sem_wait>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d009      	beq.n	80082fe <csp_conn_allocate+0x2e>
		csp_log_error("Failed to lock conn array");
 80082ea:	4b36      	ldr	r3, [pc, #216]	@ (80083c4 <csp_conn_allocate+0xf4>)
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d003      	beq.n	80082fa <csp_conn_allocate+0x2a>
 80082f2:	4935      	ldr	r1, [pc, #212]	@ (80083c8 <csp_conn_allocate+0xf8>)
 80082f4:	2000      	movs	r0, #0
 80082f6:	f000 fa13 	bl	8008720 <do_csp_debug>
		return NULL;
 80082fa:	2300      	movs	r3, #0
 80082fc:	e05b      	b.n	80083b6 <csp_conn_allocate+0xe6>
	}

	/* Search for free connection */
	csp_conn_t * conn = NULL;
 80082fe:	2300      	movs	r3, #0
 8008300:	617b      	str	r3, [r7, #20]
	int i = csp_conn_last_given;
 8008302:	4b32      	ldr	r3, [pc, #200]	@ (80083cc <csp_conn_allocate+0xfc>)
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	613b      	str	r3, [r7, #16]
	for (int j = 0; j < csp_conf.conn_max; j++) {
 8008308:	2300      	movs	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]
 800830c:	e019      	b.n	8008342 <csp_conn_allocate+0x72>
		i = (i + 1) % csp_conf.conn_max;
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	3301      	adds	r3, #1
 8008312:	4a2f      	ldr	r2, [pc, #188]	@ (80083d0 <csp_conn_allocate+0x100>)
 8008314:	7c12      	ldrb	r2, [r2, #16]
 8008316:	fb93 f1f2 	sdiv	r1, r3, r2
 800831a:	fb01 f202 	mul.w	r2, r1, r2
 800831e:	1a9b      	subs	r3, r3, r2
 8008320:	613b      	str	r3, [r7, #16]
		conn = &arr_conn[i];
 8008322:	4b2c      	ldr	r3, [pc, #176]	@ (80083d4 <csp_conn_allocate+0x104>)
 8008324:	6819      	ldr	r1, [r3, #0]
 8008326:	693a      	ldr	r2, [r7, #16]
 8008328:	4613      	mov	r3, r2
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	1a9b      	subs	r3, r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	440b      	add	r3, r1
 8008332:	617b      	str	r3, [r7, #20]
		if (conn->state == CONN_CLOSED) {
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	785b      	ldrb	r3, [r3, #1]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d009      	beq.n	8008350 <csp_conn_allocate+0x80>
	for (int j = 0; j < csp_conf.conn_max; j++) {
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	3301      	adds	r3, #1
 8008340:	60fb      	str	r3, [r7, #12]
 8008342:	4b23      	ldr	r3, [pc, #140]	@ (80083d0 <csp_conn_allocate+0x100>)
 8008344:	7c1b      	ldrb	r3, [r3, #16]
 8008346:	461a      	mov	r2, r3
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4293      	cmp	r3, r2
 800834c:	dbdf      	blt.n	800830e <csp_conn_allocate+0x3e>
 800834e:	e000      	b.n	8008352 <csp_conn_allocate+0x82>
			break;
 8008350:	bf00      	nop
		}
	}

	if (conn && (conn->state == CONN_CLOSED)) {
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d01a      	beq.n	800838e <csp_conn_allocate+0xbe>
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	785b      	ldrb	r3, [r3, #1]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d116      	bne.n	800838e <csp_conn_allocate+0xbe>
		conn->idin.ext = 0;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	2200      	movs	r2, #0
 8008364:	605a      	str	r2, [r3, #4]
		conn->idout.ext = 0;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	2200      	movs	r2, #0
 800836a:	609a      	str	r2, [r3, #8]
		conn->socket = NULL;
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	2200      	movs	r2, #0
 8008370:	611a      	str	r2, [r3, #16]
		conn->timestamp = 0;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	2200      	movs	r2, #0
 8008376:	615a      	str	r2, [r3, #20]
		conn->type = type;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	79fa      	ldrb	r2, [r7, #7]
 800837c:	701a      	strb	r2, [r3, #0]
		conn->state = CONN_OPEN;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	2201      	movs	r2, #1
 8008382:	705a      	strb	r2, [r3, #1]
		csp_conn_last_given = i;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	b2da      	uxtb	r2, r3
 8008388:	4b10      	ldr	r3, [pc, #64]	@ (80083cc <csp_conn_allocate+0xfc>)
 800838a:	701a      	strb	r2, [r3, #0]
 800838c:	e001      	b.n	8008392 <csp_conn_allocate+0xc2>
	} else {
		// no free connections
		conn = NULL;
 800838e:	2300      	movs	r3, #0
 8008390:	617b      	str	r3, [r7, #20]
	}

	csp_bin_sem_post(&conn_lock);
 8008392:	480b      	ldr	r0, [pc, #44]	@ (80083c0 <csp_conn_allocate+0xf0>)
 8008394:	f7ff fb96 	bl	8007ac4 <csp_bin_sem_post>

	if (conn == NULL) {
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10a      	bne.n	80083b4 <csp_conn_allocate+0xe4>
		csp_log_error("No free connections, max %u", csp_conf.conn_max);
 800839e:	4b09      	ldr	r3, [pc, #36]	@ (80083c4 <csp_conn_allocate+0xf4>)
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d006      	beq.n	80083b4 <csp_conn_allocate+0xe4>
 80083a6:	4b0a      	ldr	r3, [pc, #40]	@ (80083d0 <csp_conn_allocate+0x100>)
 80083a8:	7c1b      	ldrb	r3, [r3, #16]
 80083aa:	461a      	mov	r2, r3
 80083ac:	490a      	ldr	r1, [pc, #40]	@ (80083d8 <csp_conn_allocate+0x108>)
 80083ae:	2000      	movs	r0, #0
 80083b0:	f000 f9b6 	bl	8008720 <do_csp_debug>
	}

	return conn;
 80083b4:	697b      	ldr	r3, [r7, #20]

}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3718      	adds	r7, #24
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	24042bd4 	.word	0x24042bd4
 80083c4:	2400008c 	.word	0x2400008c
 80083c8:	080116c8 	.word	0x080116c8
 80083cc:	24042be0 	.word	0x24042be0
 80083d0:	24042bec 	.word	0x24042bec
 80083d4:	24042bd0 	.word	0x24042bd0
 80083d8:	080116e4 	.word	0x080116e4

080083dc <csp_conn_new>:

csp_conn_t * csp_conn_new(csp_id_t idin, csp_id_t idout) {
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]

	/* Allocate connection structure */
	csp_conn_t * conn = csp_conn_allocate(CONN_CLIENT);
 80083e6:	2000      	movs	r0, #0
 80083e8:	f7ff ff72 	bl	80082d0 <csp_conn_allocate>
 80083ec:	60f8      	str	r0, [r7, #12]

	if (conn) {
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00d      	beq.n	8008410 <csp_conn_new+0x34>
		/* No lock is needed here, because nobody else *
		 * has a reference to this connection yet.     */
		conn->idin.ext = idin.ext;
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	605a      	str	r2, [r3, #4]
		conn->idout.ext = idout.ext;
 80083fa:	683a      	ldr	r2, [r7, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	609a      	str	r2, [r3, #8]
		conn->timestamp = csp_get_ms();
 8008400:	f7ff fc0a 	bl	8007c18 <csp_get_ms>
 8008404:	4602      	mov	r2, r0
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	615a      	str	r2, [r3, #20]

		/* Ensure connection queue is empty */
		csp_conn_flush_rx_queue(conn);
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f7ff ff38 	bl	8008280 <csp_conn_flush_rx_queue>
	}

	return conn;
 8008410:	68fb      	ldr	r3, [r7, #12]

}
 8008412:	4618      	mov	r0, r3
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <csp_close>:

int csp_close(csp_conn_t * conn) {
 800841a:	b580      	push	{r7, lr}
 800841c:	b082      	sub	sp, #8
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
    return csp_conn_close(conn, CSP_RDP_CLOSED_BY_USERSPACE);
 8008422:	2101      	movs	r1, #1
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f805 	bl	8008434 <csp_conn_close>
 800842a:	4603      	mov	r3, r0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3708      	adds	r7, #8
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <csp_conn_close>:

int csp_conn_close(csp_conn_t * conn, uint8_t closed_by) {
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	460b      	mov	r3, r1
 800843e:	70fb      	strb	r3, [r7, #3]

	if (conn == NULL) {
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <csp_conn_close+0x16>
		return CSP_ERR_NONE;
 8008446:	2300      	movs	r3, #0
 8008448:	e040      	b.n	80084cc <csp_conn_close+0x98>
	}

	if (conn->state == CONN_CLOSED) {
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	785b      	ldrb	r3, [r3, #1]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d109      	bne.n	8008466 <csp_conn_close+0x32>
		csp_log_protocol("Conn already closed");
 8008452:	4b20      	ldr	r3, [pc, #128]	@ (80084d4 <csp_conn_close+0xa0>)
 8008454:	795b      	ldrb	r3, [r3, #5]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d003      	beq.n	8008462 <csp_conn_close+0x2e>
 800845a:	491f      	ldr	r1, [pc, #124]	@ (80084d8 <csp_conn_close+0xa4>)
 800845c:	2005      	movs	r0, #5
 800845e:	f000 f95f 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NONE;
 8008462:	2300      	movs	r3, #0
 8008464:	e032      	b.n	80084cc <csp_conn_close+0x98>
		}
	}
#endif

	/* Lock connection array while closing connection */
	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 8008466:	f04f 31ff 	mov.w	r1, #4294967295
 800846a:	481c      	ldr	r0, [pc, #112]	@ (80084dc <csp_conn_close+0xa8>)
 800846c:	f7ff fb04 	bl	8007a78 <csp_bin_sem_wait>
 8008470:	4603      	mov	r3, r0
 8008472:	2b01      	cmp	r3, #1
 8008474:	d00a      	beq.n	800848c <csp_conn_close+0x58>
		csp_log_error("Failed to lock conn array");
 8008476:	4b17      	ldr	r3, [pc, #92]	@ (80084d4 <csp_conn_close+0xa0>)
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <csp_conn_close+0x52>
 800847e:	4918      	ldr	r1, [pc, #96]	@ (80084e0 <csp_conn_close+0xac>)
 8008480:	2000      	movs	r0, #0
 8008482:	f000 f94d 	bl	8008720 <do_csp_debug>
		return CSP_ERR_TIMEDOUT;
 8008486:	f06f 0302 	mvn.w	r3, #2
 800848a:	e01f      	b.n	80084cc <csp_conn_close+0x98>
	}

	/* Set to closed */
	conn->state = CONN_CLOSED;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	705a      	strb	r2, [r3, #1]

	/* Ensure connection queue is empty */
	csp_conn_flush_rx_queue(conn);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f7ff fef4 	bl	8008280 <csp_conn_flush_rx_queue>

        if (conn->socket && (conn->type == CONN_SERVER) && (conn->opts & (CSP_SO_CONN_LESS | CSP_SO_INTERNAL_LISTEN))) {
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d011      	beq.n	80084c4 <csp_conn_close+0x90>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d10d      	bne.n	80084c4 <csp_conn_close+0x90>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	f403 5388 	and.w	r3, r3, #4352	@ 0x1100
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d007      	beq.n	80084c4 <csp_conn_close+0x90>
		csp_queue_remove(conn->socket);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7ff fa61 	bl	8007980 <csp_queue_remove>
		conn->socket = NULL;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	611a      	str	r2, [r3, #16]
		csp_rdp_flush_all(conn);
	}
#endif

	/* Unlock connection array */
	csp_bin_sem_post(&conn_lock);
 80084c4:	4805      	ldr	r0, [pc, #20]	@ (80084dc <csp_conn_close+0xa8>)
 80084c6:	f7ff fafd 	bl	8007ac4 <csp_bin_sem_post>

	return CSP_ERR_NONE;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	2400008c 	.word	0x2400008c
 80084d8:	08011700 	.word	0x08011700
 80084dc:	24042bd4 	.word	0x24042bd4
 80084e0:	080116c8 	.word	0x080116c8

080084e4 <csp_connect>:

csp_conn_t * csp_connect(uint8_t prio, uint8_t dest, uint8_t dport, uint32_t timeout, uint32_t opts) {
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b086      	sub	sp, #24
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	4603      	mov	r3, r0
 80084ee:	71fb      	strb	r3, [r7, #7]
 80084f0:	460b      	mov	r3, r1
 80084f2:	71bb      	strb	r3, [r7, #6]
 80084f4:	4613      	mov	r3, r2
 80084f6:	717b      	strb	r3, [r7, #5]

	/* Force options on all connections */
	opts |= csp_conf.conn_dfl_so;
 80084f8:	4b72      	ldr	r3, [pc, #456]	@ (80086c4 <csp_connect+0x1e0>)
 80084fa:	69db      	ldr	r3, [r3, #28]
 80084fc:	6a3a      	ldr	r2, [r7, #32]
 80084fe:	4313      	orrs	r3, r2
 8008500:	623b      	str	r3, [r7, #32]

	/* Generate identifier */
	csp_id_t incoming_id, outgoing_id;
	incoming_id.pri = prio;
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	f003 0303 	and.w	r3, r3, #3
 8008508:	b2da      	uxtb	r2, r3
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	f362 1387 	bfi	r3, r2, #6, #2
 8008510:	73fb      	strb	r3, [r7, #15]
	incoming_id.dst = csp_conf.address;
 8008512:	4b6c      	ldr	r3, [pc, #432]	@ (80086c4 <csp_connect+0x1e0>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	f003 031f 	and.w	r3, r3, #31
 800851a:	b2da      	uxtb	r2, r3
 800851c:	89fb      	ldrh	r3, [r7, #14]
 800851e:	f362 1308 	bfi	r3, r2, #4, #5
 8008522:	81fb      	strh	r3, [r7, #14]
	incoming_id.src = dest;
 8008524:	79bb      	ldrb	r3, [r7, #6]
 8008526:	f003 031f 	and.w	r3, r3, #31
 800852a:	b2da      	uxtb	r2, r3
 800852c:	7bfb      	ldrb	r3, [r7, #15]
 800852e:	f362 0345 	bfi	r3, r2, #1, #5
 8008532:	73fb      	strb	r3, [r7, #15]
	incoming_id.sport = dport;
 8008534:	797b      	ldrb	r3, [r7, #5]
 8008536:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800853a:	b2da      	uxtb	r2, r3
 800853c:	7b7b      	ldrb	r3, [r7, #13]
 800853e:	f362 0305 	bfi	r3, r2, #0, #6
 8008542:	737b      	strb	r3, [r7, #13]
	incoming_id.flags = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	733b      	strb	r3, [r7, #12]
	outgoing_id.pri = prio;
 8008548:	79fb      	ldrb	r3, [r7, #7]
 800854a:	f003 0303 	and.w	r3, r3, #3
 800854e:	b2da      	uxtb	r2, r3
 8008550:	7afb      	ldrb	r3, [r7, #11]
 8008552:	f362 1387 	bfi	r3, r2, #6, #2
 8008556:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dst = dest;
 8008558:	79bb      	ldrb	r3, [r7, #6]
 800855a:	f003 031f 	and.w	r3, r3, #31
 800855e:	b2da      	uxtb	r2, r3
 8008560:	897b      	ldrh	r3, [r7, #10]
 8008562:	f362 1308 	bfi	r3, r2, #4, #5
 8008566:	817b      	strh	r3, [r7, #10]
	outgoing_id.src = csp_conf.address;
 8008568:	4b56      	ldr	r3, [pc, #344]	@ (80086c4 <csp_connect+0x1e0>)
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	f003 031f 	and.w	r3, r3, #31
 8008570:	b2da      	uxtb	r2, r3
 8008572:	7afb      	ldrb	r3, [r7, #11]
 8008574:	f362 0345 	bfi	r3, r2, #1, #5
 8008578:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dport = dport;
 800857a:	797b      	ldrb	r3, [r7, #5]
 800857c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008580:	b2da      	uxtb	r2, r3
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	f362 3393 	bfi	r3, r2, #14, #6
 8008588:	60bb      	str	r3, [r7, #8]
	outgoing_id.flags = 0;
 800858a:	2300      	movs	r3, #0
 800858c:	723b      	strb	r3, [r7, #8]

	/* Set connection options */
	if (opts & CSP_O_NOCRC32) {
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <csp_connect+0xbc>
		opts &= ~CSP_O_CRC32;
 8008598:	6a3b      	ldr	r3, [r7, #32]
 800859a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800859e:	623b      	str	r3, [r7, #32]
	}

	if (opts & CSP_O_RDP) {
 80085a0:	6a3b      	ldr	r3, [r7, #32]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d009      	beq.n	80085be <csp_connect+0xda>
#if (CSP_USE_RDP)
		incoming_id.flags |= CSP_FRDP;
		outgoing_id.flags |= CSP_FRDP;
#else
		csp_log_error("Attempt to create RDP connection, but CSP was compiled without RDP support");
 80085aa:	4b47      	ldr	r3, [pc, #284]	@ (80086c8 <csp_connect+0x1e4>)
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <csp_connect+0xd6>
 80085b2:	4946      	ldr	r1, [pc, #280]	@ (80086cc <csp_connect+0x1e8>)
 80085b4:	2000      	movs	r0, #0
 80085b6:	f000 f8b3 	bl	8008720 <do_csp_debug>
		return NULL;
 80085ba:	2300      	movs	r3, #0
 80085bc:	e07e      	b.n	80086bc <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_HMAC) {
 80085be:	6a3b      	ldr	r3, [r7, #32]
 80085c0:	f003 0304 	and.w	r3, r3, #4
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d009      	beq.n	80085dc <csp_connect+0xf8>
#if (CSP_USE_HMAC)
		outgoing_id.flags |= CSP_FHMAC;
		incoming_id.flags |= CSP_FHMAC;
#else
		csp_log_error("Attempt to create HMAC authenticated connection, but CSP was compiled without HMAC support");
 80085c8:	4b3f      	ldr	r3, [pc, #252]	@ (80086c8 <csp_connect+0x1e4>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d003      	beq.n	80085d8 <csp_connect+0xf4>
 80085d0:	493f      	ldr	r1, [pc, #252]	@ (80086d0 <csp_connect+0x1ec>)
 80085d2:	2000      	movs	r0, #0
 80085d4:	f000 f8a4 	bl	8008720 <do_csp_debug>
		return NULL;
 80085d8:	2300      	movs	r3, #0
 80085da:	e06f      	b.n	80086bc <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_XTEA) {
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	f003 0310 	and.w	r3, r3, #16
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <csp_connect+0x116>
#if (CSP_USE_XTEA)
		outgoing_id.flags |= CSP_FXTEA;
		incoming_id.flags |= CSP_FXTEA;
#else
		csp_log_error("Attempt to create XTEA encrypted connection, but CSP was compiled without XTEA support");
 80085e6:	4b38      	ldr	r3, [pc, #224]	@ (80086c8 <csp_connect+0x1e4>)
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d003      	beq.n	80085f6 <csp_connect+0x112>
 80085ee:	4939      	ldr	r1, [pc, #228]	@ (80086d4 <csp_connect+0x1f0>)
 80085f0:	2000      	movs	r0, #0
 80085f2:	f000 f895 	bl	8008720 <do_csp_debug>
		return NULL;
 80085f6:	2300      	movs	r3, #0
 80085f8:	e060      	b.n	80086bc <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_CRC32) {
 80085fa:	6a3b      	ldr	r3, [r7, #32]
 80085fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008600:	2b00      	cmp	r3, #0
 8008602:	d009      	beq.n	8008618 <csp_connect+0x134>
#if (CSP_USE_CRC32)
		outgoing_id.flags |= CSP_FCRC32;
		incoming_id.flags |= CSP_FCRC32;
#else
		csp_log_error("Attempt to create CRC32 validated connection, but CSP was compiled without CRC32 support");
 8008604:	4b30      	ldr	r3, [pc, #192]	@ (80086c8 <csp_connect+0x1e4>)
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d003      	beq.n	8008614 <csp_connect+0x130>
 800860c:	4932      	ldr	r1, [pc, #200]	@ (80086d8 <csp_connect+0x1f4>)
 800860e:	2000      	movs	r0, #0
 8008610:	f000 f886 	bl	8008720 <do_csp_debug>
		return NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	e051      	b.n	80086bc <csp_connect+0x1d8>
#endif
	}

	/* Find an unused ephemeral port */
	csp_conn_t * conn = NULL;
 8008618:	2300      	movs	r3, #0
 800861a:	617b      	str	r3, [r7, #20]

	/* Wait for sport lock - note that csp_conn_new(..) is called inside the lock! */
	if (csp_bin_sem_wait(&sport_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800861c:	f04f 31ff 	mov.w	r1, #4294967295
 8008620:	482e      	ldr	r0, [pc, #184]	@ (80086dc <csp_connect+0x1f8>)
 8008622:	f7ff fa29 	bl	8007a78 <csp_bin_sem_wait>
 8008626:	4603      	mov	r3, r0
 8008628:	2b01      	cmp	r3, #1
 800862a:	d001      	beq.n	8008630 <csp_connect+0x14c>
		return NULL;
 800862c:	2300      	movs	r3, #0
 800862e:	e045      	b.n	80086bc <csp_connect+0x1d8>
	}

	const uint8_t start = sport;
 8008630:	4b2b      	ldr	r3, [pc, #172]	@ (80086e0 <csp_connect+0x1fc>)
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	74fb      	strb	r3, [r7, #19]
	while (++sport != start) {
 8008636:	e02a      	b.n	800868e <csp_connect+0x1aa>
		if (sport > CSP_ID_PORT_MAX)
 8008638:	4b29      	ldr	r3, [pc, #164]	@ (80086e0 <csp_connect+0x1fc>)
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	2b3f      	cmp	r3, #63	@ 0x3f
 800863e:	d905      	bls.n	800864c <csp_connect+0x168>
			sport = csp_conf.port_max_bind + 1;
 8008640:	4b20      	ldr	r3, [pc, #128]	@ (80086c4 <csp_connect+0x1e0>)
 8008642:	7cdb      	ldrb	r3, [r3, #19]
 8008644:	3301      	adds	r3, #1
 8008646:	b2da      	uxtb	r2, r3
 8008648:	4b25      	ldr	r3, [pc, #148]	@ (80086e0 <csp_connect+0x1fc>)
 800864a:	701a      	strb	r2, [r3, #0]

		outgoing_id.sport = sport;
 800864c:	4b24      	ldr	r3, [pc, #144]	@ (80086e0 <csp_connect+0x1fc>)
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008654:	b2da      	uxtb	r2, r3
 8008656:	7a7b      	ldrb	r3, [r7, #9]
 8008658:	f362 0305 	bfi	r3, r2, #0, #6
 800865c:	727b      	strb	r3, [r7, #9]
		incoming_id.dport = sport;
 800865e:	4b20      	ldr	r3, [pc, #128]	@ (80086e0 <csp_connect+0x1fc>)
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008666:	b2da      	uxtb	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f362 3393 	bfi	r3, r2, #14, #6
 800866e:	60fb      	str	r3, [r7, #12]

		/* Match on destination port of _incoming_ identifier */
		if (csp_conn_find(incoming_id.ext, CSP_ID_DPORT_MASK) == NULL) {
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f44f 217c 	mov.w	r1, #1032192	@ 0xfc000
 8008676:	4618      	mov	r0, r3
 8008678:	f7ff fdc8 	bl	800820c <csp_conn_find>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d105      	bne.n	800868e <csp_connect+0x1aa>
			/* Break - we found an unused ephemeral port
                           allocate connection while locked to mark port in use */
			conn = csp_conn_new(incoming_id, outgoing_id);
 8008682:	68b9      	ldr	r1, [r7, #8]
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f7ff fea9 	bl	80083dc <csp_conn_new>
 800868a:	6178      	str	r0, [r7, #20]
			break;
 800868c:	e00a      	b.n	80086a4 <csp_connect+0x1c0>
	while (++sport != start) {
 800868e:	4b14      	ldr	r3, [pc, #80]	@ (80086e0 <csp_connect+0x1fc>)
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	3301      	adds	r3, #1
 8008694:	b2da      	uxtb	r2, r3
 8008696:	4b12      	ldr	r3, [pc, #72]	@ (80086e0 <csp_connect+0x1fc>)
 8008698:	701a      	strb	r2, [r3, #0]
 800869a:	4b11      	ldr	r3, [pc, #68]	@ (80086e0 <csp_connect+0x1fc>)
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	7cfa      	ldrb	r2, [r7, #19]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d1c9      	bne.n	8008638 <csp_connect+0x154>
		}
	}

	/* Post sport lock */
	csp_bin_sem_post(&sport_lock);
 80086a4:	480d      	ldr	r0, [pc, #52]	@ (80086dc <csp_connect+0x1f8>)
 80086a6:	f7ff fa0d 	bl	8007ac4 <csp_bin_sem_post>

	if (conn == NULL) {
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d101      	bne.n	80086b4 <csp_connect+0x1d0>
		return NULL;
 80086b0:	2300      	movs	r3, #0
 80086b2:	e003      	b.n	80086bc <csp_connect+0x1d8>
	}

	/* Set connection options */
	conn->opts = opts;
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	6a3a      	ldr	r2, [r7, #32]
 80086b8:	619a      	str	r2, [r3, #24]
		}
	}
#endif

	/* We have a successful connection */
	return conn;
 80086ba:	697b      	ldr	r3, [r7, #20]

}
 80086bc:	4618      	mov	r0, r3
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	24042bec 	.word	0x24042bec
 80086c8:	2400008c 	.word	0x2400008c
 80086cc:	08011714 	.word	0x08011714
 80086d0:	08011760 	.word	0x08011760
 80086d4:	080117bc 	.word	0x080117bc
 80086d8:	08011814 	.word	0x08011814
 80086dc:	24042bdc 	.word	0x24042bdc
 80086e0:	24042bd8 	.word	0x24042bd8

080086e4 <csp_conn_dport>:

int csp_conn_dport(csp_conn_t * conn) {
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]

	return conn->idin.dport;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	f3c3 3385 	ubfx	r3, r3, #14, #6
 80086f4:	b2db      	uxtb	r3, r3

}
 80086f6:	4618      	mov	r0, r3
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr

08008702 <csp_conn_src>:

	return conn->idin.dst;

}

int csp_conn_src(csp_conn_t * conn) {
 8008702:	b480      	push	{r7}
 8008704:	b083      	sub	sp, #12
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]

	return conn->idin.src;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	79db      	ldrb	r3, [r3, #7]
 800870e:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8008712:	b2db      	uxtb	r3, r3

}
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <do_csp_debug>:
void csp_debug_hook_set(csp_debug_hook_func_t f) {

	csp_debug_hook_func = f;
}

void do_csp_debug(csp_debug_level_t level, const char *format, ...) {
 8008720:	b40e      	push	{r1, r2, r3}
 8008722:	b580      	push	{r7, lr}
 8008724:	b085      	sub	sp, #20
 8008726:	af00      	add	r7, sp, #0
 8008728:	4603      	mov	r3, r0
 800872a:	71fb      	strb	r3, [r7, #7]

	int color = COLOR_RESET;
 800872c:	23f0      	movs	r3, #240	@ 0xf0
 800872e:	60fb      	str	r3, [r7, #12]
	va_list args;

	/* Don't print anything if log level is disabled */
	if (level > CSP_LOCK || !csp_debug_level_enabled[level])
 8008730:	79fb      	ldrb	r3, [r7, #7]
 8008732:	2b06      	cmp	r3, #6
 8008734:	d84f      	bhi.n	80087d6 <do_csp_debug+0xb6>
 8008736:	79fb      	ldrb	r3, [r7, #7]
 8008738:	4a2b      	ldr	r2, [pc, #172]	@ (80087e8 <do_csp_debug+0xc8>)
 800873a:	5cd3      	ldrb	r3, [r2, r3]
 800873c:	f083 0301 	eor.w	r3, r3, #1
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	d147      	bne.n	80087d6 <do_csp_debug+0xb6>
		return;

	switch(level) {
 8008746:	79fb      	ldrb	r3, [r7, #7]
 8008748:	2b06      	cmp	r3, #6
 800874a:	d846      	bhi.n	80087da <do_csp_debug+0xba>
 800874c:	a201      	add	r2, pc, #4	@ (adr r2, 8008754 <do_csp_debug+0x34>)
 800874e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008752:	bf00      	nop
 8008754:	08008777 	.word	0x08008777
 8008758:	0800877d 	.word	0x0800877d
 800875c:	08008771 	.word	0x08008771
 8008760:	08008783 	.word	0x08008783
 8008764:	08008789 	.word	0x08008789
 8008768:	0800878f 	.word	0x0800878f
 800876c:	08008795 	.word	0x08008795
	case CSP_INFO:
		color = COLOR_GREEN | COLOR_BOLD;
 8008770:	2313      	movs	r3, #19
 8008772:	60fb      	str	r3, [r7, #12]
		break;
 8008774:	e011      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_ERROR:
		color = COLOR_RED | COLOR_BOLD;
 8008776:	2312      	movs	r3, #18
 8008778:	60fb      	str	r3, [r7, #12]
		break;
 800877a:	e00e      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_WARN:
		color = COLOR_YELLOW | COLOR_BOLD;
 800877c:	2314      	movs	r3, #20
 800877e:	60fb      	str	r3, [r7, #12]
		break;
 8008780:	e00b      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_BUFFER:
		color = COLOR_MAGENTA;
 8008782:	2306      	movs	r3, #6
 8008784:	60fb      	str	r3, [r7, #12]
		break;
 8008786:	e008      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_PACKET:
		color = COLOR_GREEN;
 8008788:	2303      	movs	r3, #3
 800878a:	60fb      	str	r3, [r7, #12]
		break;
 800878c:	e005      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_PROTOCOL:
		color = COLOR_BLUE;
 800878e:	2305      	movs	r3, #5
 8008790:	60fb      	str	r3, [r7, #12]
		break;
 8008792:	e002      	b.n	800879a <do_csp_debug+0x7a>
	case CSP_LOCK:
		color = COLOR_CYAN;
 8008794:	2307      	movs	r3, #7
 8008796:	60fb      	str	r3, [r7, #12]
		break;
 8008798:	bf00      	nop
	default:
		return;
	}

	va_start(args, format);
 800879a:	f107 0320 	add.w	r3, r7, #32
 800879e:	60bb      	str	r3, [r7, #8]

	/* If csp_debug_hook symbol is defined, pass on the message.
	 * Otherwise, just print with pretty colors ... */
	if (csp_debug_hook_func) {
 80087a0:	4b12      	ldr	r3, [pc, #72]	@ (80087ec <do_csp_debug+0xcc>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d006      	beq.n	80087b6 <do_csp_debug+0x96>
		csp_debug_hook_func(level, format, args);
 80087a8:	4b10      	ldr	r3, [pc, #64]	@ (80087ec <do_csp_debug+0xcc>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	79f8      	ldrb	r0, [r7, #7]
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	69f9      	ldr	r1, [r7, #28]
 80087b2:	4798      	blx	r3
 80087b4:	e012      	b.n	80087dc <do_csp_debug+0xbc>
	} else {
		csp_sys_set_color(color);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff f9a4 	bl	8007b08 <csp_sys_set_color>
                printf("%u.%06u ", ts.tv_sec, ts.tv_nsec / 1000U);
#endif
#ifdef __AVR__
		vfprintf_P(stdout, format, args);
#else
		vprintf(format, args);
 80087c0:	68b9      	ldr	r1, [r7, #8]
 80087c2:	69f8      	ldr	r0, [r7, #28]
 80087c4:	f007 fb2c 	bl	800fe20 <viprintf>
#endif
		printf("\r\n");
 80087c8:	4809      	ldr	r0, [pc, #36]	@ (80087f0 <do_csp_debug+0xd0>)
 80087ca:	f007 fa85 	bl	800fcd8 <puts>
		csp_sys_set_color(COLOR_RESET);
 80087ce:	20f0      	movs	r0, #240	@ 0xf0
 80087d0:	f7ff f99a 	bl	8007b08 <csp_sys_set_color>
 80087d4:	e002      	b.n	80087dc <do_csp_debug+0xbc>
		return;
 80087d6:	bf00      	nop
 80087d8:	e000      	b.n	80087dc <do_csp_debug+0xbc>
		return;
 80087da:	bf00      	nop
	}

	va_end(args);
}
 80087dc:	3714      	adds	r7, #20
 80087de:	46bd      	mov	sp, r7
 80087e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087e4:	b003      	add	sp, #12
 80087e6:	4770      	bx	lr
 80087e8:	2400008c 	.word	0x2400008c
 80087ec:	24042be4 	.word	0x24042be4
 80087f0:	080118d0 	.word	0x080118d0

080087f4 <csp_hton16>:
*/

#include <csp/csp_endian.h>

/* Convert 16-bit number from host byte order to network byte order */
inline uint16_t __attribute__ ((__const__)) csp_hton16(uint16_t h16) {
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	4603      	mov	r3, r0
 80087fc:	80fb      	strh	r3, [r7, #6]
#if (CSP_BIG_ENDIAN)
	return h16;
#else
	return (((h16 & 0xff00) >> 8) |
 80087fe:	88fb      	ldrh	r3, [r7, #6]
 8008800:	0a1b      	lsrs	r3, r3, #8
 8008802:	b29b      	uxth	r3, r3
 8008804:	b21a      	sxth	r2, r3
 8008806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800880a:	021b      	lsls	r3, r3, #8
 800880c:	b21b      	sxth	r3, r3
 800880e:	4313      	orrs	r3, r2
 8008810:	b21b      	sxth	r3, r3
 8008812:	b29b      	uxth	r3, r3
			((h16 & 0x00ff) << 8));
#endif
}
 8008814:	4618      	mov	r0, r3
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <csp_ntoh16>:

/* Convert 16-bit number from network byte order to host byte order */
inline uint16_t __attribute__ ((__const__)) csp_ntoh16(uint16_t n16) {
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	4603      	mov	r3, r0
 8008828:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(n16);
 800882a:	88fb      	ldrh	r3, [r7, #6]
 800882c:	4618      	mov	r0, r3
 800882e:	f7ff ffe1 	bl	80087f4 <csp_hton16>
 8008832:	4603      	mov	r3, r0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <csp_hton32>:

/* Convert 32-bit number from host byte order to network byte order */
inline uint32_t __attribute__ ((__const__)) csp_hton32(uint32_t h32) {
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
#if (CSP_BIG_ENDIAN)
	return h32;
#else
	return (((h32 & 0xff000000) >> 24) |
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	0e1a      	lsrs	r2, r3, #24
			((h32 & 0x000000ff) << 24) |
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	061b      	lsls	r3, r3, #24
	return (((h32 & 0xff000000) >> 24) |
 800884c:	431a      	orrs	r2, r3
			((h32 & 0x0000ff00) <<  8) |
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	021b      	lsls	r3, r3, #8
 8008852:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
			((h32 & 0x000000ff) << 24) |
 8008856:	431a      	orrs	r2, r3
			((h32 & 0x00ff0000) >>  8));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	0a1b      	lsrs	r3, r3, #8
 800885c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
			((h32 & 0x0000ff00) <<  8) |
 8008860:	4313      	orrs	r3, r2
#endif
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <csp_ntoh32>:

/* Convert 32-bit number from network byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_ntoh32(uint32_t n32) {
 800886e:	b580      	push	{r7, lr}
 8008870:	b082      	sub	sp, #8
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
	return csp_hton32(n32);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7ff ffe0 	bl	800883c <csp_hton32>
 800887c:	4603      	mov	r3, r0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
	...

08008888 <csp_iflist_add>:
		ifc = ifc->next;
	}
	return ifc;
}

int csp_iflist_add(csp_iface_t *ifc) {
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]

	ifc->next = NULL;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* Add interface to pool */
	if (interfaces == NULL) {
 8008896:	4b18      	ldr	r3, [pc, #96]	@ (80088f8 <csp_iflist_add+0x70>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d103      	bne.n	80088a6 <csp_iflist_add+0x1e>
		/* This is the first interface to be added */
		interfaces = ifc;
 800889e:	4a16      	ldr	r2, [pc, #88]	@ (80088f8 <csp_iflist_add+0x70>)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6013      	str	r3, [r2, #0]
 80088a4:	e022      	b.n	80088ec <csp_iflist_add+0x64>
	} else {
		/* Insert interface last if not already in pool */
		csp_iface_t * last = NULL;
 80088a6:	2300      	movs	r3, #0
 80088a8:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 80088aa:	4b13      	ldr	r3, [pc, #76]	@ (80088f8 <csp_iflist_add+0x70>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	60bb      	str	r3, [r7, #8]
 80088b0:	e016      	b.n	80088e0 <csp_iflist_add+0x58>
			if ((i == ifc) || (strncasecmp(ifc->name, i->name, CSP_IFLIST_NAME_MAX) == 0)) {
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d00a      	beq.n	80088d0 <csp_iflist_add+0x48>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6818      	ldr	r0, [r3, #0]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	220a      	movs	r2, #10
 80088c4:	4619      	mov	r1, r3
 80088c6:	f007 fb79 	bl	800ffbc <strncasecmp>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d102      	bne.n	80088d6 <csp_iflist_add+0x4e>
				return CSP_ERR_ALREADY;
 80088d0:	f06f 0306 	mvn.w	r3, #6
 80088d4:	e00b      	b.n	80088ee <csp_iflist_add+0x66>
			}
			last = i;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088de:	60bb      	str	r3, [r7, #8]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1e5      	bne.n	80088b2 <csp_iflist_add+0x2a>
		}

		last->next = ifc;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	return CSP_ERR_NONE;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	24042be8 	.word	0x24042be8

080088fc <csp_route_set>:
   @param[in] dest_address destination address.
   @param[in] ifc interface.
   @param[in] via assosicated via address.
   @return #CSP_ERR_NONE on success, or an error code.
*/
static inline int csp_route_set(uint8_t dest_address, csp_iface_t *ifc, uint8_t via) {
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b082      	sub	sp, #8
 8008900:	af00      	add	r7, sp, #0
 8008902:	4603      	mov	r3, r0
 8008904:	6039      	str	r1, [r7, #0]
 8008906:	71fb      	strb	r3, [r7, #7]
 8008908:	4613      	mov	r3, r2
 800890a:	71bb      	strb	r3, [r7, #6]
    return csp_rtable_set(dest_address, CSP_ID_HOST_SIZE, ifc, via);
 800890c:	79bb      	ldrb	r3, [r7, #6]
 800890e:	79f8      	ldrb	r0, [r7, #7]
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	2105      	movs	r1, #5
 8008914:	f001 fa1e 	bl	8009d54 <csp_rtable_set>
 8008918:	4603      	mov	r3, r0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
	...

08008924 <csp_init>:
uint8_t csp_get_address(void) {

	return csp_conf.address;
}

int csp_init(const csp_conf_t * conf) {
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]

	/* make offset first time, so uptime is counted from process/task boot */
	csp_get_uptime_s();
 800892c:	f7fe ffce 	bl	80078cc <csp_get_uptime_s>

	/* Make a copy of the configuration
	 * The copy is kept hidden for the user in csp_init.h
	 * Configuration cannot be changed after calling init
	 * unless specific get/set functions are made */
	memcpy(&csp_conf, conf, sizeof(csp_conf));
 8008930:	2220      	movs	r2, #32
 8008932:	6879      	ldr	r1, [r7, #4]
 8008934:	481b      	ldr	r0, [pc, #108]	@ (80089a4 <csp_init+0x80>)
 8008936:	f007 fbe8 	bl	801010a <memcpy>

	int ret = csp_buffer_init();
 800893a:	f7ff f989 	bl	8007c50 <csp_buffer_init>
 800893e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <csp_init+0x26>
		return ret;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	e027      	b.n	800899a <csp_init+0x76>
	}

	ret = csp_conn_init();
 800894a:	f7ff fbad 	bl	80080a8 <csp_conn_init>
 800894e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d001      	beq.n	800895a <csp_init+0x36>
		return ret;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	e01f      	b.n	800899a <csp_init+0x76>
	}

	ret = csp_port_init();
 800895a:	f000 fa4f 	bl	8008dfc <csp_port_init>
 800895e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d001      	beq.n	800896a <csp_init+0x46>
		return ret;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	e017      	b.n	800899a <csp_init+0x76>
	}

	ret = csp_qfifo_init();
 800896a:	f000 faed 	bl	8008f48 <csp_qfifo_init>
 800896e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <csp_init+0x56>
		return ret;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	e00f      	b.n	800899a <csp_init+0x76>
	}

	/* Loopback */
	csp_iflist_add(&csp_if_lo);
 800897a:	480b      	ldr	r0, [pc, #44]	@ (80089a8 <csp_init+0x84>)
 800897c:	f7ff ff84 	bl	8008888 <csp_iflist_add>

	/* Register loopback route */
	csp_route_set(csp_conf.address, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 8008980:	4b08      	ldr	r3, [pc, #32]	@ (80089a4 <csp_init+0x80>)
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	22ff      	movs	r2, #255	@ 0xff
 8008986:	4908      	ldr	r1, [pc, #32]	@ (80089a8 <csp_init+0x84>)
 8008988:	4618      	mov	r0, r3
 800898a:	f7ff ffb7 	bl	80088fc <csp_route_set>

	/* Also register loopback as default, until user redefines default route */
	csp_route_set(CSP_DEFAULT_ROUTE, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 800898e:	22ff      	movs	r2, #255	@ 0xff
 8008990:	4905      	ldr	r1, [pc, #20]	@ (80089a8 <csp_init+0x84>)
 8008992:	2020      	movs	r0, #32
 8008994:	f7ff ffb2 	bl	80088fc <csp_route_set>

	return CSP_ERR_NONE;
 8008998:	2300      	movs	r3, #0

}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	24042bec 	.word	0x24042bec
 80089a8:	24000094 	.word	0x24000094

080089ac <csp_socket>:

#if (CSP_USE_PROMISC)
extern csp_queue_handle_t csp_promisc_queue;
#endif

csp_socket_t * csp_socket(uint32_t opts) {
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
	
	/* Validate socket options */
#if (CSP_USE_RDP == 0)
	if (opts & CSP_SO_RDPREQ) {
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f003 0301 	and.w	r3, r3, #1
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <csp_socket+0x26>
		csp_log_error("Attempt to create socket that requires RDP, but CSP was compiled without RDP support");
 80089be:	4b38      	ldr	r3, [pc, #224]	@ (8008aa0 <csp_socket+0xf4>)
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d003      	beq.n	80089ce <csp_socket+0x22>
 80089c6:	4937      	ldr	r1, [pc, #220]	@ (8008aa4 <csp_socket+0xf8>)
 80089c8:	2000      	movs	r0, #0
 80089ca:	f7ff fea9 	bl	8008720 <do_csp_debug>
		return NULL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	e062      	b.n	8008a98 <csp_socket+0xec>
	}
#endif

#if (CSP_USE_XTEA == 0)
	if (opts & CSP_SO_XTEAREQ) {
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f003 0310 	and.w	r3, r3, #16
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d009      	beq.n	80089f0 <csp_socket+0x44>
		csp_log_error("Attempt to create socket that requires XTEA, but CSP was compiled without XTEA support");
 80089dc:	4b30      	ldr	r3, [pc, #192]	@ (8008aa0 <csp_socket+0xf4>)
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d003      	beq.n	80089ec <csp_socket+0x40>
 80089e4:	4930      	ldr	r1, [pc, #192]	@ (8008aa8 <csp_socket+0xfc>)
 80089e6:	2000      	movs	r0, #0
 80089e8:	f7ff fe9a 	bl	8008720 <do_csp_debug>
		return NULL;
 80089ec:	2300      	movs	r3, #0
 80089ee:	e053      	b.n	8008a98 <csp_socket+0xec>
	}
#endif

#if (CSP_USE_HMAC == 0)
	if (opts & CSP_SO_HMACREQ) {
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f003 0304 	and.w	r3, r3, #4
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d009      	beq.n	8008a0e <csp_socket+0x62>
		csp_log_error("Attempt to create socket that requires HMAC, but CSP was compiled without HMAC support");
 80089fa:	4b29      	ldr	r3, [pc, #164]	@ (8008aa0 <csp_socket+0xf4>)
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d003      	beq.n	8008a0a <csp_socket+0x5e>
 8008a02:	492a      	ldr	r1, [pc, #168]	@ (8008aac <csp_socket+0x100>)
 8008a04:	2000      	movs	r0, #0
 8008a06:	f7ff fe8b 	bl	8008720 <do_csp_debug>
		return NULL;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	e044      	b.n	8008a98 <csp_socket+0xec>
	} 
#endif

#if (CSP_USE_CRC32 == 0)
	if (opts & CSP_SO_CRC32REQ) {
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d009      	beq.n	8008a2c <csp_socket+0x80>
		csp_log_error("Attempt to create socket that requires CRC32, but CSP was compiled without CRC32 support");
 8008a18:	4b21      	ldr	r3, [pc, #132]	@ (8008aa0 <csp_socket+0xf4>)
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d003      	beq.n	8008a28 <csp_socket+0x7c>
 8008a20:	4923      	ldr	r1, [pc, #140]	@ (8008ab0 <csp_socket+0x104>)
 8008a22:	2000      	movs	r0, #0
 8008a24:	f7ff fe7c 	bl	8008720 <do_csp_debug>
		return NULL;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	e035      	b.n	8008a98 <csp_socket+0xec>
	} 
#endif
	
	/* Drop packet if reserved flags are set */
	if (opts & ~(CSP_SO_RDPREQ | CSP_SO_XTEAREQ | CSP_SO_HMACREQ | CSP_SO_CRC32REQ | CSP_SO_CONN_LESS)) {
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	4b21      	ldr	r3, [pc, #132]	@ (8008ab4 <csp_socket+0x108>)
 8008a30:	4013      	ands	r3, r2
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <csp_socket+0x9e>
		csp_log_error("Invalid socket option");
 8008a36:	4b1a      	ldr	r3, [pc, #104]	@ (8008aa0 <csp_socket+0xf4>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d003      	beq.n	8008a46 <csp_socket+0x9a>
 8008a3e:	491e      	ldr	r1, [pc, #120]	@ (8008ab8 <csp_socket+0x10c>)
 8008a40:	2000      	movs	r0, #0
 8008a42:	f7ff fe6d 	bl	8008720 <do_csp_debug>
		return NULL;
 8008a46:	2300      	movs	r3, #0
 8008a48:	e026      	b.n	8008a98 <csp_socket+0xec>
	}

	/* Use CSP buffers instead? */
	csp_socket_t * sock = csp_conn_allocate(CONN_SERVER);
 8008a4a:	2001      	movs	r0, #1
 8008a4c:	f7ff fc40 	bl	80082d0 <csp_conn_allocate>
 8008a50:	60f8      	str	r0, [r7, #12]
	if (sock == NULL)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <csp_socket+0xb0>
		return NULL;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	e01d      	b.n	8008a98 <csp_socket+0xec>

	/* If connectionless, init the queue to a pre-defined size
	 * if not, the user must init the queue using csp_listen */
	if (opts & CSP_SO_CONN_LESS) {
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d011      	beq.n	8008a8a <csp_socket+0xde>
		sock->socket = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 8008a66:	4b15      	ldr	r3, [pc, #84]	@ (8008abc <csp_socket+0x110>)
 8008a68:	7c5b      	ldrb	r3, [r3, #17]
 8008a6a:	2104      	movs	r1, #4
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7fe ff77 	bl	8007960 <csp_queue_create>
 8008a72:	4602      	mov	r2, r0
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	611a      	str	r2, [r3, #16]
		if (sock->socket == NULL) {
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d107      	bne.n	8008a90 <csp_socket+0xe4>
			csp_close(sock);
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f7ff fcca 	bl	800841a <csp_close>
			return NULL;
 8008a86:	2300      	movs	r3, #0
 8008a88:	e006      	b.n	8008a98 <csp_socket+0xec>
                }
	} else {
		sock->socket = NULL;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	611a      	str	r2, [r3, #16]
	}
	sock->opts = opts;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	619a      	str	r2, [r3, #24]

	return sock;
 8008a96:	68fb      	ldr	r3, [r7, #12]

}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3710      	adds	r7, #16
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	2400008c 	.word	0x2400008c
 8008aa4:	080118d4 	.word	0x080118d4
 8008aa8:	0801192c 	.word	0x0801192c
 8008aac:	08011984 	.word	0x08011984
 8008ab0:	080119dc 	.word	0x080119dc
 8008ab4:	fffffeaa 	.word	0xfffffeaa
 8008ab8:	08011a38 	.word	0x08011a38
 8008abc:	24042bec 	.word	0x24042bec

08008ac0 <csp_accept>:

csp_conn_t * csp_accept(csp_socket_t * sock, uint32_t timeout) {
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b084      	sub	sp, #16
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]

	if (sock == NULL)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d101      	bne.n	8008ad4 <csp_accept+0x14>
		return NULL;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	e013      	b.n	8008afc <csp_accept+0x3c>

	if (sock->socket == NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	691b      	ldr	r3, [r3, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d101      	bne.n	8008ae0 <csp_accept+0x20>
		return NULL;
 8008adc:	2300      	movs	r3, #0
 8008ade:	e00d      	b.n	8008afc <csp_accept+0x3c>

	csp_conn_t * conn;
	if (csp_queue_dequeue(sock->socket, &conn, timeout) == CSP_QUEUE_OK)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	f107 010c 	add.w	r1, r7, #12
 8008ae8:	683a      	ldr	r2, [r7, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fe ff78 	bl	80079e0 <csp_queue_dequeue>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d101      	bne.n	8008afa <csp_accept+0x3a>
		return conn;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	e000      	b.n	8008afc <csp_accept+0x3c>

	return NULL;
 8008afa:	2300      	movs	r3, #0

}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <csp_read>:

csp_packet_t * csp_read(csp_conn_t * conn, uint32_t timeout) {
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]

	csp_packet_t * packet = NULL;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	60fb      	str	r3, [r7, #12]

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d003      	beq.n	8008b20 <csp_read+0x1c>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	785b      	ldrb	r3, [r3, #1]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d001      	beq.n	8008b24 <csp_read+0x20>
		return NULL;
 8008b20:	2300      	movs	r3, #0
 8008b22:	e00d      	b.n	8008b40 <csp_read+0x3c>
		if (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK) {
			break;
		}
	}
#else
	if (csp_queue_dequeue(conn->rx_queue[0], &packet, timeout) != CSP_QUEUE_OK) {
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	f107 010c 	add.w	r1, r7, #12
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7fe ff56 	bl	80079e0 <csp_queue_dequeue>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d001      	beq.n	8008b3e <csp_read+0x3a>
		return NULL;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e000      	b.n	8008b40 <csp_read+0x3c>
	if ((conn->idin.flags & CSP_FRDP) && conn->rdp.delayed_acks) {
		csp_rdp_check_ack(conn);
	}
#endif

	return packet;
 8008b3e:	68fb      	ldr	r3, [r7, #12]

}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3710      	adds	r7, #16
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <csp_send_direct>:

int csp_send_direct(csp_id_t idout, csp_packet_t * packet, const csp_route_t * ifroute, uint32_t timeout) {
 8008b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b4a:	b08f      	sub	sp, #60	@ 0x3c
 8008b4c:	af08      	add	r7, sp, #32
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	603b      	str	r3, [r7, #0]

	if (packet == NULL) {
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d109      	bne.n	8008b70 <csp_send_direct+0x28>
		csp_log_error("csp_send_direct called with NULL packet");
 8008b5c:	4b66      	ldr	r3, [pc, #408]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 80c0 	beq.w	8008ce6 <csp_send_direct+0x19e>
 8008b66:	4965      	ldr	r1, [pc, #404]	@ (8008cfc <csp_send_direct+0x1b4>)
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f7ff fdd9 	bl	8008720 <do_csp_debug>
		goto err;
 8008b6e:	e0ba      	b.n	8008ce6 <csp_send_direct+0x19e>
	}

	if (ifroute == NULL) {
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10f      	bne.n	8008b96 <csp_send_direct+0x4e>
		csp_log_error("No route to host: %u (0x%08"PRIx32")", idout.dst, idout.ext);
 8008b76:	4b60      	ldr	r3, [pc, #384]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f000 80b5 	beq.w	8008cea <csp_send_direct+0x1a2>
 8008b80:	89fb      	ldrh	r3, [r7, #14]
 8008b82:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	461a      	mov	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	495c      	ldr	r1, [pc, #368]	@ (8008d00 <csp_send_direct+0x1b8>)
 8008b8e:	2000      	movs	r0, #0
 8008b90:	f7ff fdc6 	bl	8008720 <do_csp_debug>
		goto err;
 8008b94:	e0a9      	b.n	8008cea <csp_send_direct+0x1a2>
	}

	csp_iface_t * ifout = ifroute->iface;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	617b      	str	r3, [r7, #20]

	csp_log_packet("OUT: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %u VIA: %s (%u)",
 8008b9c:	4b56      	ldr	r3, [pc, #344]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008b9e:	791b      	ldrb	r3, [r3, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d037      	beq.n	8008c14 <csp_send_direct+0xcc>
 8008ba4:	7bfb      	ldrb	r3, [r7, #15]
 8008ba6:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	469c      	mov	ip, r3
 8008bae:	89fb      	ldrh	r3, [r7, #14]
 8008bb0:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	469e      	mov	lr, r3
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f3c3 3385 	ubfx	r3, r3, #14, #6
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	7b7b      	ldrb	r3, [r7, #13]
 8008bc4:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	4618      	mov	r0, r3
 8008bcc:	7bfb      	ldrb	r3, [r7, #15]
 8008bce:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	461c      	mov	r4, r3
 8008bd6:	7b3b      	ldrb	r3, [r7, #12]
 8008bd8:	461d      	mov	r5, r3
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	895b      	ldrh	r3, [r3, #10]
 8008bde:	461e      	mov	r6, r3
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	7912      	ldrb	r2, [r2, #4]
 8008be8:	2aff      	cmp	r2, #255	@ 0xff
 8008bea:	d002      	beq.n	8008bf2 <csp_send_direct+0xaa>
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	7912      	ldrb	r2, [r2, #4]
 8008bf0:	e003      	b.n	8008bfa <csp_send_direct+0xb2>
 8008bf2:	89fa      	ldrh	r2, [r7, #14]
 8008bf4:	f3c2 1204 	ubfx	r2, r2, #4, #5
 8008bf8:	b2d2      	uxtb	r2, r2
 8008bfa:	9206      	str	r2, [sp, #24]
 8008bfc:	9305      	str	r3, [sp, #20]
 8008bfe:	9604      	str	r6, [sp, #16]
 8008c00:	9503      	str	r5, [sp, #12]
 8008c02:	9402      	str	r4, [sp, #8]
 8008c04:	9001      	str	r0, [sp, #4]
 8008c06:	9100      	str	r1, [sp, #0]
 8008c08:	4673      	mov	r3, lr
 8008c0a:	4662      	mov	r2, ip
 8008c0c:	493d      	ldr	r1, [pc, #244]	@ (8008d04 <csp_send_direct+0x1bc>)
 8008c0e:	2004      	movs	r0, #4
 8008c10:	f7ff fd86 	bl	8008720 <do_csp_debug>
                       idout.src, idout.dst, idout.dport, idout.sport, idout.pri, idout.flags, packet->length, ifout->name, (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : idout.dst);

	/* Copy identifier to packet (before crc, xtea and hmac) */
	packet->id.ext = idout.ext;
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	60da      	str	r2, [r3, #12]
		csp_promisc_add(packet);
	}
#endif

	/* Only encrypt packets from the current node */
	if (idout.src == csp_conf.address) {
 8008c1a:	7bfb      	ldrb	r3, [r7, #15]
 8008c1c:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	461a      	mov	r2, r3
 8008c24:	4b38      	ldr	r3, [pc, #224]	@ (8008d08 <csp_send_direct+0x1c0>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d12d      	bne.n	8008c88 <csp_send_direct+0x140>
		/* Append HMAC */
		if (idout.flags & CSP_FHMAC) {
 8008c2c:	7b3b      	ldrb	r3, [r7, #12]
 8008c2e:	f003 0308 	and.w	r3, r3, #8
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d008      	beq.n	8008c48 <csp_send_direct+0x100>
				/* HMAC append failed */
				csp_log_warn("HMAC append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 8008c36:	4b30      	ldr	r3, [pc, #192]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008c38:	785b      	ldrb	r3, [r3, #1]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d046      	beq.n	8008ccc <csp_send_direct+0x184>
 8008c3e:	4933      	ldr	r1, [pc, #204]	@ (8008d0c <csp_send_direct+0x1c4>)
 8008c40:	2001      	movs	r0, #1
 8008c42:	f7ff fd6d 	bl	8008720 <do_csp_debug>
			goto tx_err;
 8008c46:	e041      	b.n	8008ccc <csp_send_direct+0x184>
#endif
		}

		/* Append CRC32 */
		if (idout.flags & CSP_FCRC32) {
 8008c48:	7b3b      	ldrb	r3, [r7, #12]
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00c      	beq.n	8008c6c <csp_send_direct+0x124>
				/* CRC32 append failed */
				csp_log_warn("CRC32 append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with CRC32, but CSP was compiled without CRC32 support. Sending without CRC32r");
 8008c52:	4b29      	ldr	r3, [pc, #164]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008c54:	785b      	ldrb	r3, [r3, #1]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <csp_send_direct+0x11a>
 8008c5a:	492d      	ldr	r1, [pc, #180]	@ (8008d10 <csp_send_direct+0x1c8>)
 8008c5c:	2001      	movs	r0, #1
 8008c5e:	f7ff fd5f 	bl	8008720 <do_csp_debug>
			idout.flags &= ~(CSP_FCRC32);
 8008c62:	7b3b      	ldrb	r3, [r7, #12]
 8008c64:	f023 0301 	bic.w	r3, r3, #1
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	733b      	strb	r3, [r7, #12]
#endif
		}

		if (idout.flags & CSP_FXTEA) {
 8008c6c:	7b3b      	ldrb	r3, [r7, #12]
 8008c6e:	f003 0304 	and.w	r3, r3, #4
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d008      	beq.n	8008c88 <csp_send_direct+0x140>
				/* Encryption failed */
				csp_log_warn("XTEA Encryption failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 8008c76:	4b20      	ldr	r3, [pc, #128]	@ (8008cf8 <csp_send_direct+0x1b0>)
 8008c78:	785b      	ldrb	r3, [r3, #1]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d028      	beq.n	8008cd0 <csp_send_direct+0x188>
 8008c7e:	4925      	ldr	r1, [pc, #148]	@ (8008d14 <csp_send_direct+0x1cc>)
 8008c80:	2001      	movs	r0, #1
 8008c82:	f7ff fd4d 	bl	8008720 <do_csp_debug>
			goto tx_err;
 8008c86:	e023      	b.n	8008cd0 <csp_send_direct+0x188>
#endif
		}
	}

	/* Store length before passing to interface */
	uint16_t bytes = packet->length;
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	895b      	ldrh	r3, [r3, #10]
 8008c8c:	827b      	strh	r3, [r7, #18]
	uint16_t mtu = ifout->mtu;
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	8a1b      	ldrh	r3, [r3, #16]
 8008c92:	823b      	strh	r3, [r7, #16]

	if (mtu > 0 && bytes > mtu)
 8008c94:	8a3b      	ldrh	r3, [r7, #16]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d003      	beq.n	8008ca2 <csp_send_direct+0x15a>
 8008c9a:	8a7a      	ldrh	r2, [r7, #18]
 8008c9c:	8a3b      	ldrh	r3, [r7, #16]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d818      	bhi.n	8008cd4 <csp_send_direct+0x18c>
		goto tx_err;

	if ((*ifout->nexthop)(ifroute, packet) != CSP_ERR_NONE)
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	68b9      	ldr	r1, [r7, #8]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	4798      	blx	r3
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d112      	bne.n	8008cd8 <csp_send_direct+0x190>
		goto tx_err;

	ifout->tx++;
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	615a      	str	r2, [r3, #20]
	ifout->txbytes += bytes;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008cc0:	8a7b      	ldrh	r3, [r7, #18]
 8008cc2:	441a      	add	r2, r3
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	631a      	str	r2, [r3, #48]	@ 0x30
	return CSP_ERR_NONE;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	e011      	b.n	8008cf0 <csp_send_direct+0x1a8>
			goto tx_err;
 8008ccc:	bf00      	nop
 8008cce:	e004      	b.n	8008cda <csp_send_direct+0x192>
			goto tx_err;
 8008cd0:	bf00      	nop
 8008cd2:	e002      	b.n	8008cda <csp_send_direct+0x192>
		goto tx_err;
 8008cd4:	bf00      	nop
 8008cd6:	e000      	b.n	8008cda <csp_send_direct+0x192>
		goto tx_err;
 8008cd8:	bf00      	nop

tx_err:
	ifout->tx_error++;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	69db      	ldr	r3, [r3, #28]
 8008cde:	1c5a      	adds	r2, r3, #1
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	61da      	str	r2, [r3, #28]
 8008ce4:	e002      	b.n	8008cec <csp_send_direct+0x1a4>
		goto err;
 8008ce6:	bf00      	nop
 8008ce8:	e000      	b.n	8008cec <csp_send_direct+0x1a4>
		goto err;
 8008cea:	bf00      	nop
err:
	return CSP_ERR_TX;
 8008cec:	f06f 0309 	mvn.w	r3, #9

}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	371c      	adds	r7, #28
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cf8:	2400008c 	.word	0x2400008c
 8008cfc:	08011a50 	.word	0x08011a50
 8008d00:	08011a78 	.word	0x08011a78
 8008d04:	08011a98 	.word	0x08011a98
 8008d08:	24042bec 	.word	0x24042bec
 8008d0c:	08011adc 	.word	0x08011adc
 8008d10:	08011b3c 	.word	0x08011b3c
 8008d14:	08011ba4 	.word	0x08011ba4

08008d18 <csp_send>:

int csp_send(csp_conn_t * conn, csp_packet_t * packet, uint32_t timeout) {
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b086      	sub	sp, #24
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	607a      	str	r2, [r7, #4]

	if ((conn == NULL) || (packet == NULL) || (conn->state != CONN_OPEN)) {
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d006      	beq.n	8008d38 <csp_send+0x20>
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d003      	beq.n	8008d38 <csp_send+0x20>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	785b      	ldrb	r3, [r3, #1]
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d009      	beq.n	8008d4c <csp_send+0x34>
		csp_log_error("Invalid call to csp_send");
 8008d38:	4b11      	ldr	r3, [pc, #68]	@ (8008d80 <csp_send+0x68>)
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d003      	beq.n	8008d48 <csp_send+0x30>
 8008d40:	4910      	ldr	r1, [pc, #64]	@ (8008d84 <csp_send+0x6c>)
 8008d42:	2000      	movs	r0, #0
 8008d44:	f7ff fcec 	bl	8008720 <do_csp_debug>
		return 0;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e015      	b.n	8008d78 <csp_send+0x60>
			return 0;
		}
	}
#endif

	int ret = csp_send_direct(conn->idout, packet, csp_rtable_find_route(conn->idout.dst), timeout);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	895b      	ldrh	r3, [r3, #10]
 8008d50:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	4618      	mov	r0, r3
 8008d58:	f001 f89e 	bl	8009e98 <csp_rtable_find_route>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	68b9      	ldr	r1, [r7, #8]
 8008d64:	6880      	ldr	r0, [r0, #8]
 8008d66:	f7ff feef 	bl	8008b48 <csp_send_direct>
 8008d6a:	6178      	str	r0, [r7, #20]

	return (ret == CSP_ERR_NONE) ? 1 : 0;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	bf0c      	ite	eq
 8008d72:	2301      	moveq	r3, #1
 8008d74:	2300      	movne	r3, #0
 8008d76:	b2db      	uxtb	r3, r3

}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	2400008c 	.word	0x2400008c
 8008d84:	08011c08 	.word	0x08011c08

08008d88 <csp_port_get_socket>:
#include "csp_init.h"

/* Dynamic allocated port array */
static csp_port_t * ports;

csp_socket_t * csp_port_get_socket(unsigned int port) {
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]

	if (port > csp_conf.port_max_bind) {
 8008d90:	4b18      	ldr	r3, [pc, #96]	@ (8008df4 <csp_port_get_socket+0x6c>)
 8008d92:	7cdb      	ldrb	r3, [r3, #19]
 8008d94:	461a      	mov	r2, r3
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d901      	bls.n	8008da0 <csp_port_get_socket+0x18>
		return NULL;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	e022      	b.n	8008de6 <csp_port_get_socket+0x5e>
	}

	/* Match dport to socket or local "catch all" port number */
	if (ports[port].state == PORT_OPEN) {
 8008da0:	4b15      	ldr	r3, [pc, #84]	@ (8008df8 <csp_port_get_socket+0x70>)
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	00db      	lsls	r3, r3, #3
 8008da8:	4413      	add	r3, r2
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d106      	bne.n	8008dbe <csp_port_get_socket+0x36>
		return ports[port].socket;
 8008db0:	4b11      	ldr	r3, [pc, #68]	@ (8008df8 <csp_port_get_socket+0x70>)
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	4413      	add	r3, r2
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	e013      	b.n	8008de6 <csp_port_get_socket+0x5e>
	}

	if (ports[csp_conf.port_max_bind + 1].state == PORT_OPEN) {
 8008dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008df8 <csp_port_get_socket+0x70>)
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008df4 <csp_port_get_socket+0x6c>)
 8008dc4:	7cdb      	ldrb	r3, [r3, #19]
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	4413      	add	r3, r2
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d108      	bne.n	8008de4 <csp_port_get_socket+0x5c>
		return ports[csp_conf.port_max_bind + 1].socket;
 8008dd2:	4b09      	ldr	r3, [pc, #36]	@ (8008df8 <csp_port_get_socket+0x70>)
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	4b07      	ldr	r3, [pc, #28]	@ (8008df4 <csp_port_get_socket+0x6c>)
 8008dd8:	7cdb      	ldrb	r3, [r3, #19]
 8008dda:	3301      	adds	r3, #1
 8008ddc:	00db      	lsls	r3, r3, #3
 8008dde:	4413      	add	r3, r2
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	e000      	b.n	8008de6 <csp_port_get_socket+0x5e>
	}

	return NULL;
 8008de4:	2300      	movs	r3, #0

}
 8008de6:	4618      	mov	r0, r3
 8008de8:	370c      	adds	r7, #12
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	24042bec 	.word	0x24042bec
 8008df8:	24042c0c 	.word	0x24042c0c

08008dfc <csp_port_init>:

int csp_port_init(void) {
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	af00      	add	r7, sp, #0

	ports = csp_calloc(csp_conf.port_max_bind + 2, sizeof(*ports)); // +2 for max port and CSP_ANY
 8008e00:	4b09      	ldr	r3, [pc, #36]	@ (8008e28 <csp_port_init+0x2c>)
 8008e02:	7cdb      	ldrb	r3, [r3, #19]
 8008e04:	3302      	adds	r3, #2
 8008e06:	2108      	movs	r1, #8
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7fe fd83 	bl	8007914 <csp_calloc>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	4a06      	ldr	r2, [pc, #24]	@ (8008e2c <csp_port_init+0x30>)
 8008e12:	6013      	str	r3, [r2, #0]
	if (ports == NULL) {
 8008e14:	4b05      	ldr	r3, [pc, #20]	@ (8008e2c <csp_port_init+0x30>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d102      	bne.n	8008e22 <csp_port_init+0x26>
		return CSP_ERR_NOMEM;
 8008e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e20:	e000      	b.n	8008e24 <csp_port_init+0x28>
	}

	return CSP_ERR_NONE;
 8008e22:	2300      	movs	r3, #0

}
 8008e24:	4618      	mov	r0, r3
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	24042bec 	.word	0x24042bec
 8008e2c:	24042c0c 	.word	0x24042c0c

08008e30 <csp_listen>:

	csp_free(ports);
	ports = NULL;
}

int csp_listen(csp_socket_t * socket, size_t backlog) {
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
	
	if (socket == NULL)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d102      	bne.n	8008e46 <csp_listen+0x16>
		return CSP_ERR_INVAL;
 8008e40:	f06f 0301 	mvn.w	r3, #1
 8008e44:	e015      	b.n	8008e72 <csp_listen+0x42>

	socket->socket = csp_queue_create(backlog, sizeof(csp_conn_t *));
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	2104      	movs	r1, #4
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fe fd88 	bl	8007960 <csp_queue_create>
 8008e50:	4602      	mov	r2, r0
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	611a      	str	r2, [r3, #16]
	if (socket->socket == NULL)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	691b      	ldr	r3, [r3, #16]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d102      	bne.n	8008e64 <csp_listen+0x34>
		return CSP_ERR_NOMEM;
 8008e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e62:	e006      	b.n	8008e72 <csp_listen+0x42>

        socket->opts |= CSP_SO_INTERNAL_LISTEN;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	619a      	str	r2, [r3, #24]

	return CSP_ERR_NONE;
 8008e70:	2300      	movs	r3, #0

}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3708      	adds	r7, #8
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
	...

08008e7c <csp_bind>:

int csp_bind(csp_socket_t * socket, uint8_t port) {
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b082      	sub	sp, #8
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	460b      	mov	r3, r1
 8008e86:	70fb      	strb	r3, [r7, #3]
	
	if (socket == NULL)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d102      	bne.n	8008e94 <csp_bind+0x18>
		return CSP_ERR_INVAL;
 8008e8e:	f06f 0301 	mvn.w	r3, #1
 8008e92:	e048      	b.n	8008f26 <csp_bind+0xaa>

	if (port == CSP_ANY) {
 8008e94:	78fb      	ldrb	r3, [r7, #3]
 8008e96:	2bff      	cmp	r3, #255	@ 0xff
 8008e98:	d104      	bne.n	8008ea4 <csp_bind+0x28>
		port = csp_conf.port_max_bind + 1;
 8008e9a:	4b25      	ldr	r3, [pc, #148]	@ (8008f30 <csp_bind+0xb4>)
 8008e9c:	7cdb      	ldrb	r3, [r3, #19]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	70fb      	strb	r3, [r7, #3]
 8008ea2:	e012      	b.n	8008eca <csp_bind+0x4e>
	} else if (port > csp_conf.port_max_bind) {
 8008ea4:	4b22      	ldr	r3, [pc, #136]	@ (8008f30 <csp_bind+0xb4>)
 8008ea6:	7cdb      	ldrb	r3, [r3, #19]
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d90d      	bls.n	8008eca <csp_bind+0x4e>
		csp_log_error("csp_bind: invalid port %u, only ports from 0-%u (+ CSP_ANY for default) are available for incoming ports", port, csp_conf.port_max_bind);
 8008eae:	4b21      	ldr	r3, [pc, #132]	@ (8008f34 <csp_bind+0xb8>)
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d006      	beq.n	8008ec4 <csp_bind+0x48>
 8008eb6:	78fa      	ldrb	r2, [r7, #3]
 8008eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8008f30 <csp_bind+0xb4>)
 8008eba:	7cdb      	ldrb	r3, [r3, #19]
 8008ebc:	491e      	ldr	r1, [pc, #120]	@ (8008f38 <csp_bind+0xbc>)
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	f7ff fc2e 	bl	8008720 <do_csp_debug>
		return CSP_ERR_INVAL;
 8008ec4:	f06f 0301 	mvn.w	r3, #1
 8008ec8:	e02d      	b.n	8008f26 <csp_bind+0xaa>
	}

	if (ports[port].state != PORT_CLOSED) {
 8008eca:	4b1c      	ldr	r3, [pc, #112]	@ (8008f3c <csp_bind+0xc0>)
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	78fb      	ldrb	r3, [r7, #3]
 8008ed0:	00db      	lsls	r3, r3, #3
 8008ed2:	4413      	add	r3, r2
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00c      	beq.n	8008ef4 <csp_bind+0x78>
		csp_log_error("Port %d is already in use", port);
 8008eda:	4b16      	ldr	r3, [pc, #88]	@ (8008f34 <csp_bind+0xb8>)
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d005      	beq.n	8008eee <csp_bind+0x72>
 8008ee2:	78fb      	ldrb	r3, [r7, #3]
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	4916      	ldr	r1, [pc, #88]	@ (8008f40 <csp_bind+0xc4>)
 8008ee8:	2000      	movs	r0, #0
 8008eea:	f7ff fc19 	bl	8008720 <do_csp_debug>
		return CSP_ERR_USED;
 8008eee:	f06f 0303 	mvn.w	r3, #3
 8008ef2:	e018      	b.n	8008f26 <csp_bind+0xaa>
	}

	csp_log_info("Binding socket %p to port %u", socket, port);
 8008ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8008f34 <csp_bind+0xb8>)
 8008ef6:	789b      	ldrb	r3, [r3, #2]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d005      	beq.n	8008f08 <csp_bind+0x8c>
 8008efc:	78fb      	ldrb	r3, [r7, #3]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	4910      	ldr	r1, [pc, #64]	@ (8008f44 <csp_bind+0xc8>)
 8008f02:	2002      	movs	r0, #2
 8008f04:	f7ff fc0c 	bl	8008720 <do_csp_debug>

	/* Save listener */
	ports[port].socket = socket;
 8008f08:	4b0c      	ldr	r3, [pc, #48]	@ (8008f3c <csp_bind+0xc0>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	78fb      	ldrb	r3, [r7, #3]
 8008f0e:	00db      	lsls	r3, r3, #3
 8008f10:	4413      	add	r3, r2
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	605a      	str	r2, [r3, #4]
	ports[port].state = PORT_OPEN;
 8008f16:	4b09      	ldr	r3, [pc, #36]	@ (8008f3c <csp_bind+0xc0>)
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	00db      	lsls	r3, r3, #3
 8008f1e:	4413      	add	r3, r2
 8008f20:	2201      	movs	r2, #1
 8008f22:	701a      	strb	r2, [r3, #0]

	return CSP_ERR_NONE;
 8008f24:	2300      	movs	r3, #0

}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	24042bec 	.word	0x24042bec
 8008f34:	2400008c 	.word	0x2400008c
 8008f38:	08011d7c 	.word	0x08011d7c
 8008f3c:	24042c0c 	.word	0x24042c0c
 8008f40:	08011de8 	.word	0x08011de8
 8008f44:	08011e04 	.word	0x08011e04

08008f48 <csp_qfifo_init>:
static csp_queue_handle_t qfifo[CSP_ROUTE_FIFOS];
#if (CSP_USE_QOS)
static csp_queue_handle_t qfifo_events;
#endif

int csp_qfifo_init(void) {
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0

	/* Create router fifos for each priority */
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 8008f4e:	2300      	movs	r3, #0
 8008f50:	607b      	str	r3, [r7, #4]
 8008f52:	e01c      	b.n	8008f8e <csp_qfifo_init+0x46>
		if (qfifo[prio] == NULL) {
 8008f54:	4a12      	ldr	r2, [pc, #72]	@ (8008fa0 <csp_qfifo_init+0x58>)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d113      	bne.n	8008f88 <csp_qfifo_init+0x40>
			qfifo[prio] = csp_queue_create(csp_conf.fifo_length, sizeof(csp_qfifo_t));
 8008f60:	4b10      	ldr	r3, [pc, #64]	@ (8008fa4 <csp_qfifo_init+0x5c>)
 8008f62:	7c9b      	ldrb	r3, [r3, #18]
 8008f64:	2108      	movs	r1, #8
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe fcfa 	bl	8007960 <csp_queue_create>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	490c      	ldr	r1, [pc, #48]	@ (8008fa0 <csp_qfifo_init+0x58>)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (!qfifo[prio])
 8008f76:	4a0a      	ldr	r2, [pc, #40]	@ (8008fa0 <csp_qfifo_init+0x58>)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d102      	bne.n	8008f88 <csp_qfifo_init+0x40>
				return CSP_ERR_NOMEM;
 8008f82:	f04f 33ff 	mov.w	r3, #4294967295
 8008f86:	e006      	b.n	8008f96 <csp_qfifo_init+0x4e>
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	607b      	str	r3, [r7, #4]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	dddf      	ble.n	8008f54 <csp_qfifo_init+0xc>
	if (!qfifo_events) {
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 8008f94:	2300      	movs	r3, #0

}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3708      	adds	r7, #8
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	24042c10 	.word	0x24042c10
 8008fa4:	24042bec 	.word	0x24042bec

08008fa8 <csp_qfifo_read>:
	}
#endif

}

int csp_qfifo_read(csp_qfifo_t * input) {
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
	if (!found) {
		csp_log_warn("Spurious wakeup: No packet found");
		return CSP_ERR_TIMEDOUT;
	}
#else
	if (csp_queue_dequeue(qfifo[0], input, FIFO_TIMEOUT) != CSP_QUEUE_OK)
 8008fb0:	4b09      	ldr	r3, [pc, #36]	@ (8008fd8 <csp_qfifo_read+0x30>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb8:	6879      	ldr	r1, [r7, #4]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7fe fd10 	bl	80079e0 <csp_queue_dequeue>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d002      	beq.n	8008fcc <csp_qfifo_read+0x24>
		return CSP_ERR_TIMEDOUT;
 8008fc6:	f06f 0302 	mvn.w	r3, #2
 8008fca:	e000      	b.n	8008fce <csp_qfifo_read+0x26>
#endif

	return CSP_ERR_NONE;
 8008fcc:	2300      	movs	r3, #0

}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	24042c10 	.word	0x24042c10

08008fdc <csp_qfifo_write>:

void csp_qfifo_write(csp_packet_t * packet, csp_iface_t * iface, CSP_BASE_TYPE * pxTaskWoken) {
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b088      	sub	sp, #32
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]

	int result;

	if (packet == NULL) {
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d10b      	bne.n	8009006 <csp_qfifo_write+0x2a>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d15f      	bne.n	80090b4 <csp_qfifo_write+0xd8>
			csp_log_warn("csp_new packet called with NULL packet");
 8008ff4:	4b31      	ldr	r3, [pc, #196]	@ (80090bc <csp_qfifo_write+0xe0>)
 8008ff6:	785b      	ldrb	r3, [r3, #1]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d05b      	beq.n	80090b4 <csp_qfifo_write+0xd8>
 8008ffc:	4930      	ldr	r1, [pc, #192]	@ (80090c0 <csp_qfifo_write+0xe4>)
 8008ffe:	2001      	movs	r0, #1
 8009000:	f7ff fb8e 	bl	8008720 <do_csp_debug>
		}
		return;
 8009004:	e056      	b.n	80090b4 <csp_qfifo_write+0xd8>
	}

	if (iface == NULL) {
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d115      	bne.n	8009038 <csp_qfifo_write+0x5c>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d107      	bne.n	8009022 <csp_qfifo_write+0x46>
			csp_log_warn("csp_new packet called with NULL interface");
 8009012:	4b2a      	ldr	r3, [pc, #168]	@ (80090bc <csp_qfifo_write+0xe0>)
 8009014:	785b      	ldrb	r3, [r3, #1]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <csp_qfifo_write+0x46>
 800901a:	492a      	ldr	r1, [pc, #168]	@ (80090c4 <csp_qfifo_write+0xe8>)
 800901c:	2001      	movs	r0, #1
 800901e:	f7ff fb7f 	bl	8008720 <do_csp_debug>
		}
		if (pxTaskWoken == NULL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d103      	bne.n	8009030 <csp_qfifo_write+0x54>
			csp_buffer_free(packet);
 8009028:	68f8      	ldr	r0, [r7, #12]
 800902a:	f7fe ff53 	bl	8007ed4 <csp_buffer_free>
		else
			csp_buffer_free_isr(packet);
		return;
 800902e:	e042      	b.n	80090b6 <csp_qfifo_write+0xda>
			csp_buffer_free_isr(packet);
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f7fe ff15 	bl	8007e60 <csp_buffer_free_isr>
		return;
 8009036:	e03e      	b.n	80090b6 <csp_qfifo_write+0xda>
	}

	csp_qfifo_t queue_element;
	queue_element.iface = iface;
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	613b      	str	r3, [r7, #16]
	queue_element.packet = packet;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	617b      	str	r3, [r7, #20]

#if (CSP_USE_QOS)
	int fifo = packet->id.pri;
#else
	int fifo = 0;
 8009040:	2300      	movs	r3, #0
 8009042:	61bb      	str	r3, [r7, #24]
#endif

	if (pxTaskWoken == NULL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10b      	bne.n	8009062 <csp_qfifo_write+0x86>
		result = csp_queue_enqueue(qfifo[fifo], &queue_element, 0);
 800904a:	4a1f      	ldr	r2, [pc, #124]	@ (80090c8 <csp_qfifo_write+0xec>)
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009052:	f107 0110 	add.w	r1, r7, #16
 8009056:	2200      	movs	r2, #0
 8009058:	4618      	mov	r0, r3
 800905a:	f7fe fc9c 	bl	8007996 <csp_queue_enqueue>
 800905e:	61f8      	str	r0, [r7, #28]
 8009060:	e00a      	b.n	8009078 <csp_qfifo_write+0x9c>
	else
		result = csp_queue_enqueue_isr(qfifo[fifo], &queue_element, pxTaskWoken);
 8009062:	4a19      	ldr	r2, [pc, #100]	@ (80090c8 <csp_qfifo_write+0xec>)
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800906a:	f107 0110 	add.w	r1, r7, #16
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	4618      	mov	r0, r3
 8009072:	f7fe fca4 	bl	80079be <csp_queue_enqueue_isr>
 8009076:	61f8      	str	r0, [r7, #28]
		else
			csp_queue_enqueue_isr(qfifo_events, &event, pxTaskWoken);
	}
#endif

	if (result != CSP_QUEUE_OK) {
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	2b01      	cmp	r3, #1
 800907c:	d01b      	beq.n	80090b6 <csp_qfifo_write+0xda>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d107      	bne.n	8009094 <csp_qfifo_write+0xb8>
			csp_log_warn("ERROR: Routing input FIFO is FULL. Dropping packet.");
 8009084:	4b0d      	ldr	r3, [pc, #52]	@ (80090bc <csp_qfifo_write+0xe0>)
 8009086:	785b      	ldrb	r3, [r3, #1]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d003      	beq.n	8009094 <csp_qfifo_write+0xb8>
 800908c:	490f      	ldr	r1, [pc, #60]	@ (80090cc <csp_qfifo_write+0xf0>)
 800908e:	2001      	movs	r0, #1
 8009090:	f7ff fb46 	bl	8008720 <do_csp_debug>
		}
		iface->drop++;
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009098:	1c5a      	adds	r2, r3, #1
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	625a      	str	r2, [r3, #36]	@ 0x24
		if (pxTaskWoken == NULL)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d103      	bne.n	80090ac <csp_qfifo_write+0xd0>
			csp_buffer_free(packet);
 80090a4:	68f8      	ldr	r0, [r7, #12]
 80090a6:	f7fe ff15 	bl	8007ed4 <csp_buffer_free>
 80090aa:	e004      	b.n	80090b6 <csp_qfifo_write+0xda>
		else
			csp_buffer_free_isr(packet);
 80090ac:	68f8      	ldr	r0, [r7, #12]
 80090ae:	f7fe fed7 	bl	8007e60 <csp_buffer_free_isr>
 80090b2:	e000      	b.n	80090b6 <csp_qfifo_write+0xda>
		return;
 80090b4:	bf00      	nop
	}

}
 80090b6:	3720      	adds	r7, #32
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	2400008c 	.word	0x2400008c
 80090c0:	08011e24 	.word	0x08011e24
 80090c4:	08011e4c 	.word	0x08011e4c
 80090c8:	24042c10 	.word	0x24042c10
 80090cc:	08011e78 	.word	0x08011e78

080090d0 <csp_route_check_options>:
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return CSP_ERR_NONE is all options are supported, CSP_ERR_NOTSUP if not
 */
static int csp_route_check_options(csp_iface_t *iface, csp_packet_t *packet)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
#if (CSP_USE_XTEA == 0)
	/* Drop XTEA packets */
	if (packet->id.flags & CSP_FXTEA) {
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	7b1b      	ldrb	r3, [r3, #12]
 80090de:	f003 0304 	and.w	r3, r3, #4
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00f      	beq.n	8009106 <csp_route_check_options+0x36>
		csp_log_error("Received XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 80090e6:	4b20      	ldr	r3, [pc, #128]	@ (8009168 <csp_route_check_options+0x98>)
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d003      	beq.n	80090f6 <csp_route_check_options+0x26>
 80090ee:	491f      	ldr	r1, [pc, #124]	@ (800916c <csp_route_check_options+0x9c>)
 80090f0:	2000      	movs	r0, #0
 80090f2:	f7ff fb15 	bl	8008720 <do_csp_debug>
		iface->autherr++;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 8009100:	f06f 0304 	mvn.w	r3, #4
 8009104:	e02c      	b.n	8009160 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_HMAC == 0)
	/* Drop HMAC packets */
	if (packet->id.flags & CSP_FHMAC) {
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	7b1b      	ldrb	r3, [r3, #12]
 800910a:	f003 0308 	and.w	r3, r3, #8
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00f      	beq.n	8009132 <csp_route_check_options+0x62>
		csp_log_error("Received packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 8009112:	4b15      	ldr	r3, [pc, #84]	@ (8009168 <csp_route_check_options+0x98>)
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d003      	beq.n	8009122 <csp_route_check_options+0x52>
 800911a:	4915      	ldr	r1, [pc, #84]	@ (8009170 <csp_route_check_options+0xa0>)
 800911c:	2000      	movs	r0, #0
 800911e:	f7ff faff 	bl	8008720 <do_csp_debug>
		iface->autherr++;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009126:	1c5a      	adds	r2, r3, #1
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 800912c:	f06f 0304 	mvn.w	r3, #4
 8009130:	e016      	b.n	8009160 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_RDP == 0)
	/* Drop RDP packets */
	if (packet->id.flags & CSP_FRDP) {
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	7b1b      	ldrb	r3, [r3, #12]
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00f      	beq.n	800915e <csp_route_check_options+0x8e>
		csp_log_error("Received RDP packet, but CSP was compiled without RDP support. Discarding packet");
 800913e:	4b0a      	ldr	r3, [pc, #40]	@ (8009168 <csp_route_check_options+0x98>)
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d003      	beq.n	800914e <csp_route_check_options+0x7e>
 8009146:	490b      	ldr	r1, [pc, #44]	@ (8009174 <csp_route_check_options+0xa4>)
 8009148:	2000      	movs	r0, #0
 800914a:	f7ff fae9 	bl	8008720 <do_csp_debug>
		iface->rx_error++;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	1c5a      	adds	r2, r3, #1
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	621a      	str	r2, [r3, #32]
		return CSP_ERR_NOTSUP;
 8009158:	f06f 0304 	mvn.w	r3, #4
 800915c:	e000      	b.n	8009160 <csp_route_check_options+0x90>
	}
#endif
	return CSP_ERR_NONE;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	2400008c 	.word	0x2400008c
 800916c:	08011eac 	.word	0x08011eac
 8009170:	08011f0c 	.word	0x08011f0c
 8009174:	08011f64 	.word	0x08011f64

08009178 <csp_route_security_check>:
 * @param security_opts either socket_opts or conn_opts
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return #CSP_ERR_NONE on success, otherwise an error code.
 */
static int csp_route_security_check(uint32_t security_opts, csp_iface_t * iface, csp_packet_t * packet) {
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	607a      	str	r2, [r7, #4]
		return CSP_ERR_XTEA;
	}
#endif

	/* CRC32 verified packet */
	if (packet->id.flags & CSP_FCRC32) {
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	7b1b      	ldrb	r3, [r3, #12]
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	2b00      	cmp	r3, #0
 800918e:	d01a      	beq.n	80091c6 <csp_route_security_check+0x4e>
			iface->rx_error++;
			return CSP_ERR_CRC32;
		}
#else
		/* No CRC32 validation - but size must be checked and adjusted */
		if (packet->length < sizeof(uint32_t)) {
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	895b      	ldrh	r3, [r3, #10]
 8009194:	2b03      	cmp	r3, #3
 8009196:	d80f      	bhi.n	80091b8 <csp_route_security_check+0x40>
			csp_log_error("CRC32 verification error! Discarding packet");
 8009198:	4b14      	ldr	r3, [pc, #80]	@ (80091ec <csp_route_security_check+0x74>)
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d003      	beq.n	80091a8 <csp_route_security_check+0x30>
 80091a0:	4913      	ldr	r1, [pc, #76]	@ (80091f0 <csp_route_security_check+0x78>)
 80091a2:	2000      	movs	r0, #0
 80091a4:	f7ff fabc 	bl	8008720 <do_csp_debug>
			iface->rx_error++;
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	1c5a      	adds	r2, r3, #1
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	621a      	str	r2, [r3, #32]
			return CSP_ERR_CRC32;
 80091b2:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 80091b6:	e014      	b.n	80091e2 <csp_route_security_check+0x6a>
		}
		packet->length -= sizeof(uint32_t);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	895b      	ldrh	r3, [r3, #10]
 80091bc:	3b04      	subs	r3, #4
 80091be:	b29a      	uxth	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	815a      	strh	r2, [r3, #10]
 80091c4:	e00c      	b.n	80091e0 <csp_route_security_check+0x68>
#endif
	} else if (security_opts & CSP_SO_CRC32REQ) {
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d007      	beq.n	80091e0 <csp_route_security_check+0x68>
		csp_log_warn("Received packet with CRC32, but CSP was compiled without CRC32 support. Accepting packet");
 80091d0:	4b06      	ldr	r3, [pc, #24]	@ (80091ec <csp_route_security_check+0x74>)
 80091d2:	785b      	ldrb	r3, [r3, #1]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <csp_route_security_check+0x68>
 80091d8:	4906      	ldr	r1, [pc, #24]	@ (80091f4 <csp_route_security_check+0x7c>)
 80091da:	2001      	movs	r0, #1
 80091dc:	f7ff faa0 	bl	8008720 <do_csp_debug>
			return CSP_ERR_INVAL;
		}
	}
#endif

	return CSP_ERR_NONE;
 80091e0:	2300      	movs	r3, #0

}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	2400008c 	.word	0x2400008c
 80091f0:	08011fb8 	.word	0x08011fb8
 80091f4:	08011fe4 	.word	0x08011fe4

080091f8 <csp_route_work>:

int csp_route_work(uint32_t timeout) {
 80091f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091fa:	b091      	sub	sp, #68	@ 0x44
 80091fc:	af06      	add	r7, sp, #24
 80091fe:	6078      	str	r0, [r7, #4]
	/* Check connection timeouts (currently only for RDP) */
	csp_conn_check_timeouts();
#endif

	/* Get next packet to route */
	if (csp_qfifo_read(&input) != CSP_ERR_NONE) {
 8009200:	f107 0314 	add.w	r3, r7, #20
 8009204:	4618      	mov	r0, r3
 8009206:	f7ff fecf 	bl	8008fa8 <csp_qfifo_read>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d002      	beq.n	8009216 <csp_route_work+0x1e>
		return CSP_ERR_TIMEDOUT;
 8009210:	f06f 0302 	mvn.w	r3, #2
 8009214:	e172      	b.n	80094fc <csp_route_work+0x304>
	}

	packet = input.packet;
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	613b      	str	r3, [r7, #16]
	if (packet == NULL) {
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d102      	bne.n	8009226 <csp_route_work+0x2e>
		return CSP_ERR_TIMEDOUT;
 8009220:	f06f 0302 	mvn.w	r3, #2
 8009224:	e16a      	b.n	80094fc <csp_route_work+0x304>
	}

	csp_log_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %"PRIu16" VIA: %s",
 8009226:	4ba3      	ldr	r3, [pc, #652]	@ (80094b4 <csp_route_work+0x2bc>)
 8009228:	791b      	ldrb	r3, [r3, #4]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d031      	beq.n	8009292 <csp_route_work+0x9a>
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	7bdb      	ldrb	r3, [r3, #15]
 8009232:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8009236:	b2db      	uxtb	r3, r3
 8009238:	461e      	mov	r6, r3
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	89db      	ldrh	r3, [r3, #14]
 800923e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8009242:	b2db      	uxtb	r3, r3
 8009244:	469c      	mov	ip, r3
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800924e:	b2db      	uxtb	r3, r3
 8009250:	461a      	mov	r2, r3
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	7b5b      	ldrb	r3, [r3, #13]
 8009256:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800925a:	b2db      	uxtb	r3, r3
 800925c:	4619      	mov	r1, r3
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	7bdb      	ldrb	r3, [r3, #15]
 8009262:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009266:	b2db      	uxtb	r3, r3
 8009268:	4618      	mov	r0, r3
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	7b1b      	ldrb	r3, [r3, #12]
 800926e:	461c      	mov	r4, r3
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	895b      	ldrh	r3, [r3, #10]
 8009274:	461d      	mov	r5, r3
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	9305      	str	r3, [sp, #20]
 800927c:	9504      	str	r5, [sp, #16]
 800927e:	9403      	str	r4, [sp, #12]
 8009280:	9002      	str	r0, [sp, #8]
 8009282:	9101      	str	r1, [sp, #4]
 8009284:	9200      	str	r2, [sp, #0]
 8009286:	4663      	mov	r3, ip
 8009288:	4632      	mov	r2, r6
 800928a:	498b      	ldr	r1, [pc, #556]	@ (80094b8 <csp_route_work+0x2c0>)
 800928c:	2004      	movs	r0, #4
 800928e:	f7ff fa47 	bl	8008720 <do_csp_debug>
		return CSP_ERR_NONE;
	}
#endif

	/* Now we count the message (since its deduplicated) */
	input.iface->rx++;
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	699a      	ldr	r2, [r3, #24]
 8009296:	3201      	adds	r2, #1
 8009298:	619a      	str	r2, [r3, #24]
	input.iface->rxbytes += packet->length;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	895b      	ldrh	r3, [r3, #10]
 80092a2:	4619      	mov	r1, r3
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	440a      	add	r2, r1
 80092a8:	635a      	str	r2, [r3, #52]	@ 0x34

	/* If the message is not to me, route the message to the correct interface */
	if ((packet->id.dst != csp_conf.address) && (packet->id.dst != CSP_BROADCAST_ADDR)) {
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	89db      	ldrh	r3, [r3, #14]
 80092ae:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	461a      	mov	r2, r3
 80092b6:	4b81      	ldr	r3, [pc, #516]	@ (80094bc <csp_route_work+0x2c4>)
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d03a      	beq.n	8009334 <csp_route_work+0x13c>
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	89db      	ldrh	r3, [r3, #14]
 80092c2:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	f5b3 7ff8 	cmp.w	r3, #496	@ 0x1f0
 80092cc:	d032      	beq.n	8009334 <csp_route_work+0x13c>

		/* Find the destination interface */
		const csp_route_t * ifroute = csp_rtable_find_route(packet->id.dst);
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	89db      	ldrh	r3, [r3, #14]
 80092d2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	4618      	mov	r0, r3
 80092da:	f000 fddd 	bl	8009e98 <csp_rtable_find_route>
 80092de:	6238      	str	r0, [r7, #32]

		/* If the message resolves to the input interface, don't loop it back out */
		if ((ifroute == NULL) || ((ifroute->iface == input.iface) && (input.iface->split_horizon_off == 0))) {
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d008      	beq.n	80092f8 <csp_route_work+0x100>
 80092e6:	6a3b      	ldr	r3, [r7, #32]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d109      	bne.n	8009304 <csp_route_work+0x10c>
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	7c9b      	ldrb	r3, [r3, #18]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d105      	bne.n	8009304 <csp_route_work+0x10c>
			csp_buffer_free(packet);
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7fe fdea 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 8009300:	2300      	movs	r3, #0
 8009302:	e0fb      	b.n	80094fc <csp_route_work+0x304>
		}

		/* Otherwise, actually send the message */
		if (csp_send_direct(packet->id, packet, ifroute, 0) != CSP_ERR_NONE) {
 8009304:	6938      	ldr	r0, [r7, #16]
 8009306:	6939      	ldr	r1, [r7, #16]
 8009308:	2300      	movs	r3, #0
 800930a:	6a3a      	ldr	r2, [r7, #32]
 800930c:	68c0      	ldr	r0, [r0, #12]
 800930e:	f7ff fc1b 	bl	8008b48 <csp_send_direct>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00b      	beq.n	8009330 <csp_route_work+0x138>
			csp_log_warn("Router failed to send");
 8009318:	4b66      	ldr	r3, [pc, #408]	@ (80094b4 <csp_route_work+0x2bc>)
 800931a:	785b      	ldrb	r3, [r3, #1]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d003      	beq.n	8009328 <csp_route_work+0x130>
 8009320:	4967      	ldr	r1, [pc, #412]	@ (80094c0 <csp_route_work+0x2c8>)
 8009322:	2001      	movs	r0, #1
 8009324:	f7ff f9fc 	bl	8008720 <do_csp_debug>
			csp_buffer_free(packet);
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	4618      	mov	r0, r3
 800932c:	f7fe fdd2 	bl	8007ed4 <csp_buffer_free>
		}

		/* Next message, please */
		return CSP_ERR_NONE;
 8009330:	2300      	movs	r3, #0
 8009332:	e0e3      	b.n	80094fc <csp_route_work+0x304>
	}

	/* Discard packets with unsupported options */
	if (csp_route_check_options(input.iface, packet) != CSP_ERR_NONE) {
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	693a      	ldr	r2, [r7, #16]
 8009338:	4611      	mov	r1, r2
 800933a:	4618      	mov	r0, r3
 800933c:	f7ff fec8 	bl	80090d0 <csp_route_check_options>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d005      	beq.n	8009352 <csp_route_work+0x15a>
		csp_buffer_free(packet);
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	4618      	mov	r0, r3
 800934a:	f7fe fdc3 	bl	8007ed4 <csp_buffer_free>
		return CSP_ERR_NONE;
 800934e:	2300      	movs	r3, #0
 8009350:	e0d4      	b.n	80094fc <csp_route_work+0x304>
	}

	/* The message is to me, search for incoming socket */
	socket = csp_port_get_socket(packet->id.dport);
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800935a:	b2db      	uxtb	r3, r3
 800935c:	4618      	mov	r0, r3
 800935e:	f7ff fd13 	bl	8008d88 <csp_port_get_socket>
 8009362:	61f8      	str	r0, [r7, #28]

	/* If the socket is connection-less, deliver now */
	if (socket && (socket->opts & CSP_SO_CONN_LESS)) {
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d030      	beq.n	80093cc <csp_route_work+0x1d4>
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009372:	2b00      	cmp	r3, #0
 8009374:	d02a      	beq.n	80093cc <csp_route_work+0x1d4>
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 8009376:	69fb      	ldr	r3, [r7, #28]
 8009378:	699b      	ldr	r3, [r3, #24]
 800937a:	6979      	ldr	r1, [r7, #20]
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	4618      	mov	r0, r3
 8009380:	f7ff fefa 	bl	8009178 <csp_route_security_check>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	da05      	bge.n	8009396 <csp_route_work+0x19e>
			csp_buffer_free(packet);
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	4618      	mov	r0, r3
 800938e:	f7fe fda1 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 8009392:	2300      	movs	r3, #0
 8009394:	e0b2      	b.n	80094fc <csp_route_work+0x304>
		}
		if (csp_queue_enqueue(socket->socket, &packet, 0) != CSP_QUEUE_OK) {
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	f107 0110 	add.w	r1, r7, #16
 800939e:	2200      	movs	r2, #0
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7fe faf8 	bl	8007996 <csp_queue_enqueue>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d00d      	beq.n	80093c8 <csp_route_work+0x1d0>
			csp_log_error("Conn-less socket queue full");
 80093ac:	4b41      	ldr	r3, [pc, #260]	@ (80094b4 <csp_route_work+0x2bc>)
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <csp_route_work+0x1c4>
 80093b4:	4943      	ldr	r1, [pc, #268]	@ (80094c4 <csp_route_work+0x2cc>)
 80093b6:	2000      	movs	r0, #0
 80093b8:	f7ff f9b2 	bl	8008720 <do_csp_debug>
			csp_buffer_free(packet);
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	4618      	mov	r0, r3
 80093c0:	f7fe fd88 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 80093c4:	2300      	movs	r3, #0
 80093c6:	e099      	b.n	80094fc <csp_route_work+0x304>
		}
		return CSP_ERR_NONE;
 80093c8:	2300      	movs	r3, #0
 80093ca:	e097      	b.n	80094fc <csp_route_work+0x304>
	}

	/* Search for an existing connection */
	conn = csp_conn_find(packet->id.ext, CSP_ID_CONN_MASK);
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	68db      	ldr	r3, [r3, #12]
 80093d0:	493d      	ldr	r1, [pc, #244]	@ (80094c8 <csp_route_work+0x2d0>)
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7fe ff1a 	bl	800820c <csp_conn_find>
 80093d8:	6278      	str	r0, [r7, #36]	@ 0x24

	/* If this is an incoming packet on a new connection */
	if (conn == NULL) {
 80093da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d177      	bne.n	80094d0 <csp_route_work+0x2d8>

		/* Reject packet if no matching socket is found */
		if (!socket) {
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d105      	bne.n	80093f2 <csp_route_work+0x1fa>
			csp_buffer_free(packet);
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7fe fd73 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 80093ee:	2300      	movs	r3, #0
 80093f0:	e084      	b.n	80094fc <csp_route_work+0x304>
		}

		/* Run security check on incoming packet */
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 80093f2:	69fb      	ldr	r3, [r7, #28]
 80093f4:	699b      	ldr	r3, [r3, #24]
 80093f6:	6979      	ldr	r1, [r7, #20]
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7ff febc 	bl	8009178 <csp_route_security_check>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	da05      	bge.n	8009412 <csp_route_work+0x21a>
			csp_buffer_free(packet);
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	4618      	mov	r0, r3
 800940a:	f7fe fd63 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 800940e:	2300      	movs	r3, #0
 8009410:	e074      	b.n	80094fc <csp_route_work+0x304>
		}

		/* New incoming connection accepted */
		csp_id_t idout;
		idout.pri   = packet->id.pri;
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	7bdb      	ldrb	r3, [r3, #15]
 8009416:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800941a:	b2da      	uxtb	r2, r3
 800941c:	7bfb      	ldrb	r3, [r7, #15]
 800941e:	f362 1387 	bfi	r3, r2, #6, #2
 8009422:	73fb      	strb	r3, [r7, #15]
		idout.src   = csp_conf.address;
 8009424:	4b25      	ldr	r3, [pc, #148]	@ (80094bc <csp_route_work+0x2c4>)
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	f003 031f 	and.w	r3, r3, #31
 800942c:	b2da      	uxtb	r2, r3
 800942e:	7bfb      	ldrb	r3, [r7, #15]
 8009430:	f362 0345 	bfi	r3, r2, #1, #5
 8009434:	73fb      	strb	r3, [r7, #15]

		idout.dst   = packet->id.src;
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	7bdb      	ldrb	r3, [r3, #15]
 800943a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800943e:	b2da      	uxtb	r2, r3
 8009440:	89fb      	ldrh	r3, [r7, #14]
 8009442:	f362 1308 	bfi	r3, r2, #4, #5
 8009446:	81fb      	strh	r3, [r7, #14]
		idout.dport = packet->id.sport;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	7b5b      	ldrb	r3, [r3, #13]
 800944c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8009450:	b2da      	uxtb	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f362 3393 	bfi	r3, r2, #14, #6
 8009458:	60fb      	str	r3, [r7, #12]
		idout.sport = packet->id.dport;
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	f3c3 3385 	ubfx	r3, r3, #14, #6
 8009462:	b2da      	uxtb	r2, r3
 8009464:	7b7b      	ldrb	r3, [r7, #13]
 8009466:	f362 0305 	bfi	r3, r2, #0, #6
 800946a:	737b      	strb	r3, [r7, #13]
		idout.flags = packet->id.flags;
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	7b1b      	ldrb	r3, [r3, #12]
 8009470:	733b      	strb	r3, [r7, #12]

		/* Create connection */
		conn = csp_conn_new(packet->id, idout);
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	68f9      	ldr	r1, [r7, #12]
 8009476:	68d8      	ldr	r0, [r3, #12]
 8009478:	f7fe ffb0 	bl	80083dc <csp_conn_new>
 800947c:	6278      	str	r0, [r7, #36]	@ 0x24

		if (!conn) {
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	2b00      	cmp	r3, #0
 8009482:	d10d      	bne.n	80094a0 <csp_route_work+0x2a8>
			csp_log_error("No more connections available");
 8009484:	4b0b      	ldr	r3, [pc, #44]	@ (80094b4 <csp_route_work+0x2bc>)
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d003      	beq.n	8009494 <csp_route_work+0x29c>
 800948c:	490f      	ldr	r1, [pc, #60]	@ (80094cc <csp_route_work+0x2d4>)
 800948e:	2000      	movs	r0, #0
 8009490:	f7ff f946 	bl	8008720 <do_csp_debug>
			csp_buffer_free(packet);
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	4618      	mov	r0, r3
 8009498:	f7fe fd1c 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 800949c:	2300      	movs	r3, #0
 800949e:	e02d      	b.n	80094fc <csp_route_work+0x304>
		}

		/* Store the socket queue and options */
		conn->socket = socket->socket;
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	691a      	ldr	r2, [r3, #16]
 80094a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a6:	611a      	str	r2, [r3, #16]
		conn->opts = socket->opts;
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	699a      	ldr	r2, [r3, #24]
 80094ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ae:	619a      	str	r2, [r3, #24]
 80094b0:	e01e      	b.n	80094f0 <csp_route_work+0x2f8>
 80094b2:	bf00      	nop
 80094b4:	2400008c 	.word	0x2400008c
 80094b8:	08012040 	.word	0x08012040
 80094bc:	24042bec 	.word	0x24042bec
 80094c0:	08012080 	.word	0x08012080
 80094c4:	08012098 	.word	0x08012098
 80094c8:	3fffff00 	.word	0x3fffff00
 80094cc:	080120b4 	.word	0x080120b4

	/* Packet to existing connection */
	} else {

		/* Run security check on incoming packet */
		if (csp_route_security_check(conn->opts, input.iface, packet) < 0) {
 80094d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	6979      	ldr	r1, [r7, #20]
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4618      	mov	r0, r3
 80094da:	f7ff fe4d 	bl	8009178 <csp_route_security_check>
 80094de:	4603      	mov	r3, r0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	da05      	bge.n	80094f0 <csp_route_work+0x2f8>
			csp_buffer_free(packet);
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7fe fcf4 	bl	8007ed4 <csp_buffer_free>
			return CSP_ERR_NONE;
 80094ec:	2300      	movs	r3, #0
 80094ee:	e005      	b.n	80094fc <csp_route_work+0x304>
		return CSP_ERR_NONE;
	}
#endif

	/* Pass packet to UDP module */
	csp_udp_new_packet(conn, packet);
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	4619      	mov	r1, r3
 80094f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094f6:	f000 fd31 	bl	8009f5c <csp_udp_new_packet>
	return CSP_ERR_NONE;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	372c      	adds	r7, #44	@ 0x2c
 8009500:	46bd      	mov	sp, r7
 8009502:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009504 <csp_task_router>:

static CSP_DEFINE_TASK(csp_task_router) {
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]

	/* Here there be routing */
	while (1) {
		csp_route_work(FIFO_TIMEOUT);
 800950c:	f04f 30ff 	mov.w	r0, #4294967295
 8009510:	f7ff fe72 	bl	80091f8 <csp_route_work>
 8009514:	e7fa      	b.n	800950c <csp_task_router+0x8>
	...

08009518 <csp_route_start_task>:

	return CSP_TASK_RETURN;

}

int csp_route_start_task(unsigned int task_stack_size, unsigned int task_priority) {
 8009518:	b580      	push	{r7, lr}
 800951a:	b086      	sub	sp, #24
 800951c:	af02      	add	r7, sp, #8
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]

	int ret = csp_thread_create(csp_task_router, "RTE", task_stack_size, NULL, task_priority, NULL);
 8009522:	2300      	movs	r3, #0
 8009524:	9301      	str	r3, [sp, #4]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	2300      	movs	r3, #0
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	490c      	ldr	r1, [pc, #48]	@ (8009560 <csp_route_start_task+0x48>)
 8009530:	480c      	ldr	r0, [pc, #48]	@ (8009564 <csp_route_start_task+0x4c>)
 8009532:	f7fe fb4d 	bl	8007bd0 <csp_thread_create>
 8009536:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00a      	beq.n	8009554 <csp_route_start_task+0x3c>
		csp_log_error("Failed to start router task, error: %d", ret);
 800953e:	4b0a      	ldr	r3, [pc, #40]	@ (8009568 <csp_route_start_task+0x50>)
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d004      	beq.n	8009550 <csp_route_start_task+0x38>
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	4908      	ldr	r1, [pc, #32]	@ (800956c <csp_route_start_task+0x54>)
 800954a:	2000      	movs	r0, #0
 800954c:	f7ff f8e8 	bl	8008720 <do_csp_debug>
		return ret;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	e000      	b.n	8009556 <csp_route_start_task+0x3e>
	}

	return CSP_ERR_NONE;
 8009554:	2300      	movs	r3, #0

}
 8009556:	4618      	mov	r0, r3
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	080120d4 	.word	0x080120d4
 8009564:	08009505 	.word	0x08009505
 8009568:	2400008c 	.word	0x2400008c
 800956c:	080120d8 	.word	0x080120d8

08009570 <csp_can_tx_frame>:
extern FDCAN_HandleTypeDef hfdcan2;

csp_can_interface_data_t can_ifdata;
csp_iface_t can_iface;

static int csp_can_tx_frame(void *driver_data, uint32_t id, const uint8_t *data, uint8_t dlc) {
 8009570:	b580      	push	{r7, lr}
 8009572:	b08e      	sub	sp, #56	@ 0x38
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
 800957c:	70fb      	strb	r3, [r7, #3]

    FDCAN_TxHeaderTypeDef txHeader;
    txHeader.Identifier          = (uint32_t)id;
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	617b      	str	r3, [r7, #20]
    txHeader.IdType              = FDCAN_EXTENDED_ID;
 8009582:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009586:	61bb      	str	r3, [r7, #24]
    txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 8009588:	2300      	movs	r3, #0
 800958a:	61fb      	str	r3, [r7, #28]
    txHeader.DataLength          = dlc;
 800958c:	78fb      	ldrb	r3, [r7, #3]
 800958e:	623b      	str	r3, [r7, #32]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8009590:	2300      	movs	r3, #0
 8009592:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 8009594:	2300      	movs	r3, #0
 8009596:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 8009598:	2300      	movs	r3, #0
 800959a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 800959c:	2300      	movs	r3, #0
 800959e:	633b      	str	r3, [r7, #48]	@ 0x30
    txHeader.MessageMarker       = 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data) != HAL_OK) {
 80095a4:	f107 0314 	add.w	r3, r7, #20
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	4619      	mov	r1, r3
 80095ac:	4806      	ldr	r0, [pc, #24]	@ (80095c8 <csp_can_tx_frame+0x58>)
 80095ae:	f001 fa22 	bl	800a9f6 <HAL_FDCAN_AddMessageToTxFifoQ>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d002      	beq.n	80095be <csp_can_tx_frame+0x4e>
        return CSP_ERR_DRIVER;
 80095b8:	f06f 030a 	mvn.w	r3, #10
 80095bc:	e000      	b.n	80095c0 <csp_can_tx_frame+0x50>
    }

	return CSP_ERR_NONE;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3738      	adds	r7, #56	@ 0x38
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	24000154 	.word	0x24000154

080095cc <can_csp_init>:

void can_csp_init(void) {
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b088      	sub	sp, #32
 80095d0:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef sFilterConfig = {
 80095d2:	463b      	mov	r3, r7
 80095d4:	2220      	movs	r2, #32
 80095d6:	2100      	movs	r1, #0
 80095d8:	4618      	mov	r0, r3
 80095da:	f006 fcd9 	bl	800ff90 <memset>
 80095de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80095e2:	603b      	str	r3, [r7, #0]
 80095e4:	2303      	movs	r3, #3
 80095e6:	60bb      	str	r3, [r7, #8]
 80095e8:	2301      	movs	r3, #1
 80095ea:	60fb      	str	r3, [r7, #12]
 80095ec:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80095f0:	617b      	str	r3, [r7, #20]
		.FilterType = FDCAN_FILTER_RANGE_NO_EIDM,
		.FilterConfig = FDCAN_FILTER_TO_RXFIFO0,
		.FilterID1 = 0x00000000,
		.FilterID2 = 0x1FFFFFFF
	};
	HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig);
 80095f2:	463b      	mov	r3, r7
 80095f4:	4619      	mov	r1, r3
 80095f6:	480f      	ldr	r0, [pc, #60]	@ (8009634 <can_csp_init+0x68>)
 80095f8:	f001 f95c 	bl	800a8b4 <HAL_FDCAN_ConfigFilter>

	HAL_FDCAN_Start(&hfdcan2);
 80095fc:	480d      	ldr	r0, [pc, #52]	@ (8009634 <can_csp_init+0x68>)
 80095fe:	f001 f9cf 	bl	800a9a0 <HAL_FDCAN_Start>

	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8009602:	2200      	movs	r2, #0
 8009604:	2101      	movs	r1, #1
 8009606:	480b      	ldr	r0, [pc, #44]	@ (8009634 <can_csp_init+0x68>)
 8009608:	f001 fbbc 	bl	800ad84 <HAL_FDCAN_ActivateNotification>

	can_ifdata.tx_func			= csp_can_tx_frame;
 800960c:	4b0a      	ldr	r3, [pc, #40]	@ (8009638 <can_csp_init+0x6c>)
 800960e:	4a0b      	ldr	r2, [pc, #44]	@ (800963c <can_csp_init+0x70>)
 8009610:	605a      	str	r2, [r3, #4]
	can_iface.name				= "can";
 8009612:	4b0b      	ldr	r3, [pc, #44]	@ (8009640 <can_csp_init+0x74>)
 8009614:	4a0b      	ldr	r2, [pc, #44]	@ (8009644 <can_csp_init+0x78>)
 8009616:	601a      	str	r2, [r3, #0]
	can_iface.driver_data		= &hfdcan2;
 8009618:	4b09      	ldr	r3, [pc, #36]	@ (8009640 <can_csp_init+0x74>)
 800961a:	4a06      	ldr	r2, [pc, #24]	@ (8009634 <can_csp_init+0x68>)
 800961c:	609a      	str	r2, [r3, #8]
	can_iface.interface_data	= &can_ifdata;
 800961e:	4b08      	ldr	r3, [pc, #32]	@ (8009640 <can_csp_init+0x74>)
 8009620:	4a05      	ldr	r2, [pc, #20]	@ (8009638 <can_csp_init+0x6c>)
 8009622:	605a      	str	r2, [r3, #4]
	csp_can_add_interface(&can_iface);
 8009624:	4806      	ldr	r0, [pc, #24]	@ (8009640 <can_csp_init+0x74>)
 8009626:	f000 fa3f 	bl	8009aa8 <csp_can_add_interface>
}
 800962a:	bf00      	nop
 800962c:	3720      	adds	r7, #32
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	24000154 	.word	0x24000154
 8009638:	24042c14 	.word	0x24042c14
 800963c:	08009571 	.word	0x08009571
 8009640:	24042c1c 	.word	0x24042c1c
 8009644:	08012100 	.word	0x08012100

08009648 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b092      	sub	sp, #72	@ 0x48
 800964c:	af02      	add	r7, sp, #8
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];
    CSP_BASE_TYPE xCspTaskWoken = pdFALSE;
 8009652:	2300      	movs	r3, #0
 8009654:	60fb      	str	r3, [r7, #12]

    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 8009656:	f107 0310 	add.w	r3, r7, #16
 800965a:	f107 0218 	add.w	r2, r7, #24
 800965e:	2140      	movs	r1, #64	@ 0x40
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 fa23 	bl	800aaac <HAL_FDCAN_GetRxMessage>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d119      	bne.n	80096a0 <HAL_FDCAN_RxFifo0Callback+0x58>
    	csp_can_rx(&can_iface, rxHeader.Identifier, rxData, rxHeader.DataLength, &xCspTaskWoken);
 800966c:	69b9      	ldr	r1, [r7, #24]
 800966e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009670:	b2d8      	uxtb	r0, r3
 8009672:	f107 0210 	add.w	r2, r7, #16
 8009676:	f107 030c 	add.w	r3, r7, #12
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	4603      	mov	r3, r0
 800967e:	480a      	ldr	r0, [pc, #40]	@ (80096a8 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8009680:	f000 f816 	bl	80096b0 <csp_can_rx>

    	if(xCspTaskWoken) {
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00a      	beq.n	80096a0 <HAL_FDCAN_RxFifo0Callback+0x58>
    		portYIELD_FROM_ISR(xCspTaskWoken);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d007      	beq.n	80096a0 <HAL_FDCAN_RxFifo0Callback+0x58>
 8009690:	4b06      	ldr	r3, [pc, #24]	@ (80096ac <HAL_FDCAN_RxFifo0Callback+0x64>)
 8009692:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009696:	601a      	str	r2, [r3, #0]
 8009698:	f3bf 8f4f 	dsb	sy
 800969c:	f3bf 8f6f 	isb	sy
    	}
	}
}
 80096a0:	bf00      	nop
 80096a2:	3740      	adds	r7, #64	@ 0x40
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	24042c1c 	.word	0x24042c1c
 80096ac:	e000ed04 	.word	0xe000ed04

080096b0 <csp_can_rx>:
	/* Remaining CFP fragment(s) of a CSP packet */
	CFP_MORE = 1
};

int csp_can_rx(csp_iface_t *iface, uint32_t id, const uint8_t *data, uint8_t dlc, CSP_BASE_TYPE *task_woken)
{
 80096b0:	b590      	push	{r4, r7, lr}
 80096b2:	b087      	sub	sp, #28
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	607a      	str	r2, [r7, #4]
 80096bc:	70fb      	strb	r3, [r7, #3]
			return CSP_ERR_DRIVER;
		}
	}

	/* Bind incoming frame to a packet buffer */
	csp_can_pbuf_element_t * buf = csp_can_pbuf_find(id, CFP_ID_CONN_MASK, task_woken);
 80096be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096c0:	4989      	ldr	r1, [pc, #548]	@ (80098e8 <csp_can_rx+0x238>)
 80096c2:	68b8      	ldr	r0, [r7, #8]
 80096c4:	f000 fad8 	bl	8009c78 <csp_can_pbuf_find>
 80096c8:	6178      	str	r0, [r7, #20]
	if (buf == NULL) {
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d11d      	bne.n	800970c <csp_can_rx+0x5c>
		if (CFP_TYPE(id) == CFP_BEGIN) {
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	0c9b      	lsrs	r3, r3, #18
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10f      	bne.n	80096fc <csp_can_rx+0x4c>
			buf = csp_can_pbuf_new(id, task_woken);
 80096dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096de:	68b8      	ldr	r0, [r7, #8]
 80096e0:	f000 fa4a 	bl	8009b78 <csp_can_pbuf_new>
 80096e4:	6178      	str	r0, [r7, #20]
			if (buf == NULL) {
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10f      	bne.n	800970c <csp_can_rx+0x5c>
				//csp_log_warn("No available packet buffer for CAN");
				iface->rx_error++;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6a1b      	ldr	r3, [r3, #32]
 80096f0:	1c5a      	adds	r2, r3, #1
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	621a      	str	r2, [r3, #32]
				return CSP_ERR_NOMEM;
 80096f6:	f04f 33ff 	mov.w	r3, #4294967295
 80096fa:	e0f1      	b.n	80098e0 <csp_can_rx+0x230>
			}
		} else {
			//csp_log_warn("Out of order id 0x%X remain %u", CFP_ID(id), CFP_REMAIN(id));
			iface->frame++;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	62da      	str	r2, [r3, #44]	@ 0x2c
			return CSP_ERR_INVAL;
 8009706:	f06f 0301 	mvn.w	r3, #1
 800970a:	e0e9      	b.n	80098e0 <csp_can_rx+0x230>
		}
	}

	/* Reset frame data offset */
	uint8_t offset = 0;
 800970c:	2300      	movs	r3, #0
 800970e:	74fb      	strb	r3, [r7, #19]

	switch (CFP_TYPE(id)) {
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	0c9b      	lsrs	r3, r3, #18
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	d002      	beq.n	8009722 <csp_can_rx+0x72>
 800971c:	2b01      	cmp	r3, #1
 800971e:	d07a      	beq.n	8009816 <csp_can_rx+0x166>
 8009720:	e0d7      	b.n	80098d2 <csp_can_rx+0x222>

	case CFP_BEGIN:

		/* Discard packet if DLC is less than CSP id + CSP length fields */
		if (dlc < (sizeof(csp_id_t) + sizeof(uint16_t))) {
 8009722:	78fb      	ldrb	r3, [r7, #3]
 8009724:	2b05      	cmp	r3, #5
 8009726:	d809      	bhi.n	800973c <csp_can_rx+0x8c>
			//csp_log_warn("Short BEGIN frame received");
			iface->frame++;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800972c:	1c5a      	adds	r2, r3, #1
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 8009732:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009734:	6978      	ldr	r0, [r7, #20]
 8009736:	f000 f9f1 	bl	8009b1c <csp_can_pbuf_free>
			break;
 800973a:	e0d0      	b.n	80098de <csp_can_rx+0x22e>
		}

		/* Check for incomplete frame */
		if (buf->packet != NULL) {
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d005      	beq.n	8009750 <csp_can_rx+0xa0>
			/* Reuse the buffer */
			//csp_log_warn("Incomplete frame");
			iface->frame++;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009748:	1c5a      	adds	r2, r3, #1
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800974e:	e01b      	b.n	8009788 <csp_can_rx+0xd8>
		} else {
			/* Get free buffer for frame */
			buf->packet = task_woken ? csp_buffer_get_isr(0) : csp_buffer_get(0); // CSP only supports one size
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	2b00      	cmp	r3, #0
 8009754:	d004      	beq.n	8009760 <csp_can_rx+0xb0>
 8009756:	2000      	movs	r0, #0
 8009758:	f7fe faee 	bl	8007d38 <csp_buffer_get_isr>
 800975c:	4603      	mov	r3, r0
 800975e:	e003      	b.n	8009768 <csp_can_rx+0xb8>
 8009760:	2000      	movs	r0, #0
 8009762:	f7fe fb1b 	bl	8007d9c <csp_buffer_get>
 8009766:	4603      	mov	r3, r0
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	60d3      	str	r3, [r2, #12]
			if (buf->packet == NULL) {
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d109      	bne.n	8009788 <csp_can_rx+0xd8>
				//csp_log_error("Failed to get buffer for CSP_BEGIN packet");
				iface->frame++;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009778:	1c5a      	adds	r2, r3, #1
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	62da      	str	r2, [r3, #44]	@ 0x2c
				csp_can_pbuf_free(buf, task_woken);
 800977e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009780:	6978      	ldr	r0, [r7, #20]
 8009782:	f000 f9cb 	bl	8009b1c <csp_can_pbuf_free>
				break;
 8009786:	e0aa      	b.n	80098de <csp_can_rx+0x22e>
			}
		}

		/* Copy CSP identifier (header) */
		memcpy(&(buf->packet->id), data, sizeof(buf->packet->id));
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	330c      	adds	r3, #12
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	6812      	ldr	r2, [r2, #0]
 8009792:	601a      	str	r2, [r3, #0]
		buf->packet->id.ext = csp_ntoh32(buf->packet->id.ext);
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	68da      	ldr	r2, [r3, #12]
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	68dc      	ldr	r4, [r3, #12]
 800979e:	4610      	mov	r0, r2
 80097a0:	f7ff f865 	bl	800886e <csp_ntoh32>
 80097a4:	4603      	mov	r3, r0
 80097a6:	60e3      	str	r3, [r4, #12]

		/* Copy CSP length (of data) */
		memcpy(&(buf->packet->length), data + sizeof(csp_id_t), sizeof(buf->packet->length));
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	330a      	adds	r3, #10
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	3204      	adds	r2, #4
 80097b2:	8812      	ldrh	r2, [r2, #0]
 80097b4:	b292      	uxth	r2, r2
 80097b6:	801a      	strh	r2, [r3, #0]
		buf->packet->length = csp_ntoh16(buf->packet->length);
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	895a      	ldrh	r2, [r3, #10]
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	68dc      	ldr	r4, [r3, #12]
 80097c2:	4610      	mov	r0, r2
 80097c4:	f7ff f82c 	bl	8008820 <csp_ntoh16>
 80097c8:	4603      	mov	r3, r0
 80097ca:	8163      	strh	r3, [r4, #10]

		/* Check length against max */
		if ((buf->packet->length > MAX_CAN_DATA_SIZE) || (buf->packet->length > csp_buffer_data_size())) {
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	895b      	ldrh	r3, [r3, #10]
 80097d2:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d808      	bhi.n	80097ec <csp_can_rx+0x13c>
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	895b      	ldrh	r3, [r3, #10]
 80097e0:	461c      	mov	r4, r3
 80097e2:	f7fe fbfb 	bl	8007fdc <csp_buffer_data_size>
 80097e6:	4603      	mov	r3, r0
 80097e8:	429c      	cmp	r4, r3
 80097ea:	d909      	bls.n	8009800 <csp_can_rx+0x150>
			iface->rx_error++;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6a1b      	ldr	r3, [r3, #32]
 80097f0:	1c5a      	adds	r2, r3, #1
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	621a      	str	r2, [r3, #32]
			csp_can_pbuf_free(buf, task_woken);
 80097f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097f8:	6978      	ldr	r0, [r7, #20]
 80097fa:	f000 f98f 	bl	8009b1c <csp_can_pbuf_free>
			break;
 80097fe:	e06e      	b.n	80098de <csp_can_rx+0x22e>
		}

		/* Reset RX count */
		buf->rx_count = 0;
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	2200      	movs	r2, #0
 8009804:	801a      	strh	r2, [r3, #0]

		/* Set offset to prevent CSP header from being copied to CSP data */
		offset = sizeof(csp_id_t) + sizeof(uint16_t);
 8009806:	2306      	movs	r3, #6
 8009808:	74fb      	strb	r3, [r7, #19]

		/* Set remain field - increment to include begin packet */
		buf->remain = CFP_REMAIN(id) + 1;
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	0a9b      	lsrs	r3, r3, #10
 800980e:	b2db      	uxtb	r3, r3
 8009810:	1c5a      	adds	r2, r3, #1
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	605a      	str	r2, [r3, #4]
		/* FALLTHROUGH */

	case CFP_MORE:

		/* Check 'remain' field match */
		if (CFP_REMAIN(id) != buf->remain - 1) {
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	0a9b      	lsrs	r3, r3, #10
 800981a:	b2da      	uxtb	r2, r3
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	3b01      	subs	r3, #1
 8009822:	429a      	cmp	r2, r3
 8009824:	d009      	beq.n	800983a <csp_can_rx+0x18a>
			//csp_log_error("CAN frame lost in CSP packet");
			csp_can_pbuf_free(buf, task_woken);
 8009826:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009828:	6978      	ldr	r0, [r7, #20]
 800982a:	f000 f977 	bl	8009b1c <csp_can_pbuf_free>
			iface->frame++;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009832:	1c5a      	adds	r2, r3, #1
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	62da      	str	r2, [r3, #44]	@ 0x2c
			break;
 8009838:	e051      	b.n	80098de <csp_can_rx+0x22e>
		}

		/* Decrement remaining frames */
		buf->remain--;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	685b      	ldr	r3, [r3, #4]
 800983e:	1e5a      	subs	r2, r3, #1
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	605a      	str	r2, [r3, #4]

		/* Check for overflow */
		if ((buf->rx_count + dlc - offset) > buf->packet->length) {
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	881b      	ldrh	r3, [r3, #0]
 8009848:	461a      	mov	r2, r3
 800984a:	78fb      	ldrb	r3, [r7, #3]
 800984c:	441a      	add	r2, r3
 800984e:	7cfb      	ldrb	r3, [r7, #19]
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	68d2      	ldr	r2, [r2, #12]
 8009856:	8952      	ldrh	r2, [r2, #10]
 8009858:	4293      	cmp	r3, r2
 800985a:	dd09      	ble.n	8009870 <csp_can_rx+0x1c0>
			//csp_log_error("RX buffer overflow");
			iface->frame++;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 8009866:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009868:	6978      	ldr	r0, [r7, #20]
 800986a:	f000 f957 	bl	8009b1c <csp_can_pbuf_free>
			break;
 800986e:	e036      	b.n	80098de <csp_can_rx+0x22e>
		}

		/* Copy dlc bytes into buffer */
		memcpy(&buf->packet->data[buf->rx_count], data + offset, dlc - offset);
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	68da      	ldr	r2, [r3, #12]
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	881b      	ldrh	r3, [r3, #0]
 8009878:	3310      	adds	r3, #16
 800987a:	18d0      	adds	r0, r2, r3
 800987c:	7cfb      	ldrb	r3, [r7, #19]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	18d1      	adds	r1, r2, r3
 8009882:	78fa      	ldrb	r2, [r7, #3]
 8009884:	7cfb      	ldrb	r3, [r7, #19]
 8009886:	1ad3      	subs	r3, r2, r3
 8009888:	461a      	mov	r2, r3
 800988a:	f006 fc3e 	bl	801010a <memcpy>
		buf->rx_count += dlc - offset;
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	881a      	ldrh	r2, [r3, #0]
 8009892:	78fb      	ldrb	r3, [r7, #3]
 8009894:	b299      	uxth	r1, r3
 8009896:	7cfb      	ldrb	r3, [r7, #19]
 8009898:	b29b      	uxth	r3, r3
 800989a:	1acb      	subs	r3, r1, r3
 800989c:	b29b      	uxth	r3, r3
 800989e:	4413      	add	r3, r2
 80098a0:	b29a      	uxth	r2, r3
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	801a      	strh	r2, [r3, #0]

		/* Check if more data is expected */
		if (buf->rx_count != buf->packet->length)
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	881a      	ldrh	r2, [r3, #0]
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	68db      	ldr	r3, [r3, #12]
 80098ae:	895b      	ldrh	r3, [r3, #10]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d113      	bne.n	80098dc <csp_can_rx+0x22c>
			break;

		/* Data is available */
		csp_qfifo_write(buf->packet, iface, task_woken);
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098ba:	68f9      	ldr	r1, [r7, #12]
 80098bc:	4618      	mov	r0, r3
 80098be:	f7ff fb8d 	bl	8008fdc <csp_qfifo_write>

		/* Drop packet buffer reference */
		buf->packet = NULL;
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2200      	movs	r2, #0
 80098c6:	60da      	str	r2, [r3, #12]

		/* Free packet buffer */
		csp_can_pbuf_free(buf, task_woken);
 80098c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098ca:	6978      	ldr	r0, [r7, #20]
 80098cc:	f000 f926 	bl	8009b1c <csp_can_pbuf_free>

		break;
 80098d0:	e005      	b.n	80098de <csp_can_rx+0x22e>

	default:
		//csp_log_warn("Received unknown CFP message type");
		csp_can_pbuf_free(buf, task_woken);
 80098d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098d4:	6978      	ldr	r0, [r7, #20]
 80098d6:	f000 f921 	bl	8009b1c <csp_can_pbuf_free>
		break;
 80098da:	e000      	b.n	80098de <csp_can_rx+0x22e>
			break;
 80098dc:	bf00      	nop
	}

	return CSP_ERR_NONE;
 80098de:	2300      	movs	r3, #0
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	371c      	adds	r7, #28
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd90      	pop	{r4, r7, pc}
 80098e8:	1ff803ff 	.word	0x1ff803ff

080098ec <csp_can_tx>:

int csp_can_tx(const csp_route_t * ifroute, csp_packet_t *packet)
{
 80098ec:	b590      	push	{r4, r7, lr}
 80098ee:	b08f      	sub	sp, #60	@ 0x3c
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
        csp_iface_t * iface = ifroute->iface;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	633b      	str	r3, [r7, #48]	@ 0x30
        csp_can_interface_data_t * ifdata = iface->interface_data;
 80098fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get an unique CFP id - this should be locked to prevent access from multiple tasks */
	const uint32_t ident = ifdata->cfp_frame_id++;
 8009902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	1c59      	adds	r1, r3, #1
 8009908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800990a:	6011      	str	r1, [r2, #0]
 800990c:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check protocol's max length - limit is 1 (first) frame + as many frames that can be specified in 'remain' */
        if (packet->length > MAX_CAN_DATA_SIZE) {
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	895b      	ldrh	r3, [r3, #10]
 8009912:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8009916:	4293      	cmp	r3, r2
 8009918:	d902      	bls.n	8009920 <csp_can_tx+0x34>
		return CSP_ERR_TX;
 800991a:	f06f 0309 	mvn.w	r3, #9
 800991e:	e0bf      	b.n	8009aa0 <csp_can_tx+0x1b4>
        }

	/* Insert destination node/via address into the CFP destination field */
	const uint8_t dest = (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : packet->id.dst;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	791b      	ldrb	r3, [r3, #4]
 8009924:	2bff      	cmp	r3, #255	@ 0xff
 8009926:	d002      	beq.n	800992e <csp_can_tx+0x42>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	791b      	ldrb	r3, [r3, #4]
 800992c:	e004      	b.n	8009938 <csp_can_tx+0x4c>
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	89db      	ldrh	r3, [r3, #14]
 8009932:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8009936:	b2db      	uxtb	r3, r3
 8009938:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Create CAN identifier */
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	7bdb      	ldrb	r3, [r3, #15]
 8009940:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8009944:	b2db      	uxtb	r3, r3
 8009946:	061a      	lsls	r2, r3, #24
                       CFP_MAKE_DST(dest) |
 8009948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800994c:	04db      	lsls	r3, r3, #19
 800994e:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 8009952:	431a      	orrs	r2, r3
                       CFP_MAKE_ID(ident) |
 8009954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800995a:	431a      	orrs	r2, r3
                       CFP_MAKE_TYPE(CFP_BEGIN) |
                       CFP_MAKE_REMAIN((packet->length + CFP_OVERHEAD - 1) / MAX_BYTES_IN_CAN_FRAME));
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	895b      	ldrh	r3, [r3, #10]
 8009960:	3305      	adds	r3, #5
 8009962:	08db      	lsrs	r3, r3, #3
 8009964:	029b      	lsls	r3, r3, #10
 8009966:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800996a:	4313      	orrs	r3, r2
 800996c:	623b      	str	r3, [r7, #32]

	/* Calculate first frame data bytes */
	const uint8_t avail = MAX_BYTES_IN_CAN_FRAME - CFP_OVERHEAD;
 800996e:	2302      	movs	r3, #2
 8009970:	77fb      	strb	r3, [r7, #31]
	uint8_t bytes = (packet->length <= avail) ? packet->length : avail;
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	895a      	ldrh	r2, [r3, #10]
 8009976:	7ffb      	ldrb	r3, [r7, #31]
 8009978:	b29b      	uxth	r3, r3
 800997a:	429a      	cmp	r2, r3
 800997c:	d803      	bhi.n	8009986 <csp_can_tx+0x9a>
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	895b      	ldrh	r3, [r3, #10]
 8009982:	b2db      	uxtb	r3, r3
 8009984:	e000      	b.n	8009988 <csp_can_tx+0x9c>
 8009986:	7ffb      	ldrb	r3, [r7, #31]
 8009988:	77bb      	strb	r3, [r7, #30]

	/* Copy CSP headers and data */
	const uint32_t csp_id_be = csp_hton32(packet->id.ext);
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	4618      	mov	r0, r3
 8009990:	f7fe ff54 	bl	800883c <csp_hton32>
 8009994:	4603      	mov	r3, r0
 8009996:	617b      	str	r3, [r7, #20]
	const uint16_t csp_length_be = csp_hton16(packet->length);
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	895b      	ldrh	r3, [r3, #10]
 800999c:	4618      	mov	r0, r3
 800999e:	f7fe ff29 	bl	80087f4 <csp_hton16>
 80099a2:	4603      	mov	r3, r0
 80099a4:	827b      	strh	r3, [r7, #18]

	uint8_t frame_buf[MAX_BYTES_IN_CAN_FRAME];
	memcpy(frame_buf, &csp_id_be, sizeof(csp_id_be));
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	60bb      	str	r3, [r7, #8]
	memcpy(frame_buf + sizeof(csp_id_be), &csp_length_be, sizeof(csp_length_be));
 80099aa:	f107 0308 	add.w	r3, r7, #8
 80099ae:	3304      	adds	r3, #4
 80099b0:	8a7a      	ldrh	r2, [r7, #18]
 80099b2:	801a      	strh	r2, [r3, #0]
	memcpy(frame_buf + CFP_OVERHEAD, packet->data, bytes);
 80099b4:	f107 0308 	add.w	r3, r7, #8
 80099b8:	3306      	adds	r3, #6
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	f102 0110 	add.w	r1, r2, #16
 80099c0:	7fba      	ldrb	r2, [r7, #30]
 80099c2:	4618      	mov	r0, r3
 80099c4:	f006 fba1 	bl	801010a <memcpy>

	/* Increment tx counter */
	uint16_t tx_count = bytes;
 80099c8:	7fbb      	ldrb	r3, [r7, #30]
 80099ca:	86fb      	strh	r3, [r7, #54]	@ 0x36

        const csp_can_driver_tx_t tx_func = ifdata->tx_func;
 80099cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	61bb      	str	r3, [r7, #24]

	/* Send first frame */
	if ((tx_func)(iface->driver_data, id, frame_buf, CFP_OVERHEAD + bytes) != CSP_ERR_NONE) {
 80099d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d4:	6898      	ldr	r0, [r3, #8]
 80099d6:	7fbb      	ldrb	r3, [r7, #30]
 80099d8:	3306      	adds	r3, #6
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	f107 0208 	add.w	r2, r7, #8
 80099e0:	69bc      	ldr	r4, [r7, #24]
 80099e2:	6a39      	ldr	r1, [r7, #32]
 80099e4:	47a0      	blx	r4
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d050      	beq.n	8009a8e <csp_can_tx+0x1a2>
		//csp_log_warn("Failed to send CAN frame in csp_tx_can");
		iface->tx_error++;
 80099ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ee:	69db      	ldr	r3, [r3, #28]
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f4:	61da      	str	r2, [r3, #28]
		return CSP_ERR_DRIVER;
 80099f6:	f06f 030a 	mvn.w	r3, #10
 80099fa:	e051      	b.n	8009aa0 <csp_can_tx+0x1b4>
	}

	/* Send next frames if not complete */
	while (tx_count < packet->length) {
		/* Calculate frame data bytes */
		bytes = (packet->length - tx_count >= MAX_BYTES_IN_CAN_FRAME) ? MAX_BYTES_IN_CAN_FRAME : packet->length - tx_count;
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	895b      	ldrh	r3, [r3, #10]
 8009a00:	461a      	mov	r2, r3
 8009a02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	2b08      	cmp	r3, #8
 8009a08:	bfa8      	it	ge
 8009a0a:	2308      	movge	r3, #8
 8009a0c:	77bb      	strb	r3, [r7, #30]

		/* Prepare identifier */
		id = (CFP_MAKE_SRC(packet->id.src) |
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	7bdb      	ldrb	r3, [r3, #15]
 8009a12:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	061a      	lsls	r2, r3, #24
                      CFP_MAKE_DST(dest) |
 8009a1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a1e:	04db      	lsls	r3, r3, #19
 8009a20:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
		id = (CFP_MAKE_SRC(packet->id.src) |
 8009a24:	431a      	orrs	r2, r3
                      CFP_MAKE_ID(ident) |
 8009a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a28:	f3c3 0309 	ubfx	r3, r3, #0, #10
                      CFP_MAKE_DST(dest) |
 8009a2c:	431a      	orrs	r2, r3
                      CFP_MAKE_TYPE(CFP_MORE) |
                      CFP_MAKE_REMAIN((packet->length - tx_count - bytes + MAX_BYTES_IN_CAN_FRAME - 1) / MAX_BYTES_IN_CAN_FRAME));
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	895b      	ldrh	r3, [r3, #10]
 8009a32:	4619      	mov	r1, r3
 8009a34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009a36:	1ac9      	subs	r1, r1, r3
 8009a38:	7fbb      	ldrb	r3, [r7, #30]
 8009a3a:	1acb      	subs	r3, r1, r3
 8009a3c:	3307      	adds	r3, #7
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	da00      	bge.n	8009a44 <csp_can_tx+0x158>
 8009a42:	3307      	adds	r3, #7
 8009a44:	10db      	asrs	r3, r3, #3
 8009a46:	029b      	lsls	r3, r3, #10
 8009a48:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
                      CFP_MAKE_TYPE(CFP_MORE) |
 8009a4c:	4313      	orrs	r3, r2
		id = (CFP_MAKE_SRC(packet->id.src) |
 8009a4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009a52:	623b      	str	r3, [r7, #32]

		/* Increment tx counter */
		tx_count += bytes;
 8009a54:	7fbb      	ldrb	r3, [r7, #30]
 8009a56:	b29a      	uxth	r2, r3
 8009a58:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009a5a:	4413      	add	r3, r2
 8009a5c:	86fb      	strh	r3, [r7, #54]	@ 0x36

		/* Send frame */
		if ((tx_func)(iface->driver_data, id, packet->data + tx_count - bytes, bytes) != CSP_ERR_NONE) {
 8009a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a60:	6898      	ldr	r0, [r3, #8]
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	f103 0210 	add.w	r2, r3, #16
 8009a68:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8009a6a:	7fbb      	ldrb	r3, [r7, #30]
 8009a6c:	1acb      	subs	r3, r1, r3
 8009a6e:	441a      	add	r2, r3
 8009a70:	7fbb      	ldrb	r3, [r7, #30]
 8009a72:	69bc      	ldr	r4, [r7, #24]
 8009a74:	6a39      	ldr	r1, [r7, #32]
 8009a76:	47a0      	blx	r4
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d007      	beq.n	8009a8e <csp_can_tx+0x1a2>
			//csp_log_warn("Failed to send CAN frame in Tx callback");
			iface->tx_error++;
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	69db      	ldr	r3, [r3, #28]
 8009a82:	1c5a      	adds	r2, r3, #1
 8009a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a86:	61da      	str	r2, [r3, #28]
			return CSP_ERR_DRIVER;
 8009a88:	f06f 030a 	mvn.w	r3, #10
 8009a8c:	e008      	b.n	8009aa0 <csp_can_tx+0x1b4>
	while (tx_count < packet->length) {
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	895b      	ldrh	r3, [r3, #10]
 8009a92:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d3b1      	bcc.n	80099fc <csp_can_tx+0x110>
		}
	}

	csp_buffer_free(packet);
 8009a98:	6838      	ldr	r0, [r7, #0]
 8009a9a:	f7fe fa1b 	bl	8007ed4 <csp_buffer_free>

	return CSP_ERR_NONE;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	373c      	adds	r7, #60	@ 0x3c
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd90      	pop	{r4, r7, pc}

08009aa8 <csp_can_add_interface>:

int csp_can_add_interface(csp_iface_t * iface) {
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]

	if ((iface == NULL) || (iface->name == NULL) || (iface->interface_data == NULL)) {
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d007      	beq.n	8009ac6 <csp_can_add_interface+0x1e>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d003      	beq.n	8009ac6 <csp_can_add_interface+0x1e>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d102      	bne.n	8009acc <csp_can_add_interface+0x24>
		return CSP_ERR_INVAL;
 8009ac6:	f06f 0301 	mvn.w	r3, #1
 8009aca:	e021      	b.n	8009b10 <csp_can_add_interface+0x68>
	}

        csp_can_interface_data_t * ifdata = iface->interface_data;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	60fb      	str	r3, [r7, #12]
	if (ifdata->tx_func == NULL) {
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d102      	bne.n	8009ae0 <csp_can_add_interface+0x38>
		return CSP_ERR_INVAL;
 8009ada:	f06f 0301 	mvn.w	r3, #1
 8009ade:	e017      	b.n	8009b10 <csp_can_add_interface+0x68>
	}

        if ((iface->mtu == 0) || (iface->mtu > MAX_CAN_DATA_SIZE)) {
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	8a1b      	ldrh	r3, [r3, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d005      	beq.n	8009af4 <csp_can_add_interface+0x4c>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	8a1b      	ldrh	r3, [r3, #16]
 8009aec:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d903      	bls.n	8009afc <csp_can_add_interface+0x54>
            iface->mtu = MAX_CAN_DATA_SIZE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8009afa:	821a      	strh	r2, [r3, #16]
        }

        ifdata->cfp_frame_id = 0;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2200      	movs	r2, #0
 8009b00:	601a      	str	r2, [r3, #0]

	iface->nexthop = csp_can_tx;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a04      	ldr	r2, [pc, #16]	@ (8009b18 <csp_can_add_interface+0x70>)
 8009b06:	60da      	str	r2, [r3, #12]

	return csp_iflist_add(iface);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f7fe febd 	bl	8008888 <csp_iflist_add>
 8009b0e:	4603      	mov	r3, r0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3710      	adds	r7, #16
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	080098ed 	.word	0x080098ed

08009b1c <csp_can_pbuf_free>:
#define PBUF_TIMEOUT_MS		1000

static csp_can_pbuf_element_t csp_can_pbuf[PBUF_ELEMENTS] = {};

int csp_can_pbuf_free(csp_can_pbuf_element_t *buf, CSP_BASE_TYPE *task_woken)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b082      	sub	sp, #8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	6039      	str	r1, [r7, #0]
	/* Free CSP packet */
	if (buf->packet != NULL) {
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	68db      	ldr	r3, [r3, #12]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00d      	beq.n	8009b4a <csp_can_pbuf_free+0x2e>
		if (task_woken == NULL) {
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d105      	bne.n	8009b40 <csp_can_pbuf_free+0x24>
			csp_buffer_free(buf->packet);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f7fe f9cb 	bl	8007ed4 <csp_buffer_free>
 8009b3e:	e004      	b.n	8009b4a <csp_can_pbuf_free+0x2e>
		} else {
			csp_buffer_free_isr(buf->packet);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	4618      	mov	r0, r3
 8009b46:	f7fe f98b 	bl	8007e60 <csp_buffer_free_isr>
		}
	}

	/* Mark buffer element free */
	buf->packet = NULL;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	60da      	str	r2, [r3, #12]
	buf->rx_count = 0;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	801a      	strh	r2, [r3, #0]
	buf->cfpid = 0;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	609a      	str	r2, [r3, #8]
	buf->last_used = 0;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	615a      	str	r2, [r3, #20]
	buf->remain = 0;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2200      	movs	r2, #0
 8009b66:	605a      	str	r2, [r3, #4]
	buf->state = BUF_FREE;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	741a      	strb	r2, [r3, #16]

	return CSP_ERR_NONE;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3708      	adds	r7, #8
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <csp_can_pbuf_new>:

csp_can_pbuf_element_t *csp_can_pbuf_new(uint32_t id, CSP_BASE_TYPE *task_woken)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
	uint32_t now = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d003      	beq.n	8009b90 <csp_can_pbuf_new+0x18>
 8009b88:	f7fe f84d 	bl	8007c26 <csp_get_ms_isr>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	e002      	b.n	8009b96 <csp_can_pbuf_new+0x1e>
 8009b90:	f7fe f842 	bl	8007c18 <csp_get_ms>
 8009b94:	4603      	mov	r3, r0
 8009b96:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 8009b98:	2300      	movs	r3, #0
 8009b9a:	60fb      	str	r3, [r7, #12]
 8009b9c:	e061      	b.n	8009c62 <csp_can_pbuf_new+0xea>

		/* Perform cleanup in used pbufs */
		if (csp_can_pbuf[i].state == BUF_USED) {
 8009b9e:	4935      	ldr	r1, [pc, #212]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	005b      	lsls	r3, r3, #1
 8009ba6:	4413      	add	r3, r2
 8009ba8:	00db      	lsls	r3, r3, #3
 8009baa:	440b      	add	r3, r1
 8009bac:	3310      	adds	r3, #16
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d118      	bne.n	8009be6 <csp_can_pbuf_new+0x6e>
			if (now - csp_can_pbuf[i].last_used > PBUF_TIMEOUT_MS)
 8009bb4:	492f      	ldr	r1, [pc, #188]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	4613      	mov	r3, r2
 8009bba:	005b      	lsls	r3, r3, #1
 8009bbc:	4413      	add	r3, r2
 8009bbe:	00db      	lsls	r3, r3, #3
 8009bc0:	440b      	add	r3, r1
 8009bc2:	3314      	adds	r3, #20
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	68ba      	ldr	r2, [r7, #8]
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009bce:	d90a      	bls.n	8009be6 <csp_can_pbuf_new+0x6e>
				csp_can_pbuf_free(&csp_can_pbuf[i], task_woken);
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	005b      	lsls	r3, r3, #1
 8009bd6:	4413      	add	r3, r2
 8009bd8:	00db      	lsls	r3, r3, #3
 8009bda:	4a26      	ldr	r2, [pc, #152]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009bdc:	4413      	add	r3, r2
 8009bde:	6839      	ldr	r1, [r7, #0]
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7ff ff9b 	bl	8009b1c <csp_can_pbuf_free>
		}

		if (csp_can_pbuf[i].state == BUF_FREE) {
 8009be6:	4923      	ldr	r1, [pc, #140]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009be8:	68fa      	ldr	r2, [r7, #12]
 8009bea:	4613      	mov	r3, r2
 8009bec:	005b      	lsls	r3, r3, #1
 8009bee:	4413      	add	r3, r2
 8009bf0:	00db      	lsls	r3, r3, #3
 8009bf2:	440b      	add	r3, r1
 8009bf4:	3310      	adds	r3, #16
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d12f      	bne.n	8009c5c <csp_can_pbuf_new+0xe4>
			csp_can_pbuf[i].state = BUF_USED;
 8009bfc:	491d      	ldr	r1, [pc, #116]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	4613      	mov	r3, r2
 8009c02:	005b      	lsls	r3, r3, #1
 8009c04:	4413      	add	r3, r2
 8009c06:	00db      	lsls	r3, r3, #3
 8009c08:	440b      	add	r3, r1
 8009c0a:	3310      	adds	r3, #16
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf[i].cfpid = id;
 8009c10:	4918      	ldr	r1, [pc, #96]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009c12:	68fa      	ldr	r2, [r7, #12]
 8009c14:	4613      	mov	r3, r2
 8009c16:	005b      	lsls	r3, r3, #1
 8009c18:	4413      	add	r3, r2
 8009c1a:	00db      	lsls	r3, r3, #3
 8009c1c:	440b      	add	r3, r1
 8009c1e:	3308      	adds	r3, #8
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].remain = 0;
 8009c24:	4913      	ldr	r1, [pc, #76]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	005b      	lsls	r3, r3, #1
 8009c2c:	4413      	add	r3, r2
 8009c2e:	00db      	lsls	r3, r3, #3
 8009c30:	440b      	add	r3, r1
 8009c32:	3304      	adds	r3, #4
 8009c34:	2200      	movs	r2, #0
 8009c36:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].last_used = now;
 8009c38:	490e      	ldr	r1, [pc, #56]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009c3a:	68fa      	ldr	r2, [r7, #12]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	005b      	lsls	r3, r3, #1
 8009c40:	4413      	add	r3, r2
 8009c42:	00db      	lsls	r3, r3, #3
 8009c44:	440b      	add	r3, r1
 8009c46:	3314      	adds	r3, #20
 8009c48:	68ba      	ldr	r2, [r7, #8]
 8009c4a:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	4613      	mov	r3, r2
 8009c50:	005b      	lsls	r3, r3, #1
 8009c52:	4413      	add	r3, r2
 8009c54:	00db      	lsls	r3, r3, #3
 8009c56:	4a07      	ldr	r2, [pc, #28]	@ (8009c74 <csp_can_pbuf_new+0xfc>)
 8009c58:	4413      	add	r3, r2
 8009c5a:	e006      	b.n	8009c6a <csp_can_pbuf_new+0xf2>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2b04      	cmp	r3, #4
 8009c66:	dd9a      	ble.n	8009b9e <csp_can_pbuf_new+0x26>
		}

	}

	return NULL;
 8009c68:	2300      	movs	r3, #0

}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	24042c5c 	.word	0x24042c5c

08009c78 <csp_can_pbuf_find>:

csp_can_pbuf_element_t *csp_can_pbuf_find(uint32_t id, uint32_t mask, CSP_BASE_TYPE *task_woken)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b086      	sub	sp, #24
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 8009c84:	2300      	movs	r3, #0
 8009c86:	617b      	str	r3, [r7, #20]
 8009c88:	e037      	b.n	8009cfa <csp_can_pbuf_find+0x82>
		if ((csp_can_pbuf[i].state == BUF_USED) && ((csp_can_pbuf[i].cfpid & mask) == (id & mask))) {
 8009c8a:	4920      	ldr	r1, [pc, #128]	@ (8009d0c <csp_can_pbuf_find+0x94>)
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	005b      	lsls	r3, r3, #1
 8009c92:	4413      	add	r3, r2
 8009c94:	00db      	lsls	r3, r3, #3
 8009c96:	440b      	add	r3, r1
 8009c98:	3310      	adds	r3, #16
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d129      	bne.n	8009cf4 <csp_can_pbuf_find+0x7c>
 8009ca0:	491a      	ldr	r1, [pc, #104]	@ (8009d0c <csp_can_pbuf_find+0x94>)
 8009ca2:	697a      	ldr	r2, [r7, #20]
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	005b      	lsls	r3, r3, #1
 8009ca8:	4413      	add	r3, r2
 8009caa:	00db      	lsls	r3, r3, #3
 8009cac:	440b      	add	r3, r1
 8009cae:	3308      	adds	r3, #8
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	405a      	eors	r2, r3
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	4013      	ands	r3, r2
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d11a      	bne.n	8009cf4 <csp_can_pbuf_find+0x7c>
			csp_can_pbuf[i].last_used = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <csp_can_pbuf_find+0x54>
 8009cc4:	f7fd ffaf 	bl	8007c26 <csp_get_ms_isr>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	e002      	b.n	8009cd2 <csp_can_pbuf_find+0x5a>
 8009ccc:	f7fd ffa4 	bl	8007c18 <csp_get_ms>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	480e      	ldr	r0, [pc, #56]	@ (8009d0c <csp_can_pbuf_find+0x94>)
 8009cd4:	6979      	ldr	r1, [r7, #20]
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	005b      	lsls	r3, r3, #1
 8009cda:	440b      	add	r3, r1
 8009cdc:	00db      	lsls	r3, r3, #3
 8009cde:	4403      	add	r3, r0
 8009ce0:	3314      	adds	r3, #20
 8009ce2:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 8009ce4:	697a      	ldr	r2, [r7, #20]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	005b      	lsls	r3, r3, #1
 8009cea:	4413      	add	r3, r2
 8009cec:	00db      	lsls	r3, r3, #3
 8009cee:	4a07      	ldr	r2, [pc, #28]	@ (8009d0c <csp_can_pbuf_find+0x94>)
 8009cf0:	4413      	add	r3, r2
 8009cf2:	e006      	b.n	8009d02 <csp_can_pbuf_find+0x8a>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	617b      	str	r3, [r7, #20]
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	2b04      	cmp	r3, #4
 8009cfe:	ddc4      	ble.n	8009c8a <csp_can_pbuf_find+0x12>
		}
	}
	return NULL;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3718      	adds	r7, #24
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	24042c5c 	.word	0x24042c5c

08009d10 <csp_lo_tx>:
/**
 * Loopback interface transmit function
 * @param packet Packet to transmit
 * @return 1 if packet was successfully transmitted, 0 on error
 */
static int csp_lo_tx(const csp_route_t * ifroute, csp_packet_t * packet) {
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	6039      	str	r1, [r7, #0]

	/* Drop packet silently if not destined for us. This allows
	 * blackhole routing addresses by setting their nexthop to
	 * the loopback interface.
	 */
	if (packet->id.dst != csp_conf.address) {
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	89db      	ldrh	r3, [r3, #14]
 8009d1e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	461a      	mov	r2, r3
 8009d26:	4b09      	ldr	r3, [pc, #36]	@ (8009d4c <csp_lo_tx+0x3c>)
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d004      	beq.n	8009d38 <csp_lo_tx+0x28>
		/* Consume and drop packet */
		csp_buffer_free(packet);
 8009d2e:	6838      	ldr	r0, [r7, #0]
 8009d30:	f7fe f8d0 	bl	8007ed4 <csp_buffer_free>
		return CSP_ERR_NONE;
 8009d34:	2300      	movs	r3, #0
 8009d36:	e005      	b.n	8009d44 <csp_lo_tx+0x34>
	}

	/* Send back into CSP, notice calling from task so last argument must be NULL! */
	csp_qfifo_write(packet, &csp_if_lo, NULL);
 8009d38:	2200      	movs	r2, #0
 8009d3a:	4905      	ldr	r1, [pc, #20]	@ (8009d50 <csp_lo_tx+0x40>)
 8009d3c:	6838      	ldr	r0, [r7, #0]
 8009d3e:	f7ff f94d 	bl	8008fdc <csp_qfifo_write>

	return CSP_ERR_NONE;
 8009d42:	2300      	movs	r3, #0

}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3708      	adds	r7, #8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	24042bec 	.word	0x24042bec
 8009d50:	24000094 	.word	0x24000094

08009d54 <csp_rtable_set>:

int csp_rtable_check(const char * rtable) {
	return csp_rtable_parse(rtable, 1);
}

int csp_rtable_set(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b086      	sub	sp, #24
 8009d58:	af04      	add	r7, sp, #16
 8009d5a:	603a      	str	r2, [r7, #0]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	4603      	mov	r3, r0
 8009d60:	71fb      	strb	r3, [r7, #7]
 8009d62:	460b      	mov	r3, r1
 8009d64:	71bb      	strb	r3, [r7, #6]
 8009d66:	4613      	mov	r3, r2
 8009d68:	717b      	strb	r3, [r7, #5]

	/* Legacy reference to default route (the old way) */
	if (address == CSP_DEFAULT_ROUTE) {
 8009d6a:	79fb      	ldrb	r3, [r7, #7]
 8009d6c:	2b20      	cmp	r3, #32
 8009d6e:	d103      	bne.n	8009d78 <csp_rtable_set+0x24>
		netmask = 0;
 8009d70:	2300      	movs	r3, #0
 8009d72:	71bb      	strb	r3, [r7, #6]
		address = 0;
 8009d74:	2300      	movs	r3, #0
 8009d76:	71fb      	strb	r3, [r7, #7]
	}

	/* Validates options */
	if (((address > CSP_ID_HOST_MAX) && (address != 255)) || (ifc == NULL) || (netmask > CSP_ID_HOST_SIZE)) {
 8009d78:	79fb      	ldrb	r3, [r7, #7]
 8009d7a:	2b1f      	cmp	r3, #31
 8009d7c:	d902      	bls.n	8009d84 <csp_rtable_set+0x30>
 8009d7e:	79fb      	ldrb	r3, [r7, #7]
 8009d80:	2bff      	cmp	r3, #255	@ 0xff
 8009d82:	d105      	bne.n	8009d90 <csp_rtable_set+0x3c>
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d002      	beq.n	8009d90 <csp_rtable_set+0x3c>
 8009d8a:	79bb      	ldrb	r3, [r7, #6]
 8009d8c:	2b05      	cmp	r3, #5
 8009d8e:	d91b      	bls.n	8009dc8 <csp_rtable_set+0x74>
		csp_log_error("%s: invalid route: address %u, netmask %u, interface %p (%s), via %u",
 8009d90:	4b13      	ldr	r3, [pc, #76]	@ (8009de0 <csp_rtable_set+0x8c>)
 8009d92:	781b      	ldrb	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d014      	beq.n	8009dc2 <csp_rtable_set+0x6e>
 8009d98:	79f8      	ldrb	r0, [r7, #7]
 8009d9a:	79ba      	ldrb	r2, [r7, #6]
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <csp_rtable_set+0x54>
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	e000      	b.n	8009daa <csp_rtable_set+0x56>
 8009da8:	4b0e      	ldr	r3, [pc, #56]	@ (8009de4 <csp_rtable_set+0x90>)
 8009daa:	7979      	ldrb	r1, [r7, #5]
 8009dac:	9103      	str	r1, [sp, #12]
 8009dae:	9302      	str	r3, [sp, #8]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	9301      	str	r3, [sp, #4]
 8009db4:	9200      	str	r2, [sp, #0]
 8009db6:	4603      	mov	r3, r0
 8009db8:	4a0b      	ldr	r2, [pc, #44]	@ (8009de8 <csp_rtable_set+0x94>)
 8009dba:	490c      	ldr	r1, [pc, #48]	@ (8009dec <csp_rtable_set+0x98>)
 8009dbc:	2000      	movs	r0, #0
 8009dbe:	f7fe fcaf 	bl	8008720 <do_csp_debug>
                              __FUNCTION__, address, netmask, ifc, (ifc != NULL) ? ifc->name : "", via);
		return CSP_ERR_INVAL;
 8009dc2:	f06f 0301 	mvn.w	r3, #1
 8009dc6:	e006      	b.n	8009dd6 <csp_rtable_set+0x82>
	}

        return csp_rtable_set_internal(address, netmask, ifc, via);
 8009dc8:	797b      	ldrb	r3, [r7, #5]
 8009dca:	79b9      	ldrb	r1, [r7, #6]
 8009dcc:	79f8      	ldrb	r0, [r7, #7]
 8009dce:	683a      	ldr	r2, [r7, #0]
 8009dd0:	f000 f878 	bl	8009ec4 <csp_rtable_set_internal>
 8009dd4:	4603      	mov	r3, r0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	2400008c 	.word	0x2400008c
 8009de4:	0801217c 	.word	0x0801217c
 8009de8:	08012368 	.word	0x08012368
 8009dec:	08012180 	.word	0x08012180

08009df0 <csp_rtable_find>:
} csp_rtable_t;

/* Routing table (linked list) */
static csp_rtable_t * rtable = NULL;

static csp_rtable_t * csp_rtable_find(uint8_t addr, uint8_t netmask, uint8_t exact) {
 8009df0:	b480      	push	{r7}
 8009df2:	b087      	sub	sp, #28
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	4603      	mov	r3, r0
 8009df8:	71fb      	strb	r3, [r7, #7]
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	71bb      	strb	r3, [r7, #6]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	717b      	strb	r3, [r7, #5]

	/* Remember best result */
	csp_rtable_t * best_result = NULL;
 8009e02:	2300      	movs	r3, #0
 8009e04:	617b      	str	r3, [r7, #20]
	uint8_t best_result_mask = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	74fb      	strb	r3, [r7, #19]

	/* Start search */
	csp_rtable_t * i = rtable;
 8009e0a:	4b22      	ldr	r3, [pc, #136]	@ (8009e94 <csp_rtable_find+0xa4>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	60fb      	str	r3, [r7, #12]
	while(i) {
 8009e10:	e036      	b.n	8009e80 <csp_rtable_find+0x90>

		/* Look for exact match */
		if (i->address == addr && i->netmask == netmask) {
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	7a1b      	ldrb	r3, [r3, #8]
 8009e16:	79fa      	ldrb	r2, [r7, #7]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d107      	bne.n	8009e2c <csp_rtable_find+0x3c>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	7a5b      	ldrb	r3, [r3, #9]
 8009e20:	79ba      	ldrb	r2, [r7, #6]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d102      	bne.n	8009e2c <csp_rtable_find+0x3c>
			best_result = i;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	617b      	str	r3, [r7, #20]
			break;
 8009e2a:	e02c      	b.n	8009e86 <csp_rtable_find+0x96>
		}

		/* Try a CIDR netmask match */
		if (!exact) {
 8009e2c:	797b      	ldrb	r3, [r7, #5]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d123      	bne.n	8009e7a <csp_rtable_find+0x8a>
			uint8_t hostbits = (1 << (CSP_ID_HOST_SIZE - i->netmask)) - 1;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	7a5b      	ldrb	r3, [r3, #9]
 8009e36:	f1c3 0305 	rsb	r3, r3, #5
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	3b01      	subs	r3, #1
 8009e44:	72fb      	strb	r3, [r7, #11]
			uint8_t netbits = ~hostbits;
 8009e46:	7afb      	ldrb	r3, [r7, #11]
 8009e48:	43db      	mvns	r3, r3
 8009e4a:	72bb      	strb	r3, [r7, #10]
			//printf("Netbits %x Hostbits %x\r\n", netbits, hostbits);

			/* Match network addresses */
			uint8_t net_a = i->address & netbits;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	7a1a      	ldrb	r2, [r3, #8]
 8009e50:	7abb      	ldrb	r3, [r7, #10]
 8009e52:	4013      	ands	r3, r2
 8009e54:	727b      	strb	r3, [r7, #9]
			uint8_t net_b = addr & netbits;
 8009e56:	79fa      	ldrb	r2, [r7, #7]
 8009e58:	7abb      	ldrb	r3, [r7, #10]
 8009e5a:	4013      	ands	r3, r2
 8009e5c:	723b      	strb	r3, [r7, #8]
			//printf("A: %hhx, B: %hhx\r\n", net_a, net_b);

			/* We have a match */
			if (net_a == net_b) {
 8009e5e:	7a7a      	ldrb	r2, [r7, #9]
 8009e60:	7a3b      	ldrb	r3, [r7, #8]
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d109      	bne.n	8009e7a <csp_rtable_find+0x8a>
				if (i->netmask >= best_result_mask) {
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	7a5b      	ldrb	r3, [r3, #9]
 8009e6a:	7cfa      	ldrb	r2, [r7, #19]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d804      	bhi.n	8009e7a <csp_rtable_find+0x8a>
					//printf("Match best result %u %u\r\n", best_result_mask, i->netmask);
					best_result = i;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	617b      	str	r3, [r7, #20]
					best_result_mask = i->netmask;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	7a5b      	ldrb	r3, [r3, #9]
 8009e78:	74fb      	strb	r3, [r7, #19]
				}
			}

		}

		i = i->next;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	60fb      	str	r3, [r7, #12]
	while(i) {
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d1c5      	bne.n	8009e12 <csp_rtable_find+0x22>
	if (0 && best_result) {
		csp_log_packet("Using routing entry: %u/%u if %s mtu %u",
				best_result->address, best_result->netmask, best_result->route.iface->name, best_result->route.via);
        }

	return best_result;
 8009e86:	697b      	ldr	r3, [r7, #20]

}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	371c      	adds	r7, #28
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	24042cd4 	.word	0x24042cd4

08009e98 <csp_rtable_find_route>:

const csp_route_t * csp_rtable_find_route(uint8_t dest_address)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	71fb      	strb	r3, [r7, #7]
    csp_rtable_t * entry = csp_rtable_find(dest_address, CSP_ID_HOST_SIZE, 0);
 8009ea2:	79fb      	ldrb	r3, [r7, #7]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	2105      	movs	r1, #5
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7ff ffa1 	bl	8009df0 <csp_rtable_find>
 8009eae:	60f8      	str	r0, [r7, #12]
    if (entry) {
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d001      	beq.n	8009eba <csp_rtable_find_route+0x22>
	return &entry->route;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	e000      	b.n	8009ebc <csp_rtable_find_route+0x24>
    }
    return NULL;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3710      	adds	r7, #16
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <csp_rtable_set_internal>:

int csp_rtable_set_internal(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	603a      	str	r2, [r7, #0]
 8009ecc:	461a      	mov	r2, r3
 8009ece:	4603      	mov	r3, r0
 8009ed0:	71fb      	strb	r3, [r7, #7]
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	71bb      	strb	r3, [r7, #6]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	717b      	strb	r3, [r7, #5]

	/* First see if the entry exists */
	csp_rtable_t * entry = csp_rtable_find(address, netmask, 1);
 8009eda:	79b9      	ldrb	r1, [r7, #6]
 8009edc:	79fb      	ldrb	r3, [r7, #7]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7ff ff85 	bl	8009df0 <csp_rtable_find>
 8009ee6:	60f8      	str	r0, [r7, #12]

	/* If not, create a new one */
	if (!entry) {
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d122      	bne.n	8009f34 <csp_rtable_set_internal+0x70>
		entry = csp_malloc(sizeof(*entry));
 8009eee:	2010      	movs	r0, #16
 8009ef0:	f7fd fd04 	bl	80078fc <csp_malloc>
 8009ef4:	60f8      	str	r0, [r7, #12]
		if (entry == NULL) {
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d102      	bne.n	8009f02 <csp_rtable_set_internal+0x3e>
			return CSP_ERR_NOMEM;
 8009efc:	f04f 33ff 	mov.w	r3, #4294967295
 8009f00:	e025      	b.n	8009f4e <csp_rtable_set_internal+0x8a>
		}

		entry->next = NULL;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	60da      	str	r2, [r3, #12]
		/* Add entry to linked-list */
		if (rtable == NULL) {
 8009f08:	4b13      	ldr	r3, [pc, #76]	@ (8009f58 <csp_rtable_set_internal+0x94>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d103      	bne.n	8009f18 <csp_rtable_set_internal+0x54>
			/* This is the first interface to be added */
			rtable = entry;
 8009f10:	4a11      	ldr	r2, [pc, #68]	@ (8009f58 <csp_rtable_set_internal+0x94>)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6013      	str	r3, [r2, #0]
 8009f16:	e00d      	b.n	8009f34 <csp_rtable_set_internal+0x70>
		} else {
			/* One or more interfaces were already added */
			csp_rtable_t * i = rtable;
 8009f18:	4b0f      	ldr	r3, [pc, #60]	@ (8009f58 <csp_rtable_set_internal+0x94>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 8009f1e:	e002      	b.n	8009f26 <csp_rtable_set_internal+0x62>
				i = i->next;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1f8      	bne.n	8009f20 <csp_rtable_set_internal+0x5c>
			}
			i->next = entry;
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	60da      	str	r2, [r3, #12]
		}
	}

	/* Fill in the data */
	entry->address = address;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	79fa      	ldrb	r2, [r7, #7]
 8009f38:	721a      	strb	r2, [r3, #8]
	entry->netmask = netmask;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	79ba      	ldrb	r2, [r7, #6]
 8009f3e:	725a      	strb	r2, [r3, #9]
	entry->route.iface = ifc;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	683a      	ldr	r2, [r7, #0]
 8009f44:	601a      	str	r2, [r3, #0]
	entry->route.via = via;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	797a      	ldrb	r2, [r7, #5]
 8009f4a:	711a      	strb	r2, [r3, #4]

	return CSP_ERR_NONE;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	24042cd4 	.word	0x24042cd4

08009f5c <csp_udp_new_packet>:
#include <csp/csp.h>
#include <csp/arch/csp_queue.h>

#include "../csp_conn.h"

void csp_udp_new_packet(csp_conn_t * conn, csp_packet_t * packet) {
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]

	/* Enqueue */
	if (csp_conn_enqueue_packet(conn, packet) < 0) {
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6839      	ldr	r1, [r7, #0]
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7fe f84e 	bl	800800c <csp_conn_enqueue_packet>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	da0b      	bge.n	8009f8e <csp_udp_new_packet+0x32>
		csp_log_error("Connection buffer queue full!");
 8009f76:	4b16      	ldr	r3, [pc, #88]	@ (8009fd0 <csp_udp_new_packet+0x74>)
 8009f78:	781b      	ldrb	r3, [r3, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d003      	beq.n	8009f86 <csp_udp_new_packet+0x2a>
 8009f7e:	4915      	ldr	r1, [pc, #84]	@ (8009fd4 <csp_udp_new_packet+0x78>)
 8009f80:	2000      	movs	r0, #0
 8009f82:	f7fe fbcd 	bl	8008720 <do_csp_debug>
		csp_buffer_free(packet);
 8009f86:	6838      	ldr	r0, [r7, #0]
 8009f88:	f7fd ffa4 	bl	8007ed4 <csp_buffer_free>
		return;
 8009f8c:	e01d      	b.n	8009fca <csp_udp_new_packet+0x6e>
	}

	/* Try to queue up the new connection pointer */
	if (conn->socket != NULL) {
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	691b      	ldr	r3, [r3, #16]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d019      	beq.n	8009fca <csp_udp_new_packet+0x6e>
		if (csp_queue_enqueue(conn->socket, &conn, 0) != CSP_QUEUE_OK) {
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	691b      	ldr	r3, [r3, #16]
 8009f9a:	1d39      	adds	r1, r7, #4
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fd fcf9 	bl	8007996 <csp_queue_enqueue>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d00c      	beq.n	8009fc4 <csp_udp_new_packet+0x68>
			csp_log_warn("Warning socket connection queue full");
 8009faa:	4b09      	ldr	r3, [pc, #36]	@ (8009fd0 <csp_udp_new_packet+0x74>)
 8009fac:	785b      	ldrb	r3, [r3, #1]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d003      	beq.n	8009fba <csp_udp_new_packet+0x5e>
 8009fb2:	4909      	ldr	r1, [pc, #36]	@ (8009fd8 <csp_udp_new_packet+0x7c>)
 8009fb4:	2001      	movs	r0, #1
 8009fb6:	f7fe fbb3 	bl	8008720 <do_csp_debug>
			csp_close(conn);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7fe fa2c 	bl	800841a <csp_close>
			return;
 8009fc2:	e002      	b.n	8009fca <csp_udp_new_packet+0x6e>
		}

		/* Ensure that this connection will not be posted to this socket again */
		conn->socket = NULL;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	611a      	str	r2, [r3, #16]
	}

}
 8009fca:	3708      	adds	r7, #8
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	2400008c 	.word	0x2400008c
 8009fd4:	08012200 	.word	0x08012200
 8009fd8:	08012220 	.word	0x08012220

08009fdc <RingBuffer_Create>:

#include "ring_buffer.h"

void RingBuffer_Create(s_RingBufferType *rb, uint32_t id, const char *name,
                         RingBufElement *buffer, RingBufCtr max_size)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
 8009fe8:	603b      	str	r3, [r7, #0]
    rb->id = id;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	68ba      	ldr	r2, [r7, #8]
 8009fee:	601a      	str	r2, [r3, #0]

    strncpy(rb->name, name, RINGBUFFER_NAME_MAX_LEN - 1);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	221f      	movs	r2, #31
 8009ff6:	6879      	ldr	r1, [r7, #4]
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f005 ffff 	bl	800fffc <strncpy>
    rb->name[RINGBUFFER_NAME_MAX_LEN - 1] = '\0';
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2200      	movs	r2, #0
 800a002:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    rb->buffer = buffer;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	683a      	ldr	r2, [r7, #0]
 800a00a:	625a      	str	r2, [r3, #36]	@ 0x24
    rb->max_size = max_size;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a010:	851a      	strh	r2, [r3, #40]	@ 0x28

    atomic_store_explicit(&rb->head, 0U, memory_order_release);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	332a      	adds	r3, #42	@ 0x2a
 800a016:	61fb      	str	r3, [r7, #28]
 800a018:	2300      	movs	r3, #0
 800a01a:	82fb      	strh	r3, [r7, #22]
 800a01c:	8afa      	ldrh	r2, [r7, #22]
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	f3bf 8f5b 	dmb	ish
 800a024:	801a      	strh	r2, [r3, #0]
    atomic_store_explicit(&rb->tail, 0U, memory_order_release);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	332c      	adds	r3, #44	@ 0x2c
 800a02a:	61bb      	str	r3, [r7, #24]
 800a02c:	2300      	movs	r3, #0
 800a02e:	82bb      	strh	r3, [r7, #20]
 800a030:	8aba      	ldrh	r2, [r7, #20]
 800a032:	69bb      	ldr	r3, [r7, #24]
 800a034:	f3bf 8f5b 	dmb	ish
 800a038:	801a      	strh	r2, [r3, #0]
}
 800a03a:	bf00      	nop
 800a03c:	3720      	adds	r7, #32
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <RingBuffer_Put>:

_Bool RingBuffer_Put(s_RingBufferType * const rb, RingBufElement const el)
{
 800a042:	b480      	push	{r7}
 800a044:	b08b      	sub	sp, #44	@ 0x2c
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	460b      	mov	r3, r1
 800a04c:	70fb      	strb	r3, [r7, #3]
//	__disable_irq();
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_relaxed) + 1U;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	332a      	adds	r3, #42	@ 0x2a
 800a052:	623b      	str	r3, [r7, #32]
 800a054:	6a3b      	ldr	r3, [r7, #32]
 800a056:	881b      	ldrh	r3, [r3, #0]
 800a058:	b29b      	uxth	r3, r3
 800a05a:	81fb      	strh	r3, [r7, #14]
 800a05c:	89fb      	ldrh	r3, [r7, #14]
 800a05e:	3301      	adds	r3, #1
 800a060:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (head == rb->max_size)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a066:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a068:	429a      	cmp	r2, r3
 800a06a:	d101      	bne.n	800a070 <RingBuffer_Put+0x2e>
    {
        head = 0U;
 800a06c:	2300      	movs	r3, #0
 800a06e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_acquire);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	332c      	adds	r3, #44	@ 0x2c
 800a074:	61fb      	str	r3, [r7, #28]
 800a076:	69fb      	ldr	r3, [r7, #28]
 800a078:	881b      	ldrh	r3, [r3, #0]
 800a07a:	f3bf 8f5b 	dmb	ish
 800a07e:	b29b      	uxth	r3, r3
 800a080:	81bb      	strh	r3, [r7, #12]
 800a082:	89bb      	ldrh	r3, [r7, #12]
 800a084:	837b      	strh	r3, [r7, #26]
    if (head != tail) // buffer NOT full?
 800a086:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a088:	8b7b      	ldrh	r3, [r7, #26]
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d018      	beq.n	800a0c0 <RingBuffer_Put+0x7e>
    {
        rb->buffer[atomic_load_explicit(&rb->head, memory_order_relaxed)] = el;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	322a      	adds	r2, #42	@ 0x2a
 800a096:	617a      	str	r2, [r7, #20]
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	8812      	ldrh	r2, [r2, #0]
 800a09c:	b292      	uxth	r2, r2
 800a09e:	817a      	strh	r2, [r7, #10]
 800a0a0:	897a      	ldrh	r2, [r7, #10]
 800a0a2:	4413      	add	r3, r2
 800a0a4:	78fa      	ldrb	r2, [r7, #3]
 800a0a6:	701a      	strb	r2, [r3, #0]
        atomic_store_explicit(&rb->head, head, memory_order_release);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	332a      	adds	r3, #42	@ 0x2a
 800a0ac:	613b      	str	r3, [r7, #16]
 800a0ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a0b0:	813b      	strh	r3, [r7, #8]
 800a0b2:	893a      	ldrh	r2, [r7, #8]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	f3bf 8f5b 	dmb	ish
 800a0ba:	801a      	strh	r2, [r3, #0]
//        __enable_irq();
        return true;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	e000      	b.n	800a0c2 <RingBuffer_Put+0x80>
    }
    else
    {
//    	__enable_irq();
        return false;
 800a0c0:	2300      	movs	r3, #0
    }
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	372c      	adds	r7, #44	@ 0x2c
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <RingBuffer_Get>:

_Bool RingBuffer_Get(s_RingBufferType * const rb, RingBufElement *pel)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b08b      	sub	sp, #44	@ 0x2c
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
 800a0d6:	6039      	str	r1, [r7, #0]
//	__disable_irq();
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	332c      	adds	r3, #44	@ 0x2c
 800a0dc:	623b      	str	r3, [r7, #32]
 800a0de:	6a3b      	ldr	r3, [r7, #32]
 800a0e0:	881b      	ldrh	r3, [r3, #0]
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	827b      	strh	r3, [r7, #18]
 800a0e6:	8a7b      	ldrh	r3, [r7, #18]
 800a0e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	332a      	adds	r3, #42	@ 0x2a
 800a0ee:	61fb      	str	r3, [r7, #28]
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	881b      	ldrh	r3, [r3, #0]
 800a0f4:	f3bf 8f5b 	dmb	ish
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	823b      	strh	r3, [r7, #16]
 800a0fc:	8a3b      	ldrh	r3, [r7, #16]
 800a0fe:	837b      	strh	r3, [r7, #26]
    if (head != tail)  // buffer NOT empty?
 800a100:	8b7a      	ldrh	r2, [r7, #26]
 800a102:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a104:	429a      	cmp	r2, r3
 800a106:	d01c      	beq.n	800a142 <RingBuffer_Get+0x74>
    {
        *pel = rb->buffer[tail];
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a10c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a10e:	4413      	add	r3, r2
 800a110:	781a      	ldrb	r2, [r3, #0]
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	701a      	strb	r2, [r3, #0]
        ++tail;
 800a116:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a118:	3301      	adds	r3, #1
 800a11a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (tail == rb->max_size)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a120:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a122:	429a      	cmp	r2, r3
 800a124:	d101      	bne.n	800a12a <RingBuffer_Get+0x5c>
        {
            tail = 0U;
 800a126:	2300      	movs	r3, #0
 800a128:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        atomic_store_explicit(&rb->tail, tail, memory_order_release);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	332c      	adds	r3, #44	@ 0x2c
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a132:	81fb      	strh	r3, [r7, #14]
 800a134:	89fa      	ldrh	r2, [r7, #14]
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f3bf 8f5b 	dmb	ish
 800a13c:	801a      	strh	r2, [r3, #0]
//    	__enable_irq();
        return true;
 800a13e:	2301      	movs	r3, #1
 800a140:	e000      	b.n	800a144 <RingBuffer_Get+0x76>
    }
    else
    {
//    	__enable_irq();
        return false;
 800a142:	2300      	movs	r3, #0
    }
}
 800a144:	4618      	mov	r0, r3
 800a146:	372c      	adds	r7, #44	@ 0x2c
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <RingBuffer_IsDataAvailable>:
    }
    return rb->buffer[tail];
}

_Bool RingBuffer_IsDataAvailable(s_RingBufferType * const rb)
{
 800a150:	b480      	push	{r7}
 800a152:	b089      	sub	sp, #36	@ 0x24
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	332a      	adds	r3, #42	@ 0x2a
 800a15c:	61fb      	str	r3, [r7, #28]
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	881b      	ldrh	r3, [r3, #0]
 800a162:	f3bf 8f5b 	dmb	ish
 800a166:	b29b      	uxth	r3, r3
 800a168:	823b      	strh	r3, [r7, #16]
 800a16a:	8a3b      	ldrh	r3, [r7, #16]
 800a16c:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	332c      	adds	r3, #44	@ 0x2c
 800a172:	617b      	str	r3, [r7, #20]
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	881b      	ldrh	r3, [r3, #0]
 800a178:	b29b      	uxth	r3, r3
 800a17a:	81fb      	strh	r3, [r7, #14]
 800a17c:	89fb      	ldrh	r3, [r7, #14]
 800a17e:	827b      	strh	r3, [r7, #18]
    return (head != tail);
 800a180:	8b7a      	ldrh	r2, [r7, #26]
 800a182:	8a7b      	ldrh	r3, [r7, #18]
 800a184:	429a      	cmp	r2, r3
 800a186:	bf14      	ite	ne
 800a188:	2301      	movne	r3, #1
 800a18a:	2300      	moveq	r3, #0
 800a18c:	b2db      	uxtb	r3, r3
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3724      	adds	r7, #36	@ 0x24
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr
	...

0800a19c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a1a2:	2003      	movs	r0, #3
 800a1a4:	f000 f968 	bl	800a478 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a1a8:	f002 fb8e 	bl	800c8c8 <HAL_RCC_GetSysClockFreq>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	4b15      	ldr	r3, [pc, #84]	@ (800a204 <HAL_Init+0x68>)
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	0a1b      	lsrs	r3, r3, #8
 800a1b4:	f003 030f 	and.w	r3, r3, #15
 800a1b8:	4913      	ldr	r1, [pc, #76]	@ (800a208 <HAL_Init+0x6c>)
 800a1ba:	5ccb      	ldrb	r3, [r1, r3]
 800a1bc:	f003 031f 	and.w	r3, r3, #31
 800a1c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a1c4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a204 <HAL_Init+0x68>)
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	f003 030f 	and.w	r3, r3, #15
 800a1ce:	4a0e      	ldr	r2, [pc, #56]	@ (800a208 <HAL_Init+0x6c>)
 800a1d0:	5cd3      	ldrb	r3, [r2, r3]
 800a1d2:	f003 031f 	and.w	r3, r3, #31
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	fa22 f303 	lsr.w	r3, r2, r3
 800a1dc:	4a0b      	ldr	r2, [pc, #44]	@ (800a20c <HAL_Init+0x70>)
 800a1de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a1e0:	4a0b      	ldr	r2, [pc, #44]	@ (800a210 <HAL_Init+0x74>)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a1e6:	200f      	movs	r0, #15
 800a1e8:	f000 f814 	bl	800a214 <HAL_InitTick>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d001      	beq.n	800a1f6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e002      	b.n	800a1fc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800a1f6:	f7f7 fb4d 	bl	8001894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a1fa:	2300      	movs	r3, #0
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3708      	adds	r7, #8
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}
 800a204:	58024400 	.word	0x58024400
 800a208:	08012294 	.word	0x08012294
 800a20c:	24000004 	.word	0x24000004
 800a210:	24000000 	.word	0x24000000

0800a214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800a21c:	4b15      	ldr	r3, [pc, #84]	@ (800a274 <HAL_InitTick+0x60>)
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d101      	bne.n	800a228 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e021      	b.n	800a26c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800a228:	4b13      	ldr	r3, [pc, #76]	@ (800a278 <HAL_InitTick+0x64>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	4b11      	ldr	r3, [pc, #68]	@ (800a274 <HAL_InitTick+0x60>)
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	4619      	mov	r1, r3
 800a232:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a236:	fbb3 f3f1 	udiv	r3, r3, r1
 800a23a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a23e:	4618      	mov	r0, r3
 800a240:	f000 f94d 	bl	800a4de <HAL_SYSTICK_Config>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e00e      	b.n	800a26c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2b0f      	cmp	r3, #15
 800a252:	d80a      	bhi.n	800a26a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a254:	2200      	movs	r2, #0
 800a256:	6879      	ldr	r1, [r7, #4]
 800a258:	f04f 30ff 	mov.w	r0, #4294967295
 800a25c:	f000 f917 	bl	800a48e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a260:	4a06      	ldr	r2, [pc, #24]	@ (800a27c <HAL_InitTick+0x68>)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a266:	2300      	movs	r3, #0
 800a268:	e000      	b.n	800a26c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800a26a:	2301      	movs	r3, #1
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3708      	adds	r7, #8
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}
 800a274:	240000d8 	.word	0x240000d8
 800a278:	24000000 	.word	0x24000000
 800a27c:	240000d4 	.word	0x240000d4

0800a280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a280:	b480      	push	{r7}
 800a282:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a284:	4b06      	ldr	r3, [pc, #24]	@ (800a2a0 <HAL_IncTick+0x20>)
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	461a      	mov	r2, r3
 800a28a:	4b06      	ldr	r3, [pc, #24]	@ (800a2a4 <HAL_IncTick+0x24>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4413      	add	r3, r2
 800a290:	4a04      	ldr	r2, [pc, #16]	@ (800a2a4 <HAL_IncTick+0x24>)
 800a292:	6013      	str	r3, [r2, #0]
}
 800a294:	bf00      	nop
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	240000d8 	.word	0x240000d8
 800a2a4:	24042cd8 	.word	0x24042cd8

0800a2a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	af00      	add	r7, sp, #0
  return uwTick;
 800a2ac:	4b03      	ldr	r3, [pc, #12]	@ (800a2bc <HAL_GetTick+0x14>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b8:	4770      	bx	lr
 800a2ba:	bf00      	nop
 800a2bc:	24042cd8 	.word	0x24042cd8

0800a2c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800a2c4:	4b03      	ldr	r3, [pc, #12]	@ (800a2d4 <HAL_GetREVID+0x14>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	0c1b      	lsrs	r3, r3, #16
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	5c001000 	.word	0x5c001000

0800a2d8 <__NVIC_SetPriorityGrouping>:
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f003 0307 	and.w	r3, r3, #7
 800a2e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a2e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a318 <__NVIC_SetPriorityGrouping+0x40>)
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a2f4:	4013      	ands	r3, r2
 800a2f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800a300:	4b06      	ldr	r3, [pc, #24]	@ (800a31c <__NVIC_SetPriorityGrouping+0x44>)
 800a302:	4313      	orrs	r3, r2
 800a304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a306:	4a04      	ldr	r2, [pc, #16]	@ (800a318 <__NVIC_SetPriorityGrouping+0x40>)
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	60d3      	str	r3, [r2, #12]
}
 800a30c:	bf00      	nop
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr
 800a318:	e000ed00 	.word	0xe000ed00
 800a31c:	05fa0000 	.word	0x05fa0000

0800a320 <__NVIC_GetPriorityGrouping>:
{
 800a320:	b480      	push	{r7}
 800a322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a324:	4b04      	ldr	r3, [pc, #16]	@ (800a338 <__NVIC_GetPriorityGrouping+0x18>)
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	0a1b      	lsrs	r3, r3, #8
 800a32a:	f003 0307 	and.w	r3, r3, #7
}
 800a32e:	4618      	mov	r0, r3
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr
 800a338:	e000ed00 	.word	0xe000ed00

0800a33c <__NVIC_EnableIRQ>:
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	4603      	mov	r3, r0
 800a344:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a346:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	db0b      	blt.n	800a366 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a34e:	88fb      	ldrh	r3, [r7, #6]
 800a350:	f003 021f 	and.w	r2, r3, #31
 800a354:	4907      	ldr	r1, [pc, #28]	@ (800a374 <__NVIC_EnableIRQ+0x38>)
 800a356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a35a:	095b      	lsrs	r3, r3, #5
 800a35c:	2001      	movs	r0, #1
 800a35e:	fa00 f202 	lsl.w	r2, r0, r2
 800a362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a366:	bf00      	nop
 800a368:	370c      	adds	r7, #12
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	e000e100 	.word	0xe000e100

0800a378 <__NVIC_SetPriority>:
{
 800a378:	b480      	push	{r7}
 800a37a:	b083      	sub	sp, #12
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	4603      	mov	r3, r0
 800a380:	6039      	str	r1, [r7, #0]
 800a382:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a384:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	db0a      	blt.n	800a3a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	b2da      	uxtb	r2, r3
 800a390:	490c      	ldr	r1, [pc, #48]	@ (800a3c4 <__NVIC_SetPriority+0x4c>)
 800a392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a396:	0112      	lsls	r2, r2, #4
 800a398:	b2d2      	uxtb	r2, r2
 800a39a:	440b      	add	r3, r1
 800a39c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a3a0:	e00a      	b.n	800a3b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	b2da      	uxtb	r2, r3
 800a3a6:	4908      	ldr	r1, [pc, #32]	@ (800a3c8 <__NVIC_SetPriority+0x50>)
 800a3a8:	88fb      	ldrh	r3, [r7, #6]
 800a3aa:	f003 030f 	and.w	r3, r3, #15
 800a3ae:	3b04      	subs	r3, #4
 800a3b0:	0112      	lsls	r2, r2, #4
 800a3b2:	b2d2      	uxtb	r2, r2
 800a3b4:	440b      	add	r3, r1
 800a3b6:	761a      	strb	r2, [r3, #24]
}
 800a3b8:	bf00      	nop
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr
 800a3c4:	e000e100 	.word	0xe000e100
 800a3c8:	e000ed00 	.word	0xe000ed00

0800a3cc <NVIC_EncodePriority>:
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b089      	sub	sp, #36	@ 0x24
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f003 0307 	and.w	r3, r3, #7
 800a3de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	f1c3 0307 	rsb	r3, r3, #7
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	bf28      	it	cs
 800a3ea:	2304      	movcs	r3, #4
 800a3ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a3ee:	69fb      	ldr	r3, [r7, #28]
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	2b06      	cmp	r3, #6
 800a3f4:	d902      	bls.n	800a3fc <NVIC_EncodePriority+0x30>
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	3b03      	subs	r3, #3
 800a3fa:	e000      	b.n	800a3fe <NVIC_EncodePriority+0x32>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a400:	f04f 32ff 	mov.w	r2, #4294967295
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	fa02 f303 	lsl.w	r3, r2, r3
 800a40a:	43da      	mvns	r2, r3
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	401a      	ands	r2, r3
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a414:	f04f 31ff 	mov.w	r1, #4294967295
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	fa01 f303 	lsl.w	r3, r1, r3
 800a41e:	43d9      	mvns	r1, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a424:	4313      	orrs	r3, r2
}
 800a426:	4618      	mov	r0, r3
 800a428:	3724      	adds	r7, #36	@ 0x24
 800a42a:	46bd      	mov	sp, r7
 800a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a430:	4770      	bx	lr
	...

0800a434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b082      	sub	sp, #8
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	3b01      	subs	r3, #1
 800a440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a444:	d301      	bcc.n	800a44a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a446:	2301      	movs	r3, #1
 800a448:	e00f      	b.n	800a46a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a44a:	4a0a      	ldr	r2, [pc, #40]	@ (800a474 <SysTick_Config+0x40>)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	3b01      	subs	r3, #1
 800a450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a452:	210f      	movs	r1, #15
 800a454:	f04f 30ff 	mov.w	r0, #4294967295
 800a458:	f7ff ff8e 	bl	800a378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a45c:	4b05      	ldr	r3, [pc, #20]	@ (800a474 <SysTick_Config+0x40>)
 800a45e:	2200      	movs	r2, #0
 800a460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a462:	4b04      	ldr	r3, [pc, #16]	@ (800a474 <SysTick_Config+0x40>)
 800a464:	2207      	movs	r2, #7
 800a466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3708      	adds	r7, #8
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	e000e010 	.word	0xe000e010

0800a478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f7ff ff29 	bl	800a2d8 <__NVIC_SetPriorityGrouping>
}
 800a486:	bf00      	nop
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b086      	sub	sp, #24
 800a492:	af00      	add	r7, sp, #0
 800a494:	4603      	mov	r3, r0
 800a496:	60b9      	str	r1, [r7, #8]
 800a498:	607a      	str	r2, [r7, #4]
 800a49a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a49c:	f7ff ff40 	bl	800a320 <__NVIC_GetPriorityGrouping>
 800a4a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	68b9      	ldr	r1, [r7, #8]
 800a4a6:	6978      	ldr	r0, [r7, #20]
 800a4a8:	f7ff ff90 	bl	800a3cc <NVIC_EncodePriority>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4b2:	4611      	mov	r1, r2
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f7ff ff5f 	bl	800a378 <__NVIC_SetPriority>
}
 800a4ba:	bf00      	nop
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a4cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f7ff ff33 	bl	800a33c <__NVIC_EnableIRQ>
}
 800a4d6:	bf00      	nop
 800a4d8:	3708      	adds	r7, #8
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}

0800a4de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b082      	sub	sp, #8
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7ff ffa4 	bl	800a434 <SysTick_Config>
 800a4ec:	4603      	mov	r3, r0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
	...

0800a4f8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b098      	sub	sp, #96	@ 0x60
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800a500:	4a84      	ldr	r2, [pc, #528]	@ (800a714 <HAL_FDCAN_Init+0x21c>)
 800a502:	f107 030c 	add.w	r3, r7, #12
 800a506:	4611      	mov	r1, r2
 800a508:	224c      	movs	r2, #76	@ 0x4c
 800a50a:	4618      	mov	r0, r3
 800a50c:	f005 fdfd 	bl	801010a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d101      	bne.n	800a51a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800a516:	2301      	movs	r3, #1
 800a518:	e1c6      	b.n	800a8a8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a7e      	ldr	r2, [pc, #504]	@ (800a718 <HAL_FDCAN_Init+0x220>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d106      	bne.n	800a532 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800a52c:	461a      	mov	r2, r3
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d106      	bne.n	800a54c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2200      	movs	r2, #0
 800a542:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7f7 f9be 	bl	80018c8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	699a      	ldr	r2, [r3, #24]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f022 0210 	bic.w	r2, r2, #16
 800a55a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a55c:	f7ff fea4 	bl	800a2a8 <HAL_GetTick>
 800a560:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a562:	e014      	b.n	800a58e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800a564:	f7ff fea0 	bl	800a2a8 <HAL_GetTick>
 800a568:	4602      	mov	r2, r0
 800a56a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a56c:	1ad3      	subs	r3, r2, r3
 800a56e:	2b0a      	cmp	r3, #10
 800a570:	d90d      	bls.n	800a58e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a578:	f043 0201 	orr.w	r2, r3, #1
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2203      	movs	r2, #3
 800a586:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800a58a:	2301      	movs	r3, #1
 800a58c:	e18c      	b.n	800a8a8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	699b      	ldr	r3, [r3, #24]
 800a594:	f003 0308 	and.w	r3, r3, #8
 800a598:	2b08      	cmp	r3, #8
 800a59a:	d0e3      	beq.n	800a564 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	699a      	ldr	r2, [r3, #24]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f042 0201 	orr.w	r2, r2, #1
 800a5aa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a5ac:	f7ff fe7c 	bl	800a2a8 <HAL_GetTick>
 800a5b0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a5b2:	e014      	b.n	800a5de <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800a5b4:	f7ff fe78 	bl	800a2a8 <HAL_GetTick>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a5bc:	1ad3      	subs	r3, r2, r3
 800a5be:	2b0a      	cmp	r3, #10
 800a5c0:	d90d      	bls.n	800a5de <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a5c8:	f043 0201 	orr.w	r2, r3, #1
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2203      	movs	r2, #3
 800a5d6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e164      	b.n	800a8a8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	699b      	ldr	r3, [r3, #24]
 800a5e4:	f003 0301 	and.w	r3, r3, #1
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d0e3      	beq.n	800a5b4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	699a      	ldr	r2, [r3, #24]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f042 0202 	orr.w	r2, r2, #2
 800a5fa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	7c1b      	ldrb	r3, [r3, #16]
 800a600:	2b01      	cmp	r3, #1
 800a602:	d108      	bne.n	800a616 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	699a      	ldr	r2, [r3, #24]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a612:	619a      	str	r2, [r3, #24]
 800a614:	e007      	b.n	800a626 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	699a      	ldr	r2, [r3, #24]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a624:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	7c5b      	ldrb	r3, [r3, #17]
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d108      	bne.n	800a640 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	699a      	ldr	r2, [r3, #24]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a63c:	619a      	str	r2, [r3, #24]
 800a63e:	e007      	b.n	800a650 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	699a      	ldr	r2, [r3, #24]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a64e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	7c9b      	ldrb	r3, [r3, #18]
 800a654:	2b01      	cmp	r3, #1
 800a656:	d108      	bne.n	800a66a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	699a      	ldr	r2, [r3, #24]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a666:	619a      	str	r2, [r3, #24]
 800a668:	e007      	b.n	800a67a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	699a      	ldr	r2, [r3, #24]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a678:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	699b      	ldr	r3, [r3, #24]
 800a680:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	689a      	ldr	r2, [r3, #8]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	430a      	orrs	r2, r1
 800a68e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	699a      	ldr	r2, [r3, #24]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800a69e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	691a      	ldr	r2, [r3, #16]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f022 0210 	bic.w	r2, r2, #16
 800a6ae:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d108      	bne.n	800a6ca <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	699a      	ldr	r2, [r3, #24]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f042 0204 	orr.w	r2, r2, #4
 800a6c6:	619a      	str	r2, [r3, #24]
 800a6c8:	e030      	b.n	800a72c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d02c      	beq.n	800a72c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	2b02      	cmp	r3, #2
 800a6d8:	d020      	beq.n	800a71c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	699a      	ldr	r2, [r3, #24]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a6e8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	691a      	ldr	r2, [r3, #16]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f042 0210 	orr.w	r2, r2, #16
 800a6f8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	d114      	bne.n	800a72c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	699a      	ldr	r2, [r3, #24]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f042 0220 	orr.w	r2, r2, #32
 800a710:	619a      	str	r2, [r3, #24]
 800a712:	e00b      	b.n	800a72c <HAL_FDCAN_Init+0x234>
 800a714:	08012248 	.word	0x08012248
 800a718:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	699a      	ldr	r2, [r3, #24]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f042 0220 	orr.w	r2, r2, #32
 800a72a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	699b      	ldr	r3, [r3, #24]
 800a730:	3b01      	subs	r3, #1
 800a732:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	69db      	ldr	r3, [r3, #28]
 800a738:	3b01      	subs	r3, #1
 800a73a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a73c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6a1b      	ldr	r3, [r3, #32]
 800a742:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800a744:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	3b01      	subs	r3, #1
 800a74e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800a754:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800a756:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a760:	d115      	bne.n	800a78e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a766:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a76c:	3b01      	subs	r3, #1
 800a76e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a770:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a776:	3b01      	subs	r3, #1
 800a778:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800a77a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a782:	3b01      	subs	r3, #1
 800a784:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800a78a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800a78c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00a      	beq.n	800a7ac <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7b4:	4413      	add	r3, r2
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d011      	beq.n	800a7de <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a7c2:	f023 0107 	bic.w	r1, r3, #7
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	3360      	adds	r3, #96	@ 0x60
 800a7ce:	443b      	add	r3, r7
 800a7d0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	430a      	orrs	r2, r1
 800a7da:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d011      	beq.n	800a80a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a7ee:	f023 0107 	bic.w	r1, r3, #7
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	3360      	adds	r3, #96	@ 0x60
 800a7fa:	443b      	add	r3, r7
 800a7fc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	430a      	orrs	r2, r1
 800a806:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d012      	beq.n	800a838 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a81a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	3360      	adds	r3, #96	@ 0x60
 800a826:	443b      	add	r3, r7
 800a828:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800a82c:	011a      	lsls	r2, r3, #4
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	430a      	orrs	r2, r1
 800a834:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d012      	beq.n	800a866 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a848:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a850:	009b      	lsls	r3, r3, #2
 800a852:	3360      	adds	r3, #96	@ 0x60
 800a854:	443b      	add	r3, r7
 800a856:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800a85a:	021a      	lsls	r2, r3, #8
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	430a      	orrs	r2, r1
 800a862:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4a11      	ldr	r2, [pc, #68]	@ (800a8b0 <HAL_FDCAN_Init+0x3b8>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d107      	bne.n	800a880 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	689a      	ldr	r2, [r3, #8]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	f022 0203 	bic.w	r2, r2, #3
 800a87e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2201      	movs	r2, #1
 800a894:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 fdf7 	bl	800b48c <FDCAN_CalcultateRamBlockAddresses>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800a8a4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3760      	adds	r7, #96	@ 0x60
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	4000a000 	.word	0x4000a000

0800a8b4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b087      	sub	sp, #28
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800a8c4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	d002      	beq.n	800a8d2 <HAL_FDCAN_ConfigFilter+0x1e>
 800a8cc:	7bfb      	ldrb	r3, [r7, #15]
 800a8ce:	2b02      	cmp	r3, #2
 800a8d0:	d157      	bne.n	800a982 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d12b      	bne.n	800a932 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	68db      	ldr	r3, [r3, #12]
 800a8de:	2b07      	cmp	r3, #7
 800a8e0:	d10d      	bne.n	800a8fe <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	69db      	ldr	r3, [r3, #28]
 800a8ec:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800a8ee:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800a8f4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800a8f6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800a8fa:	617b      	str	r3, [r7, #20]
 800a8fc:	e00e      	b.n	800a91c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	689b      	ldr	r3, [r3, #8]
 800a902:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a90a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800a912:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a918:	4313      	orrs	r3, r2
 800a91a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	4413      	add	r3, r2
 800a928:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	697a      	ldr	r2, [r7, #20]
 800a92e:	601a      	str	r2, [r3, #0]
 800a930:	e025      	b.n	800a97e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	075a      	lsls	r2, r3, #29
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	2b07      	cmp	r3, #7
 800a946:	d103      	bne.n	800a950 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	699b      	ldr	r3, [r3, #24]
 800a94c:	613b      	str	r3, [r7, #16]
 800a94e:	e006      	b.n	800a95e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	079a      	lsls	r2, r3, #30
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	695b      	ldr	r3, [r3, #20]
 800a95a:	4313      	orrs	r3, r2
 800a95c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	00db      	lsls	r3, r3, #3
 800a968:	4413      	add	r3, r2
 800a96a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	697a      	ldr	r2, [r7, #20]
 800a970:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	3304      	adds	r3, #4
 800a976:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	693a      	ldr	r2, [r7, #16]
 800a97c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800a97e:	2300      	movs	r3, #0
 800a980:	e008      	b.n	800a994 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a988:	f043 0202 	orr.w	r2, r3, #2
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
  }
}
 800a994:	4618      	mov	r0, r3
 800a996:	371c      	adds	r7, #28
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d111      	bne.n	800a9d8 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2202      	movs	r2, #2
 800a9b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	699a      	ldr	r2, [r3, #24]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f022 0201 	bic.w	r2, r2, #1
 800a9ca:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	e008      	b.n	800a9ea <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a9de:	f043 0204 	orr.w	r2, r3, #4
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800a9e8:	2301      	movs	r3, #1
  }
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	370c      	adds	r7, #12
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f4:	4770      	bx	lr

0800a9f6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b086      	sub	sp, #24
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	60f8      	str	r0, [r7, #12]
 800a9fe:	60b9      	str	r1, [r7, #8]
 800aa00:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d141      	bne.n	800aa92 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aa16:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d109      	bne.n	800aa32 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aa24:	f043 0220 	orr.w	r2, r3, #32
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e038      	b.n	800aaa4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800aa3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d009      	beq.n	800aa56 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aa48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	e026      	b.n	800aaa4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800aa5e:	0c1b      	lsrs	r3, r3, #16
 800aa60:	f003 031f 	and.w	r3, r3, #31
 800aa64:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	68b9      	ldr	r1, [r7, #8]
 800aa6c:	68f8      	ldr	r0, [r7, #12]
 800aa6e:	f000 fe93 	bl	800b798 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	2101      	movs	r1, #1
 800aa78:	697a      	ldr	r2, [r7, #20]
 800aa7a:	fa01 f202 	lsl.w	r2, r1, r2
 800aa7e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800aa82:	2201      	movs	r2, #1
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	409a      	lsls	r2, r3
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	e008      	b.n	800aaa4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aa98:	f043 0208 	orr.w	r2, r3, #8
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800aaa2:	2301      	movs	r3, #1
  }
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3718      	adds	r7, #24
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b08b      	sub	sp, #44	@ 0x2c
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	607a      	str	r2, [r7, #4]
 800aab8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800aaba:	2300      	movs	r3, #0
 800aabc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800aac4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800aac6:	7efb      	ldrb	r3, [r7, #27]
 800aac8:	2b02      	cmp	r3, #2
 800aaca:	f040 8149 	bne.w	800ad60 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	2b40      	cmp	r3, #64	@ 0x40
 800aad2:	d14c      	bne.n	800ab6e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aadc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d109      	bne.n	800aaf8 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aaea:	f043 0220 	orr.w	r2, r3, #32
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e13c      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ab00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d109      	bne.n	800ab1c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	e12a      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ab24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab2c:	d10a      	bne.n	800ab44 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ab36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab3e:	d101      	bne.n	800ab44 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800ab40:	2301      	movs	r3, #1
 800ab42:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ab4c:	0a1b      	lsrs	r3, r3, #8
 800ab4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab52:	69fa      	ldr	r2, [r7, #28]
 800ab54:	4413      	add	r3, r2
 800ab56:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab60:	69f9      	ldr	r1, [r7, #28]
 800ab62:	fb01 f303 	mul.w	r3, r1, r3
 800ab66:	009b      	lsls	r3, r3, #2
 800ab68:	4413      	add	r3, r2
 800ab6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab6c:	e068      	b.n	800ac40 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2b41      	cmp	r3, #65	@ 0x41
 800ab72:	d14c      	bne.n	800ac0e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab7c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d109      	bne.n	800ab98 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab8a:	f043 0220 	orr.w	r2, r3, #32
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800ab94:	2301      	movs	r3, #1
 800ab96:	e0ec      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800aba0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d109      	bne.n	800abbc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	e0da      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800abc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800abc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abcc:	d10a      	bne.n	800abe4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800abd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800abda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800abde:	d101      	bne.n	800abe4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800abe0:	2301      	movs	r3, #1
 800abe2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800abec:	0a1b      	lsrs	r3, r3, #8
 800abee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800abf2:	69fa      	ldr	r2, [r7, #28]
 800abf4:	4413      	add	r3, r2
 800abf6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac00:	69f9      	ldr	r1, [r7, #28]
 800ac02:	fb01 f303 	mul.w	r3, r1, r3
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	4413      	add	r3, r2
 800ac0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac0c:	e018      	b.n	800ac40 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac12:	68ba      	ldr	r2, [r7, #8]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d309      	bcc.n	800ac2c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac1e:	f043 0220 	orr.w	r2, r3, #32
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e0a2      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac34:	68b9      	ldr	r1, [r7, #8]
 800ac36:	fb01 f303 	mul.w	r3, r1, r3
 800ac3a:	009b      	lsls	r3, r3, #2
 800ac3c:	4413      	add	r3, r2
 800ac3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800ac40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d107      	bne.n	800ac64 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800ac54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	0c9b      	lsrs	r3, r3, #18
 800ac5a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	601a      	str	r2, [r3, #0]
 800ac62:	e005      	b.n	800ac70 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800ac64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800ac70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800ac7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800ac88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8a:	3304      	adds	r3, #4
 800ac8c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800ac98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	0c1b      	lsrs	r3, r3, #16
 800ac9e:	f003 020f 	and.w	r2, r3, #15
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800acb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800acbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	0e1b      	lsrs	r3, r3, #24
 800acc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800accc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	0fda      	lsrs	r2, r3, #31
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800acd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd8:	3304      	adds	r3, #4
 800acda:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800acdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acde:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800ace0:	2300      	movs	r3, #0
 800ace2:	623b      	str	r3, [r7, #32]
 800ace4:	e00a      	b.n	800acfc <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	6a3b      	ldr	r3, [r7, #32]
 800acea:	441a      	add	r2, r3
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	6a3b      	ldr	r3, [r7, #32]
 800acf0:	440b      	add	r3, r1
 800acf2:	7812      	ldrb	r2, [r2, #0]
 800acf4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	3301      	adds	r3, #1
 800acfa:	623b      	str	r3, [r7, #32]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	68db      	ldr	r3, [r3, #12]
 800ad00:	4a1f      	ldr	r2, [pc, #124]	@ (800ad80 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800ad02:	5cd3      	ldrb	r3, [r2, r3]
 800ad04:	461a      	mov	r2, r3
 800ad06:	6a3b      	ldr	r3, [r7, #32]
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d3ec      	bcc.n	800ace6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	2b40      	cmp	r3, #64	@ 0x40
 800ad10:	d105      	bne.n	800ad1e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	69fa      	ldr	r2, [r7, #28]
 800ad18:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800ad1c:	e01e      	b.n	800ad5c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	2b41      	cmp	r3, #65	@ 0x41
 800ad22:	d105      	bne.n	800ad30 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	69fa      	ldr	r2, [r7, #28]
 800ad2a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800ad2e:	e015      	b.n	800ad5c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	2b1f      	cmp	r3, #31
 800ad34:	d808      	bhi.n	800ad48 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2101      	movs	r1, #1
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	fa01 f202 	lsl.w	r2, r1, r2
 800ad42:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800ad46:	e009      	b.n	800ad5c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	f003 021f 	and.w	r2, r3, #31
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2101      	movs	r1, #1
 800ad54:	fa01 f202 	lsl.w	r2, r1, r2
 800ad58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	e008      	b.n	800ad72 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ad66:	f043 0208 	orr.w	r2, r3, #8
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
  }
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	372c      	adds	r7, #44	@ 0x2c
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
 800ad7e:	bf00      	nop
 800ad80:	08012378 	.word	0x08012378

0800ad84 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ad96:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800ad98:	7dfb      	ldrb	r3, [r7, #23]
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d002      	beq.n	800ada4 <HAL_FDCAN_ActivateNotification+0x20>
 800ad9e:	7dfb      	ldrb	r3, [r7, #23]
 800ada0:	2b02      	cmp	r3, #2
 800ada2:	d155      	bne.n	800ae50 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	4013      	ands	r3, r2
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d108      	bne.n	800adc4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f042 0201 	orr.w	r2, r2, #1
 800adc0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800adc2:	e014      	b.n	800adee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	4013      	ands	r3, r2
 800adce:	68ba      	ldr	r2, [r7, #8]
 800add0:	429a      	cmp	r2, r3
 800add2:	d108      	bne.n	800ade6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f042 0202 	orr.w	r2, r2, #2
 800ade2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ade4:	e003      	b.n	800adee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2203      	movs	r2, #3
 800adec:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d009      	beq.n	800ae0c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	430a      	orrs	r2, r1
 800ae08:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d009      	beq.n	800ae2a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	687a      	ldr	r2, [r7, #4]
 800ae24:	430a      	orrs	r2, r1
 800ae26:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	4b0f      	ldr	r3, [pc, #60]	@ (800ae70 <HAL_FDCAN_ActivateNotification+0xec>)
 800ae34:	4013      	ands	r3, r2
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	6812      	ldr	r2, [r2, #0]
 800ae3a:	430b      	orrs	r3, r1
 800ae3c:	6553      	str	r3, [r2, #84]	@ 0x54
 800ae3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae74 <HAL_FDCAN_ActivateNotification+0xf0>)
 800ae40:	695a      	ldr	r2, [r3, #20]
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	0f9b      	lsrs	r3, r3, #30
 800ae46:	490b      	ldr	r1, [pc, #44]	@ (800ae74 <HAL_FDCAN_ActivateNotification+0xf0>)
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	e008      	b.n	800ae62 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ae56:	f043 0202 	orr.w	r2, r3, #2
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800ae60:	2301      	movs	r3, #1
  }
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	371c      	adds	r7, #28
 800ae66:	46bd      	mov	sp, r7
 800ae68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6c:	4770      	bx	lr
 800ae6e:	bf00      	nop
 800ae70:	3fcfffff 	.word	0x3fcfffff
 800ae74:	4000a800 	.word	0x4000a800

0800ae78 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b096      	sub	sp, #88	@ 0x58
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800ae80:	4b9a      	ldr	r3, [pc, #616]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800ae82:	691b      	ldr	r3, [r3, #16]
 800ae84:	079b      	lsls	r3, r3, #30
 800ae86:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800ae88:	4b98      	ldr	r3, [pc, #608]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800ae8a:	695b      	ldr	r3, [r3, #20]
 800ae8c:	079b      	lsls	r3, r3, #30
 800ae8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae90:	4013      	ands	r3, r2
 800ae92:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae9a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ae9e:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aea6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aea8:	4013      	ands	r3, r2
 800aeaa:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeb2:	f003 030f 	and.w	r3, r3, #15
 800aeb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aebe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aec0:	4013      	ands	r3, r2
 800aec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aece:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aed8:	4013      	ands	r3, r2
 800aeda:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aee2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800aee6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aef0:	4013      	ands	r3, r2
 800aef2:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aefa:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800aefe:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af08:	4013      	ands	r3, r2
 800af0a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800af1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af1e:	0a1b      	lsrs	r3, r3, #8
 800af20:	f003 0301 	and.w	r3, r3, #1
 800af24:	2b00      	cmp	r3, #0
 800af26:	d010      	beq.n	800af4a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800af28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2a:	0a1b      	lsrs	r3, r3, #8
 800af2c:	f003 0301 	and.w	r3, r3, #1
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00a      	beq.n	800af4a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af3c:	651a      	str	r2, [r3, #80]	@ 0x50
 800af3e:	4b6b      	ldr	r3, [pc, #428]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800af40:	2200      	movs	r2, #0
 800af42:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fa54 	bl	800b3f2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800af4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af4c:	0a9b      	lsrs	r3, r3, #10
 800af4e:	f003 0301 	and.w	r3, r3, #1
 800af52:	2b00      	cmp	r3, #0
 800af54:	d01d      	beq.n	800af92 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800af56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af58:	0a9b      	lsrs	r3, r3, #10
 800af5a:	f003 0301 	and.w	r3, r3, #1
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d017      	beq.n	800af92 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800af6a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800af74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af76:	4013      	ands	r3, r2
 800af78:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800af82:	651a      	str	r2, [r3, #80]	@ 0x50
 800af84:	4b59      	ldr	r3, [pc, #356]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800af86:	2200      	movs	r2, #0
 800af88:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800af8a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f000 fa07 	bl	800b3a0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800af92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00d      	beq.n	800afb4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800af9e:	4b54      	ldr	r3, [pc, #336]	@ (800b0f0 <HAL_FDCAN_IRQHandler+0x278>)
 800afa0:	400b      	ands	r3, r1
 800afa2:	6513      	str	r3, [r2, #80]	@ 0x50
 800afa4:	4a51      	ldr	r2, [pc, #324]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800afa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afa8:	0f9b      	lsrs	r3, r3, #30
 800afaa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800afac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 f9c0 	bl	800b334 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800afb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00d      	beq.n	800afd6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800afc0:	4b4b      	ldr	r3, [pc, #300]	@ (800b0f0 <HAL_FDCAN_IRQHandler+0x278>)
 800afc2:	400b      	ands	r3, r1
 800afc4:	6513      	str	r3, [r2, #80]	@ 0x50
 800afc6:	4a49      	ldr	r2, [pc, #292]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800afc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800afca:	0f9b      	lsrs	r3, r3, #30
 800afcc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800afce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f000 f9ba 	bl	800b34a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800afd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d00d      	beq.n	800aff8 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681a      	ldr	r2, [r3, #0]
 800afe0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800afe2:	4b43      	ldr	r3, [pc, #268]	@ (800b0f0 <HAL_FDCAN_IRQHandler+0x278>)
 800afe4:	400b      	ands	r3, r1
 800afe6:	6513      	str	r3, [r2, #80]	@ 0x50
 800afe8:	4a40      	ldr	r2, [pc, #256]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800afea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afec:	0f9b      	lsrs	r3, r3, #30
 800afee:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800aff0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7fe fb28 	bl	8009648 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800aff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800affa:	2b00      	cmp	r3, #0
 800affc:	d00d      	beq.n	800b01a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681a      	ldr	r2, [r3, #0]
 800b002:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b004:	4b3a      	ldr	r3, [pc, #232]	@ (800b0f0 <HAL_FDCAN_IRQHandler+0x278>)
 800b006:	400b      	ands	r3, r1
 800b008:	6513      	str	r3, [r2, #80]	@ 0x50
 800b00a:	4a38      	ldr	r2, [pc, #224]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800b00c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b00e:	0f9b      	lsrs	r3, r3, #30
 800b010:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b012:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 f9a3 	bl	800b360 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b01a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b01c:	0adb      	lsrs	r3, r3, #11
 800b01e:	f003 0301 	and.w	r3, r3, #1
 800b022:	2b00      	cmp	r3, #0
 800b024:	d010      	beq.n	800b048 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b028:	0adb      	lsrs	r3, r3, #11
 800b02a:	f003 0301 	and.w	r3, r3, #1
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d00a      	beq.n	800b048 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b03a:	651a      	str	r2, [r3, #80]	@ 0x50
 800b03c:	4b2b      	ldr	r3, [pc, #172]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800b03e:	2200      	movs	r2, #0
 800b040:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 f997 	bl	800b376 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b04a:	0a5b      	lsrs	r3, r3, #9
 800b04c:	f003 0301 	and.w	r3, r3, #1
 800b050:	2b00      	cmp	r3, #0
 800b052:	d01d      	beq.n	800b090 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b056:	0a5b      	lsrs	r3, r3, #9
 800b058:	f003 0301 	and.w	r3, r3, #1
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d017      	beq.n	800b090 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b068:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b074:	4013      	ands	r3, r2
 800b076:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b080:	651a      	str	r2, [r3, #80]	@ 0x50
 800b082:	4b1a      	ldr	r3, [pc, #104]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800b084:	2200      	movs	r2, #0
 800b086:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b088:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f000 f97d 	bl	800b38a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b092:	0cdb      	lsrs	r3, r3, #19
 800b094:	f003 0301 	and.w	r3, r3, #1
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d010      	beq.n	800b0be <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09e:	0cdb      	lsrs	r3, r3, #19
 800b0a0:	f003 0301 	and.w	r3, r3, #1
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00a      	beq.n	800b0be <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b0b0:	651a      	str	r2, [r3, #80]	@ 0x50
 800b0b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f97c 	bl	800b3b6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b0be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0c0:	0c1b      	lsrs	r3, r3, #16
 800b0c2:	f003 0301 	and.w	r3, r3, #1
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d016      	beq.n	800b0f8 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0cc:	0c1b      	lsrs	r3, r3, #16
 800b0ce:	f003 0301 	and.w	r3, r3, #1
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d010      	beq.n	800b0f8 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b0de:	651a      	str	r2, [r3, #80]	@ 0x50
 800b0e0:	4b02      	ldr	r3, [pc, #8]	@ (800b0ec <HAL_FDCAN_IRQHandler+0x274>)
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	e004      	b.n	800b0f4 <HAL_FDCAN_IRQHandler+0x27c>
 800b0ea:	bf00      	nop
 800b0ec:	4000a800 	.word	0x4000a800
 800b0f0:	3fcfffff 	.word	0x3fcfffff
 800b0f4:	f000 f969 	bl	800b3ca <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0fa:	0c9b      	lsrs	r3, r3, #18
 800b0fc:	f003 0301 	and.w	r3, r3, #1
 800b100:	2b00      	cmp	r3, #0
 800b102:	d010      	beq.n	800b126 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b106:	0c9b      	lsrs	r3, r3, #18
 800b108:	f003 0301 	and.w	r3, r3, #1
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d00a      	beq.n	800b126 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b118:	651a      	str	r2, [r3, #80]	@ 0x50
 800b11a:	4b83      	ldr	r3, [pc, #524]	@ (800b328 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b11c:	2200      	movs	r2, #0
 800b11e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f95c 	bl	800b3de <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b128:	0c5b      	lsrs	r3, r3, #17
 800b12a:	f003 0301 	and.w	r3, r3, #1
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d015      	beq.n	800b15e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b134:	0c5b      	lsrs	r3, r3, #17
 800b136:	f003 0301 	and.w	r3, r3, #1
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00f      	beq.n	800b15e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b146:	651a      	str	r2, [r3, #80]	@ 0x50
 800b148:	4b77      	ldr	r3, [pc, #476]	@ (800b328 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b154:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b15e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b160:	2b00      	cmp	r3, #0
 800b162:	d00d      	beq.n	800b180 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b16a:	4b70      	ldr	r3, [pc, #448]	@ (800b32c <HAL_FDCAN_IRQHandler+0x4b4>)
 800b16c:	400b      	ands	r3, r1
 800b16e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b170:	4a6d      	ldr	r2, [pc, #436]	@ (800b328 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b174:	0f9b      	lsrs	r3, r3, #30
 800b176:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b178:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f000 f94d 	bl	800b41a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b182:	2b00      	cmp	r3, #0
 800b184:	d011      	beq.n	800b1aa <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b18c:	4b67      	ldr	r3, [pc, #412]	@ (800b32c <HAL_FDCAN_IRQHandler+0x4b4>)
 800b18e:	400b      	ands	r3, r1
 800b190:	6513      	str	r3, [r2, #80]	@ 0x50
 800b192:	4a65      	ldr	r2, [pc, #404]	@ (800b328 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b196:	0f9b      	lsrs	r3, r3, #30
 800b198:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b1a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1a2:	431a      	orrs	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	4a60      	ldr	r2, [pc, #384]	@ (800b330 <HAL_FDCAN_IRQHandler+0x4b8>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	f040 80ac 	bne.w	800b30e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	f003 0303 	and.w	r3, r3, #3
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	f000 80a4 	beq.w	800b30e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	6a1b      	ldr	r3, [r3, #32]
 800b1cc:	f003 030f 	and.w	r3, r3, #15
 800b1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1da:	4013      	ands	r3, r2
 800b1dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	6a1b      	ldr	r3, [r3, #32]
 800b1e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b1e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1f2:	4013      	ands	r3, r2
 800b1f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	6a1b      	ldr	r3, [r3, #32]
 800b1fc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b200:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b20a:	4013      	ands	r3, r2
 800b20c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	6a1b      	ldr	r3, [r3, #32]
 800b214:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800b218:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	685b      	ldr	r3, [r3, #4]
 800b21e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b220:	6a3a      	ldr	r2, [r7, #32]
 800b222:	4013      	ands	r3, r2
 800b224:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	6a1b      	ldr	r3, [r3, #32]
 800b22c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800b230:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	685b      	ldr	r3, [r3, #4]
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	69fa      	ldr	r2, [r7, #28]
 800b23a:	4013      	ands	r3, r2
 800b23c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b244:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	685b      	ldr	r3, [r3, #4]
 800b24a:	6a1b      	ldr	r3, [r3, #32]
 800b24c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800b24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b250:	2b00      	cmp	r3, #0
 800b252:	d007      	beq.n	800b264 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b25a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800b25c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 f8e6 	bl	800b430 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800b264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b266:	2b00      	cmp	r3, #0
 800b268:	d007      	beq.n	800b27a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b270:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800b272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f000 f8e6 	bl	800b446 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800b27a:	69bb      	ldr	r3, [r7, #24]
 800b27c:	099b      	lsrs	r3, r3, #6
 800b27e:	f003 0301 	and.w	r3, r3, #1
 800b282:	2b00      	cmp	r3, #0
 800b284:	d01a      	beq.n	800b2bc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	099b      	lsrs	r3, r3, #6
 800b28a:	f003 0301 	and.w	r3, r3, #1
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d014      	beq.n	800b2bc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b298:	0c1b      	lsrs	r3, r3, #16
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b2a8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	2240      	movs	r2, #64	@ 0x40
 800b2b0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	6939      	ldr	r1, [r7, #16]
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f000 f8d0 	bl	800b45c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800b2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d007      	beq.n	800b2d2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2c8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800b2ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 f8d1 	bl	800b474 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800b2d2:	6a3b      	ldr	r3, [r7, #32]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00b      	beq.n	800b2f0 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	685b      	ldr	r3, [r3, #4]
 800b2dc:	6a3a      	ldr	r2, [r7, #32]
 800b2de:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b2e6:	6a3b      	ldr	r3, [r7, #32]
 800b2e8:	431a      	orrs	r2, r3
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800b2f0:	69fb      	ldr	r3, [r7, #28]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d00b      	beq.n	800b30e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	69fa      	ldr	r2, [r7, #28]
 800b2fc:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b304:	69fb      	ldr	r3, [r7, #28]
 800b306:	431a      	orrs	r2, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b314:	2b00      	cmp	r3, #0
 800b316:	d002      	beq.n	800b31e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 f874 	bl	800b406 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b31e:	bf00      	nop
 800b320:	3758      	adds	r7, #88	@ 0x58
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	4000a800 	.word	0x4000a800
 800b32c:	3fcfffff 	.word	0x3fcfffff
 800b330:	4000a000 	.word	0x4000a000

0800b334 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800b33e:	bf00      	nop
 800b340:	370c      	adds	r7, #12
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b34a:	b480      	push	{r7}
 800b34c:	b083      	sub	sp, #12
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b354:	bf00      	nop
 800b356:	370c      	adds	r7, #12
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800b360:	b480      	push	{r7}
 800b362:	b083      	sub	sp, #12
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800b36a:	bf00      	nop
 800b36c:	370c      	adds	r7, #12
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr

0800b376 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b376:	b480      	push	{r7}
 800b378:	b083      	sub	sp, #12
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b37e:	bf00      	nop
 800b380:	370c      	adds	r7, #12
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr

0800b38a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b38a:	b480      	push	{r7}
 800b38c:	b083      	sub	sp, #12
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
 800b392:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800b394:	bf00      	nop
 800b396:	370c      	adds	r7, #12
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr

0800b3a0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b083      	sub	sp, #12
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b3aa:	bf00      	nop
 800b3ac:	370c      	adds	r7, #12
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b3b6:	b480      	push	{r7}
 800b3b8:	b083      	sub	sp, #12
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800b3be:	bf00      	nop
 800b3c0:	370c      	adds	r7, #12
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr

0800b3ca <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b3ca:	b480      	push	{r7}
 800b3cc:	b083      	sub	sp, #12
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b3d2:	bf00      	nop
 800b3d4:	370c      	adds	r7, #12
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr

0800b3de <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b3de:	b480      	push	{r7}
 800b3e0:	b083      	sub	sp, #12
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b3e6:	bf00      	nop
 800b3e8:	370c      	adds	r7, #12
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr

0800b3f2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b3f2:	b480      	push	{r7}
 800b3f4:	b083      	sub	sp, #12
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b3fa:	bf00      	nop
 800b3fc:	370c      	adds	r7, #12
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr

0800b406 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b406:	b480      	push	{r7}
 800b408:	b083      	sub	sp, #12
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b40e:	bf00      	nop
 800b410:	370c      	adds	r7, #12
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr

0800b41a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b41a:	b480      	push	{r7}
 800b41c:	b083      	sub	sp, #12
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
 800b422:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b424:	bf00      	nop
 800b426:	370c      	adds	r7, #12
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800b43a:	bf00      	nop
 800b43c:	370c      	adds	r7, #12
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr

0800b446 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800b446:	b480      	push	{r7}
 800b448:	b083      	sub	sp, #12
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
 800b44e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800b450:	bf00      	nop
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr

0800b45c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b085      	sub	sp, #20
 800b460:	af00      	add	r7, sp, #0
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800b468:	bf00      	nop
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800b474:	b480      	push	{r7}
 800b476:	b083      	sub	sp, #12
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800b47e:	bf00      	nop
 800b480:	370c      	adds	r7, #12
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
	...

0800b48c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b085      	sub	sp, #20
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b498:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800b4a2:	4ba7      	ldr	r3, [pc, #668]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b4a4:	4013      	ands	r3, r2
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	0091      	lsls	r1, r2, #2
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	6812      	ldr	r2, [r2, #0]
 800b4ae:	430b      	orrs	r3, r1
 800b4b0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b4bc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c4:	041a      	lsls	r2, r3, #16
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4d4:	68ba      	ldr	r2, [r7, #8]
 800b4d6:	4413      	add	r3, r2
 800b4d8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b4e2:	4b97      	ldr	r3, [pc, #604]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b4e4:	4013      	ands	r3, r2
 800b4e6:	68ba      	ldr	r2, [r7, #8]
 800b4e8:	0091      	lsls	r1, r2, #2
 800b4ea:	687a      	ldr	r2, [r7, #4]
 800b4ec:	6812      	ldr	r2, [r2, #0]
 800b4ee:	430b      	orrs	r3, r1
 800b4f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4fc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b504:	041a      	lsls	r2, r3, #16
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	430a      	orrs	r2, r1
 800b50c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b514:	005b      	lsls	r3, r3, #1
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	4413      	add	r3, r2
 800b51a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b524:	4b86      	ldr	r3, [pc, #536]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b526:	4013      	ands	r3, r2
 800b528:	68ba      	ldr	r2, [r7, #8]
 800b52a:	0091      	lsls	r1, r2, #2
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	6812      	ldr	r2, [r2, #0]
 800b530:	430b      	orrs	r3, r1
 800b532:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b53e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b546:	041a      	lsls	r2, r3, #16
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	430a      	orrs	r2, r1
 800b54e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800b55a:	fb02 f303 	mul.w	r3, r2, r3
 800b55e:	68ba      	ldr	r2, [r7, #8]
 800b560:	4413      	add	r3, r2
 800b562:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b56c:	4b74      	ldr	r3, [pc, #464]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b56e:	4013      	ands	r3, r2
 800b570:	68ba      	ldr	r2, [r7, #8]
 800b572:	0091      	lsls	r1, r2, #2
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	6812      	ldr	r2, [r2, #0]
 800b578:	430b      	orrs	r3, r1
 800b57a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b586:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b58e:	041a      	lsls	r2, r3, #16
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	430a      	orrs	r2, r1
 800b596:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b5a2:	fb02 f303 	mul.w	r3, r2, r3
 800b5a6:	68ba      	ldr	r2, [r7, #8]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800b5b4:	4b62      	ldr	r3, [pc, #392]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b5b6:	4013      	ands	r3, r2
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	0091      	lsls	r1, r2, #2
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	6812      	ldr	r2, [r2, #0]
 800b5c0:	430b      	orrs	r3, r1
 800b5c2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5ca:	687a      	ldr	r2, [r7, #4]
 800b5cc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800b5ce:	fb02 f303 	mul.w	r3, r2, r3
 800b5d2:	68ba      	ldr	r2, [r7, #8]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800b5e0:	4b57      	ldr	r3, [pc, #348]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b5e2:	4013      	ands	r3, r2
 800b5e4:	68ba      	ldr	r2, [r7, #8]
 800b5e6:	0091      	lsls	r1, r2, #2
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	6812      	ldr	r2, [r2, #0]
 800b5ec:	430b      	orrs	r3, r1
 800b5ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b5fa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b602:	041a      	lsls	r2, r3, #16
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	430a      	orrs	r2, r1
 800b60a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b612:	005b      	lsls	r3, r3, #1
 800b614:	68ba      	ldr	r2, [r7, #8]
 800b616:	4413      	add	r3, r2
 800b618:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800b622:	4b47      	ldr	r3, [pc, #284]	@ (800b740 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b624:	4013      	ands	r3, r2
 800b626:	68ba      	ldr	r2, [r7, #8]
 800b628:	0091      	lsls	r1, r2, #2
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	6812      	ldr	r2, [r2, #0]
 800b62e:	430b      	orrs	r3, r1
 800b630:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b63c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b644:	041a      	lsls	r2, r3, #16
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	430a      	orrs	r2, r1
 800b64c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b658:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b660:	061a      	lsls	r2, r3, #24
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	430a      	orrs	r2, r1
 800b668:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b670:	4b34      	ldr	r3, [pc, #208]	@ (800b744 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800b672:	4413      	add	r3, r2
 800b674:	009a      	lsls	r2, r3, #2
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b682:	009b      	lsls	r3, r3, #2
 800b684:	441a      	add	r2, r3
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b692:	00db      	lsls	r3, r3, #3
 800b694:	441a      	add	r2, r3
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6a2:	6879      	ldr	r1, [r7, #4]
 800b6a4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800b6a6:	fb01 f303 	mul.w	r3, r1, r3
 800b6aa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800b6ac:	441a      	add	r2, r3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6ba:	6879      	ldr	r1, [r7, #4]
 800b6bc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800b6be:	fb01 f303 	mul.w	r3, r1, r3
 800b6c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800b6c4:	441a      	add	r2, r3
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6d2:	6879      	ldr	r1, [r7, #4]
 800b6d4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800b6d6:	fb01 f303 	mul.w	r3, r1, r3
 800b6da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800b6dc:	441a      	add	r2, r3
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6ee:	00db      	lsls	r3, r3, #3
 800b6f0:	441a      	add	r2, r3
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b702:	6879      	ldr	r1, [r7, #4]
 800b704:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800b706:	fb01 f303 	mul.w	r3, r1, r3
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	441a      	add	r2, r3
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b71e:	6879      	ldr	r1, [r7, #4]
 800b720:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800b722:	fb01 f303 	mul.w	r3, r1, r3
 800b726:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800b728:	441a      	add	r2, r3
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b736:	4a04      	ldr	r2, [pc, #16]	@ (800b748 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d915      	bls.n	800b768 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800b73c:	e006      	b.n	800b74c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800b73e:	bf00      	nop
 800b740:	ffff0003 	.word	0xffff0003
 800b744:	10002b00 	.word	0x10002b00
 800b748:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b752:	f043 0220 	orr.w	r2, r3, #32
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2203      	movs	r2, #3
 800b760:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800b764:	2301      	movs	r3, #1
 800b766:	e010      	b.n	800b78a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b76c:	60fb      	str	r3, [r7, #12]
 800b76e:	e005      	b.n	800b77c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2200      	movs	r2, #0
 800b774:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	3304      	adds	r3, #4
 800b77a:	60fb      	str	r3, [r7, #12]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b782:	68fa      	ldr	r2, [r7, #12]
 800b784:	429a      	cmp	r2, r3
 800b786:	d3f3      	bcc.n	800b770 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800b788:	2300      	movs	r3, #0
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3714      	adds	r7, #20
 800b78e:	46bd      	mov	sp, r7
 800b790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b794:	4770      	bx	lr
 800b796:	bf00      	nop

0800b798 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800b798:	b480      	push	{r7}
 800b79a:	b089      	sub	sp, #36	@ 0x24
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	60f8      	str	r0, [r7, #12]
 800b7a0:	60b9      	str	r1, [r7, #8]
 800b7a2:	607a      	str	r2, [r7, #4]
 800b7a4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d10a      	bne.n	800b7c4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b7b6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	61fb      	str	r3, [r7, #28]
 800b7c2:	e00a      	b.n	800b7da <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b7cc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b7d2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b7d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b7d8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b7e4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b7ea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b7f0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b806:	6839      	ldr	r1, [r7, #0]
 800b808:	fb01 f303 	mul.w	r3, r1, r3
 800b80c:	009b      	lsls	r3, r3, #2
 800b80e:	4413      	add	r3, r2
 800b810:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b812:	69bb      	ldr	r3, [r7, #24]
 800b814:	69fa      	ldr	r2, [r7, #28]
 800b816:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b818:	69bb      	ldr	r3, [r7, #24]
 800b81a:	3304      	adds	r3, #4
 800b81c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b81e:	69bb      	ldr	r3, [r7, #24]
 800b820:	693a      	ldr	r2, [r7, #16]
 800b822:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	3304      	adds	r3, #4
 800b828:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800b82a:	2300      	movs	r3, #0
 800b82c:	617b      	str	r3, [r7, #20]
 800b82e:	e020      	b.n	800b872 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	3303      	adds	r3, #3
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	4413      	add	r3, r2
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	3302      	adds	r3, #2
 800b840:	6879      	ldr	r1, [r7, #4]
 800b842:	440b      	add	r3, r1
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b848:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	3301      	adds	r3, #1
 800b84e:	6879      	ldr	r1, [r7, #4]
 800b850:	440b      	add	r3, r1
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b856:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b858:	6879      	ldr	r1, [r7, #4]
 800b85a:	697a      	ldr	r2, [r7, #20]
 800b85c:	440a      	add	r2, r1
 800b85e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b860:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b862:	69bb      	ldr	r3, [r7, #24]
 800b864:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	3304      	adds	r3, #4
 800b86a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	3304      	adds	r3, #4
 800b870:	617b      	str	r3, [r7, #20]
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	68db      	ldr	r3, [r3, #12]
 800b876:	4a06      	ldr	r2, [pc, #24]	@ (800b890 <FDCAN_CopyMessageToRAM+0xf8>)
 800b878:	5cd3      	ldrb	r3, [r2, r3]
 800b87a:	461a      	mov	r2, r3
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	4293      	cmp	r3, r2
 800b880:	d3d6      	bcc.n	800b830 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	3724      	adds	r7, #36	@ 0x24
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr
 800b890:	08012378 	.word	0x08012378

0800b894 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800b894:	b480      	push	{r7}
 800b896:	b089      	sub	sp, #36	@ 0x24
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b8a2:	4b89      	ldr	r3, [pc, #548]	@ (800bac8 <HAL_GPIO_Init+0x234>)
 800b8a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b8a6:	e194      	b.n	800bbd2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	2101      	movs	r1, #1
 800b8ae:	69fb      	ldr	r3, [r7, #28]
 800b8b0:	fa01 f303 	lsl.w	r3, r1, r3
 800b8b4:	4013      	ands	r3, r2
 800b8b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f000 8186 	beq.w	800bbcc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	f003 0303 	and.w	r3, r3, #3
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d005      	beq.n	800b8d8 <HAL_GPIO_Init+0x44>
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	f003 0303 	and.w	r3, r3, #3
 800b8d4:	2b02      	cmp	r3, #2
 800b8d6:	d130      	bne.n	800b93a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b8de:	69fb      	ldr	r3, [r7, #28]
 800b8e0:	005b      	lsls	r3, r3, #1
 800b8e2:	2203      	movs	r2, #3
 800b8e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b8e8:	43db      	mvns	r3, r3
 800b8ea:	69ba      	ldr	r2, [r7, #24]
 800b8ec:	4013      	ands	r3, r2
 800b8ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	68da      	ldr	r2, [r3, #12]
 800b8f4:	69fb      	ldr	r3, [r7, #28]
 800b8f6:	005b      	lsls	r3, r3, #1
 800b8f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b8fc:	69ba      	ldr	r2, [r7, #24]
 800b8fe:	4313      	orrs	r3, r2
 800b900:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	69ba      	ldr	r2, [r7, #24]
 800b906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b90e:	2201      	movs	r2, #1
 800b910:	69fb      	ldr	r3, [r7, #28]
 800b912:	fa02 f303 	lsl.w	r3, r2, r3
 800b916:	43db      	mvns	r3, r3
 800b918:	69ba      	ldr	r2, [r7, #24]
 800b91a:	4013      	ands	r3, r2
 800b91c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	685b      	ldr	r3, [r3, #4]
 800b922:	091b      	lsrs	r3, r3, #4
 800b924:	f003 0201 	and.w	r2, r3, #1
 800b928:	69fb      	ldr	r3, [r7, #28]
 800b92a:	fa02 f303 	lsl.w	r3, r2, r3
 800b92e:	69ba      	ldr	r2, [r7, #24]
 800b930:	4313      	orrs	r3, r2
 800b932:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	69ba      	ldr	r2, [r7, #24]
 800b938:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	f003 0303 	and.w	r3, r3, #3
 800b942:	2b03      	cmp	r3, #3
 800b944:	d017      	beq.n	800b976 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	68db      	ldr	r3, [r3, #12]
 800b94a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b94c:	69fb      	ldr	r3, [r7, #28]
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	2203      	movs	r2, #3
 800b952:	fa02 f303 	lsl.w	r3, r2, r3
 800b956:	43db      	mvns	r3, r3
 800b958:	69ba      	ldr	r2, [r7, #24]
 800b95a:	4013      	ands	r3, r2
 800b95c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	689a      	ldr	r2, [r3, #8]
 800b962:	69fb      	ldr	r3, [r7, #28]
 800b964:	005b      	lsls	r3, r3, #1
 800b966:	fa02 f303 	lsl.w	r3, r2, r3
 800b96a:	69ba      	ldr	r2, [r7, #24]
 800b96c:	4313      	orrs	r3, r2
 800b96e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	69ba      	ldr	r2, [r7, #24]
 800b974:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	f003 0303 	and.w	r3, r3, #3
 800b97e:	2b02      	cmp	r3, #2
 800b980:	d123      	bne.n	800b9ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	08da      	lsrs	r2, r3, #3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	3208      	adds	r2, #8
 800b98a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b98e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	f003 0307 	and.w	r3, r3, #7
 800b996:	009b      	lsls	r3, r3, #2
 800b998:	220f      	movs	r2, #15
 800b99a:	fa02 f303 	lsl.w	r3, r2, r3
 800b99e:	43db      	mvns	r3, r3
 800b9a0:	69ba      	ldr	r2, [r7, #24]
 800b9a2:	4013      	ands	r3, r2
 800b9a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	691a      	ldr	r2, [r3, #16]
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	f003 0307 	and.w	r3, r3, #7
 800b9b0:	009b      	lsls	r3, r3, #2
 800b9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9b6:	69ba      	ldr	r2, [r7, #24]
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	08da      	lsrs	r2, r3, #3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	3208      	adds	r2, #8
 800b9c4:	69b9      	ldr	r1, [r7, #24]
 800b9c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b9d0:	69fb      	ldr	r3, [r7, #28]
 800b9d2:	005b      	lsls	r3, r3, #1
 800b9d4:	2203      	movs	r2, #3
 800b9d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9da:	43db      	mvns	r3, r3
 800b9dc:	69ba      	ldr	r2, [r7, #24]
 800b9de:	4013      	ands	r3, r2
 800b9e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	f003 0203 	and.w	r2, r3, #3
 800b9ea:	69fb      	ldr	r3, [r7, #28]
 800b9ec:	005b      	lsls	r3, r3, #1
 800b9ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f2:	69ba      	ldr	r2, [r7, #24]
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	69ba      	ldr	r2, [r7, #24]
 800b9fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	685b      	ldr	r3, [r3, #4]
 800ba02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f000 80e0 	beq.w	800bbcc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba0c:	4b2f      	ldr	r3, [pc, #188]	@ (800bacc <HAL_GPIO_Init+0x238>)
 800ba0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ba12:	4a2e      	ldr	r2, [pc, #184]	@ (800bacc <HAL_GPIO_Init+0x238>)
 800ba14:	f043 0302 	orr.w	r3, r3, #2
 800ba18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ba1c:	4b2b      	ldr	r3, [pc, #172]	@ (800bacc <HAL_GPIO_Init+0x238>)
 800ba1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ba22:	f003 0302 	and.w	r3, r3, #2
 800ba26:	60fb      	str	r3, [r7, #12]
 800ba28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ba2a:	4a29      	ldr	r2, [pc, #164]	@ (800bad0 <HAL_GPIO_Init+0x23c>)
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	089b      	lsrs	r3, r3, #2
 800ba30:	3302      	adds	r3, #2
 800ba32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ba38:	69fb      	ldr	r3, [r7, #28]
 800ba3a:	f003 0303 	and.w	r3, r3, #3
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	220f      	movs	r2, #15
 800ba42:	fa02 f303 	lsl.w	r3, r2, r3
 800ba46:	43db      	mvns	r3, r3
 800ba48:	69ba      	ldr	r2, [r7, #24]
 800ba4a:	4013      	ands	r3, r2
 800ba4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a20      	ldr	r2, [pc, #128]	@ (800bad4 <HAL_GPIO_Init+0x240>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d052      	beq.n	800bafc <HAL_GPIO_Init+0x268>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	4a1f      	ldr	r2, [pc, #124]	@ (800bad8 <HAL_GPIO_Init+0x244>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d031      	beq.n	800bac2 <HAL_GPIO_Init+0x22e>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	4a1e      	ldr	r2, [pc, #120]	@ (800badc <HAL_GPIO_Init+0x248>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d02b      	beq.n	800babe <HAL_GPIO_Init+0x22a>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	4a1d      	ldr	r2, [pc, #116]	@ (800bae0 <HAL_GPIO_Init+0x24c>)
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d025      	beq.n	800baba <HAL_GPIO_Init+0x226>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	4a1c      	ldr	r2, [pc, #112]	@ (800bae4 <HAL_GPIO_Init+0x250>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d01f      	beq.n	800bab6 <HAL_GPIO_Init+0x222>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4a1b      	ldr	r2, [pc, #108]	@ (800bae8 <HAL_GPIO_Init+0x254>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d019      	beq.n	800bab2 <HAL_GPIO_Init+0x21e>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	4a1a      	ldr	r2, [pc, #104]	@ (800baec <HAL_GPIO_Init+0x258>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d013      	beq.n	800baae <HAL_GPIO_Init+0x21a>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4a19      	ldr	r2, [pc, #100]	@ (800baf0 <HAL_GPIO_Init+0x25c>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d00d      	beq.n	800baaa <HAL_GPIO_Init+0x216>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4a18      	ldr	r2, [pc, #96]	@ (800baf4 <HAL_GPIO_Init+0x260>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d007      	beq.n	800baa6 <HAL_GPIO_Init+0x212>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	4a17      	ldr	r2, [pc, #92]	@ (800baf8 <HAL_GPIO_Init+0x264>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d101      	bne.n	800baa2 <HAL_GPIO_Init+0x20e>
 800ba9e:	2309      	movs	r3, #9
 800baa0:	e02d      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800baa2:	230a      	movs	r3, #10
 800baa4:	e02b      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800baa6:	2308      	movs	r3, #8
 800baa8:	e029      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800baaa:	2307      	movs	r3, #7
 800baac:	e027      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800baae:	2306      	movs	r3, #6
 800bab0:	e025      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800bab2:	2305      	movs	r3, #5
 800bab4:	e023      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800bab6:	2304      	movs	r3, #4
 800bab8:	e021      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800baba:	2303      	movs	r3, #3
 800babc:	e01f      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800babe:	2302      	movs	r3, #2
 800bac0:	e01d      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800bac2:	2301      	movs	r3, #1
 800bac4:	e01b      	b.n	800bafe <HAL_GPIO_Init+0x26a>
 800bac6:	bf00      	nop
 800bac8:	58000080 	.word	0x58000080
 800bacc:	58024400 	.word	0x58024400
 800bad0:	58000400 	.word	0x58000400
 800bad4:	58020000 	.word	0x58020000
 800bad8:	58020400 	.word	0x58020400
 800badc:	58020800 	.word	0x58020800
 800bae0:	58020c00 	.word	0x58020c00
 800bae4:	58021000 	.word	0x58021000
 800bae8:	58021400 	.word	0x58021400
 800baec:	58021800 	.word	0x58021800
 800baf0:	58021c00 	.word	0x58021c00
 800baf4:	58022000 	.word	0x58022000
 800baf8:	58022400 	.word	0x58022400
 800bafc:	2300      	movs	r3, #0
 800bafe:	69fa      	ldr	r2, [r7, #28]
 800bb00:	f002 0203 	and.w	r2, r2, #3
 800bb04:	0092      	lsls	r2, r2, #2
 800bb06:	4093      	lsls	r3, r2
 800bb08:	69ba      	ldr	r2, [r7, #24]
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bb0e:	4938      	ldr	r1, [pc, #224]	@ (800bbf0 <HAL_GPIO_Init+0x35c>)
 800bb10:	69fb      	ldr	r3, [r7, #28]
 800bb12:	089b      	lsrs	r3, r3, #2
 800bb14:	3302      	adds	r3, #2
 800bb16:	69ba      	ldr	r2, [r7, #24]
 800bb18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bb1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	43db      	mvns	r3, r3
 800bb28:	69ba      	ldr	r2, [r7, #24]
 800bb2a:	4013      	ands	r3, r2
 800bb2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d003      	beq.n	800bb42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800bb3a:	69ba      	ldr	r2, [r7, #24]
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800bb42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800bb4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	43db      	mvns	r3, r3
 800bb56:	69ba      	ldr	r2, [r7, #24]
 800bb58:	4013      	ands	r3, r2
 800bb5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	685b      	ldr	r3, [r3, #4]
 800bb60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d003      	beq.n	800bb70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800bb68:	69ba      	ldr	r2, [r7, #24]
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800bb70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb74:	69bb      	ldr	r3, [r7, #24]
 800bb76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	43db      	mvns	r3, r3
 800bb82:	69ba      	ldr	r2, [r7, #24]
 800bb84:	4013      	ands	r3, r2
 800bb86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	685b      	ldr	r3, [r3, #4]
 800bb8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d003      	beq.n	800bb9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800bb94:	69ba      	ldr	r2, [r7, #24]
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	69ba      	ldr	r2, [r7, #24]
 800bba0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	43db      	mvns	r3, r3
 800bbac:	69ba      	ldr	r2, [r7, #24]
 800bbae:	4013      	ands	r3, r2
 800bbb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d003      	beq.n	800bbc6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800bbbe:	69ba      	ldr	r2, [r7, #24]
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	69ba      	ldr	r2, [r7, #24]
 800bbca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800bbcc:	69fb      	ldr	r3, [r7, #28]
 800bbce:	3301      	adds	r3, #1
 800bbd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	681a      	ldr	r2, [r3, #0]
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	fa22 f303 	lsr.w	r3, r2, r3
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	f47f ae63 	bne.w	800b8a8 <HAL_GPIO_Init+0x14>
  }
}
 800bbe2:	bf00      	nop
 800bbe4:	bf00      	nop
 800bbe6:	3724      	adds	r7, #36	@ 0x24
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr
 800bbf0:	58000400 	.word	0x58000400

0800bbf4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b084      	sub	sp, #16
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800bbfc:	4b29      	ldr	r3, [pc, #164]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bbfe:	68db      	ldr	r3, [r3, #12]
 800bc00:	f003 0307 	and.w	r3, r3, #7
 800bc04:	2b06      	cmp	r3, #6
 800bc06:	d00a      	beq.n	800bc1e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800bc08:	4b26      	ldr	r3, [pc, #152]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d001      	beq.n	800bc1a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800bc16:	2301      	movs	r3, #1
 800bc18:	e040      	b.n	800bc9c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	e03e      	b.n	800bc9c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800bc1e:	4b21      	ldr	r3, [pc, #132]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bc20:	68db      	ldr	r3, [r3, #12]
 800bc22:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800bc26:	491f      	ldr	r1, [pc, #124]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800bc2e:	f7fe fb3b 	bl	800a2a8 <HAL_GetTick>
 800bc32:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bc34:	e009      	b.n	800bc4a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800bc36:	f7fe fb37 	bl	800a2a8 <HAL_GetTick>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	1ad3      	subs	r3, r2, r3
 800bc40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc44:	d901      	bls.n	800bc4a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800bc46:	2301      	movs	r3, #1
 800bc48:	e028      	b.n	800bc9c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bc4a:	4b16      	ldr	r3, [pc, #88]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bc56:	d1ee      	bne.n	800bc36 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2b1e      	cmp	r3, #30
 800bc5c:	d008      	beq.n	800bc70 <HAL_PWREx_ConfigSupply+0x7c>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc62:	d005      	beq.n	800bc70 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2b1d      	cmp	r3, #29
 800bc68:	d002      	beq.n	800bc70 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2b2d      	cmp	r3, #45	@ 0x2d
 800bc6e:	d114      	bne.n	800bc9a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800bc70:	f7fe fb1a 	bl	800a2a8 <HAL_GetTick>
 800bc74:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800bc76:	e009      	b.n	800bc8c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800bc78:	f7fe fb16 	bl	800a2a8 <HAL_GetTick>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	1ad3      	subs	r3, r2, r3
 800bc82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc86:	d901      	bls.n	800bc8c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	e007      	b.n	800bc9c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800bc8c:	4b05      	ldr	r3, [pc, #20]	@ (800bca4 <HAL_PWREx_ConfigSupply+0xb0>)
 800bc8e:	68db      	ldr	r3, [r3, #12]
 800bc90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc98:	d1ee      	bne.n	800bc78 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800bc9a:	2300      	movs	r3, #0
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3710      	adds	r7, #16
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}
 800bca4:	58024800 	.word	0x58024800

0800bca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b08c      	sub	sp, #48	@ 0x30
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d102      	bne.n	800bcbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	f000 bc48 	b.w	800c54c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f003 0301 	and.w	r3, r3, #1
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f000 8088 	beq.w	800bdda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bcca:	4b99      	ldr	r3, [pc, #612]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bccc:	691b      	ldr	r3, [r3, #16]
 800bcce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bcd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bcd4:	4b96      	ldr	r3, [pc, #600]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bcd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800bcda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcdc:	2b10      	cmp	r3, #16
 800bcde:	d007      	beq.n	800bcf0 <HAL_RCC_OscConfig+0x48>
 800bce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bce2:	2b18      	cmp	r3, #24
 800bce4:	d111      	bne.n	800bd0a <HAL_RCC_OscConfig+0x62>
 800bce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce8:	f003 0303 	and.w	r3, r3, #3
 800bcec:	2b02      	cmp	r3, #2
 800bcee:	d10c      	bne.n	800bd0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bcf0:	4b8f      	ldr	r3, [pc, #572]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d06d      	beq.n	800bdd8 <HAL_RCC_OscConfig+0x130>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d169      	bne.n	800bdd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800bd04:	2301      	movs	r3, #1
 800bd06:	f000 bc21 	b.w	800c54c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd12:	d106      	bne.n	800bd22 <HAL_RCC_OscConfig+0x7a>
 800bd14:	4b86      	ldr	r3, [pc, #536]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4a85      	ldr	r2, [pc, #532]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd1e:	6013      	str	r3, [r2, #0]
 800bd20:	e02e      	b.n	800bd80 <HAL_RCC_OscConfig+0xd8>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d10c      	bne.n	800bd44 <HAL_RCC_OscConfig+0x9c>
 800bd2a:	4b81      	ldr	r3, [pc, #516]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	4a80      	ldr	r2, [pc, #512]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd34:	6013      	str	r3, [r2, #0]
 800bd36:	4b7e      	ldr	r3, [pc, #504]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a7d      	ldr	r2, [pc, #500]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd40:	6013      	str	r3, [r2, #0]
 800bd42:	e01d      	b.n	800bd80 <HAL_RCC_OscConfig+0xd8>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	685b      	ldr	r3, [r3, #4]
 800bd48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bd4c:	d10c      	bne.n	800bd68 <HAL_RCC_OscConfig+0xc0>
 800bd4e:	4b78      	ldr	r3, [pc, #480]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4a77      	ldr	r2, [pc, #476]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bd58:	6013      	str	r3, [r2, #0]
 800bd5a:	4b75      	ldr	r3, [pc, #468]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a74      	ldr	r2, [pc, #464]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd64:	6013      	str	r3, [r2, #0]
 800bd66:	e00b      	b.n	800bd80 <HAL_RCC_OscConfig+0xd8>
 800bd68:	4b71      	ldr	r3, [pc, #452]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a70      	ldr	r2, [pc, #448]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd72:	6013      	str	r3, [r2, #0]
 800bd74:	4b6e      	ldr	r3, [pc, #440]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4a6d      	ldr	r2, [pc, #436]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bd7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d013      	beq.n	800bdb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd88:	f7fe fa8e 	bl	800a2a8 <HAL_GetTick>
 800bd8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bd8e:	e008      	b.n	800bda2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd90:	f7fe fa8a 	bl	800a2a8 <HAL_GetTick>
 800bd94:	4602      	mov	r2, r0
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	1ad3      	subs	r3, r2, r3
 800bd9a:	2b64      	cmp	r3, #100	@ 0x64
 800bd9c:	d901      	bls.n	800bda2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bd9e:	2303      	movs	r3, #3
 800bda0:	e3d4      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bda2:	4b63      	ldr	r3, [pc, #396]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d0f0      	beq.n	800bd90 <HAL_RCC_OscConfig+0xe8>
 800bdae:	e014      	b.n	800bdda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdb0:	f7fe fa7a 	bl	800a2a8 <HAL_GetTick>
 800bdb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800bdb6:	e008      	b.n	800bdca <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bdb8:	f7fe fa76 	bl	800a2a8 <HAL_GetTick>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc0:	1ad3      	subs	r3, r2, r3
 800bdc2:	2b64      	cmp	r3, #100	@ 0x64
 800bdc4:	d901      	bls.n	800bdca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e3c0      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800bdca:	4b59      	ldr	r3, [pc, #356]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d1f0      	bne.n	800bdb8 <HAL_RCC_OscConfig+0x110>
 800bdd6:	e000      	b.n	800bdda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bdd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f003 0302 	and.w	r3, r3, #2
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	f000 80ca 	beq.w	800bf7c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bde8:	4b51      	ldr	r3, [pc, #324]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bdea:	691b      	ldr	r3, [r3, #16]
 800bdec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bdf0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bdf2:	4b4f      	ldr	r3, [pc, #316]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bdf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdf6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800bdf8:	6a3b      	ldr	r3, [r7, #32]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d007      	beq.n	800be0e <HAL_RCC_OscConfig+0x166>
 800bdfe:	6a3b      	ldr	r3, [r7, #32]
 800be00:	2b18      	cmp	r3, #24
 800be02:	d156      	bne.n	800beb2 <HAL_RCC_OscConfig+0x20a>
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	f003 0303 	and.w	r3, r3, #3
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d151      	bne.n	800beb2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be0e:	4b48      	ldr	r3, [pc, #288]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f003 0304 	and.w	r3, r3, #4
 800be16:	2b00      	cmp	r3, #0
 800be18:	d005      	beq.n	800be26 <HAL_RCC_OscConfig+0x17e>
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d101      	bne.n	800be26 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	e392      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800be26:	4b42      	ldr	r3, [pc, #264]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f023 0219 	bic.w	r2, r3, #25
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	68db      	ldr	r3, [r3, #12]
 800be32:	493f      	ldr	r1, [pc, #252]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be34:	4313      	orrs	r3, r2
 800be36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be38:	f7fe fa36 	bl	800a2a8 <HAL_GetTick>
 800be3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800be3e:	e008      	b.n	800be52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be40:	f7fe fa32 	bl	800a2a8 <HAL_GetTick>
 800be44:	4602      	mov	r2, r0
 800be46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be48:	1ad3      	subs	r3, r2, r3
 800be4a:	2b02      	cmp	r3, #2
 800be4c:	d901      	bls.n	800be52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800be4e:	2303      	movs	r3, #3
 800be50:	e37c      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800be52:	4b37      	ldr	r3, [pc, #220]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f003 0304 	and.w	r3, r3, #4
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d0f0      	beq.n	800be40 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be5e:	f7fe fa2f 	bl	800a2c0 <HAL_GetREVID>
 800be62:	4603      	mov	r3, r0
 800be64:	f241 0203 	movw	r2, #4099	@ 0x1003
 800be68:	4293      	cmp	r3, r2
 800be6a:	d817      	bhi.n	800be9c <HAL_RCC_OscConfig+0x1f4>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	691b      	ldr	r3, [r3, #16]
 800be70:	2b40      	cmp	r3, #64	@ 0x40
 800be72:	d108      	bne.n	800be86 <HAL_RCC_OscConfig+0x1de>
 800be74:	4b2e      	ldr	r3, [pc, #184]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800be7c:	4a2c      	ldr	r2, [pc, #176]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be82:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be84:	e07a      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be86:	4b2a      	ldr	r3, [pc, #168]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	691b      	ldr	r3, [r3, #16]
 800be92:	031b      	lsls	r3, r3, #12
 800be94:	4926      	ldr	r1, [pc, #152]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be96:	4313      	orrs	r3, r2
 800be98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be9a:	e06f      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be9c:	4b24      	ldr	r3, [pc, #144]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	691b      	ldr	r3, [r3, #16]
 800bea8:	061b      	lsls	r3, r3, #24
 800beaa:	4921      	ldr	r1, [pc, #132]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800beac:	4313      	orrs	r3, r2
 800beae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800beb0:	e064      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d047      	beq.n	800bf4a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800beba:	4b1d      	ldr	r3, [pc, #116]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f023 0219 	bic.w	r2, r3, #25
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	68db      	ldr	r3, [r3, #12]
 800bec6:	491a      	ldr	r1, [pc, #104]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bec8:	4313      	orrs	r3, r2
 800beca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800becc:	f7fe f9ec 	bl	800a2a8 <HAL_GetTick>
 800bed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bed2:	e008      	b.n	800bee6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bed4:	f7fe f9e8 	bl	800a2a8 <HAL_GetTick>
 800bed8:	4602      	mov	r2, r0
 800beda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	2b02      	cmp	r3, #2
 800bee0:	d901      	bls.n	800bee6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e332      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bee6:	4b12      	ldr	r3, [pc, #72]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f003 0304 	and.w	r3, r3, #4
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d0f0      	beq.n	800bed4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bef2:	f7fe f9e5 	bl	800a2c0 <HAL_GetREVID>
 800bef6:	4603      	mov	r3, r0
 800bef8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800befc:	4293      	cmp	r3, r2
 800befe:	d819      	bhi.n	800bf34 <HAL_RCC_OscConfig+0x28c>
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	691b      	ldr	r3, [r3, #16]
 800bf04:	2b40      	cmp	r3, #64	@ 0x40
 800bf06:	d108      	bne.n	800bf1a <HAL_RCC_OscConfig+0x272>
 800bf08:	4b09      	ldr	r3, [pc, #36]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bf0a:	685b      	ldr	r3, [r3, #4]
 800bf0c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800bf10:	4a07      	ldr	r2, [pc, #28]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bf12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf16:	6053      	str	r3, [r2, #4]
 800bf18:	e030      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
 800bf1a:	4b05      	ldr	r3, [pc, #20]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	031b      	lsls	r3, r3, #12
 800bf28:	4901      	ldr	r1, [pc, #4]	@ (800bf30 <HAL_RCC_OscConfig+0x288>)
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	604b      	str	r3, [r1, #4]
 800bf2e:	e025      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
 800bf30:	58024400 	.word	0x58024400
 800bf34:	4b9a      	ldr	r3, [pc, #616]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf36:	685b      	ldr	r3, [r3, #4]
 800bf38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	691b      	ldr	r3, [r3, #16]
 800bf40:	061b      	lsls	r3, r3, #24
 800bf42:	4997      	ldr	r1, [pc, #604]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf44:	4313      	orrs	r3, r2
 800bf46:	604b      	str	r3, [r1, #4]
 800bf48:	e018      	b.n	800bf7c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bf4a:	4b95      	ldr	r3, [pc, #596]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a94      	ldr	r2, [pc, #592]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf50:	f023 0301 	bic.w	r3, r3, #1
 800bf54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf56:	f7fe f9a7 	bl	800a2a8 <HAL_GetTick>
 800bf5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bf5c:	e008      	b.n	800bf70 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf5e:	f7fe f9a3 	bl	800a2a8 <HAL_GetTick>
 800bf62:	4602      	mov	r2, r0
 800bf64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf66:	1ad3      	subs	r3, r2, r3
 800bf68:	2b02      	cmp	r3, #2
 800bf6a:	d901      	bls.n	800bf70 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800bf6c:	2303      	movs	r3, #3
 800bf6e:	e2ed      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bf70:	4b8b      	ldr	r3, [pc, #556]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	f003 0304 	and.w	r3, r3, #4
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d1f0      	bne.n	800bf5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f003 0310 	and.w	r3, r3, #16
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f000 80a9 	beq.w	800c0dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bf8a:	4b85      	ldr	r3, [pc, #532]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf92:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bf94:	4b82      	ldr	r3, [pc, #520]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bf96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf98:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800bf9a:	69bb      	ldr	r3, [r7, #24]
 800bf9c:	2b08      	cmp	r3, #8
 800bf9e:	d007      	beq.n	800bfb0 <HAL_RCC_OscConfig+0x308>
 800bfa0:	69bb      	ldr	r3, [r7, #24]
 800bfa2:	2b18      	cmp	r3, #24
 800bfa4:	d13a      	bne.n	800c01c <HAL_RCC_OscConfig+0x374>
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	f003 0303 	and.w	r3, r3, #3
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d135      	bne.n	800c01c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bfb0:	4b7b      	ldr	r3, [pc, #492]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d005      	beq.n	800bfc8 <HAL_RCC_OscConfig+0x320>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	69db      	ldr	r3, [r3, #28]
 800bfc0:	2b80      	cmp	r3, #128	@ 0x80
 800bfc2:	d001      	beq.n	800bfc8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	e2c1      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bfc8:	f7fe f97a 	bl	800a2c0 <HAL_GetREVID>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d817      	bhi.n	800c006 <HAL_RCC_OscConfig+0x35e>
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a1b      	ldr	r3, [r3, #32]
 800bfda:	2b20      	cmp	r3, #32
 800bfdc:	d108      	bne.n	800bff0 <HAL_RCC_OscConfig+0x348>
 800bfde:	4b70      	ldr	r3, [pc, #448]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bfe0:	685b      	ldr	r3, [r3, #4]
 800bfe2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bfe6:	4a6e      	ldr	r2, [pc, #440]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bfe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bfec:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bfee:	e075      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bff0:	4b6b      	ldr	r3, [pc, #428]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6a1b      	ldr	r3, [r3, #32]
 800bffc:	069b      	lsls	r3, r3, #26
 800bffe:	4968      	ldr	r1, [pc, #416]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c000:	4313      	orrs	r3, r2
 800c002:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c004:	e06a      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c006:	4b66      	ldr	r3, [pc, #408]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c008:	68db      	ldr	r3, [r3, #12]
 800c00a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a1b      	ldr	r3, [r3, #32]
 800c012:	061b      	lsls	r3, r3, #24
 800c014:	4962      	ldr	r1, [pc, #392]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c016:	4313      	orrs	r3, r2
 800c018:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c01a:	e05f      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	69db      	ldr	r3, [r3, #28]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d042      	beq.n	800c0aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800c024:	4b5e      	ldr	r3, [pc, #376]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4a5d      	ldr	r2, [pc, #372]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c02e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c030:	f7fe f93a 	bl	800a2a8 <HAL_GetTick>
 800c034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c036:	e008      	b.n	800c04a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c038:	f7fe f936 	bl	800a2a8 <HAL_GetTick>
 800c03c:	4602      	mov	r2, r0
 800c03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c040:	1ad3      	subs	r3, r2, r3
 800c042:	2b02      	cmp	r3, #2
 800c044:	d901      	bls.n	800c04a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800c046:	2303      	movs	r3, #3
 800c048:	e280      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c04a:	4b55      	ldr	r3, [pc, #340]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c052:	2b00      	cmp	r3, #0
 800c054:	d0f0      	beq.n	800c038 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c056:	f7fe f933 	bl	800a2c0 <HAL_GetREVID>
 800c05a:	4603      	mov	r3, r0
 800c05c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800c060:	4293      	cmp	r3, r2
 800c062:	d817      	bhi.n	800c094 <HAL_RCC_OscConfig+0x3ec>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6a1b      	ldr	r3, [r3, #32]
 800c068:	2b20      	cmp	r3, #32
 800c06a:	d108      	bne.n	800c07e <HAL_RCC_OscConfig+0x3d6>
 800c06c:	4b4c      	ldr	r3, [pc, #304]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800c074:	4a4a      	ldr	r2, [pc, #296]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c076:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c07a:	6053      	str	r3, [r2, #4]
 800c07c:	e02e      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
 800c07e:	4b48      	ldr	r3, [pc, #288]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c080:	685b      	ldr	r3, [r3, #4]
 800c082:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6a1b      	ldr	r3, [r3, #32]
 800c08a:	069b      	lsls	r3, r3, #26
 800c08c:	4944      	ldr	r1, [pc, #272]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c08e:	4313      	orrs	r3, r2
 800c090:	604b      	str	r3, [r1, #4]
 800c092:	e023      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
 800c094:	4b42      	ldr	r3, [pc, #264]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c096:	68db      	ldr	r3, [r3, #12]
 800c098:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6a1b      	ldr	r3, [r3, #32]
 800c0a0:	061b      	lsls	r3, r3, #24
 800c0a2:	493f      	ldr	r1, [pc, #252]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	60cb      	str	r3, [r1, #12]
 800c0a8:	e018      	b.n	800c0dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800c0aa:	4b3d      	ldr	r3, [pc, #244]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	4a3c      	ldr	r2, [pc, #240]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0b6:	f7fe f8f7 	bl	800a2a8 <HAL_GetTick>
 800c0ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c0bc:	e008      	b.n	800c0d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c0be:	f7fe f8f3 	bl	800a2a8 <HAL_GetTick>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c6:	1ad3      	subs	r3, r2, r3
 800c0c8:	2b02      	cmp	r3, #2
 800c0ca:	d901      	bls.n	800c0d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800c0cc:	2303      	movs	r3, #3
 800c0ce:	e23d      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c0d0:	4b33      	ldr	r3, [pc, #204]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d1f0      	bne.n	800c0be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f003 0308 	and.w	r3, r3, #8
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d036      	beq.n	800c156 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	695b      	ldr	r3, [r3, #20]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d019      	beq.n	800c124 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c0f0:	4b2b      	ldr	r3, [pc, #172]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c0f4:	4a2a      	ldr	r2, [pc, #168]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c0f6:	f043 0301 	orr.w	r3, r3, #1
 800c0fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0fc:	f7fe f8d4 	bl	800a2a8 <HAL_GetTick>
 800c100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c102:	e008      	b.n	800c116 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c104:	f7fe f8d0 	bl	800a2a8 <HAL_GetTick>
 800c108:	4602      	mov	r2, r0
 800c10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10c:	1ad3      	subs	r3, r2, r3
 800c10e:	2b02      	cmp	r3, #2
 800c110:	d901      	bls.n	800c116 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800c112:	2303      	movs	r3, #3
 800c114:	e21a      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c116:	4b22      	ldr	r3, [pc, #136]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c11a:	f003 0302 	and.w	r3, r3, #2
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d0f0      	beq.n	800c104 <HAL_RCC_OscConfig+0x45c>
 800c122:	e018      	b.n	800c156 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c124:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c128:	4a1d      	ldr	r2, [pc, #116]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c12a:	f023 0301 	bic.w	r3, r3, #1
 800c12e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c130:	f7fe f8ba 	bl	800a2a8 <HAL_GetTick>
 800c134:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c136:	e008      	b.n	800c14a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c138:	f7fe f8b6 	bl	800a2a8 <HAL_GetTick>
 800c13c:	4602      	mov	r2, r0
 800c13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c140:	1ad3      	subs	r3, r2, r3
 800c142:	2b02      	cmp	r3, #2
 800c144:	d901      	bls.n	800c14a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800c146:	2303      	movs	r3, #3
 800c148:	e200      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c14a:	4b15      	ldr	r3, [pc, #84]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c14c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c14e:	f003 0302 	and.w	r3, r3, #2
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1f0      	bne.n	800c138 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f003 0320 	and.w	r3, r3, #32
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d039      	beq.n	800c1d6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	699b      	ldr	r3, [r3, #24]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d01c      	beq.n	800c1a4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c16a:	4b0d      	ldr	r3, [pc, #52]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	4a0c      	ldr	r2, [pc, #48]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c170:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c174:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c176:	f7fe f897 	bl	800a2a8 <HAL_GetTick>
 800c17a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c17c:	e008      	b.n	800c190 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c17e:	f7fe f893 	bl	800a2a8 <HAL_GetTick>
 800c182:	4602      	mov	r2, r0
 800c184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c186:	1ad3      	subs	r3, r2, r3
 800c188:	2b02      	cmp	r3, #2
 800c18a:	d901      	bls.n	800c190 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800c18c:	2303      	movs	r3, #3
 800c18e:	e1dd      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c190:	4b03      	ldr	r3, [pc, #12]	@ (800c1a0 <HAL_RCC_OscConfig+0x4f8>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d0f0      	beq.n	800c17e <HAL_RCC_OscConfig+0x4d6>
 800c19c:	e01b      	b.n	800c1d6 <HAL_RCC_OscConfig+0x52e>
 800c19e:	bf00      	nop
 800c1a0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c1a4:	4b9b      	ldr	r3, [pc, #620]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	4a9a      	ldr	r2, [pc, #616]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c1aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c1b0:	f7fe f87a 	bl	800a2a8 <HAL_GetTick>
 800c1b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c1b6:	e008      	b.n	800c1ca <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1b8:	f7fe f876 	bl	800a2a8 <HAL_GetTick>
 800c1bc:	4602      	mov	r2, r0
 800c1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c0:	1ad3      	subs	r3, r2, r3
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d901      	bls.n	800c1ca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800c1c6:	2303      	movs	r3, #3
 800c1c8:	e1c0      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c1ca:	4b92      	ldr	r3, [pc, #584]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d1f0      	bne.n	800c1b8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f003 0304 	and.w	r3, r3, #4
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	f000 8081 	beq.w	800c2e6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c1e4:	4b8c      	ldr	r3, [pc, #560]	@ (800c418 <HAL_RCC_OscConfig+0x770>)
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4a8b      	ldr	r2, [pc, #556]	@ (800c418 <HAL_RCC_OscConfig+0x770>)
 800c1ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c1ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c1f0:	f7fe f85a 	bl	800a2a8 <HAL_GetTick>
 800c1f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c1f6:	e008      	b.n	800c20a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c1f8:	f7fe f856 	bl	800a2a8 <HAL_GetTick>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c200:	1ad3      	subs	r3, r2, r3
 800c202:	2b64      	cmp	r3, #100	@ 0x64
 800c204:	d901      	bls.n	800c20a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800c206:	2303      	movs	r3, #3
 800c208:	e1a0      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c20a:	4b83      	ldr	r3, [pc, #524]	@ (800c418 <HAL_RCC_OscConfig+0x770>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c212:	2b00      	cmp	r3, #0
 800c214:	d0f0      	beq.n	800c1f8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	689b      	ldr	r3, [r3, #8]
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d106      	bne.n	800c22c <HAL_RCC_OscConfig+0x584>
 800c21e:	4b7d      	ldr	r3, [pc, #500]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c222:	4a7c      	ldr	r2, [pc, #496]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c224:	f043 0301 	orr.w	r3, r3, #1
 800c228:	6713      	str	r3, [r2, #112]	@ 0x70
 800c22a:	e02d      	b.n	800c288 <HAL_RCC_OscConfig+0x5e0>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	689b      	ldr	r3, [r3, #8]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d10c      	bne.n	800c24e <HAL_RCC_OscConfig+0x5a6>
 800c234:	4b77      	ldr	r3, [pc, #476]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c238:	4a76      	ldr	r2, [pc, #472]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c23a:	f023 0301 	bic.w	r3, r3, #1
 800c23e:	6713      	str	r3, [r2, #112]	@ 0x70
 800c240:	4b74      	ldr	r3, [pc, #464]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c244:	4a73      	ldr	r2, [pc, #460]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c246:	f023 0304 	bic.w	r3, r3, #4
 800c24a:	6713      	str	r3, [r2, #112]	@ 0x70
 800c24c:	e01c      	b.n	800c288 <HAL_RCC_OscConfig+0x5e0>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	689b      	ldr	r3, [r3, #8]
 800c252:	2b05      	cmp	r3, #5
 800c254:	d10c      	bne.n	800c270 <HAL_RCC_OscConfig+0x5c8>
 800c256:	4b6f      	ldr	r3, [pc, #444]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c25a:	4a6e      	ldr	r2, [pc, #440]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c25c:	f043 0304 	orr.w	r3, r3, #4
 800c260:	6713      	str	r3, [r2, #112]	@ 0x70
 800c262:	4b6c      	ldr	r3, [pc, #432]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c266:	4a6b      	ldr	r2, [pc, #428]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c268:	f043 0301 	orr.w	r3, r3, #1
 800c26c:	6713      	str	r3, [r2, #112]	@ 0x70
 800c26e:	e00b      	b.n	800c288 <HAL_RCC_OscConfig+0x5e0>
 800c270:	4b68      	ldr	r3, [pc, #416]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c274:	4a67      	ldr	r2, [pc, #412]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c276:	f023 0301 	bic.w	r3, r3, #1
 800c27a:	6713      	str	r3, [r2, #112]	@ 0x70
 800c27c:	4b65      	ldr	r3, [pc, #404]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c27e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c280:	4a64      	ldr	r2, [pc, #400]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c282:	f023 0304 	bic.w	r3, r3, #4
 800c286:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d015      	beq.n	800c2bc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c290:	f7fe f80a 	bl	800a2a8 <HAL_GetTick>
 800c294:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c296:	e00a      	b.n	800c2ae <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c298:	f7fe f806 	bl	800a2a8 <HAL_GetTick>
 800c29c:	4602      	mov	r2, r0
 800c29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a0:	1ad3      	subs	r3, r2, r3
 800c2a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d901      	bls.n	800c2ae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	e14e      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c2ae:	4b59      	ldr	r3, [pc, #356]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c2b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2b2:	f003 0302 	and.w	r3, r3, #2
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d0ee      	beq.n	800c298 <HAL_RCC_OscConfig+0x5f0>
 800c2ba:	e014      	b.n	800c2e6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c2bc:	f7fd fff4 	bl	800a2a8 <HAL_GetTick>
 800c2c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c2c2:	e00a      	b.n	800c2da <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c2c4:	f7fd fff0 	bl	800a2a8 <HAL_GetTick>
 800c2c8:	4602      	mov	r2, r0
 800c2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2cc:	1ad3      	subs	r3, r2, r3
 800c2ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d901      	bls.n	800c2da <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800c2d6:	2303      	movs	r3, #3
 800c2d8:	e138      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c2da:	4b4e      	ldr	r3, [pc, #312]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c2dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2de:	f003 0302 	and.w	r3, r3, #2
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d1ee      	bne.n	800c2c4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	f000 812d 	beq.w	800c54a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800c2f0:	4b48      	ldr	r3, [pc, #288]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c2f2:	691b      	ldr	r3, [r3, #16]
 800c2f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c2f8:	2b18      	cmp	r3, #24
 800c2fa:	f000 80bd 	beq.w	800c478 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c302:	2b02      	cmp	r3, #2
 800c304:	f040 809e 	bne.w	800c444 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c308:	4b42      	ldr	r3, [pc, #264]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a41      	ldr	r2, [pc, #260]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c30e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c314:	f7fd ffc8 	bl	800a2a8 <HAL_GetTick>
 800c318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c31a:	e008      	b.n	800c32e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c31c:	f7fd ffc4 	bl	800a2a8 <HAL_GetTick>
 800c320:	4602      	mov	r2, r0
 800c322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c324:	1ad3      	subs	r3, r2, r3
 800c326:	2b02      	cmp	r3, #2
 800c328:	d901      	bls.n	800c32e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e10e      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c32e:	4b39      	ldr	r3, [pc, #228]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c336:	2b00      	cmp	r3, #0
 800c338:	d1f0      	bne.n	800c31c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c33a:	4b36      	ldr	r3, [pc, #216]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c33c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c33e:	4b37      	ldr	r3, [pc, #220]	@ (800c41c <HAL_RCC_OscConfig+0x774>)
 800c340:	4013      	ands	r3, r2
 800c342:	687a      	ldr	r2, [r7, #4]
 800c344:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800c346:	687a      	ldr	r2, [r7, #4]
 800c348:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c34a:	0112      	lsls	r2, r2, #4
 800c34c:	430a      	orrs	r2, r1
 800c34e:	4931      	ldr	r1, [pc, #196]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c350:	4313      	orrs	r3, r2
 800c352:	628b      	str	r3, [r1, #40]	@ 0x28
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c358:	3b01      	subs	r3, #1
 800c35a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c362:	3b01      	subs	r3, #1
 800c364:	025b      	lsls	r3, r3, #9
 800c366:	b29b      	uxth	r3, r3
 800c368:	431a      	orrs	r2, r3
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c36e:	3b01      	subs	r3, #1
 800c370:	041b      	lsls	r3, r3, #16
 800c372:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c376:	431a      	orrs	r2, r3
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c37c:	3b01      	subs	r3, #1
 800c37e:	061b      	lsls	r3, r3, #24
 800c380:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c384:	4923      	ldr	r1, [pc, #140]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c386:	4313      	orrs	r3, r2
 800c388:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800c38a:	4b22      	ldr	r3, [pc, #136]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c38c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c38e:	4a21      	ldr	r2, [pc, #132]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c390:	f023 0301 	bic.w	r3, r3, #1
 800c394:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c396:	4b1f      	ldr	r3, [pc, #124]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c39a:	4b21      	ldr	r3, [pc, #132]	@ (800c420 <HAL_RCC_OscConfig+0x778>)
 800c39c:	4013      	ands	r3, r2
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c3a2:	00d2      	lsls	r2, r2, #3
 800c3a4:	491b      	ldr	r1, [pc, #108]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800c3aa:	4b1a      	ldr	r3, [pc, #104]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ae:	f023 020c 	bic.w	r2, r3, #12
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3b6:	4917      	ldr	r1, [pc, #92]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3b8:	4313      	orrs	r3, r2
 800c3ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800c3bc:	4b15      	ldr	r3, [pc, #84]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3c0:	f023 0202 	bic.w	r2, r3, #2
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c8:	4912      	ldr	r1, [pc, #72]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800c3ce:	4b11      	ldr	r3, [pc, #68]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3d2:	4a10      	ldr	r2, [pc, #64]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c3d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3da:	4b0e      	ldr	r3, [pc, #56]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3de:	4a0d      	ldr	r2, [pc, #52]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800c3e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ea:	4a0a      	ldr	r2, [pc, #40]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c3f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800c3f2:	4b08      	ldr	r3, [pc, #32]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f6:	4a07      	ldr	r2, [pc, #28]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c3f8:	f043 0301 	orr.w	r3, r3, #1
 800c3fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c3fe:	4b05      	ldr	r3, [pc, #20]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	4a04      	ldr	r2, [pc, #16]	@ (800c414 <HAL_RCC_OscConfig+0x76c>)
 800c404:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c40a:	f7fd ff4d 	bl	800a2a8 <HAL_GetTick>
 800c40e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c410:	e011      	b.n	800c436 <HAL_RCC_OscConfig+0x78e>
 800c412:	bf00      	nop
 800c414:	58024400 	.word	0x58024400
 800c418:	58024800 	.word	0x58024800
 800c41c:	fffffc0c 	.word	0xfffffc0c
 800c420:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c424:	f7fd ff40 	bl	800a2a8 <HAL_GetTick>
 800c428:	4602      	mov	r2, r0
 800c42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42c:	1ad3      	subs	r3, r2, r3
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d901      	bls.n	800c436 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800c432:	2303      	movs	r3, #3
 800c434:	e08a      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c436:	4b47      	ldr	r3, [pc, #284]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d0f0      	beq.n	800c424 <HAL_RCC_OscConfig+0x77c>
 800c442:	e082      	b.n	800c54a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c444:	4b43      	ldr	r3, [pc, #268]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4a42      	ldr	r2, [pc, #264]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c44a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c44e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c450:	f7fd ff2a 	bl	800a2a8 <HAL_GetTick>
 800c454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c456:	e008      	b.n	800c46a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c458:	f7fd ff26 	bl	800a2a8 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	2b02      	cmp	r3, #2
 800c464:	d901      	bls.n	800c46a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800c466:	2303      	movs	r3, #3
 800c468:	e070      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c46a:	4b3a      	ldr	r3, [pc, #232]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c472:	2b00      	cmp	r3, #0
 800c474:	d1f0      	bne.n	800c458 <HAL_RCC_OscConfig+0x7b0>
 800c476:	e068      	b.n	800c54a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800c478:	4b36      	ldr	r3, [pc, #216]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c47c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c47e:	4b35      	ldr	r3, [pc, #212]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c482:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c488:	2b01      	cmp	r3, #1
 800c48a:	d031      	beq.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	f003 0203 	and.w	r2, r3, #3
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c496:	429a      	cmp	r2, r3
 800c498:	d12a      	bne.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	091b      	lsrs	r3, r3, #4
 800c49e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d122      	bne.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c4b6:	429a      	cmp	r2, r3
 800c4b8:	d11a      	bne.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	0a5b      	lsrs	r3, r3, #9
 800c4be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c4c8:	429a      	cmp	r2, r3
 800c4ca:	d111      	bne.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	0c1b      	lsrs	r3, r3, #16
 800c4d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d108      	bne.n	800c4f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	0e1b      	lsrs	r3, r3, #24
 800c4e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	d001      	beq.n	800c4f4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	e02b      	b.n	800c54c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800c4f4:	4b17      	ldr	r3, [pc, #92]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4f8:	08db      	lsrs	r3, r3, #3
 800c4fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c4fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c504:	693a      	ldr	r2, [r7, #16]
 800c506:	429a      	cmp	r2, r3
 800c508:	d01f      	beq.n	800c54a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800c50a:	4b12      	ldr	r3, [pc, #72]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c50c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c50e:	4a11      	ldr	r2, [pc, #68]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c510:	f023 0301 	bic.w	r3, r3, #1
 800c514:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c516:	f7fd fec7 	bl	800a2a8 <HAL_GetTick>
 800c51a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800c51c:	bf00      	nop
 800c51e:	f7fd fec3 	bl	800a2a8 <HAL_GetTick>
 800c522:	4602      	mov	r2, r0
 800c524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c526:	4293      	cmp	r3, r2
 800c528:	d0f9      	beq.n	800c51e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c52a:	4b0a      	ldr	r3, [pc, #40]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c52c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c52e:	4b0a      	ldr	r3, [pc, #40]	@ (800c558 <HAL_RCC_OscConfig+0x8b0>)
 800c530:	4013      	ands	r3, r2
 800c532:	687a      	ldr	r2, [r7, #4]
 800c534:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c536:	00d2      	lsls	r2, r2, #3
 800c538:	4906      	ldr	r1, [pc, #24]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c53a:	4313      	orrs	r3, r2
 800c53c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800c53e:	4b05      	ldr	r3, [pc, #20]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c542:	4a04      	ldr	r2, [pc, #16]	@ (800c554 <HAL_RCC_OscConfig+0x8ac>)
 800c544:	f043 0301 	orr.w	r3, r3, #1
 800c548:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800c54a:	2300      	movs	r3, #0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3730      	adds	r7, #48	@ 0x30
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}
 800c554:	58024400 	.word	0x58024400
 800c558:	ffff0007 	.word	0xffff0007

0800c55c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b086      	sub	sp, #24
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d101      	bne.n	800c570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c56c:	2301      	movs	r3, #1
 800c56e:	e19c      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c570:	4b8a      	ldr	r3, [pc, #552]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f003 030f 	and.w	r3, r3, #15
 800c578:	683a      	ldr	r2, [r7, #0]
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d910      	bls.n	800c5a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c57e:	4b87      	ldr	r3, [pc, #540]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f023 020f 	bic.w	r2, r3, #15
 800c586:	4985      	ldr	r1, [pc, #532]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	4313      	orrs	r3, r2
 800c58c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c58e:	4b83      	ldr	r3, [pc, #524]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f003 030f 	and.w	r3, r3, #15
 800c596:	683a      	ldr	r2, [r7, #0]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d001      	beq.n	800c5a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c59c:	2301      	movs	r3, #1
 800c59e:	e184      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f003 0304 	and.w	r3, r3, #4
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d010      	beq.n	800c5ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	691a      	ldr	r2, [r3, #16]
 800c5b0:	4b7b      	ldr	r3, [pc, #492]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d908      	bls.n	800c5ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c5bc:	4b78      	ldr	r3, [pc, #480]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5be:	699b      	ldr	r3, [r3, #24]
 800c5c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	4975      	ldr	r1, [pc, #468]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f003 0308 	and.w	r3, r3, #8
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d010      	beq.n	800c5fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	695a      	ldr	r2, [r3, #20]
 800c5de:	4b70      	ldr	r3, [pc, #448]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5e0:	69db      	ldr	r3, [r3, #28]
 800c5e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d908      	bls.n	800c5fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c5ea:	4b6d      	ldr	r3, [pc, #436]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5ec:	69db      	ldr	r3, [r3, #28]
 800c5ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	695b      	ldr	r3, [r3, #20]
 800c5f6:	496a      	ldr	r1, [pc, #424]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f003 0310 	and.w	r3, r3, #16
 800c604:	2b00      	cmp	r3, #0
 800c606:	d010      	beq.n	800c62a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	699a      	ldr	r2, [r3, #24]
 800c60c:	4b64      	ldr	r3, [pc, #400]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c60e:	69db      	ldr	r3, [r3, #28]
 800c610:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c614:	429a      	cmp	r2, r3
 800c616:	d908      	bls.n	800c62a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c618:	4b61      	ldr	r3, [pc, #388]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c61a:	69db      	ldr	r3, [r3, #28]
 800c61c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	699b      	ldr	r3, [r3, #24]
 800c624:	495e      	ldr	r1, [pc, #376]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c626:	4313      	orrs	r3, r2
 800c628:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f003 0320 	and.w	r3, r3, #32
 800c632:	2b00      	cmp	r3, #0
 800c634:	d010      	beq.n	800c658 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	69da      	ldr	r2, [r3, #28]
 800c63a:	4b59      	ldr	r3, [pc, #356]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c63c:	6a1b      	ldr	r3, [r3, #32]
 800c63e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c642:	429a      	cmp	r2, r3
 800c644:	d908      	bls.n	800c658 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c646:	4b56      	ldr	r3, [pc, #344]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c648:	6a1b      	ldr	r3, [r3, #32]
 800c64a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	69db      	ldr	r3, [r3, #28]
 800c652:	4953      	ldr	r1, [pc, #332]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c654:	4313      	orrs	r3, r2
 800c656:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f003 0302 	and.w	r3, r3, #2
 800c660:	2b00      	cmp	r3, #0
 800c662:	d010      	beq.n	800c686 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	68da      	ldr	r2, [r3, #12]
 800c668:	4b4d      	ldr	r3, [pc, #308]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c66a:	699b      	ldr	r3, [r3, #24]
 800c66c:	f003 030f 	and.w	r3, r3, #15
 800c670:	429a      	cmp	r2, r3
 800c672:	d908      	bls.n	800c686 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c674:	4b4a      	ldr	r3, [pc, #296]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c676:	699b      	ldr	r3, [r3, #24]
 800c678:	f023 020f 	bic.w	r2, r3, #15
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	4947      	ldr	r1, [pc, #284]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c682:	4313      	orrs	r3, r2
 800c684:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	f003 0301 	and.w	r3, r3, #1
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d055      	beq.n	800c73e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c692:	4b43      	ldr	r3, [pc, #268]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c694:	699b      	ldr	r3, [r3, #24]
 800c696:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	689b      	ldr	r3, [r3, #8]
 800c69e:	4940      	ldr	r1, [pc, #256]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	2b02      	cmp	r3, #2
 800c6aa:	d107      	bne.n	800c6bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c6ac:	4b3c      	ldr	r3, [pc, #240]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d121      	bne.n	800c6fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	e0f6      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	685b      	ldr	r3, [r3, #4]
 800c6c0:	2b03      	cmp	r3, #3
 800c6c2:	d107      	bne.n	800c6d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c6c4:	4b36      	ldr	r3, [pc, #216]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d115      	bne.n	800c6fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	e0ea      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d107      	bne.n	800c6ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c6dc:	4b30      	ldr	r3, [pc, #192]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d109      	bne.n	800c6fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	e0de      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c6ec:	4b2c      	ldr	r3, [pc, #176]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f003 0304 	and.w	r3, r3, #4
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d101      	bne.n	800c6fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e0d6      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c6fc:	4b28      	ldr	r3, [pc, #160]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	f023 0207 	bic.w	r2, r3, #7
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	4925      	ldr	r1, [pc, #148]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c70a:	4313      	orrs	r3, r2
 800c70c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c70e:	f7fd fdcb 	bl	800a2a8 <HAL_GetTick>
 800c712:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c714:	e00a      	b.n	800c72c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c716:	f7fd fdc7 	bl	800a2a8 <HAL_GetTick>
 800c71a:	4602      	mov	r2, r0
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	1ad3      	subs	r3, r2, r3
 800c720:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c724:	4293      	cmp	r3, r2
 800c726:	d901      	bls.n	800c72c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c728:	2303      	movs	r3, #3
 800c72a:	e0be      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c72c:	4b1c      	ldr	r3, [pc, #112]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c72e:	691b      	ldr	r3, [r3, #16]
 800c730:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	00db      	lsls	r3, r3, #3
 800c73a:	429a      	cmp	r2, r3
 800c73c:	d1eb      	bne.n	800c716 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f003 0302 	and.w	r3, r3, #2
 800c746:	2b00      	cmp	r3, #0
 800c748:	d010      	beq.n	800c76c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	68da      	ldr	r2, [r3, #12]
 800c74e:	4b14      	ldr	r3, [pc, #80]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c750:	699b      	ldr	r3, [r3, #24]
 800c752:	f003 030f 	and.w	r3, r3, #15
 800c756:	429a      	cmp	r2, r3
 800c758:	d208      	bcs.n	800c76c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c75a:	4b11      	ldr	r3, [pc, #68]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c75c:	699b      	ldr	r3, [r3, #24]
 800c75e:	f023 020f 	bic.w	r2, r3, #15
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	490e      	ldr	r1, [pc, #56]	@ (800c7a0 <HAL_RCC_ClockConfig+0x244>)
 800c768:	4313      	orrs	r3, r2
 800c76a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c76c:	4b0b      	ldr	r3, [pc, #44]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f003 030f 	and.w	r3, r3, #15
 800c774:	683a      	ldr	r2, [r7, #0]
 800c776:	429a      	cmp	r2, r3
 800c778:	d214      	bcs.n	800c7a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c77a:	4b08      	ldr	r3, [pc, #32]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f023 020f 	bic.w	r2, r3, #15
 800c782:	4906      	ldr	r1, [pc, #24]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	4313      	orrs	r3, r2
 800c788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c78a:	4b04      	ldr	r3, [pc, #16]	@ (800c79c <HAL_RCC_ClockConfig+0x240>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f003 030f 	and.w	r3, r3, #15
 800c792:	683a      	ldr	r2, [r7, #0]
 800c794:	429a      	cmp	r2, r3
 800c796:	d005      	beq.n	800c7a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c798:	2301      	movs	r3, #1
 800c79a:	e086      	b.n	800c8aa <HAL_RCC_ClockConfig+0x34e>
 800c79c:	52002000 	.word	0x52002000
 800c7a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f003 0304 	and.w	r3, r3, #4
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d010      	beq.n	800c7d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	691a      	ldr	r2, [r3, #16]
 800c7b4:	4b3f      	ldr	r3, [pc, #252]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7b6:	699b      	ldr	r3, [r3, #24]
 800c7b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	d208      	bcs.n	800c7d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c7c0:	4b3c      	ldr	r3, [pc, #240]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7c2:	699b      	ldr	r3, [r3, #24]
 800c7c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	691b      	ldr	r3, [r3, #16]
 800c7cc:	4939      	ldr	r1, [pc, #228]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	f003 0308 	and.w	r3, r3, #8
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d010      	beq.n	800c800 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	695a      	ldr	r2, [r3, #20]
 800c7e2:	4b34      	ldr	r3, [pc, #208]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7e4:	69db      	ldr	r3, [r3, #28]
 800c7e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d208      	bcs.n	800c800 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c7ee:	4b31      	ldr	r3, [pc, #196]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7f0:	69db      	ldr	r3, [r3, #28]
 800c7f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	695b      	ldr	r3, [r3, #20]
 800c7fa:	492e      	ldr	r1, [pc, #184]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f003 0310 	and.w	r3, r3, #16
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d010      	beq.n	800c82e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	699a      	ldr	r2, [r3, #24]
 800c810:	4b28      	ldr	r3, [pc, #160]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c812:	69db      	ldr	r3, [r3, #28]
 800c814:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c818:	429a      	cmp	r2, r3
 800c81a:	d208      	bcs.n	800c82e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c81c:	4b25      	ldr	r3, [pc, #148]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c81e:	69db      	ldr	r3, [r3, #28]
 800c820:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	699b      	ldr	r3, [r3, #24]
 800c828:	4922      	ldr	r1, [pc, #136]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c82a:	4313      	orrs	r3, r2
 800c82c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f003 0320 	and.w	r3, r3, #32
 800c836:	2b00      	cmp	r3, #0
 800c838:	d010      	beq.n	800c85c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	69da      	ldr	r2, [r3, #28]
 800c83e:	4b1d      	ldr	r3, [pc, #116]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c840:	6a1b      	ldr	r3, [r3, #32]
 800c842:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c846:	429a      	cmp	r2, r3
 800c848:	d208      	bcs.n	800c85c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c84a:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c84c:	6a1b      	ldr	r3, [r3, #32]
 800c84e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	69db      	ldr	r3, [r3, #28]
 800c856:	4917      	ldr	r1, [pc, #92]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c858:	4313      	orrs	r3, r2
 800c85a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c85c:	f000 f834 	bl	800c8c8 <HAL_RCC_GetSysClockFreq>
 800c860:	4602      	mov	r2, r0
 800c862:	4b14      	ldr	r3, [pc, #80]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c864:	699b      	ldr	r3, [r3, #24]
 800c866:	0a1b      	lsrs	r3, r3, #8
 800c868:	f003 030f 	and.w	r3, r3, #15
 800c86c:	4912      	ldr	r1, [pc, #72]	@ (800c8b8 <HAL_RCC_ClockConfig+0x35c>)
 800c86e:	5ccb      	ldrb	r3, [r1, r3]
 800c870:	f003 031f 	and.w	r3, r3, #31
 800c874:	fa22 f303 	lsr.w	r3, r2, r3
 800c878:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c87a:	4b0e      	ldr	r3, [pc, #56]	@ (800c8b4 <HAL_RCC_ClockConfig+0x358>)
 800c87c:	699b      	ldr	r3, [r3, #24]
 800c87e:	f003 030f 	and.w	r3, r3, #15
 800c882:	4a0d      	ldr	r2, [pc, #52]	@ (800c8b8 <HAL_RCC_ClockConfig+0x35c>)
 800c884:	5cd3      	ldrb	r3, [r2, r3]
 800c886:	f003 031f 	and.w	r3, r3, #31
 800c88a:	693a      	ldr	r2, [r7, #16]
 800c88c:	fa22 f303 	lsr.w	r3, r2, r3
 800c890:	4a0a      	ldr	r2, [pc, #40]	@ (800c8bc <HAL_RCC_ClockConfig+0x360>)
 800c892:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c894:	4a0a      	ldr	r2, [pc, #40]	@ (800c8c0 <HAL_RCC_ClockConfig+0x364>)
 800c896:	693b      	ldr	r3, [r7, #16]
 800c898:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c89a:	4b0a      	ldr	r3, [pc, #40]	@ (800c8c4 <HAL_RCC_ClockConfig+0x368>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f7fd fcb8 	bl	800a214 <HAL_InitTick>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	3718      	adds	r7, #24
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd80      	pop	{r7, pc}
 800c8b2:	bf00      	nop
 800c8b4:	58024400 	.word	0x58024400
 800c8b8:	08012294 	.word	0x08012294
 800c8bc:	24000004 	.word	0x24000004
 800c8c0:	24000000 	.word	0x24000000
 800c8c4:	240000d4 	.word	0x240000d4

0800c8c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b089      	sub	sp, #36	@ 0x24
 800c8cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c8ce:	4bb3      	ldr	r3, [pc, #716]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c8d0:	691b      	ldr	r3, [r3, #16]
 800c8d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c8d6:	2b18      	cmp	r3, #24
 800c8d8:	f200 8155 	bhi.w	800cb86 <HAL_RCC_GetSysClockFreq+0x2be>
 800c8dc:	a201      	add	r2, pc, #4	@ (adr r2, 800c8e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8e2:	bf00      	nop
 800c8e4:	0800c949 	.word	0x0800c949
 800c8e8:	0800cb87 	.word	0x0800cb87
 800c8ec:	0800cb87 	.word	0x0800cb87
 800c8f0:	0800cb87 	.word	0x0800cb87
 800c8f4:	0800cb87 	.word	0x0800cb87
 800c8f8:	0800cb87 	.word	0x0800cb87
 800c8fc:	0800cb87 	.word	0x0800cb87
 800c900:	0800cb87 	.word	0x0800cb87
 800c904:	0800c96f 	.word	0x0800c96f
 800c908:	0800cb87 	.word	0x0800cb87
 800c90c:	0800cb87 	.word	0x0800cb87
 800c910:	0800cb87 	.word	0x0800cb87
 800c914:	0800cb87 	.word	0x0800cb87
 800c918:	0800cb87 	.word	0x0800cb87
 800c91c:	0800cb87 	.word	0x0800cb87
 800c920:	0800cb87 	.word	0x0800cb87
 800c924:	0800c975 	.word	0x0800c975
 800c928:	0800cb87 	.word	0x0800cb87
 800c92c:	0800cb87 	.word	0x0800cb87
 800c930:	0800cb87 	.word	0x0800cb87
 800c934:	0800cb87 	.word	0x0800cb87
 800c938:	0800cb87 	.word	0x0800cb87
 800c93c:	0800cb87 	.word	0x0800cb87
 800c940:	0800cb87 	.word	0x0800cb87
 800c944:	0800c97b 	.word	0x0800c97b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c948:	4b94      	ldr	r3, [pc, #592]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f003 0320 	and.w	r3, r3, #32
 800c950:	2b00      	cmp	r3, #0
 800c952:	d009      	beq.n	800c968 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c954:	4b91      	ldr	r3, [pc, #580]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	08db      	lsrs	r3, r3, #3
 800c95a:	f003 0303 	and.w	r3, r3, #3
 800c95e:	4a90      	ldr	r2, [pc, #576]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c960:	fa22 f303 	lsr.w	r3, r2, r3
 800c964:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c966:	e111      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c968:	4b8d      	ldr	r3, [pc, #564]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c96a:	61bb      	str	r3, [r7, #24]
      break;
 800c96c:	e10e      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c96e:	4b8d      	ldr	r3, [pc, #564]	@ (800cba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c970:	61bb      	str	r3, [r7, #24]
      break;
 800c972:	e10b      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c974:	4b8c      	ldr	r3, [pc, #560]	@ (800cba8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c976:	61bb      	str	r3, [r7, #24]
      break;
 800c978:	e108      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c97a:	4b88      	ldr	r3, [pc, #544]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c97e:	f003 0303 	and.w	r3, r3, #3
 800c982:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c984:	4b85      	ldr	r3, [pc, #532]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c988:	091b      	lsrs	r3, r3, #4
 800c98a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c98e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c990:	4b82      	ldr	r3, [pc, #520]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c994:	f003 0301 	and.w	r3, r3, #1
 800c998:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c99a:	4b80      	ldr	r3, [pc, #512]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c99c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c99e:	08db      	lsrs	r3, r3, #3
 800c9a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	fb02 f303 	mul.w	r3, r2, r3
 800c9aa:	ee07 3a90 	vmov	s15, r3
 800c9ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	f000 80e1 	beq.w	800cb80 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	f000 8083 	beq.w	800cacc <HAL_RCC_GetSysClockFreq+0x204>
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	2b02      	cmp	r3, #2
 800c9ca:	f200 80a1 	bhi.w	800cb10 <HAL_RCC_GetSysClockFreq+0x248>
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d003      	beq.n	800c9dc <HAL_RCC_GetSysClockFreq+0x114>
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d056      	beq.n	800ca88 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c9da:	e099      	b.n	800cb10 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9dc:	4b6f      	ldr	r3, [pc, #444]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f003 0320 	and.w	r3, r3, #32
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d02d      	beq.n	800ca44 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9e8:	4b6c      	ldr	r3, [pc, #432]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	08db      	lsrs	r3, r3, #3
 800c9ee:	f003 0303 	and.w	r3, r3, #3
 800c9f2:	4a6b      	ldr	r2, [pc, #428]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c9f4:	fa22 f303 	lsr.w	r3, r2, r3
 800c9f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	ee07 3a90 	vmov	s15, r3
 800ca00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	ee07 3a90 	vmov	s15, r3
 800ca0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca12:	4b62      	ldr	r3, [pc, #392]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca1a:	ee07 3a90 	vmov	s15, r3
 800ca1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca22:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca26:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800cbac <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca3e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ca42:	e087      	b.n	800cb54 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	ee07 3a90 	vmov	s15, r3
 800ca4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca4e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ca52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca56:	4b51      	ldr	r3, [pc, #324]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca5e:	ee07 3a90 	vmov	s15, r3
 800ca62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca66:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca6a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800cbac <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ca86:	e065      	b.n	800cb54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	ee07 3a90 	vmov	s15, r3
 800ca8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800cbb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ca96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca9a:	4b40      	ldr	r3, [pc, #256]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caa2:	ee07 3a90 	vmov	s15, r3
 800caa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caaa:	ed97 6a02 	vldr	s12, [r7, #8]
 800caae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800cbac <HAL_RCC_GetSysClockFreq+0x2e4>
 800cab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800caba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cabe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800caca:	e043      	b.n	800cb54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	ee07 3a90 	vmov	s15, r3
 800cad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cad6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800cbb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800cada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cade:	4b2f      	ldr	r3, [pc, #188]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cae6:	ee07 3a90 	vmov	s15, r3
 800caea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caee:	ed97 6a02 	vldr	s12, [r7, #8]
 800caf2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800cbac <HAL_RCC_GetSysClockFreq+0x2e4>
 800caf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cafa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cafe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb0e:	e021      	b.n	800cb54 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	ee07 3a90 	vmov	s15, r3
 800cb16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb1a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cbb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800cb1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb22:	4b1e      	ldr	r3, [pc, #120]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2a:	ee07 3a90 	vmov	s15, r3
 800cb2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb32:	ed97 6a02 	vldr	s12, [r7, #8]
 800cb36:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800cbac <HAL_RCC_GetSysClockFreq+0x2e4>
 800cb3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb52:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800cb54:	4b11      	ldr	r3, [pc, #68]	@ (800cb9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb58:	0a5b      	lsrs	r3, r3, #9
 800cb5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb5e:	3301      	adds	r3, #1
 800cb60:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	ee07 3a90 	vmov	s15, r3
 800cb68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cb6c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb78:	ee17 3a90 	vmov	r3, s15
 800cb7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800cb7e:	e005      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800cb80:	2300      	movs	r3, #0
 800cb82:	61bb      	str	r3, [r7, #24]
      break;
 800cb84:	e002      	b.n	800cb8c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800cb86:	4b07      	ldr	r3, [pc, #28]	@ (800cba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800cb88:	61bb      	str	r3, [r7, #24]
      break;
 800cb8a:	bf00      	nop
  }

  return sysclockfreq;
 800cb8c:	69bb      	ldr	r3, [r7, #24]
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3724      	adds	r7, #36	@ 0x24
 800cb92:	46bd      	mov	sp, r7
 800cb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb98:	4770      	bx	lr
 800cb9a:	bf00      	nop
 800cb9c:	58024400 	.word	0x58024400
 800cba0:	03d09000 	.word	0x03d09000
 800cba4:	003d0900 	.word	0x003d0900
 800cba8:	017d7840 	.word	0x017d7840
 800cbac:	46000000 	.word	0x46000000
 800cbb0:	4c742400 	.word	0x4c742400
 800cbb4:	4a742400 	.word	0x4a742400
 800cbb8:	4bbebc20 	.word	0x4bbebc20

0800cbbc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cbbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cbc0:	b0ca      	sub	sp, #296	@ 0x128
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cbc8:	2300      	movs	r3, #0
 800cbca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cbce:	2300      	movs	r3, #0
 800cbd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800cbd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800cbe0:	2500      	movs	r5, #0
 800cbe2:	ea54 0305 	orrs.w	r3, r4, r5
 800cbe6:	d049      	beq.n	800cc7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800cbe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cbee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cbf2:	d02f      	beq.n	800cc54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800cbf4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cbf8:	d828      	bhi.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cbfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbfe:	d01a      	beq.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800cc00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc04:	d822      	bhi.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d003      	beq.n	800cc12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800cc0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc0e:	d007      	beq.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cc10:	e01c      	b.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc12:	4bb8      	ldr	r3, [pc, #736]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cc14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc16:	4ab7      	ldr	r2, [pc, #732]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cc18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cc1e:	e01a      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cc20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc24:	3308      	adds	r3, #8
 800cc26:	2102      	movs	r1, #2
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f001 f9d1 	bl	800dfd0 <RCCEx_PLL2_Config>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cc34:	e00f      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cc36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc3a:	3328      	adds	r3, #40	@ 0x28
 800cc3c:	2102      	movs	r1, #2
 800cc3e:	4618      	mov	r0, r3
 800cc40:	f001 fa78 	bl	800e134 <RCCEx_PLL3_Config>
 800cc44:	4603      	mov	r3, r0
 800cc46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cc4a:	e004      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc52:	e000      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800cc54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d10a      	bne.n	800cc74 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800cc5e:	4ba5      	ldr	r3, [pc, #660]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cc60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cc66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cc6c:	4aa1      	ldr	r2, [pc, #644]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cc6e:	430b      	orrs	r3, r1
 800cc70:	6513      	str	r3, [r2, #80]	@ 0x50
 800cc72:	e003      	b.n	800cc7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cc7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc84:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800cc88:	f04f 0900 	mov.w	r9, #0
 800cc8c:	ea58 0309 	orrs.w	r3, r8, r9
 800cc90:	d047      	beq.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800cc92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc98:	2b04      	cmp	r3, #4
 800cc9a:	d82a      	bhi.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800cc9c:	a201      	add	r2, pc, #4	@ (adr r2, 800cca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800cc9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cca2:	bf00      	nop
 800cca4:	0800ccb9 	.word	0x0800ccb9
 800cca8:	0800ccc7 	.word	0x0800ccc7
 800ccac:	0800ccdd 	.word	0x0800ccdd
 800ccb0:	0800ccfb 	.word	0x0800ccfb
 800ccb4:	0800ccfb 	.word	0x0800ccfb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ccb8:	4b8e      	ldr	r3, [pc, #568]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ccba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccbc:	4a8d      	ldr	r2, [pc, #564]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ccbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ccc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ccc4:	e01a      	b.n	800ccfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ccc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccca:	3308      	adds	r3, #8
 800cccc:	2100      	movs	r1, #0
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f001 f97e 	bl	800dfd0 <RCCEx_PLL2_Config>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ccda:	e00f      	b.n	800ccfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ccdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cce0:	3328      	adds	r3, #40	@ 0x28
 800cce2:	2100      	movs	r1, #0
 800cce4:	4618      	mov	r0, r3
 800cce6:	f001 fa25 	bl	800e134 <RCCEx_PLL3_Config>
 800ccea:	4603      	mov	r3, r0
 800ccec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ccf0:	e004      	b.n	800ccfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ccf8:	e000      	b.n	800ccfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ccfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d10a      	bne.n	800cd1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cd04:	4b7b      	ldr	r3, [pc, #492]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd08:	f023 0107 	bic.w	r1, r3, #7
 800cd0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd12:	4a78      	ldr	r2, [pc, #480]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd14:	430b      	orrs	r3, r1
 800cd16:	6513      	str	r3, [r2, #80]	@ 0x50
 800cd18:	e003      	b.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cd22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800cd2e:	f04f 0b00 	mov.w	fp, #0
 800cd32:	ea5a 030b 	orrs.w	r3, sl, fp
 800cd36:	d04c      	beq.n	800cdd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800cd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cd3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd42:	d030      	beq.n	800cda6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800cd44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd48:	d829      	bhi.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cd4a:	2bc0      	cmp	r3, #192	@ 0xc0
 800cd4c:	d02d      	beq.n	800cdaa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800cd4e:	2bc0      	cmp	r3, #192	@ 0xc0
 800cd50:	d825      	bhi.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cd52:	2b80      	cmp	r3, #128	@ 0x80
 800cd54:	d018      	beq.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800cd56:	2b80      	cmp	r3, #128	@ 0x80
 800cd58:	d821      	bhi.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d002      	beq.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800cd5e:	2b40      	cmp	r3, #64	@ 0x40
 800cd60:	d007      	beq.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800cd62:	e01c      	b.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd64:	4b63      	ldr	r3, [pc, #396]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd68:	4a62      	ldr	r2, [pc, #392]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cd70:	e01c      	b.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cd72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd76:	3308      	adds	r3, #8
 800cd78:	2100      	movs	r1, #0
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	f001 f928 	bl	800dfd0 <RCCEx_PLL2_Config>
 800cd80:	4603      	mov	r3, r0
 800cd82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cd86:	e011      	b.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd8c:	3328      	adds	r3, #40	@ 0x28
 800cd8e:	2100      	movs	r1, #0
 800cd90:	4618      	mov	r0, r3
 800cd92:	f001 f9cf 	bl	800e134 <RCCEx_PLL3_Config>
 800cd96:	4603      	mov	r3, r0
 800cd98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cd9c:	e006      	b.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd9e:	2301      	movs	r3, #1
 800cda0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cda4:	e002      	b.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800cda6:	bf00      	nop
 800cda8:	e000      	b.n	800cdac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800cdaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10a      	bne.n	800cdca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800cdb4:	4b4f      	ldr	r3, [pc, #316]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdb8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800cdbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cdc2:	4a4c      	ldr	r2, [pc, #304]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdc4:	430b      	orrs	r3, r1
 800cdc6:	6513      	str	r3, [r2, #80]	@ 0x50
 800cdc8:	e003      	b.n	800cdd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cdca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdda:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800cdde:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800cde2:	2300      	movs	r3, #0
 800cde4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800cde8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800cdec:	460b      	mov	r3, r1
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	d053      	beq.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800cdf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cdfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cdfe:	d035      	beq.n	800ce6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ce00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ce04:	d82e      	bhi.n	800ce64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ce06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ce0a:	d031      	beq.n	800ce70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ce0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ce10:	d828      	bhi.n	800ce64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ce12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce16:	d01a      	beq.n	800ce4e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800ce18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce1c:	d822      	bhi.n	800ce64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d003      	beq.n	800ce2a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800ce22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ce26:	d007      	beq.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800ce28:	e01c      	b.n	800ce64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce2a:	4b32      	ldr	r3, [pc, #200]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce2e:	4a31      	ldr	r2, [pc, #196]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce36:	e01c      	b.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce3c:	3308      	adds	r3, #8
 800ce3e:	2100      	movs	r1, #0
 800ce40:	4618      	mov	r0, r3
 800ce42:	f001 f8c5 	bl	800dfd0 <RCCEx_PLL2_Config>
 800ce46:	4603      	mov	r3, r0
 800ce48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ce4c:	e011      	b.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ce4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce52:	3328      	adds	r3, #40	@ 0x28
 800ce54:	2100      	movs	r1, #0
 800ce56:	4618      	mov	r0, r3
 800ce58:	f001 f96c 	bl	800e134 <RCCEx_PLL3_Config>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce62:	e006      	b.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ce64:	2301      	movs	r3, #1
 800ce66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce6a:	e002      	b.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ce6c:	bf00      	nop
 800ce6e:	e000      	b.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ce70:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d10b      	bne.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ce7a:	4b1e      	ldr	r3, [pc, #120]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce7e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800ce82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ce8a:	4a1a      	ldr	r2, [pc, #104]	@ (800cef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce8c:	430b      	orrs	r3, r1
 800ce8e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ce90:	e003      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ce9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800cea6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800ceaa:	2300      	movs	r3, #0
 800ceac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800ceb0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	d056      	beq.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ceba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cebe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cec2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cec6:	d038      	beq.n	800cf3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800cec8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cecc:	d831      	bhi.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cece:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ced2:	d034      	beq.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ced4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ced8:	d82b      	bhi.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ceda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cede:	d01d      	beq.n	800cf1c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800cee0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cee4:	d825      	bhi.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d006      	beq.n	800cef8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800ceea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ceee:	d00a      	beq.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800cef0:	e01f      	b.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800cef2:	bf00      	nop
 800cef4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cef8:	4ba2      	ldr	r3, [pc, #648]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cefa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cefc:	4aa1      	ldr	r2, [pc, #644]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cefe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cf04:	e01c      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf0a:	3308      	adds	r3, #8
 800cf0c:	2100      	movs	r1, #0
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f001 f85e 	bl	800dfd0 <RCCEx_PLL2_Config>
 800cf14:	4603      	mov	r3, r0
 800cf16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800cf1a:	e011      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf20:	3328      	adds	r3, #40	@ 0x28
 800cf22:	2100      	movs	r1, #0
 800cf24:	4618      	mov	r0, r3
 800cf26:	f001 f905 	bl	800e134 <RCCEx_PLL3_Config>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cf30:	e006      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800cf32:	2301      	movs	r3, #1
 800cf34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf38:	e002      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800cf3a:	bf00      	nop
 800cf3c:	e000      	b.n	800cf40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800cf3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d10b      	bne.n	800cf60 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800cf48:	4b8e      	ldr	r3, [pc, #568]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cf4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800cf50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf54:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cf58:	4a8a      	ldr	r2, [pc, #552]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cf5a:	430b      	orrs	r3, r1
 800cf5c:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf5e:	e003      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cf68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800cf74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf78:	2300      	movs	r3, #0
 800cf7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cf7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800cf82:	460b      	mov	r3, r1
 800cf84:	4313      	orrs	r3, r2
 800cf86:	d03a      	beq.n	800cffe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800cf88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf8e:	2b30      	cmp	r3, #48	@ 0x30
 800cf90:	d01f      	beq.n	800cfd2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800cf92:	2b30      	cmp	r3, #48	@ 0x30
 800cf94:	d819      	bhi.n	800cfca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800cf96:	2b20      	cmp	r3, #32
 800cf98:	d00c      	beq.n	800cfb4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800cf9a:	2b20      	cmp	r3, #32
 800cf9c:	d815      	bhi.n	800cfca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d019      	beq.n	800cfd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800cfa2:	2b10      	cmp	r3, #16
 800cfa4:	d111      	bne.n	800cfca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfa6:	4b77      	ldr	r3, [pc, #476]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cfa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfaa:	4a76      	ldr	r2, [pc, #472]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cfac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cfb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cfb2:	e011      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cfb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfb8:	3308      	adds	r3, #8
 800cfba:	2102      	movs	r1, #2
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f001 f807 	bl	800dfd0 <RCCEx_PLL2_Config>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cfc8:	e006      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cfd0:	e002      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800cfd2:	bf00      	nop
 800cfd4:	e000      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800cfd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d10a      	bne.n	800cff6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cfe0:	4b68      	ldr	r3, [pc, #416]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cfe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfe4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800cfe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfee:	4a65      	ldr	r2, [pc, #404]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cff0:	430b      	orrs	r3, r1
 800cff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cff4:	e003      	b.n	800cffe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800cffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d006:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800d00a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d00e:	2300      	movs	r3, #0
 800d010:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d014:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800d018:	460b      	mov	r3, r1
 800d01a:	4313      	orrs	r3, r2
 800d01c:	d051      	beq.n	800d0c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800d01e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d024:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d028:	d035      	beq.n	800d096 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800d02a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d02e:	d82e      	bhi.n	800d08e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d030:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d034:	d031      	beq.n	800d09a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800d036:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d03a:	d828      	bhi.n	800d08e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d03c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d040:	d01a      	beq.n	800d078 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800d042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d046:	d822      	bhi.n	800d08e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d003      	beq.n	800d054 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800d04c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d050:	d007      	beq.n	800d062 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800d052:	e01c      	b.n	800d08e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d054:	4b4b      	ldr	r3, [pc, #300]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d058:	4a4a      	ldr	r2, [pc, #296]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d05a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d05e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d060:	e01c      	b.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d066:	3308      	adds	r3, #8
 800d068:	2100      	movs	r1, #0
 800d06a:	4618      	mov	r0, r3
 800d06c:	f000 ffb0 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d070:	4603      	mov	r3, r0
 800d072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d076:	e011      	b.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d07c:	3328      	adds	r3, #40	@ 0x28
 800d07e:	2100      	movs	r1, #0
 800d080:	4618      	mov	r0, r3
 800d082:	f001 f857 	bl	800e134 <RCCEx_PLL3_Config>
 800d086:	4603      	mov	r3, r0
 800d088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d08c:	e006      	b.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d08e:	2301      	movs	r3, #1
 800d090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d094:	e002      	b.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d096:	bf00      	nop
 800d098:	e000      	b.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d09a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d09c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d10a      	bne.n	800d0ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d0a4:	4b37      	ldr	r3, [pc, #220]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d0ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0b2:	4a34      	ldr	r2, [pc, #208]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0b4:	430b      	orrs	r3, r1
 800d0b6:	6513      	str	r3, [r2, #80]	@ 0x50
 800d0b8:	e003      	b.n	800d0c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800d0ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d0d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800d0dc:	460b      	mov	r3, r1
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	d056      	beq.n	800d190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800d0e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0ec:	d033      	beq.n	800d156 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800d0ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0f2:	d82c      	bhi.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d0f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0f8:	d02f      	beq.n	800d15a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800d0fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0fe:	d826      	bhi.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d100:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d104:	d02b      	beq.n	800d15e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800d106:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d10a:	d820      	bhi.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d10c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d110:	d012      	beq.n	800d138 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800d112:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d116:	d81a      	bhi.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d022      	beq.n	800d162 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800d11c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d120:	d115      	bne.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d126:	3308      	adds	r3, #8
 800d128:	2101      	movs	r1, #1
 800d12a:	4618      	mov	r0, r3
 800d12c:	f000 ff50 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d130:	4603      	mov	r3, r0
 800d132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d136:	e015      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d13c:	3328      	adds	r3, #40	@ 0x28
 800d13e:	2101      	movs	r1, #1
 800d140:	4618      	mov	r0, r3
 800d142:	f000 fff7 	bl	800e134 <RCCEx_PLL3_Config>
 800d146:	4603      	mov	r3, r0
 800d148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d14c:	e00a      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d14e:	2301      	movs	r3, #1
 800d150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d154:	e006      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d156:	bf00      	nop
 800d158:	e004      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d15a:	bf00      	nop
 800d15c:	e002      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d15e:	bf00      	nop
 800d160:	e000      	b.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d162:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d10d      	bne.n	800d188 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800d16c:	4b05      	ldr	r3, [pc, #20]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d16e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d170:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d178:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d17a:	4a02      	ldr	r2, [pc, #8]	@ (800d184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d17c:	430b      	orrs	r3, r1
 800d17e:	6513      	str	r3, [r2, #80]	@ 0x50
 800d180:	e006      	b.n	800d190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800d182:	bf00      	nop
 800d184:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d18c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800d190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d198:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800d19c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d1a6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800d1aa:	460b      	mov	r3, r1
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	d055      	beq.n	800d25c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800d1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d1b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d1bc:	d033      	beq.n	800d226 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800d1be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d1c2:	d82c      	bhi.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d1c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1c8:	d02f      	beq.n	800d22a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800d1ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1ce:	d826      	bhi.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d1d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d1d4:	d02b      	beq.n	800d22e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800d1d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d1da:	d820      	bhi.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d1dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1e0:	d012      	beq.n	800d208 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800d1e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1e6:	d81a      	bhi.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d022      	beq.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800d1ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1f0:	d115      	bne.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1f6:	3308      	adds	r3, #8
 800d1f8:	2101      	movs	r1, #1
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f000 fee8 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d200:	4603      	mov	r3, r0
 800d202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d206:	e015      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d20c:	3328      	adds	r3, #40	@ 0x28
 800d20e:	2101      	movs	r1, #1
 800d210:	4618      	mov	r0, r3
 800d212:	f000 ff8f 	bl	800e134 <RCCEx_PLL3_Config>
 800d216:	4603      	mov	r3, r0
 800d218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d21c:	e00a      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
 800d220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d224:	e006      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d226:	bf00      	nop
 800d228:	e004      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d22a:	bf00      	nop
 800d22c:	e002      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d22e:	bf00      	nop
 800d230:	e000      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d232:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d10b      	bne.n	800d254 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800d23c:	4ba3      	ldr	r3, [pc, #652]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d23e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d240:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d248:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d24c:	4a9f      	ldr	r2, [pc, #636]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d24e:	430b      	orrs	r3, r1
 800d250:	6593      	str	r3, [r2, #88]	@ 0x58
 800d252:	e003      	b.n	800d25c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d25c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d264:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800d268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d26c:	2300      	movs	r3, #0
 800d26e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800d272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d276:	460b      	mov	r3, r1
 800d278:	4313      	orrs	r3, r2
 800d27a:	d037      	beq.n	800d2ec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800d27c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d286:	d00e      	beq.n	800d2a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800d288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d28c:	d816      	bhi.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d018      	beq.n	800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800d292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d296:	d111      	bne.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d298:	4b8c      	ldr	r3, [pc, #560]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d29c:	4a8b      	ldr	r2, [pc, #556]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d29e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d2a4:	e00f      	b.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d2a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2aa:	3308      	adds	r3, #8
 800d2ac:	2101      	movs	r1, #1
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f000 fe8e 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d2ba:	e004      	b.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2bc:	2301      	movs	r3, #1
 800d2be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d2c2:	e000      	b.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800d2c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d10a      	bne.n	800d2e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d2ce:	4b7f      	ldr	r3, [pc, #508]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d2d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2dc:	4a7b      	ldr	r2, [pc, #492]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d2de:	430b      	orrs	r3, r1
 800d2e0:	6513      	str	r3, [r2, #80]	@ 0x50
 800d2e2:	e003      	b.n	800d2ec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800d2ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800d2f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d302:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800d306:	460b      	mov	r3, r1
 800d308:	4313      	orrs	r3, r2
 800d30a:	d039      	beq.n	800d380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800d30c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d312:	2b03      	cmp	r3, #3
 800d314:	d81c      	bhi.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800d316:	a201      	add	r2, pc, #4	@ (adr r2, 800d31c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800d318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d31c:	0800d359 	.word	0x0800d359
 800d320:	0800d32d 	.word	0x0800d32d
 800d324:	0800d33b 	.word	0x0800d33b
 800d328:	0800d359 	.word	0x0800d359
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d32c:	4b67      	ldr	r3, [pc, #412]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d32e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d330:	4a66      	ldr	r2, [pc, #408]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d338:	e00f      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d33a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d33e:	3308      	adds	r3, #8
 800d340:	2102      	movs	r1, #2
 800d342:	4618      	mov	r0, r3
 800d344:	f000 fe44 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d348:	4603      	mov	r3, r0
 800d34a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d34e:	e004      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d356:	e000      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800d358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d10a      	bne.n	800d378 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d362:	4b5a      	ldr	r3, [pc, #360]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d366:	f023 0103 	bic.w	r1, r3, #3
 800d36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d36e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d370:	4a56      	ldr	r2, [pc, #344]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d372:	430b      	orrs	r3, r1
 800d374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d376:	e003      	b.n	800d380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d37c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d388:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800d38c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d390:	2300      	movs	r3, #0
 800d392:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d396:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d39a:	460b      	mov	r3, r1
 800d39c:	4313      	orrs	r3, r2
 800d39e:	f000 809f 	beq.w	800d4e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d3a2:	4b4b      	ldr	r3, [pc, #300]	@ (800d4d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a4a      	ldr	r2, [pc, #296]	@ (800d4d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d3a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d3ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d3ae:	f7fc ff7b 	bl	800a2a8 <HAL_GetTick>
 800d3b2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d3b6:	e00b      	b.n	800d3d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d3b8:	f7fc ff76 	bl	800a2a8 <HAL_GetTick>
 800d3bc:	4602      	mov	r2, r0
 800d3be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d3c2:	1ad3      	subs	r3, r2, r3
 800d3c4:	2b64      	cmp	r3, #100	@ 0x64
 800d3c6:	d903      	bls.n	800d3d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800d3c8:	2303      	movs	r3, #3
 800d3ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d3ce:	e005      	b.n	800d3dc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d3d0:	4b3f      	ldr	r3, [pc, #252]	@ (800d4d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d0ed      	beq.n	800d3b8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800d3dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d179      	bne.n	800d4d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d3e4:	4b39      	ldr	r3, [pc, #228]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d3e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d3e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d3f0:	4053      	eors	r3, r2
 800d3f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d015      	beq.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d3fa:	4b34      	ldr	r3, [pc, #208]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d3fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d402:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d406:	4b31      	ldr	r3, [pc, #196]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d40a:	4a30      	ldr	r2, [pc, #192]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d40c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d410:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d412:	4b2e      	ldr	r3, [pc, #184]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d416:	4a2d      	ldr	r2, [pc, #180]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d41c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800d41e:	4a2b      	ldr	r2, [pc, #172]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d420:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800d424:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d42a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d42e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d432:	d118      	bne.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d434:	f7fc ff38 	bl	800a2a8 <HAL_GetTick>
 800d438:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d43c:	e00d      	b.n	800d45a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d43e:	f7fc ff33 	bl	800a2a8 <HAL_GetTick>
 800d442:	4602      	mov	r2, r0
 800d444:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d448:	1ad2      	subs	r2, r2, r3
 800d44a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d44e:	429a      	cmp	r2, r3
 800d450:	d903      	bls.n	800d45a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800d452:	2303      	movs	r3, #3
 800d454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800d458:	e005      	b.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d45a:	4b1c      	ldr	r3, [pc, #112]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d45c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d45e:	f003 0302 	and.w	r3, r3, #2
 800d462:	2b00      	cmp	r3, #0
 800d464:	d0eb      	beq.n	800d43e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800d466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d129      	bne.n	800d4c2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d472:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d47a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d47e:	d10e      	bne.n	800d49e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800d480:	4b12      	ldr	r3, [pc, #72]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d482:	691b      	ldr	r3, [r3, #16]
 800d484:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d48c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d490:	091a      	lsrs	r2, r3, #4
 800d492:	4b10      	ldr	r3, [pc, #64]	@ (800d4d4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800d494:	4013      	ands	r3, r2
 800d496:	4a0d      	ldr	r2, [pc, #52]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d498:	430b      	orrs	r3, r1
 800d49a:	6113      	str	r3, [r2, #16]
 800d49c:	e005      	b.n	800d4aa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800d49e:	4b0b      	ldr	r3, [pc, #44]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4a0:	691b      	ldr	r3, [r3, #16]
 800d4a2:	4a0a      	ldr	r2, [pc, #40]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d4a8:	6113      	str	r3, [r2, #16]
 800d4aa:	4b08      	ldr	r3, [pc, #32]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d4b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d4ba:	4a04      	ldr	r2, [pc, #16]	@ (800d4cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4bc:	430b      	orrs	r3, r1
 800d4be:	6713      	str	r3, [r2, #112]	@ 0x70
 800d4c0:	e00e      	b.n	800d4e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d4c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800d4ca:	e009      	b.n	800d4e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800d4cc:	58024400 	.word	0x58024400
 800d4d0:	58024800 	.word	0x58024800
 800d4d4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d4e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4e8:	f002 0301 	and.w	r3, r2, #1
 800d4ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d4f6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	f000 8089 	beq.w	800d614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d506:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d508:	2b28      	cmp	r3, #40	@ 0x28
 800d50a:	d86b      	bhi.n	800d5e4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d50c:	a201      	add	r2, pc, #4	@ (adr r2, 800d514 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d50e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d512:	bf00      	nop
 800d514:	0800d5ed 	.word	0x0800d5ed
 800d518:	0800d5e5 	.word	0x0800d5e5
 800d51c:	0800d5e5 	.word	0x0800d5e5
 800d520:	0800d5e5 	.word	0x0800d5e5
 800d524:	0800d5e5 	.word	0x0800d5e5
 800d528:	0800d5e5 	.word	0x0800d5e5
 800d52c:	0800d5e5 	.word	0x0800d5e5
 800d530:	0800d5e5 	.word	0x0800d5e5
 800d534:	0800d5b9 	.word	0x0800d5b9
 800d538:	0800d5e5 	.word	0x0800d5e5
 800d53c:	0800d5e5 	.word	0x0800d5e5
 800d540:	0800d5e5 	.word	0x0800d5e5
 800d544:	0800d5e5 	.word	0x0800d5e5
 800d548:	0800d5e5 	.word	0x0800d5e5
 800d54c:	0800d5e5 	.word	0x0800d5e5
 800d550:	0800d5e5 	.word	0x0800d5e5
 800d554:	0800d5cf 	.word	0x0800d5cf
 800d558:	0800d5e5 	.word	0x0800d5e5
 800d55c:	0800d5e5 	.word	0x0800d5e5
 800d560:	0800d5e5 	.word	0x0800d5e5
 800d564:	0800d5e5 	.word	0x0800d5e5
 800d568:	0800d5e5 	.word	0x0800d5e5
 800d56c:	0800d5e5 	.word	0x0800d5e5
 800d570:	0800d5e5 	.word	0x0800d5e5
 800d574:	0800d5ed 	.word	0x0800d5ed
 800d578:	0800d5e5 	.word	0x0800d5e5
 800d57c:	0800d5e5 	.word	0x0800d5e5
 800d580:	0800d5e5 	.word	0x0800d5e5
 800d584:	0800d5e5 	.word	0x0800d5e5
 800d588:	0800d5e5 	.word	0x0800d5e5
 800d58c:	0800d5e5 	.word	0x0800d5e5
 800d590:	0800d5e5 	.word	0x0800d5e5
 800d594:	0800d5ed 	.word	0x0800d5ed
 800d598:	0800d5e5 	.word	0x0800d5e5
 800d59c:	0800d5e5 	.word	0x0800d5e5
 800d5a0:	0800d5e5 	.word	0x0800d5e5
 800d5a4:	0800d5e5 	.word	0x0800d5e5
 800d5a8:	0800d5e5 	.word	0x0800d5e5
 800d5ac:	0800d5e5 	.word	0x0800d5e5
 800d5b0:	0800d5e5 	.word	0x0800d5e5
 800d5b4:	0800d5ed 	.word	0x0800d5ed
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d5b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5bc:	3308      	adds	r3, #8
 800d5be:	2101      	movs	r1, #1
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	f000 fd05 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d5cc:	e00f      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d5ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5d2:	3328      	adds	r3, #40	@ 0x28
 800d5d4:	2101      	movs	r1, #1
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f000 fdac 	bl	800e134 <RCCEx_PLL3_Config>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d5e2:	e004      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d5ea:	e000      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d5ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d10a      	bne.n	800d60c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d5f6:	4bbf      	ldr	r3, [pc, #764]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d5fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d604:	4abb      	ldr	r2, [pc, #748]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d606:	430b      	orrs	r3, r1
 800d608:	6553      	str	r3, [r2, #84]	@ 0x54
 800d60a:	e003      	b.n	800d614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d60c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61c:	f002 0302 	and.w	r3, r2, #2
 800d620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d624:	2300      	movs	r3, #0
 800d626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d62a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d62e:	460b      	mov	r3, r1
 800d630:	4313      	orrs	r3, r2
 800d632:	d041      	beq.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d63a:	2b05      	cmp	r3, #5
 800d63c:	d824      	bhi.n	800d688 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d63e:	a201      	add	r2, pc, #4	@ (adr r2, 800d644 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d644:	0800d691 	.word	0x0800d691
 800d648:	0800d65d 	.word	0x0800d65d
 800d64c:	0800d673 	.word	0x0800d673
 800d650:	0800d691 	.word	0x0800d691
 800d654:	0800d691 	.word	0x0800d691
 800d658:	0800d691 	.word	0x0800d691
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d65c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d660:	3308      	adds	r3, #8
 800d662:	2101      	movs	r1, #1
 800d664:	4618      	mov	r0, r3
 800d666:	f000 fcb3 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d66a:	4603      	mov	r3, r0
 800d66c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d670:	e00f      	b.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d676:	3328      	adds	r3, #40	@ 0x28
 800d678:	2101      	movs	r1, #1
 800d67a:	4618      	mov	r0, r3
 800d67c:	f000 fd5a 	bl	800e134 <RCCEx_PLL3_Config>
 800d680:	4603      	mov	r3, r0
 800d682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d686:	e004      	b.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d68e:	e000      	b.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d690:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d696:	2b00      	cmp	r3, #0
 800d698:	d10a      	bne.n	800d6b0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d69a:	4b96      	ldr	r3, [pc, #600]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d69c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d69e:	f023 0107 	bic.w	r1, r3, #7
 800d6a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d6a8:	4a92      	ldr	r2, [pc, #584]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d6aa:	430b      	orrs	r3, r1
 800d6ac:	6553      	str	r3, [r2, #84]	@ 0x54
 800d6ae:	e003      	b.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d6b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c0:	f002 0304 	and.w	r3, r2, #4
 800d6c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d6ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	d044      	beq.n	800d762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d6d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6e0:	2b05      	cmp	r3, #5
 800d6e2:	d825      	bhi.n	800d730 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d6e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d6ec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d6e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ea:	bf00      	nop
 800d6ec:	0800d739 	.word	0x0800d739
 800d6f0:	0800d705 	.word	0x0800d705
 800d6f4:	0800d71b 	.word	0x0800d71b
 800d6f8:	0800d739 	.word	0x0800d739
 800d6fc:	0800d739 	.word	0x0800d739
 800d700:	0800d739 	.word	0x0800d739
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d708:	3308      	adds	r3, #8
 800d70a:	2101      	movs	r1, #1
 800d70c:	4618      	mov	r0, r3
 800d70e:	f000 fc5f 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d712:	4603      	mov	r3, r0
 800d714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d718:	e00f      	b.n	800d73a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d71a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d71e:	3328      	adds	r3, #40	@ 0x28
 800d720:	2101      	movs	r1, #1
 800d722:	4618      	mov	r0, r3
 800d724:	f000 fd06 	bl	800e134 <RCCEx_PLL3_Config>
 800d728:	4603      	mov	r3, r0
 800d72a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d72e:	e004      	b.n	800d73a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d730:	2301      	movs	r3, #1
 800d732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d736:	e000      	b.n	800d73a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d73a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d10b      	bne.n	800d75a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d742:	4b6c      	ldr	r3, [pc, #432]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d746:	f023 0107 	bic.w	r1, r3, #7
 800d74a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d74e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d752:	4a68      	ldr	r2, [pc, #416]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d754:	430b      	orrs	r3, r1
 800d756:	6593      	str	r3, [r2, #88]	@ 0x58
 800d758:	e003      	b.n	800d762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d75a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d75e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76a:	f002 0320 	and.w	r3, r2, #32
 800d76e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d772:	2300      	movs	r3, #0
 800d774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d77c:	460b      	mov	r3, r1
 800d77e:	4313      	orrs	r3, r2
 800d780:	d055      	beq.n	800d82e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d78a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d78e:	d033      	beq.n	800d7f8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d790:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d794:	d82c      	bhi.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d79a:	d02f      	beq.n	800d7fc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d79c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7a0:	d826      	bhi.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d7a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d7a6:	d02b      	beq.n	800d800 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d7a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d7ac:	d820      	bhi.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d7ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7b2:	d012      	beq.n	800d7da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d7b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7b8:	d81a      	bhi.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d022      	beq.n	800d804 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d7be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7c2:	d115      	bne.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7c8:	3308      	adds	r3, #8
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f000 fbff 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d7d8:	e015      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7de:	3328      	adds	r3, #40	@ 0x28
 800d7e0:	2102      	movs	r1, #2
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f000 fca6 	bl	800e134 <RCCEx_PLL3_Config>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d7ee:	e00a      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7f6:	e006      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d7f8:	bf00      	nop
 800d7fa:	e004      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d7fc:	bf00      	nop
 800d7fe:	e002      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d800:	bf00      	nop
 800d802:	e000      	b.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d804:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d10b      	bne.n	800d826 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d80e:	4b39      	ldr	r3, [pc, #228]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d812:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d81a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d81e:	4a35      	ldr	r2, [pc, #212]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d820:	430b      	orrs	r3, r1
 800d822:	6553      	str	r3, [r2, #84]	@ 0x54
 800d824:	e003      	b.n	800d82e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d82a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d836:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d83a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d83e:	2300      	movs	r3, #0
 800d840:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d844:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d848:	460b      	mov	r3, r1
 800d84a:	4313      	orrs	r3, r2
 800d84c:	d058      	beq.n	800d900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d84e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d852:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d856:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d85a:	d033      	beq.n	800d8c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d85c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d860:	d82c      	bhi.n	800d8bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d866:	d02f      	beq.n	800d8c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d86c:	d826      	bhi.n	800d8bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d86e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d872:	d02b      	beq.n	800d8cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d874:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d878:	d820      	bhi.n	800d8bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d87a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d87e:	d012      	beq.n	800d8a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d884:	d81a      	bhi.n	800d8bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d886:	2b00      	cmp	r3, #0
 800d888:	d022      	beq.n	800d8d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d88a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d88e:	d115      	bne.n	800d8bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d894:	3308      	adds	r3, #8
 800d896:	2100      	movs	r1, #0
 800d898:	4618      	mov	r0, r3
 800d89a:	f000 fb99 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d8a4:	e015      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d8a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8aa:	3328      	adds	r3, #40	@ 0x28
 800d8ac:	2102      	movs	r1, #2
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f000 fc40 	bl	800e134 <RCCEx_PLL3_Config>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d8ba:	e00a      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d8bc:	2301      	movs	r3, #1
 800d8be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d8c2:	e006      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d8c4:	bf00      	nop
 800d8c6:	e004      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d8c8:	bf00      	nop
 800d8ca:	e002      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d8cc:	bf00      	nop
 800d8ce:	e000      	b.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d8d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d8d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d10e      	bne.n	800d8f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d8da:	4b06      	ldr	r3, [pc, #24]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d8dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d8e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d8ea:	4a02      	ldr	r2, [pc, #8]	@ (800d8f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d8ec:	430b      	orrs	r3, r1
 800d8ee:	6593      	str	r3, [r2, #88]	@ 0x58
 800d8f0:	e006      	b.n	800d900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d8f2:	bf00      	nop
 800d8f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d8f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d8fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d908:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d90c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d910:	2300      	movs	r3, #0
 800d912:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d916:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d91a:	460b      	mov	r3, r1
 800d91c:	4313      	orrs	r3, r2
 800d91e:	d055      	beq.n	800d9cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d924:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d928:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d92c:	d033      	beq.n	800d996 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d92e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d932:	d82c      	bhi.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d938:	d02f      	beq.n	800d99a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d93a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d93e:	d826      	bhi.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d940:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d944:	d02b      	beq.n	800d99e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d946:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d94a:	d820      	bhi.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d94c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d950:	d012      	beq.n	800d978 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d952:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d956:	d81a      	bhi.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d022      	beq.n	800d9a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d95c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d960:	d115      	bne.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d966:	3308      	adds	r3, #8
 800d968:	2100      	movs	r1, #0
 800d96a:	4618      	mov	r0, r3
 800d96c:	f000 fb30 	bl	800dfd0 <RCCEx_PLL2_Config>
 800d970:	4603      	mov	r3, r0
 800d972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d976:	e015      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d97c:	3328      	adds	r3, #40	@ 0x28
 800d97e:	2102      	movs	r1, #2
 800d980:	4618      	mov	r0, r3
 800d982:	f000 fbd7 	bl	800e134 <RCCEx_PLL3_Config>
 800d986:	4603      	mov	r3, r0
 800d988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d98c:	e00a      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d98e:	2301      	movs	r3, #1
 800d990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d994:	e006      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d996:	bf00      	nop
 800d998:	e004      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d99a:	bf00      	nop
 800d99c:	e002      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d99e:	bf00      	nop
 800d9a0:	e000      	b.n	800d9a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d9a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d9a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d10b      	bne.n	800d9c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d9ac:	4ba1      	ldr	r3, [pc, #644]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d9ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d9b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d9bc:	4a9d      	ldr	r2, [pc, #628]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d9be:	430b      	orrs	r3, r1
 800d9c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800d9c2:	e003      	b.n	800d9cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d9cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d4:	f002 0308 	and.w	r3, r2, #8
 800d9d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d9dc:	2300      	movs	r3, #0
 800d9de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d9e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d9e6:	460b      	mov	r3, r1
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	d01e      	beq.n	800da2a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d9ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9f8:	d10c      	bne.n	800da14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d9fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9fe:	3328      	adds	r3, #40	@ 0x28
 800da00:	2102      	movs	r1, #2
 800da02:	4618      	mov	r0, r3
 800da04:	f000 fb96 	bl	800e134 <RCCEx_PLL3_Config>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d002      	beq.n	800da14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800da0e:	2301      	movs	r3, #1
 800da10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800da14:	4b87      	ldr	r3, [pc, #540]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800da16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da18:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800da1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da24:	4a83      	ldr	r2, [pc, #524]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800da26:	430b      	orrs	r3, r1
 800da28:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800da2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da32:	f002 0310 	and.w	r3, r2, #16
 800da36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800da3a:	2300      	movs	r3, #0
 800da3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da40:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800da44:	460b      	mov	r3, r1
 800da46:	4313      	orrs	r3, r2
 800da48:	d01e      	beq.n	800da88 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800da4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800da52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800da56:	d10c      	bne.n	800da72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800da58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da5c:	3328      	adds	r3, #40	@ 0x28
 800da5e:	2102      	movs	r1, #2
 800da60:	4618      	mov	r0, r3
 800da62:	f000 fb67 	bl	800e134 <RCCEx_PLL3_Config>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d002      	beq.n	800da72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800da6c:	2301      	movs	r3, #1
 800da6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800da72:	4b70      	ldr	r3, [pc, #448]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800da74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800da7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800da82:	4a6c      	ldr	r2, [pc, #432]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800da84:	430b      	orrs	r3, r1
 800da86:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800da88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800da94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800da98:	2300      	movs	r3, #0
 800da9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da9e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800daa2:	460b      	mov	r3, r1
 800daa4:	4313      	orrs	r3, r2
 800daa6:	d03e      	beq.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800daa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dab4:	d022      	beq.n	800dafc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800dab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800daba:	d81b      	bhi.n	800daf4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d003      	beq.n	800dac8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800dac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dac4:	d00b      	beq.n	800dade <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800dac6:	e015      	b.n	800daf4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dacc:	3308      	adds	r3, #8
 800dace:	2100      	movs	r1, #0
 800dad0:	4618      	mov	r0, r3
 800dad2:	f000 fa7d 	bl	800dfd0 <RCCEx_PLL2_Config>
 800dad6:	4603      	mov	r3, r0
 800dad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dadc:	e00f      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dae2:	3328      	adds	r3, #40	@ 0x28
 800dae4:	2102      	movs	r1, #2
 800dae6:	4618      	mov	r0, r3
 800dae8:	f000 fb24 	bl	800e134 <RCCEx_PLL3_Config>
 800daec:	4603      	mov	r3, r0
 800daee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800daf2:	e004      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800daf4:	2301      	movs	r3, #1
 800daf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dafa:	e000      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800dafc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dafe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db02:	2b00      	cmp	r3, #0
 800db04:	d10b      	bne.n	800db1e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800db06:	4b4b      	ldr	r3, [pc, #300]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db0a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800db0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800db16:	4a47      	ldr	r2, [pc, #284]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db18:	430b      	orrs	r3, r1
 800db1a:	6593      	str	r3, [r2, #88]	@ 0x58
 800db1c:	e003      	b.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800db26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800db32:	67bb      	str	r3, [r7, #120]	@ 0x78
 800db34:	2300      	movs	r3, #0
 800db36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800db38:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800db3c:	460b      	mov	r3, r1
 800db3e:	4313      	orrs	r3, r2
 800db40:	d03b      	beq.n	800dbba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800db42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800db4e:	d01f      	beq.n	800db90 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800db50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800db54:	d818      	bhi.n	800db88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800db56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800db5a:	d003      	beq.n	800db64 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800db5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800db60:	d007      	beq.n	800db72 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800db62:	e011      	b.n	800db88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db64:	4b33      	ldr	r3, [pc, #204]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db68:	4a32      	ldr	r2, [pc, #200]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800db70:	e00f      	b.n	800db92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800db72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db76:	3328      	adds	r3, #40	@ 0x28
 800db78:	2101      	movs	r1, #1
 800db7a:	4618      	mov	r0, r3
 800db7c:	f000 fada 	bl	800e134 <RCCEx_PLL3_Config>
 800db80:	4603      	mov	r3, r0
 800db82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800db86:	e004      	b.n	800db92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db88:	2301      	movs	r3, #1
 800db8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800db8e:	e000      	b.n	800db92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800db90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db96:	2b00      	cmp	r3, #0
 800db98:	d10b      	bne.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800db9a:	4b26      	ldr	r3, [pc, #152]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800dba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbaa:	4a22      	ldr	r2, [pc, #136]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbac:	430b      	orrs	r3, r1
 800dbae:	6553      	str	r3, [r2, #84]	@ 0x54
 800dbb0:	e003      	b.n	800dbba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dbb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800dbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800dbc6:	673b      	str	r3, [r7, #112]	@ 0x70
 800dbc8:	2300      	movs	r3, #0
 800dbca:	677b      	str	r3, [r7, #116]	@ 0x74
 800dbcc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	4313      	orrs	r3, r2
 800dbd4:	d034      	beq.n	800dc40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800dbd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d003      	beq.n	800dbe8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800dbe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbe4:	d007      	beq.n	800dbf6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800dbe6:	e011      	b.n	800dc0c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dbe8:	4b12      	ldr	r3, [pc, #72]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbec:	4a11      	ldr	r2, [pc, #68]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dbf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800dbf4:	e00e      	b.n	800dc14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dbf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbfa:	3308      	adds	r3, #8
 800dbfc:	2102      	movs	r1, #2
 800dbfe:	4618      	mov	r0, r3
 800dc00:	f000 f9e6 	bl	800dfd0 <RCCEx_PLL2_Config>
 800dc04:	4603      	mov	r3, r0
 800dc06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800dc0a:	e003      	b.n	800dc14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dc12:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d10d      	bne.n	800dc38 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800dc1c:	4b05      	ldr	r3, [pc, #20]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc20:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dc24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc2a:	4a02      	ldr	r2, [pc, #8]	@ (800dc34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc2c:	430b      	orrs	r3, r1
 800dc2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dc30:	e006      	b.n	800dc40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800dc32:	bf00      	nop
 800dc34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800dc40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc48:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800dc4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc4e:	2300      	movs	r3, #0
 800dc50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dc52:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800dc56:	460b      	mov	r3, r1
 800dc58:	4313      	orrs	r3, r2
 800dc5a:	d00c      	beq.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800dc5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc60:	3328      	adds	r3, #40	@ 0x28
 800dc62:	2102      	movs	r1, #2
 800dc64:	4618      	mov	r0, r3
 800dc66:	f000 fa65 	bl	800e134 <RCCEx_PLL3_Config>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d002      	beq.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800dc70:	2301      	movs	r3, #1
 800dc72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800dc76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800dc82:	663b      	str	r3, [r7, #96]	@ 0x60
 800dc84:	2300      	movs	r3, #0
 800dc86:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800dc8c:	460b      	mov	r3, r1
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	d038      	beq.n	800dd04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800dc92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dc9e:	d018      	beq.n	800dcd2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800dca0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dca4:	d811      	bhi.n	800dcca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800dca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dcaa:	d014      	beq.n	800dcd6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800dcac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dcb0:	d80b      	bhi.n	800dcca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d011      	beq.n	800dcda <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800dcb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dcba:	d106      	bne.n	800dcca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dcbc:	4bc3      	ldr	r3, [pc, #780]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dcbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcc0:	4ac2      	ldr	r2, [pc, #776]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dcc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dcc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800dcc8:	e008      	b.n	800dcdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dcd0:	e004      	b.n	800dcdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800dcd2:	bf00      	nop
 800dcd4:	e002      	b.n	800dcdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800dcd6:	bf00      	nop
 800dcd8:	e000      	b.n	800dcdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800dcda:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dcdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d10b      	bne.n	800dcfc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dce4:	4bb9      	ldr	r3, [pc, #740]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dce8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800dcec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcf4:	4ab5      	ldr	r2, [pc, #724]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dcf6:	430b      	orrs	r3, r1
 800dcf8:	6553      	str	r3, [r2, #84]	@ 0x54
 800dcfa:	e003      	b.n	800dd04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800dd04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd0c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800dd10:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd12:	2300      	movs	r3, #0
 800dd14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd16:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	d009      	beq.n	800dd34 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800dd20:	4baa      	ldr	r3, [pc, #680]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800dd28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd2e:	4aa7      	ldr	r2, [pc, #668]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd30:	430b      	orrs	r3, r1
 800dd32:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800dd34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800dd40:	653b      	str	r3, [r7, #80]	@ 0x50
 800dd42:	2300      	movs	r3, #0
 800dd44:	657b      	str	r3, [r7, #84]	@ 0x54
 800dd46:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	4313      	orrs	r3, r2
 800dd4e:	d00a      	beq.n	800dd66 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800dd50:	4b9e      	ldr	r3, [pc, #632]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800dd58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800dd60:	4a9a      	ldr	r2, [pc, #616]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd62:	430b      	orrs	r3, r1
 800dd64:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800dd66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800dd72:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd74:	2300      	movs	r3, #0
 800dd76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd78:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800dd7c:	460b      	mov	r3, r1
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	d009      	beq.n	800dd96 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800dd82:	4b92      	ldr	r3, [pc, #584]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd86:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800dd8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd90:	4a8e      	ldr	r2, [pc, #568]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dd92:	430b      	orrs	r3, r1
 800dd94:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800dd96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd9e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800dda2:	643b      	str	r3, [r7, #64]	@ 0x40
 800dda4:	2300      	movs	r3, #0
 800dda6:	647b      	str	r3, [r7, #68]	@ 0x44
 800dda8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800ddac:	460b      	mov	r3, r1
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	d00e      	beq.n	800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ddb2:	4b86      	ldr	r3, [pc, #536]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddb4:	691b      	ldr	r3, [r3, #16]
 800ddb6:	4a85      	ldr	r2, [pc, #532]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddb8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ddbc:	6113      	str	r3, [r2, #16]
 800ddbe:	4b83      	ldr	r3, [pc, #524]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddc0:	6919      	ldr	r1, [r3, #16]
 800ddc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ddca:	4a80      	ldr	r2, [pc, #512]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddcc:	430b      	orrs	r3, r1
 800ddce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ddd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800dddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ddde:	2300      	movs	r3, #0
 800dde0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dde2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800dde6:	460b      	mov	r3, r1
 800dde8:	4313      	orrs	r3, r2
 800ddea:	d009      	beq.n	800de00 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ddec:	4b77      	ldr	r3, [pc, #476]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddf0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ddf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ddfa:	4a74      	ldr	r2, [pc, #464]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddfc:	430b      	orrs	r3, r1
 800ddfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800de00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de08:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800de0c:	633b      	str	r3, [r7, #48]	@ 0x30
 800de0e:	2300      	movs	r3, #0
 800de10:	637b      	str	r3, [r7, #52]	@ 0x34
 800de12:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800de16:	460b      	mov	r3, r1
 800de18:	4313      	orrs	r3, r2
 800de1a:	d00a      	beq.n	800de32 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800de1c:	4b6b      	ldr	r3, [pc, #428]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de20:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800de24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de2c:	4a67      	ldr	r2, [pc, #412]	@ (800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de2e:	430b      	orrs	r3, r1
 800de30:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800de32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3a:	2100      	movs	r1, #0
 800de3c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800de3e:	f003 0301 	and.w	r3, r3, #1
 800de42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800de44:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800de48:	460b      	mov	r3, r1
 800de4a:	4313      	orrs	r3, r2
 800de4c:	d011      	beq.n	800de72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800de4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de52:	3308      	adds	r3, #8
 800de54:	2100      	movs	r1, #0
 800de56:	4618      	mov	r0, r3
 800de58:	f000 f8ba 	bl	800dfd0 <RCCEx_PLL2_Config>
 800de5c:	4603      	mov	r3, r0
 800de5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800de62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de66:	2b00      	cmp	r3, #0
 800de68:	d003      	beq.n	800de72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800de72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7a:	2100      	movs	r1, #0
 800de7c:	6239      	str	r1, [r7, #32]
 800de7e:	f003 0302 	and.w	r3, r3, #2
 800de82:	627b      	str	r3, [r7, #36]	@ 0x24
 800de84:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800de88:	460b      	mov	r3, r1
 800de8a:	4313      	orrs	r3, r2
 800de8c:	d011      	beq.n	800deb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800de8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de92:	3308      	adds	r3, #8
 800de94:	2101      	movs	r1, #1
 800de96:	4618      	mov	r0, r3
 800de98:	f000 f89a 	bl	800dfd0 <RCCEx_PLL2_Config>
 800de9c:	4603      	mov	r3, r0
 800de9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d003      	beq.n	800deb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800deaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800deae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800deb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800deb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deba:	2100      	movs	r1, #0
 800debc:	61b9      	str	r1, [r7, #24]
 800debe:	f003 0304 	and.w	r3, r3, #4
 800dec2:	61fb      	str	r3, [r7, #28]
 800dec4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800dec8:	460b      	mov	r3, r1
 800deca:	4313      	orrs	r3, r2
 800decc:	d011      	beq.n	800def2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ded2:	3308      	adds	r3, #8
 800ded4:	2102      	movs	r1, #2
 800ded6:	4618      	mov	r0, r3
 800ded8:	f000 f87a 	bl	800dfd0 <RCCEx_PLL2_Config>
 800dedc:	4603      	mov	r3, r0
 800dede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d003      	beq.n	800def2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800deea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800deee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800def2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800def6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800defa:	2100      	movs	r1, #0
 800defc:	6139      	str	r1, [r7, #16]
 800defe:	f003 0308 	and.w	r3, r3, #8
 800df02:	617b      	str	r3, [r7, #20]
 800df04:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800df08:	460b      	mov	r3, r1
 800df0a:	4313      	orrs	r3, r2
 800df0c:	d011      	beq.n	800df32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800df0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df12:	3328      	adds	r3, #40	@ 0x28
 800df14:	2100      	movs	r1, #0
 800df16:	4618      	mov	r0, r3
 800df18:	f000 f90c 	bl	800e134 <RCCEx_PLL3_Config>
 800df1c:	4603      	mov	r3, r0
 800df1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800df22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df26:	2b00      	cmp	r3, #0
 800df28:	d003      	beq.n	800df32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800df32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df3a:	2100      	movs	r1, #0
 800df3c:	60b9      	str	r1, [r7, #8]
 800df3e:	f003 0310 	and.w	r3, r3, #16
 800df42:	60fb      	str	r3, [r7, #12]
 800df44:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800df48:	460b      	mov	r3, r1
 800df4a:	4313      	orrs	r3, r2
 800df4c:	d011      	beq.n	800df72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800df4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df52:	3328      	adds	r3, #40	@ 0x28
 800df54:	2101      	movs	r1, #1
 800df56:	4618      	mov	r0, r3
 800df58:	f000 f8ec 	bl	800e134 <RCCEx_PLL3_Config>
 800df5c:	4603      	mov	r3, r0
 800df5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800df62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df66:	2b00      	cmp	r3, #0
 800df68:	d003      	beq.n	800df72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800df72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7a:	2100      	movs	r1, #0
 800df7c:	6039      	str	r1, [r7, #0]
 800df7e:	f003 0320 	and.w	r3, r3, #32
 800df82:	607b      	str	r3, [r7, #4]
 800df84:	e9d7 1200 	ldrd	r1, r2, [r7]
 800df88:	460b      	mov	r3, r1
 800df8a:	4313      	orrs	r3, r2
 800df8c:	d011      	beq.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800df8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df92:	3328      	adds	r3, #40	@ 0x28
 800df94:	2102      	movs	r1, #2
 800df96:	4618      	mov	r0, r3
 800df98:	f000 f8cc 	bl	800e134 <RCCEx_PLL3_Config>
 800df9c:	4603      	mov	r3, r0
 800df9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dfa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d003      	beq.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dfaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800dfb2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d101      	bne.n	800dfbe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	e000      	b.n	800dfc0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800dfbe:	2301      	movs	r3, #1
}
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dfcc:	58024400 	.word	0x58024400

0800dfd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b084      	sub	sp, #16
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dfde:	4b53      	ldr	r3, [pc, #332]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800dfe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfe2:	f003 0303 	and.w	r3, r3, #3
 800dfe6:	2b03      	cmp	r3, #3
 800dfe8:	d101      	bne.n	800dfee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dfea:	2301      	movs	r3, #1
 800dfec:	e099      	b.n	800e122 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dfee:	4b4f      	ldr	r3, [pc, #316]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	4a4e      	ldr	r2, [pc, #312]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800dff4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dff8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dffa:	f7fc f955 	bl	800a2a8 <HAL_GetTick>
 800dffe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e000:	e008      	b.n	800e014 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e002:	f7fc f951 	bl	800a2a8 <HAL_GetTick>
 800e006:	4602      	mov	r2, r0
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	1ad3      	subs	r3, r2, r3
 800e00c:	2b02      	cmp	r3, #2
 800e00e:	d901      	bls.n	800e014 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e010:	2303      	movs	r3, #3
 800e012:	e086      	b.n	800e122 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e014:	4b45      	ldr	r3, [pc, #276]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d1f0      	bne.n	800e002 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e020:	4b42      	ldr	r3, [pc, #264]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e024:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	031b      	lsls	r3, r3, #12
 800e02e:	493f      	ldr	r1, [pc, #252]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e030:	4313      	orrs	r3, r2
 800e032:	628b      	str	r3, [r1, #40]	@ 0x28
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	3b01      	subs	r3, #1
 800e03a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	689b      	ldr	r3, [r3, #8]
 800e042:	3b01      	subs	r3, #1
 800e044:	025b      	lsls	r3, r3, #9
 800e046:	b29b      	uxth	r3, r3
 800e048:	431a      	orrs	r2, r3
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	68db      	ldr	r3, [r3, #12]
 800e04e:	3b01      	subs	r3, #1
 800e050:	041b      	lsls	r3, r3, #16
 800e052:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e056:	431a      	orrs	r2, r3
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	691b      	ldr	r3, [r3, #16]
 800e05c:	3b01      	subs	r3, #1
 800e05e:	061b      	lsls	r3, r3, #24
 800e060:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e064:	4931      	ldr	r1, [pc, #196]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e066:	4313      	orrs	r3, r2
 800e068:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e06a:	4b30      	ldr	r3, [pc, #192]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e06c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e06e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	695b      	ldr	r3, [r3, #20]
 800e076:	492d      	ldr	r1, [pc, #180]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e078:	4313      	orrs	r3, r2
 800e07a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e07c:	4b2b      	ldr	r3, [pc, #172]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e080:	f023 0220 	bic.w	r2, r3, #32
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	699b      	ldr	r3, [r3, #24]
 800e088:	4928      	ldr	r1, [pc, #160]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e08a:	4313      	orrs	r3, r2
 800e08c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e08e:	4b27      	ldr	r3, [pc, #156]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e092:	4a26      	ldr	r2, [pc, #152]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e094:	f023 0310 	bic.w	r3, r3, #16
 800e098:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e09a:	4b24      	ldr	r3, [pc, #144]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e09c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e09e:	4b24      	ldr	r3, [pc, #144]	@ (800e130 <RCCEx_PLL2_Config+0x160>)
 800e0a0:	4013      	ands	r3, r2
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	69d2      	ldr	r2, [r2, #28]
 800e0a6:	00d2      	lsls	r2, r2, #3
 800e0a8:	4920      	ldr	r1, [pc, #128]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0aa:	4313      	orrs	r3, r2
 800e0ac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e0ae:	4b1f      	ldr	r3, [pc, #124]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0b2:	4a1e      	ldr	r2, [pc, #120]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0b4:	f043 0310 	orr.w	r3, r3, #16
 800e0b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d106      	bne.n	800e0ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e0c0:	4b1a      	ldr	r3, [pc, #104]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0c4:	4a19      	ldr	r2, [pc, #100]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e0ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e0cc:	e00f      	b.n	800e0ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	d106      	bne.n	800e0e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e0d4:	4b15      	ldr	r3, [pc, #84]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0d8:	4a14      	ldr	r2, [pc, #80]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e0de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e0e0:	e005      	b.n	800e0ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e0e2:	4b12      	ldr	r3, [pc, #72]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0e6:	4a11      	ldr	r2, [pc, #68]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e0ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e0ee:	4b0f      	ldr	r3, [pc, #60]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	4a0e      	ldr	r2, [pc, #56]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e0f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e0f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e0fa:	f7fc f8d5 	bl	800a2a8 <HAL_GetTick>
 800e0fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e100:	e008      	b.n	800e114 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e102:	f7fc f8d1 	bl	800a2a8 <HAL_GetTick>
 800e106:	4602      	mov	r2, r0
 800e108:	68bb      	ldr	r3, [r7, #8]
 800e10a:	1ad3      	subs	r3, r2, r3
 800e10c:	2b02      	cmp	r3, #2
 800e10e:	d901      	bls.n	800e114 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e110:	2303      	movs	r3, #3
 800e112:	e006      	b.n	800e122 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e114:	4b05      	ldr	r3, [pc, #20]	@ (800e12c <RCCEx_PLL2_Config+0x15c>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d0f0      	beq.n	800e102 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e120:	7bfb      	ldrb	r3, [r7, #15]
}
 800e122:	4618      	mov	r0, r3
 800e124:	3710      	adds	r7, #16
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}
 800e12a:	bf00      	nop
 800e12c:	58024400 	.word	0x58024400
 800e130:	ffff0007 	.word	0xffff0007

0800e134 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e13e:	2300      	movs	r3, #0
 800e140:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e142:	4b53      	ldr	r3, [pc, #332]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e146:	f003 0303 	and.w	r3, r3, #3
 800e14a:	2b03      	cmp	r3, #3
 800e14c:	d101      	bne.n	800e152 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e14e:	2301      	movs	r3, #1
 800e150:	e099      	b.n	800e286 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e152:	4b4f      	ldr	r3, [pc, #316]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4a4e      	ldr	r2, [pc, #312]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e158:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e15c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e15e:	f7fc f8a3 	bl	800a2a8 <HAL_GetTick>
 800e162:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e164:	e008      	b.n	800e178 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e166:	f7fc f89f 	bl	800a2a8 <HAL_GetTick>
 800e16a:	4602      	mov	r2, r0
 800e16c:	68bb      	ldr	r3, [r7, #8]
 800e16e:	1ad3      	subs	r3, r2, r3
 800e170:	2b02      	cmp	r3, #2
 800e172:	d901      	bls.n	800e178 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e174:	2303      	movs	r3, #3
 800e176:	e086      	b.n	800e286 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e178:	4b45      	ldr	r3, [pc, #276]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1f0      	bne.n	800e166 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e184:	4b42      	ldr	r3, [pc, #264]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e188:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	051b      	lsls	r3, r3, #20
 800e192:	493f      	ldr	r1, [pc, #252]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e194:	4313      	orrs	r3, r2
 800e196:	628b      	str	r3, [r1, #40]	@ 0x28
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	3b01      	subs	r3, #1
 800e19e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	689b      	ldr	r3, [r3, #8]
 800e1a6:	3b01      	subs	r3, #1
 800e1a8:	025b      	lsls	r3, r3, #9
 800e1aa:	b29b      	uxth	r3, r3
 800e1ac:	431a      	orrs	r2, r3
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	68db      	ldr	r3, [r3, #12]
 800e1b2:	3b01      	subs	r3, #1
 800e1b4:	041b      	lsls	r3, r3, #16
 800e1b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e1ba:	431a      	orrs	r2, r3
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	691b      	ldr	r3, [r3, #16]
 800e1c0:	3b01      	subs	r3, #1
 800e1c2:	061b      	lsls	r3, r3, #24
 800e1c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e1c8:	4931      	ldr	r1, [pc, #196]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1ca:	4313      	orrs	r3, r2
 800e1cc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e1ce:	4b30      	ldr	r3, [pc, #192]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	695b      	ldr	r3, [r3, #20]
 800e1da:	492d      	ldr	r1, [pc, #180]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1dc:	4313      	orrs	r3, r2
 800e1de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e1e0:	4b2b      	ldr	r3, [pc, #172]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	699b      	ldr	r3, [r3, #24]
 800e1ec:	4928      	ldr	r1, [pc, #160]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1ee:	4313      	orrs	r3, r2
 800e1f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e1f2:	4b27      	ldr	r3, [pc, #156]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f6:	4a26      	ldr	r2, [pc, #152]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e1f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e1fe:	4b24      	ldr	r3, [pc, #144]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e202:	4b24      	ldr	r3, [pc, #144]	@ (800e294 <RCCEx_PLL3_Config+0x160>)
 800e204:	4013      	ands	r3, r2
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	69d2      	ldr	r2, [r2, #28]
 800e20a:	00d2      	lsls	r2, r2, #3
 800e20c:	4920      	ldr	r1, [pc, #128]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e20e:	4313      	orrs	r3, r2
 800e210:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e212:	4b1f      	ldr	r3, [pc, #124]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e216:	4a1e      	ldr	r2, [pc, #120]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e21c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d106      	bne.n	800e232 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e224:	4b1a      	ldr	r3, [pc, #104]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e228:	4a19      	ldr	r2, [pc, #100]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e22a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e22e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e230:	e00f      	b.n	800e252 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	2b01      	cmp	r3, #1
 800e236:	d106      	bne.n	800e246 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e238:	4b15      	ldr	r3, [pc, #84]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e23a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e23c:	4a14      	ldr	r2, [pc, #80]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e23e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e242:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e244:	e005      	b.n	800e252 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e246:	4b12      	ldr	r3, [pc, #72]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e24a:	4a11      	ldr	r2, [pc, #68]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e24c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e250:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e252:	4b0f      	ldr	r3, [pc, #60]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	4a0e      	ldr	r2, [pc, #56]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e25c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e25e:	f7fc f823 	bl	800a2a8 <HAL_GetTick>
 800e262:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e264:	e008      	b.n	800e278 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e266:	f7fc f81f 	bl	800a2a8 <HAL_GetTick>
 800e26a:	4602      	mov	r2, r0
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	1ad3      	subs	r3, r2, r3
 800e270:	2b02      	cmp	r3, #2
 800e272:	d901      	bls.n	800e278 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e274:	2303      	movs	r3, #3
 800e276:	e006      	b.n	800e286 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e278:	4b05      	ldr	r3, [pc, #20]	@ (800e290 <RCCEx_PLL3_Config+0x15c>)
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e280:	2b00      	cmp	r3, #0
 800e282:	d0f0      	beq.n	800e266 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e284:	7bfb      	ldrb	r3, [r7, #15]
}
 800e286:	4618      	mov	r0, r3
 800e288:	3710      	adds	r7, #16
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	58024400 	.word	0x58024400
 800e294:	ffff0007 	.word	0xffff0007

0800e298 <LL_ADC_REG_SetSequencerLength>:
{
 800e298:	b480      	push	{r7}
 800e29a:	b083      	sub	sp, #12
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
 800e2a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2a6:	f023 020f 	bic.w	r2, r3, #15
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	431a      	orrs	r2, r3
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e2b2:	bf00      	nop
 800e2b4:	370c      	adds	r7, #12
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2bc:	4770      	bx	lr

0800e2be <LL_ADC_IsEnabled>:
{
 800e2be:	b480      	push	{r7}
 800e2c0:	b083      	sub	sp, #12
 800e2c2:	af00      	add	r7, sp, #0
 800e2c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	689b      	ldr	r3, [r3, #8]
 800e2ca:	f003 0301 	and.w	r3, r3, #1
 800e2ce:	2b01      	cmp	r3, #1
 800e2d0:	d101      	bne.n	800e2d6 <LL_ADC_IsEnabled+0x18>
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	e000      	b.n	800e2d8 <LL_ADC_IsEnabled+0x1a>
 800e2d6:	2300      	movs	r3, #0
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	370c      	adds	r7, #12
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e2:	4770      	bx	lr

0800e2e4 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800e2e4:	b590      	push	{r4, r7, lr}
 800e2e6:	b085      	sub	sp, #20
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
 800e2ec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	4a22      	ldr	r2, [pc, #136]	@ (800e380 <LL_ADC_CommonInit+0x9c>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d10e      	bne.n	800e318 <LL_ADC_CommonInit+0x34>
 800e2fa:	4822      	ldr	r0, [pc, #136]	@ (800e384 <LL_ADC_CommonInit+0xa0>)
 800e2fc:	f7ff ffdf 	bl	800e2be <LL_ADC_IsEnabled>
 800e300:	4604      	mov	r4, r0
 800e302:	4821      	ldr	r0, [pc, #132]	@ (800e388 <LL_ADC_CommonInit+0xa4>)
 800e304:	f7ff ffdb 	bl	800e2be <LL_ADC_IsEnabled>
 800e308:	4603      	mov	r3, r0
 800e30a:	4323      	orrs	r3, r4
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	bf0c      	ite	eq
 800e310:	2301      	moveq	r3, #1
 800e312:	2300      	movne	r3, #0
 800e314:	b2db      	uxtb	r3, r3
 800e316:	e008      	b.n	800e32a <LL_ADC_CommonInit+0x46>
 800e318:	481c      	ldr	r0, [pc, #112]	@ (800e38c <LL_ADC_CommonInit+0xa8>)
 800e31a:	f7ff ffd0 	bl	800e2be <LL_ADC_IsEnabled>
 800e31e:	4603      	mov	r3, r0
 800e320:	2b00      	cmp	r3, #0
 800e322:	bf0c      	ite	eq
 800e324:	2301      	moveq	r3, #1
 800e326:	2300      	movne	r3, #0
 800e328:	b2db      	uxtb	r3, r3
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d020      	beq.n	800e370 <LL_ADC_CommonInit+0x8c>
    /*  - multimode (if several ADC instances available on the                */
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	685b      	ldr	r3, [r3, #4]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d012      	beq.n	800e35c <LL_ADC_CommonInit+0x78>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	689a      	ldr	r2, [r3, #8]
 800e33a:	4b15      	ldr	r3, [pc, #84]	@ (800e390 <LL_ADC_CommonInit+0xac>)
 800e33c:	4013      	ands	r3, r2
 800e33e:	683a      	ldr	r2, [r7, #0]
 800e340:	6811      	ldr	r1, [r2, #0]
 800e342:	683a      	ldr	r2, [r7, #0]
 800e344:	6852      	ldr	r2, [r2, #4]
 800e346:	4311      	orrs	r1, r2
 800e348:	683a      	ldr	r2, [r7, #0]
 800e34a:	6892      	ldr	r2, [r2, #8]
 800e34c:	4311      	orrs	r1, r2
 800e34e:	683a      	ldr	r2, [r7, #0]
 800e350:	68d2      	ldr	r2, [r2, #12]
 800e352:	430a      	orrs	r2, r1
 800e354:	431a      	orrs	r2, r3
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	609a      	str	r2, [r3, #8]
 800e35a:	e00b      	b.n	800e374 <LL_ADC_CommonInit+0x90>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	689a      	ldr	r2, [r3, #8]
 800e360:	4b0b      	ldr	r3, [pc, #44]	@ (800e390 <LL_ADC_CommonInit+0xac>)
 800e362:	4013      	ands	r3, r2
 800e364:	683a      	ldr	r2, [r7, #0]
 800e366:	6812      	ldr	r2, [r2, #0]
 800e368:	431a      	orrs	r2, r3
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	609a      	str	r2, [r3, #8]
 800e36e:	e001      	b.n	800e374 <LL_ADC_CommonInit+0x90>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800e370:	2301      	movs	r3, #1
 800e372:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e374:	7bfb      	ldrb	r3, [r7, #15]
}
 800e376:	4618      	mov	r0, r3
 800e378:	3714      	adds	r7, #20
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd90      	pop	{r4, r7, pc}
 800e37e:	bf00      	nop
 800e380:	40022300 	.word	0x40022300
 800e384:	40022000 	.word	0x40022000
 800e388:	40022100 	.word	0x40022100
 800e38c:	58026000 	.word	0x58026000
 800e390:	ffc030e0 	.word	0xffc030e0

0800e394 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b084      	sub	sp, #16
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
 800e39c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f7ff ff8b 	bl	800e2be <LL_ADC_IsEnabled>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d115      	bne.n	800e3da <LL_ADC_Init+0x46>
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    }
#else
    MODIFY_REG(ADCx->CFGR,
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	68da      	ldr	r2, [r3, #12]
 800e3b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e3e8 <LL_ADC_Init+0x54>)
 800e3b4:	4013      	ands	r3, r2
 800e3b6:	683a      	ldr	r2, [r7, #0]
 800e3b8:	6811      	ldr	r1, [r2, #0]
 800e3ba:	683a      	ldr	r2, [r7, #0]
 800e3bc:	6892      	ldr	r2, [r2, #8]
 800e3be:	430a      	orrs	r2, r1
 800e3c0:	431a      	orrs	r2, r3
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
#endif

    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	691b      	ldr	r3, [r3, #16]
 800e3ca:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	685b      	ldr	r3, [r3, #4]
 800e3d2:	431a      	orrs	r2, r3
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	611a      	str	r2, [r3, #16]
 800e3d8:	e001      	b.n	800e3de <LL_ADC_Init+0x4a>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800e3de:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3710      	adds	r7, #16
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}
 800e3e8:	ffffbfe3 	.word	0xffffbfe3

0800e3ec <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b084      	sub	sp, #16
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	6078      	str	r0, [r7, #4]
 800e3f4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f7ff ff5f 	bl	800e2be <LL_ADC_IsEnabled>
 800e400:	4603      	mov	r3, r0
 800e402:	2b00      	cmp	r3, #0
 800e404:	d132      	bne.n	800e46c <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	685b      	ldr	r3, [r3, #4]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d015      	beq.n	800e43a <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	68da      	ldr	r2, [r3, #12]
 800e412:	4b1a      	ldr	r3, [pc, #104]	@ (800e47c <LL_ADC_REG_Init+0x90>)
 800e414:	4013      	ands	r3, r2
 800e416:	683a      	ldr	r2, [r7, #0]
 800e418:	6811      	ldr	r1, [r2, #0]
 800e41a:	683a      	ldr	r2, [r7, #0]
 800e41c:	6892      	ldr	r2, [r2, #8]
 800e41e:	4311      	orrs	r1, r2
 800e420:	683a      	ldr	r2, [r7, #0]
 800e422:	68d2      	ldr	r2, [r2, #12]
 800e424:	4311      	orrs	r1, r2
 800e426:	683a      	ldr	r2, [r7, #0]
 800e428:	6912      	ldr	r2, [r2, #16]
 800e42a:	4311      	orrs	r1, r2
 800e42c:	683a      	ldr	r2, [r7, #0]
 800e42e:	6952      	ldr	r2, [r2, #20]
 800e430:	430a      	orrs	r2, r1
 800e432:	431a      	orrs	r2, r3
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	60da      	str	r2, [r3, #12]
 800e438:	e011      	b.n	800e45e <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	68da      	ldr	r2, [r3, #12]
 800e43e:	4b0f      	ldr	r3, [pc, #60]	@ (800e47c <LL_ADC_REG_Init+0x90>)
 800e440:	4013      	ands	r3, r2
 800e442:	683a      	ldr	r2, [r7, #0]
 800e444:	6811      	ldr	r1, [r2, #0]
 800e446:	683a      	ldr	r2, [r7, #0]
 800e448:	68d2      	ldr	r2, [r2, #12]
 800e44a:	4311      	orrs	r1, r2
 800e44c:	683a      	ldr	r2, [r7, #0]
 800e44e:	6912      	ldr	r2, [r2, #16]
 800e450:	4311      	orrs	r1, r2
 800e452:	683a      	ldr	r2, [r7, #0]
 800e454:	6952      	ldr	r2, [r2, #20]
 800e456:	430a      	orrs	r2, r1
 800e458:	431a      	orrs	r2, r3
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	685b      	ldr	r3, [r3, #4]
 800e462:	4619      	mov	r1, r3
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f7ff ff17 	bl	800e298 <LL_ADC_REG_SetSequencerLength>
 800e46a:	e001      	b.n	800e470 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800e46c:	2301      	movs	r3, #1
 800e46e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800e470:	7bfb      	ldrb	r3, [r7, #15]
}
 800e472:	4618      	mov	r0, r3
 800e474:	3710      	adds	r7, #16
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}
 800e47a:	bf00      	nop
 800e47c:	fff0c01c 	.word	0xfff0c01c

0800e480 <LL_GPIO_SetPinMode>:
{
 800e480:	b480      	push	{r7}
 800e482:	b085      	sub	sp, #20
 800e484:	af00      	add	r7, sp, #0
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	6819      	ldr	r1, [r3, #0]
 800e490:	68bb      	ldr	r3, [r7, #8]
 800e492:	fb03 f203 	mul.w	r2, r3, r3
 800e496:	4613      	mov	r3, r2
 800e498:	005b      	lsls	r3, r3, #1
 800e49a:	4413      	add	r3, r2
 800e49c:	43db      	mvns	r3, r3
 800e49e:	ea01 0203 	and.w	r2, r1, r3
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	fb03 f303 	mul.w	r3, r3, r3
 800e4a8:	6879      	ldr	r1, [r7, #4]
 800e4aa:	fb01 f303 	mul.w	r3, r1, r3
 800e4ae:	431a      	orrs	r2, r3
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	601a      	str	r2, [r3, #0]
}
 800e4b4:	bf00      	nop
 800e4b6:	3714      	adds	r7, #20
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4be:	4770      	bx	lr

0800e4c0 <LL_GPIO_SetPinOutputType>:
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b085      	sub	sp, #20
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	60f8      	str	r0, [r7, #12]
 800e4c8:	60b9      	str	r1, [r7, #8]
 800e4ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	685a      	ldr	r2, [r3, #4]
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	43db      	mvns	r3, r3
 800e4d4:	401a      	ands	r2, r3
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	6879      	ldr	r1, [r7, #4]
 800e4da:	fb01 f303 	mul.w	r3, r1, r3
 800e4de:	431a      	orrs	r2, r3
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	605a      	str	r2, [r3, #4]
}
 800e4e4:	bf00      	nop
 800e4e6:	3714      	adds	r7, #20
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr

0800e4f0 <LL_GPIO_SetPinSpeed>:
{
 800e4f0:	b480      	push	{r7}
 800e4f2:	b085      	sub	sp, #20
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	60f8      	str	r0, [r7, #12]
 800e4f8:	60b9      	str	r1, [r7, #8]
 800e4fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	6899      	ldr	r1, [r3, #8]
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	fb03 f203 	mul.w	r2, r3, r3
 800e506:	4613      	mov	r3, r2
 800e508:	005b      	lsls	r3, r3, #1
 800e50a:	4413      	add	r3, r2
 800e50c:	43db      	mvns	r3, r3
 800e50e:	ea01 0203 	and.w	r2, r1, r3
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	fb03 f303 	mul.w	r3, r3, r3
 800e518:	6879      	ldr	r1, [r7, #4]
 800e51a:	fb01 f303 	mul.w	r3, r1, r3
 800e51e:	431a      	orrs	r2, r3
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	609a      	str	r2, [r3, #8]
}
 800e524:	bf00      	nop
 800e526:	3714      	adds	r7, #20
 800e528:	46bd      	mov	sp, r7
 800e52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52e:	4770      	bx	lr

0800e530 <LL_GPIO_SetPinPull>:
{
 800e530:	b480      	push	{r7}
 800e532:	b085      	sub	sp, #20
 800e534:	af00      	add	r7, sp, #0
 800e536:	60f8      	str	r0, [r7, #12]
 800e538:	60b9      	str	r1, [r7, #8]
 800e53a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	68d9      	ldr	r1, [r3, #12]
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	fb03 f203 	mul.w	r2, r3, r3
 800e546:	4613      	mov	r3, r2
 800e548:	005b      	lsls	r3, r3, #1
 800e54a:	4413      	add	r3, r2
 800e54c:	43db      	mvns	r3, r3
 800e54e:	ea01 0203 	and.w	r2, r1, r3
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	fb03 f303 	mul.w	r3, r3, r3
 800e558:	6879      	ldr	r1, [r7, #4]
 800e55a:	fb01 f303 	mul.w	r3, r1, r3
 800e55e:	431a      	orrs	r2, r3
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	60da      	str	r2, [r3, #12]
}
 800e564:	bf00      	nop
 800e566:	3714      	adds	r7, #20
 800e568:	46bd      	mov	sp, r7
 800e56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56e:	4770      	bx	lr

0800e570 <LL_GPIO_SetAFPin_0_7>:
{
 800e570:	b480      	push	{r7}
 800e572:	b085      	sub	sp, #20
 800e574:	af00      	add	r7, sp, #0
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	60b9      	str	r1, [r7, #8]
 800e57a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	6a19      	ldr	r1, [r3, #32]
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	fb03 f303 	mul.w	r3, r3, r3
 800e586:	68ba      	ldr	r2, [r7, #8]
 800e588:	fb02 f303 	mul.w	r3, r2, r3
 800e58c:	68ba      	ldr	r2, [r7, #8]
 800e58e:	fb03 f202 	mul.w	r2, r3, r2
 800e592:	4613      	mov	r3, r2
 800e594:	011b      	lsls	r3, r3, #4
 800e596:	1a9b      	subs	r3, r3, r2
 800e598:	43db      	mvns	r3, r3
 800e59a:	ea01 0203 	and.w	r2, r1, r3
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	fb03 f303 	mul.w	r3, r3, r3
 800e5a4:	68b9      	ldr	r1, [r7, #8]
 800e5a6:	fb01 f303 	mul.w	r3, r1, r3
 800e5aa:	68b9      	ldr	r1, [r7, #8]
 800e5ac:	fb01 f303 	mul.w	r3, r1, r3
 800e5b0:	6879      	ldr	r1, [r7, #4]
 800e5b2:	fb01 f303 	mul.w	r3, r1, r3
 800e5b6:	431a      	orrs	r2, r3
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	621a      	str	r2, [r3, #32]
}
 800e5bc:	bf00      	nop
 800e5be:	3714      	adds	r7, #20
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr

0800e5c8 <LL_GPIO_SetAFPin_8_15>:
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b085      	sub	sp, #20
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	60f8      	str	r0, [r7, #12]
 800e5d0:	60b9      	str	r1, [r7, #8]
 800e5d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	0a1b      	lsrs	r3, r3, #8
 800e5dc:	68ba      	ldr	r2, [r7, #8]
 800e5de:	0a12      	lsrs	r2, r2, #8
 800e5e0:	fb02 f303 	mul.w	r3, r2, r3
 800e5e4:	68ba      	ldr	r2, [r7, #8]
 800e5e6:	0a12      	lsrs	r2, r2, #8
 800e5e8:	fb02 f303 	mul.w	r3, r2, r3
 800e5ec:	68ba      	ldr	r2, [r7, #8]
 800e5ee:	0a12      	lsrs	r2, r2, #8
 800e5f0:	fb03 f202 	mul.w	r2, r3, r2
 800e5f4:	4613      	mov	r3, r2
 800e5f6:	011b      	lsls	r3, r3, #4
 800e5f8:	1a9b      	subs	r3, r3, r2
 800e5fa:	43db      	mvns	r3, r3
 800e5fc:	ea01 0203 	and.w	r2, r1, r3
 800e600:	68bb      	ldr	r3, [r7, #8]
 800e602:	0a1b      	lsrs	r3, r3, #8
 800e604:	68b9      	ldr	r1, [r7, #8]
 800e606:	0a09      	lsrs	r1, r1, #8
 800e608:	fb01 f303 	mul.w	r3, r1, r3
 800e60c:	68b9      	ldr	r1, [r7, #8]
 800e60e:	0a09      	lsrs	r1, r1, #8
 800e610:	fb01 f303 	mul.w	r3, r1, r3
 800e614:	68b9      	ldr	r1, [r7, #8]
 800e616:	0a09      	lsrs	r1, r1, #8
 800e618:	fb01 f303 	mul.w	r3, r1, r3
 800e61c:	6879      	ldr	r1, [r7, #4]
 800e61e:	fb01 f303 	mul.w	r3, r1, r3
 800e622:	431a      	orrs	r2, r3
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800e628:	bf00      	nop
 800e62a:	3714      	adds	r7, #20
 800e62c:	46bd      	mov	sp, r7
 800e62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e632:	4770      	bx	lr

0800e634 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b088      	sub	sp, #32
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e644:	693b      	ldr	r3, [r7, #16]
 800e646:	fa93 f3a3 	rbit	r3, r3
 800e64a:	60fb      	str	r3, [r7, #12]
  return result;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d101      	bne.n	800e65a <LL_GPIO_Init+0x26>
    return 32U;
 800e656:	2320      	movs	r3, #32
 800e658:	e003      	b.n	800e662 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	fab3 f383 	clz	r3, r3
 800e660:	b2db      	uxtb	r3, r3
 800e662:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800e664:	e048      	b.n	800e6f8 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	681a      	ldr	r2, [r3, #0]
 800e66a:	2101      	movs	r1, #1
 800e66c:	69fb      	ldr	r3, [r7, #28]
 800e66e:	fa01 f303 	lsl.w	r3, r1, r3
 800e672:	4013      	ands	r3, r2
 800e674:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 800e676:	69bb      	ldr	r3, [r7, #24]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d03a      	beq.n	800e6f2 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	2b01      	cmp	r3, #1
 800e682:	d003      	beq.n	800e68c <LL_GPIO_Init+0x58>
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	685b      	ldr	r3, [r3, #4]
 800e688:	2b02      	cmp	r3, #2
 800e68a:	d10e      	bne.n	800e6aa <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	689b      	ldr	r3, [r3, #8]
 800e690:	461a      	mov	r2, r3
 800e692:	69b9      	ldr	r1, [r7, #24]
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f7ff ff2b 	bl	800e4f0 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800e69a:	683b      	ldr	r3, [r7, #0]
 800e69c:	6819      	ldr	r1, [r3, #0]
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	68db      	ldr	r3, [r3, #12]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	6878      	ldr	r0, [r7, #4]
 800e6a6:	f7ff ff0b 	bl	800e4c0 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	691b      	ldr	r3, [r3, #16]
 800e6ae:	461a      	mov	r2, r3
 800e6b0:	69b9      	ldr	r1, [r7, #24]
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f7ff ff3c 	bl	800e530 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	685b      	ldr	r3, [r3, #4]
 800e6bc:	2b02      	cmp	r3, #2
 800e6be:	d111      	bne.n	800e6e4 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800e6c0:	69bb      	ldr	r3, [r7, #24]
 800e6c2:	2bff      	cmp	r3, #255	@ 0xff
 800e6c4:	d807      	bhi.n	800e6d6 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	695b      	ldr	r3, [r3, #20]
 800e6ca:	461a      	mov	r2, r3
 800e6cc:	69b9      	ldr	r1, [r7, #24]
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f7ff ff4e 	bl	800e570 <LL_GPIO_SetAFPin_0_7>
 800e6d4:	e006      	b.n	800e6e4 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	695b      	ldr	r3, [r3, #20]
 800e6da:	461a      	mov	r2, r3
 800e6dc:	69b9      	ldr	r1, [r7, #24]
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f7ff ff72 	bl	800e5c8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	685b      	ldr	r3, [r3, #4]
 800e6e8:	461a      	mov	r2, r3
 800e6ea:	69b9      	ldr	r1, [r7, #24]
 800e6ec:	6878      	ldr	r0, [r7, #4]
 800e6ee:	f7ff fec7 	bl	800e480 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800e6f2:	69fb      	ldr	r3, [r7, #28]
 800e6f4:	3301      	adds	r3, #1
 800e6f6:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	681a      	ldr	r2, [r3, #0]
 800e6fc:	69fb      	ldr	r3, [r7, #28]
 800e6fe:	fa22 f303 	lsr.w	r3, r2, r3
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1af      	bne.n	800e666 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800e706:	2300      	movs	r3, #0
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3720      	adds	r7, #32
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}

0800e710 <LL_I2C_Enable>:
{
 800e710:	b480      	push	{r7}
 800e712:	b083      	sub	sp, #12
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	f043 0201 	orr.w	r2, r3, #1
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	601a      	str	r2, [r3, #0]
}
 800e724:	bf00      	nop
 800e726:	370c      	adds	r7, #12
 800e728:	46bd      	mov	sp, r7
 800e72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72e:	4770      	bx	lr

0800e730 <LL_I2C_Disable>:
{
 800e730:	b480      	push	{r7}
 800e732:	b083      	sub	sp, #12
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f023 0201 	bic.w	r2, r3, #1
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	601a      	str	r2, [r3, #0]
}
 800e744:	bf00      	nop
 800e746:	370c      	adds	r7, #12
 800e748:	46bd      	mov	sp, r7
 800e74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74e:	4770      	bx	lr

0800e750 <LL_I2C_ConfigFilters>:
{
 800e750:	b480      	push	{r7}
 800e752:	b085      	sub	sp, #20
 800e754:	af00      	add	r7, sp, #0
 800e756:	60f8      	str	r0, [r7, #12]
 800e758:	60b9      	str	r1, [r7, #8]
 800e75a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	0219      	lsls	r1, r3, #8
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	430b      	orrs	r3, r1
 800e76c:	431a      	orrs	r2, r3
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	601a      	str	r2, [r3, #0]
}
 800e772:	bf00      	nop
 800e774:	3714      	adds	r7, #20
 800e776:	46bd      	mov	sp, r7
 800e778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77c:	4770      	bx	lr
	...

0800e780 <LL_I2C_SetOwnAddress1>:
{
 800e780:	b480      	push	{r7}
 800e782:	b085      	sub	sp, #20
 800e784:	af00      	add	r7, sp, #0
 800e786:	60f8      	str	r0, [r7, #12]
 800e788:	60b9      	str	r1, [r7, #8]
 800e78a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	689a      	ldr	r2, [r3, #8]
 800e790:	4b06      	ldr	r3, [pc, #24]	@ (800e7ac <LL_I2C_SetOwnAddress1+0x2c>)
 800e792:	4013      	ands	r3, r2
 800e794:	68b9      	ldr	r1, [r7, #8]
 800e796:	687a      	ldr	r2, [r7, #4]
 800e798:	430a      	orrs	r2, r1
 800e79a:	431a      	orrs	r2, r3
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	609a      	str	r2, [r3, #8]
}
 800e7a0:	bf00      	nop
 800e7a2:	3714      	adds	r7, #20
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7aa:	4770      	bx	lr
 800e7ac:	fffff800 	.word	0xfffff800

0800e7b0 <LL_I2C_EnableOwnAddress1>:
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b083      	sub	sp, #12
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	689b      	ldr	r3, [r3, #8]
 800e7bc:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	609a      	str	r2, [r3, #8]
}
 800e7c4:	bf00      	nop
 800e7c6:	370c      	adds	r7, #12
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ce:	4770      	bx	lr

0800e7d0 <LL_I2C_DisableOwnAddress1>:
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b083      	sub	sp, #12
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	689b      	ldr	r3, [r3, #8]
 800e7dc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	609a      	str	r2, [r3, #8]
}
 800e7e4:	bf00      	nop
 800e7e6:	370c      	adds	r7, #12
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ee:	4770      	bx	lr

0800e7f0 <LL_I2C_SetTiming>:
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b083      	sub	sp, #12
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
 800e7f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	683a      	ldr	r2, [r7, #0]
 800e7fe:	611a      	str	r2, [r3, #16]
}
 800e800:	bf00      	nop
 800e802:	370c      	adds	r7, #12
 800e804:	46bd      	mov	sp, r7
 800e806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80a:	4770      	bx	lr

0800e80c <LL_I2C_SetMode>:
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	431a      	orrs	r2, r3
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	601a      	str	r2, [r3, #0]
}
 800e826:	bf00      	nop
 800e828:	370c      	adds	r7, #12
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr

0800e832 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800e832:	b480      	push	{r7}
 800e834:	b083      	sub	sp, #12
 800e836:	af00      	add	r7, sp, #0
 800e838:	6078      	str	r0, [r7, #4]
 800e83a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	685b      	ldr	r3, [r3, #4]
 800e840:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	431a      	orrs	r2, r3
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	605a      	str	r2, [r3, #4]
}
 800e84c:	bf00      	nop
 800e84e:	370c      	adds	r7, #12
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr

0800e858 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b082      	sub	sp, #8
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
 800e860:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f7ff ff64 	bl	800e730 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	6899      	ldr	r1, [r3, #8]
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	68db      	ldr	r3, [r3, #12]
 800e870:	461a      	mov	r2, r3
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f7ff ff6c 	bl	800e750 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	685b      	ldr	r3, [r3, #4]
 800e87c:	4619      	mov	r1, r3
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f7ff ffb6 	bl	800e7f0 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800e884:	6878      	ldr	r0, [r7, #4]
 800e886:	f7ff ff43 	bl	800e710 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f7ff ffa0 	bl	800e7d0 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	6919      	ldr	r1, [r3, #16]
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	699b      	ldr	r3, [r3, #24]
 800e898:	461a      	mov	r2, r3
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f7ff ff70 	bl	800e780 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	691b      	ldr	r3, [r3, #16]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d002      	beq.n	800e8ae <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f7ff ff81 	bl	800e7b0 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	f7ff ffa9 	bl	800e80c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	695b      	ldr	r3, [r3, #20]
 800e8be:	4619      	mov	r1, r3
 800e8c0:	6878      	ldr	r0, [r7, #4]
 800e8c2:	f7ff ffb6 	bl	800e832 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800e8c6:	2300      	movs	r3, #0
}
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	3708      	adds	r7, #8
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}

0800e8d0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800e8d0:	b480      	push	{r7}
 800e8d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800e8d4:	4b07      	ldr	r3, [pc, #28]	@ (800e8f4 <LL_RCC_HSE_IsReady+0x24>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e8dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e8e0:	d101      	bne.n	800e8e6 <LL_RCC_HSE_IsReady+0x16>
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	e000      	b.n	800e8e8 <LL_RCC_HSE_IsReady+0x18>
 800e8e6:	2300      	movs	r3, #0
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop
 800e8f4:	58024400 	.word	0x58024400

0800e8f8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800e8f8:	b480      	push	{r7}
 800e8fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800e8fc:	4b06      	ldr	r3, [pc, #24]	@ (800e918 <LL_RCC_HSI_IsReady+0x20>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f003 0304 	and.w	r3, r3, #4
 800e904:	2b04      	cmp	r3, #4
 800e906:	d101      	bne.n	800e90c <LL_RCC_HSI_IsReady+0x14>
 800e908:	2301      	movs	r3, #1
 800e90a:	e000      	b.n	800e90e <LL_RCC_HSI_IsReady+0x16>
 800e90c:	2300      	movs	r3, #0
}
 800e90e:	4618      	mov	r0, r3
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr
 800e918:	58024400 	.word	0x58024400

0800e91c <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 800e91c:	b480      	push	{r7}
 800e91e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 800e920:	4b04      	ldr	r3, [pc, #16]	@ (800e934 <LL_RCC_HSI_GetDivider+0x18>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f003 0318 	and.w	r3, r3, #24
}
 800e928:	4618      	mov	r0, r3
 800e92a:	46bd      	mov	sp, r7
 800e92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e930:	4770      	bx	lr
 800e932:	bf00      	nop
 800e934:	58024400 	.word	0x58024400

0800e938 <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 800e938:	b480      	push	{r7}
 800e93a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 800e93c:	4b07      	ldr	r3, [pc, #28]	@ (800e95c <LL_RCC_CSI_IsReady+0x24>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e944:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e948:	d101      	bne.n	800e94e <LL_RCC_CSI_IsReady+0x16>
 800e94a:	2301      	movs	r3, #1
 800e94c:	e000      	b.n	800e950 <LL_RCC_CSI_IsReady+0x18>
 800e94e:	2300      	movs	r3, #0
}
 800e950:	4618      	mov	r0, r3
 800e952:	46bd      	mov	sp, r7
 800e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e958:	4770      	bx	lr
 800e95a:	bf00      	nop
 800e95c:	58024400 	.word	0x58024400

0800e960 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800e960:	b480      	push	{r7}
 800e962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800e964:	4b06      	ldr	r3, [pc, #24]	@ (800e980 <LL_RCC_LSE_IsReady+0x20>)
 800e966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e968:	f003 0302 	and.w	r3, r3, #2
 800e96c:	2b02      	cmp	r3, #2
 800e96e:	d101      	bne.n	800e974 <LL_RCC_LSE_IsReady+0x14>
 800e970:	2301      	movs	r3, #1
 800e972:	e000      	b.n	800e976 <LL_RCC_LSE_IsReady+0x16>
 800e974:	2300      	movs	r3, #0
}
 800e976:	4618      	mov	r0, r3
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr
 800e980:	58024400 	.word	0x58024400

0800e984 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800e984:	b480      	push	{r7}
 800e986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800e988:	4b04      	ldr	r3, [pc, #16]	@ (800e99c <LL_RCC_GetSysClkSource+0x18>)
 800e98a:	691b      	ldr	r3, [r3, #16]
 800e98c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 800e990:	4618      	mov	r0, r3
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop
 800e99c:	58024400 	.word	0x58024400

0800e9a0 <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 800e9a4:	4b04      	ldr	r3, [pc, #16]	@ (800e9b8 <LL_RCC_GetSysPrescaler+0x18>)
 800e9a6:	699b      	ldr	r3, [r3, #24]
 800e9a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b4:	4770      	bx	lr
 800e9b6:	bf00      	nop
 800e9b8:	58024400 	.word	0x58024400

0800e9bc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800e9bc:	b480      	push	{r7}
 800e9be:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 800e9c0:	4b04      	ldr	r3, [pc, #16]	@ (800e9d4 <LL_RCC_GetAHBPrescaler+0x18>)
 800e9c2:	699b      	ldr	r3, [r3, #24]
 800e9c4:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d0:	4770      	bx	lr
 800e9d2:	bf00      	nop
 800e9d4:	58024400 	.word	0x58024400

0800e9d8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 800e9dc:	4b04      	ldr	r3, [pc, #16]	@ (800e9f0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800e9de:	69db      	ldr	r3, [r3, #28]
 800e9e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	58024400 	.word	0x58024400

0800e9f4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 800e9f8:	4b04      	ldr	r3, [pc, #16]	@ (800ea0c <LL_RCC_GetAPB2Prescaler+0x18>)
 800e9fa:	69db      	ldr	r3, [r3, #28]
 800e9fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	46bd      	mov	sp, r7
 800ea04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea08:	4770      	bx	lr
 800ea0a:	bf00      	nop
 800ea0c:	58024400 	.word	0x58024400

0800ea10 <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b085      	sub	sp, #20
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	b2da      	uxtb	r2, r3
 800ea1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ea58 <LL_RCC_GetClockSource+0x48>)
 800ea1e:	4413      	add	r3, r2
 800ea20:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	681a      	ldr	r2, [r3, #0]
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	0e19      	lsrs	r1, r3, #24
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	0a1b      	lsrs	r3, r3, #8
 800ea2e:	f003 031f 	and.w	r3, r3, #31
 800ea32:	fa01 f303 	lsl.w	r3, r1, r3
 800ea36:	401a      	ands	r2, r3
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	0a1b      	lsrs	r3, r3, #8
 800ea3c:	f003 031f 	and.w	r3, r3, #31
 800ea40:	fa22 f303 	lsr.w	r3, r2, r3
 800ea44:	041a      	lsls	r2, r3, #16
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	4313      	orrs	r3, r2
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3714      	adds	r7, #20
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea54:	4770      	bx	lr
 800ea56:	bf00      	nop
 800ea58:	5802444c 	.word	0x5802444c

0800ea5c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b082      	sub	sp, #8
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f7ff ffd3 	bl	800ea10 <LL_RCC_GetClockSource>
 800ea6a:	4603      	mov	r3, r0
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	3708      	adds	r7, #8
 800ea70:	46bd      	mov	sp, r7
 800ea72:	bd80      	pop	{r7, pc}

0800ea74 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 800ea74:	b480      	push	{r7}
 800ea76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 800ea78:	4b04      	ldr	r3, [pc, #16]	@ (800ea8c <LL_RCC_PLL_GetSource+0x18>)
 800ea7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea7c:	f003 0303 	and.w	r3, r3, #3
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	46bd      	mov	sp, r7
 800ea84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea88:	4770      	bx	lr
 800ea8a:	bf00      	nop
 800ea8c:	58024400 	.word	0x58024400

0800ea90 <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 800ea90:	b480      	push	{r7}
 800ea92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 800ea94:	4b07      	ldr	r3, [pc, #28]	@ (800eab4 <LL_RCC_PLL1P_IsEnabled+0x24>)
 800ea96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ea9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eaa0:	d101      	bne.n	800eaa6 <LL_RCC_PLL1P_IsEnabled+0x16>
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	e000      	b.n	800eaa8 <LL_RCC_PLL1P_IsEnabled+0x18>
 800eaa6:	2300      	movs	r3, #0
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr
 800eab2:	bf00      	nop
 800eab4:	58024400 	.word	0x58024400

0800eab8 <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 800eab8:	b480      	push	{r7}
 800eaba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 800eabc:	4b07      	ldr	r3, [pc, #28]	@ (800eadc <LL_RCC_PLL1Q_IsEnabled+0x24>)
 800eabe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eac8:	d101      	bne.n	800eace <LL_RCC_PLL1Q_IsEnabled+0x16>
 800eaca:	2301      	movs	r3, #1
 800eacc:	e000      	b.n	800ead0 <LL_RCC_PLL1Q_IsEnabled+0x18>
 800eace:	2300      	movs	r3, #0
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	58024400 	.word	0x58024400

0800eae0 <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 800eae0:	b480      	push	{r7}
 800eae2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 800eae4:	4b07      	ldr	r3, [pc, #28]	@ (800eb04 <LL_RCC_PLL1R_IsEnabled+0x24>)
 800eae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eae8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800eaec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800eaf0:	d101      	bne.n	800eaf6 <LL_RCC_PLL1R_IsEnabled+0x16>
 800eaf2:	2301      	movs	r3, #1
 800eaf4:	e000      	b.n	800eaf8 <LL_RCC_PLL1R_IsEnabled+0x18>
 800eaf6:	2300      	movs	r3, #0
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	46bd      	mov	sp, r7
 800eafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb00:	4770      	bx	lr
 800eb02:	bf00      	nop
 800eb04:	58024400 	.word	0x58024400

0800eb08 <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 800eb08:	b480      	push	{r7}
 800eb0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 800eb0c:	4b06      	ldr	r3, [pc, #24]	@ (800eb28 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 800eb0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb10:	f003 0301 	and.w	r3, r3, #1
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d101      	bne.n	800eb1c <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 800eb18:	2301      	movs	r3, #1
 800eb1a:	e000      	b.n	800eb1e <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 800eb1c:	2300      	movs	r3, #0
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr
 800eb28:	58024400 	.word	0x58024400

0800eb2c <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 800eb30:	4b04      	ldr	r3, [pc, #16]	@ (800eb44 <LL_RCC_PLL1_GetN+0x18>)
 800eb32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb38:	3301      	adds	r3, #1
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb42:	4770      	bx	lr
 800eb44:	58024400 	.word	0x58024400

0800eb48 <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 800eb48:	b480      	push	{r7}
 800eb4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 800eb4c:	4b04      	ldr	r3, [pc, #16]	@ (800eb60 <LL_RCC_PLL1_GetM+0x18>)
 800eb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb50:	091b      	lsrs	r3, r3, #4
 800eb52:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5e:	4770      	bx	lr
 800eb60:	58024400 	.word	0x58024400

0800eb64 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 800eb64:	b480      	push	{r7}
 800eb66:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 800eb68:	4b05      	ldr	r3, [pc, #20]	@ (800eb80 <LL_RCC_PLL1_GetP+0x1c>)
 800eb6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb6c:	0a5b      	lsrs	r3, r3, #9
 800eb6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb72:	3301      	adds	r3, #1
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	46bd      	mov	sp, r7
 800eb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7c:	4770      	bx	lr
 800eb7e:	bf00      	nop
 800eb80:	58024400 	.word	0x58024400

0800eb84 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 800eb84:	b480      	push	{r7}
 800eb86:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 800eb88:	4b05      	ldr	r3, [pc, #20]	@ (800eba0 <LL_RCC_PLL1_GetQ+0x1c>)
 800eb8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb8c:	0c1b      	lsrs	r3, r3, #16
 800eb8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb92:	3301      	adds	r3, #1
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	46bd      	mov	sp, r7
 800eb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9c:	4770      	bx	lr
 800eb9e:	bf00      	nop
 800eba0:	58024400 	.word	0x58024400

0800eba4 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 800eba4:	b480      	push	{r7}
 800eba6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 800eba8:	4b05      	ldr	r3, [pc, #20]	@ (800ebc0 <LL_RCC_PLL1_GetR+0x1c>)
 800ebaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebac:	0e1b      	lsrs	r3, r3, #24
 800ebae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ebb2:	3301      	adds	r3, #1
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	58024400 	.word	0x58024400

0800ebc4 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 800ebc4:	b480      	push	{r7}
 800ebc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 800ebc8:	4b04      	ldr	r3, [pc, #16]	@ (800ebdc <LL_RCC_PLL1_GetFRACN+0x18>)
 800ebca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ebcc:	08db      	lsrs	r3, r3, #3
 800ebce:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	58024400 	.word	0x58024400

0800ebe0 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 800ebe4:	4b07      	ldr	r3, [pc, #28]	@ (800ec04 <LL_RCC_PLL2_IsReady+0x24>)
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ebec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ebf0:	d101      	bne.n	800ebf6 <LL_RCC_PLL2_IsReady+0x16>
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e000      	b.n	800ebf8 <LL_RCC_PLL2_IsReady+0x18>
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec00:	4770      	bx	lr
 800ec02:	bf00      	nop
 800ec04:	58024400 	.word	0x58024400

0800ec08 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 800ec08:	b480      	push	{r7}
 800ec0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 800ec0c:	4b07      	ldr	r3, [pc, #28]	@ (800ec2c <LL_RCC_PLL2P_IsEnabled+0x24>)
 800ec0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ec14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ec18:	d101      	bne.n	800ec1e <LL_RCC_PLL2P_IsEnabled+0x16>
 800ec1a:	2301      	movs	r3, #1
 800ec1c:	e000      	b.n	800ec20 <LL_RCC_PLL2P_IsEnabled+0x18>
 800ec1e:	2300      	movs	r3, #0
}
 800ec20:	4618      	mov	r0, r3
 800ec22:	46bd      	mov	sp, r7
 800ec24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec28:	4770      	bx	lr
 800ec2a:	bf00      	nop
 800ec2c:	58024400 	.word	0x58024400

0800ec30 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 800ec30:	b480      	push	{r7}
 800ec32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 800ec34:	4b07      	ldr	r3, [pc, #28]	@ (800ec54 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 800ec36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ec3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ec40:	d101      	bne.n	800ec46 <LL_RCC_PLL2Q_IsEnabled+0x16>
 800ec42:	2301      	movs	r3, #1
 800ec44:	e000      	b.n	800ec48 <LL_RCC_PLL2Q_IsEnabled+0x18>
 800ec46:	2300      	movs	r3, #0
}
 800ec48:	4618      	mov	r0, r3
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec50:	4770      	bx	lr
 800ec52:	bf00      	nop
 800ec54:	58024400 	.word	0x58024400

0800ec58 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 800ec58:	b480      	push	{r7}
 800ec5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 800ec5c:	4b07      	ldr	r3, [pc, #28]	@ (800ec7c <LL_RCC_PLL2R_IsEnabled+0x24>)
 800ec5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ec64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ec68:	d101      	bne.n	800ec6e <LL_RCC_PLL2R_IsEnabled+0x16>
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e000      	b.n	800ec70 <LL_RCC_PLL2R_IsEnabled+0x18>
 800ec6e:	2300      	movs	r3, #0
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	46bd      	mov	sp, r7
 800ec74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec78:	4770      	bx	lr
 800ec7a:	bf00      	nop
 800ec7c:	58024400 	.word	0x58024400

0800ec80 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 800ec80:	b480      	push	{r7}
 800ec82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 800ec84:	4b06      	ldr	r3, [pc, #24]	@ (800eca0 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 800ec86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec88:	f003 0310 	and.w	r3, r3, #16
 800ec8c:	2b10      	cmp	r3, #16
 800ec8e:	d101      	bne.n	800ec94 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 800ec90:	2301      	movs	r3, #1
 800ec92:	e000      	b.n	800ec96 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 800ec94:	2300      	movs	r3, #0
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr
 800eca0:	58024400 	.word	0x58024400

0800eca4 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 800eca4:	b480      	push	{r7}
 800eca6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 800eca8:	4b04      	ldr	r3, [pc, #16]	@ (800ecbc <LL_RCC_PLL2_GetN+0x18>)
 800ecaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecb0:	3301      	adds	r3, #1
}
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecba:	4770      	bx	lr
 800ecbc:	58024400 	.word	0x58024400

0800ecc0 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 800ecc0:	b480      	push	{r7}
 800ecc2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 800ecc4:	4b04      	ldr	r3, [pc, #16]	@ (800ecd8 <LL_RCC_PLL2_GetM+0x18>)
 800ecc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecc8:	0b1b      	lsrs	r3, r3, #12
 800ecca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd6:	4770      	bx	lr
 800ecd8:	58024400 	.word	0x58024400

0800ecdc <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 800ecdc:	b480      	push	{r7}
 800ecde:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 800ece0:	4b05      	ldr	r3, [pc, #20]	@ (800ecf8 <LL_RCC_PLL2_GetP+0x1c>)
 800ece2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ece4:	0a5b      	lsrs	r3, r3, #9
 800ece6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecea:	3301      	adds	r3, #1
}
 800ecec:	4618      	mov	r0, r3
 800ecee:	46bd      	mov	sp, r7
 800ecf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf4:	4770      	bx	lr
 800ecf6:	bf00      	nop
 800ecf8:	58024400 	.word	0x58024400

0800ecfc <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 800ecfc:	b480      	push	{r7}
 800ecfe:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 800ed00:	4b05      	ldr	r3, [pc, #20]	@ (800ed18 <LL_RCC_PLL2_GetQ+0x1c>)
 800ed02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed04:	0c1b      	lsrs	r3, r3, #16
 800ed06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed0a:	3301      	adds	r3, #1
}
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed14:	4770      	bx	lr
 800ed16:	bf00      	nop
 800ed18:	58024400 	.word	0x58024400

0800ed1c <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 800ed20:	4b05      	ldr	r3, [pc, #20]	@ (800ed38 <LL_RCC_PLL2_GetR+0x1c>)
 800ed22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed24:	0e1b      	lsrs	r3, r3, #24
 800ed26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed2a:	3301      	adds	r3, #1
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed34:	4770      	bx	lr
 800ed36:	bf00      	nop
 800ed38:	58024400 	.word	0x58024400

0800ed3c <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 800ed3c:	b480      	push	{r7}
 800ed3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 800ed40:	4b04      	ldr	r3, [pc, #16]	@ (800ed54 <LL_RCC_PLL2_GetFRACN+0x18>)
 800ed42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed44:	08db      	lsrs	r3, r3, #3
 800ed46:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed52:	4770      	bx	lr
 800ed54:	58024400 	.word	0x58024400

0800ed58 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 800ed5c:	4b07      	ldr	r3, [pc, #28]	@ (800ed7c <LL_RCC_PLL3_IsReady+0x24>)
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ed64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ed68:	d101      	bne.n	800ed6e <LL_RCC_PLL3_IsReady+0x16>
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	e000      	b.n	800ed70 <LL_RCC_PLL3_IsReady+0x18>
 800ed6e:	2300      	movs	r3, #0
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	46bd      	mov	sp, r7
 800ed74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop
 800ed7c:	58024400 	.word	0x58024400

0800ed80 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 800ed80:	b480      	push	{r7}
 800ed82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 800ed84:	4b07      	ldr	r3, [pc, #28]	@ (800eda4 <LL_RCC_PLL3P_IsEnabled+0x24>)
 800ed86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ed8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed90:	d101      	bne.n	800ed96 <LL_RCC_PLL3P_IsEnabled+0x16>
 800ed92:	2301      	movs	r3, #1
 800ed94:	e000      	b.n	800ed98 <LL_RCC_PLL3P_IsEnabled+0x18>
 800ed96:	2300      	movs	r3, #0
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda0:	4770      	bx	lr
 800eda2:	bf00      	nop
 800eda4:	58024400 	.word	0x58024400

0800eda8 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 800eda8:	b480      	push	{r7}
 800edaa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 800edac:	4b07      	ldr	r3, [pc, #28]	@ (800edcc <LL_RCC_PLL3Q_IsEnabled+0x24>)
 800edae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800edb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800edb8:	d101      	bne.n	800edbe <LL_RCC_PLL3Q_IsEnabled+0x16>
 800edba:	2301      	movs	r3, #1
 800edbc:	e000      	b.n	800edc0 <LL_RCC_PLL3Q_IsEnabled+0x18>
 800edbe:	2300      	movs	r3, #0
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	46bd      	mov	sp, r7
 800edc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc8:	4770      	bx	lr
 800edca:	bf00      	nop
 800edcc:	58024400 	.word	0x58024400

0800edd0 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 800edd0:	b480      	push	{r7}
 800edd2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 800edd4:	4b07      	ldr	r3, [pc, #28]	@ (800edf4 <LL_RCC_PLL3R_IsEnabled+0x24>)
 800edd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800eddc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ede0:	d101      	bne.n	800ede6 <LL_RCC_PLL3R_IsEnabled+0x16>
 800ede2:	2301      	movs	r3, #1
 800ede4:	e000      	b.n	800ede8 <LL_RCC_PLL3R_IsEnabled+0x18>
 800ede6:	2300      	movs	r3, #0
}
 800ede8:	4618      	mov	r0, r3
 800edea:	46bd      	mov	sp, r7
 800edec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf0:	4770      	bx	lr
 800edf2:	bf00      	nop
 800edf4:	58024400 	.word	0x58024400

0800edf8 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 800edf8:	b480      	push	{r7}
 800edfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 800edfc:	4b07      	ldr	r3, [pc, #28]	@ (800ee1c <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 800edfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee08:	d101      	bne.n	800ee0e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	e000      	b.n	800ee10 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 800ee0e:	2300      	movs	r3, #0
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	46bd      	mov	sp, r7
 800ee14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee18:	4770      	bx	lr
 800ee1a:	bf00      	nop
 800ee1c:	58024400 	.word	0x58024400

0800ee20 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 800ee20:	b480      	push	{r7}
 800ee22:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 800ee24:	4b04      	ldr	r3, [pc, #16]	@ (800ee38 <LL_RCC_PLL3_GetN+0x18>)
 800ee26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee2c:	3301      	adds	r3, #1
}
 800ee2e:	4618      	mov	r0, r3
 800ee30:	46bd      	mov	sp, r7
 800ee32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee36:	4770      	bx	lr
 800ee38:	58024400 	.word	0x58024400

0800ee3c <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 800ee3c:	b480      	push	{r7}
 800ee3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 800ee40:	4b04      	ldr	r3, [pc, #16]	@ (800ee54 <LL_RCC_PLL3_GetM+0x18>)
 800ee42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee44:	0d1b      	lsrs	r3, r3, #20
 800ee46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee52:	4770      	bx	lr
 800ee54:	58024400 	.word	0x58024400

0800ee58 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 800ee5c:	4b05      	ldr	r3, [pc, #20]	@ (800ee74 <LL_RCC_PLL3_GetP+0x1c>)
 800ee5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee60:	0a5b      	lsrs	r3, r3, #9
 800ee62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee66:	3301      	adds	r3, #1
}
 800ee68:	4618      	mov	r0, r3
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee70:	4770      	bx	lr
 800ee72:	bf00      	nop
 800ee74:	58024400 	.word	0x58024400

0800ee78 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 800ee7c:	4b05      	ldr	r3, [pc, #20]	@ (800ee94 <LL_RCC_PLL3_GetQ+0x1c>)
 800ee7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee80:	0c1b      	lsrs	r3, r3, #16
 800ee82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee86:	3301      	adds	r3, #1
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee90:	4770      	bx	lr
 800ee92:	bf00      	nop
 800ee94:	58024400 	.word	0x58024400

0800ee98 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 800ee9c:	4b05      	ldr	r3, [pc, #20]	@ (800eeb4 <LL_RCC_PLL3_GetR+0x1c>)
 800ee9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eea0:	0e1b      	lsrs	r3, r3, #24
 800eea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eea6:	3301      	adds	r3, #1
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb0:	4770      	bx	lr
 800eeb2:	bf00      	nop
 800eeb4:	58024400 	.word	0x58024400

0800eeb8 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 800eeb8:	b480      	push	{r7}
 800eeba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 800eebc:	4b04      	ldr	r3, [pc, #16]	@ (800eed0 <LL_RCC_PLL3_GetFRACN+0x18>)
 800eebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eec0:	08db      	lsrs	r3, r3, #3
 800eec2:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr
 800eed0:	58024400 	.word	0x58024400

0800eed4 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b08a      	sub	sp, #40	@ 0x28
 800eed8:	af02      	add	r7, sp, #8
 800eeda:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800eedc:	2300      	movs	r3, #0
 800eede:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800eee0:	2300      	movs	r3, #0
 800eee2:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800eee4:	f7ff fdc6 	bl	800ea74 <LL_RCC_PLL_GetSource>
 800eee8:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	2b02      	cmp	r3, #2
 800eeee:	d01f      	beq.n	800ef30 <LL_RCC_GetPLL1ClockFreq+0x5c>
 800eef0:	697b      	ldr	r3, [r7, #20]
 800eef2:	2b02      	cmp	r3, #2
 800eef4:	d824      	bhi.n	800ef40 <LL_RCC_GetPLL1ClockFreq+0x6c>
 800eef6:	697b      	ldr	r3, [r7, #20]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d003      	beq.n	800ef04 <LL_RCC_GetPLL1ClockFreq+0x30>
 800eefc:	697b      	ldr	r3, [r7, #20]
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	d00e      	beq.n	800ef20 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800ef02:	e01d      	b.n	800ef40 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800ef04:	f7ff fcf8 	bl	800e8f8 <LL_RCC_HSI_IsReady>
 800ef08:	4603      	mov	r3, r0
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d01a      	beq.n	800ef44 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800ef0e:	f7ff fd05 	bl	800e91c <LL_RCC_HSI_GetDivider>
 800ef12:	4603      	mov	r3, r0
 800ef14:	08db      	lsrs	r3, r3, #3
 800ef16:	4a38      	ldr	r2, [pc, #224]	@ (800eff8 <LL_RCC_GetPLL1ClockFreq+0x124>)
 800ef18:	fa22 f303 	lsr.w	r3, r2, r3
 800ef1c:	61fb      	str	r3, [r7, #28]
      break;
 800ef1e:	e011      	b.n	800ef44 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800ef20:	f7ff fd0a 	bl	800e938 <LL_RCC_CSI_IsReady>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d00e      	beq.n	800ef48 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800ef2a:	4b34      	ldr	r3, [pc, #208]	@ (800effc <LL_RCC_GetPLL1ClockFreq+0x128>)
 800ef2c:	61fb      	str	r3, [r7, #28]
      break;
 800ef2e:	e00b      	b.n	800ef48 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800ef30:	f7ff fcce 	bl	800e8d0 <LL_RCC_HSE_IsReady>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d008      	beq.n	800ef4c <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800ef3a:	4b31      	ldr	r3, [pc, #196]	@ (800f000 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 800ef3c:	61fb      	str	r3, [r7, #28]
      break;
 800ef3e:	e005      	b.n	800ef4c <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 800ef40:	bf00      	nop
 800ef42:	e004      	b.n	800ef4e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800ef44:	bf00      	nop
 800ef46:	e002      	b.n	800ef4e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800ef48:	bf00      	nop
 800ef4a:	e000      	b.n	800ef4e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800ef4c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2200      	movs	r2, #0
 800ef52:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2200      	movs	r2, #0
 800ef58:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 800ef60:	f7ff fdf2 	bl	800eb48 <LL_RCC_PLL1_GetM>
 800ef64:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 800ef66:	f7ff fde1 	bl	800eb2c <LL_RCC_PLL1_GetN>
 800ef6a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 800ef6c:	f7ff fdcc 	bl	800eb08 <LL_RCC_PLL1FRACN_IsEnabled>
 800ef70:	4603      	mov	r3, r0
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d002      	beq.n	800ef7c <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 800ef76:	f7ff fe25 	bl	800ebc4 <LL_RCC_PLL1_GetFRACN>
 800ef7a:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d035      	beq.n	800efee <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 800ef82:	f7ff fd85 	bl	800ea90 <LL_RCC_PLL1P_IsEnabled>
 800ef86:	4603      	mov	r3, r0
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d00c      	beq.n	800efa6 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 800ef8c:	f7ff fdea 	bl	800eb64 <LL_RCC_PLL1_GetP>
 800ef90:	4603      	mov	r3, r0
 800ef92:	9300      	str	r3, [sp, #0]
 800ef94:	69bb      	ldr	r3, [r7, #24]
 800ef96:	68fa      	ldr	r2, [r7, #12]
 800ef98:	6939      	ldr	r1, [r7, #16]
 800ef9a:	69f8      	ldr	r0, [r7, #28]
 800ef9c:	f000 f964 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800efa0:	4602      	mov	r2, r0
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 800efa6:	f7ff fd87 	bl	800eab8 <LL_RCC_PLL1Q_IsEnabled>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b00      	cmp	r3, #0
 800efae:	d00c      	beq.n	800efca <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 800efb0:	f7ff fde8 	bl	800eb84 <LL_RCC_PLL1_GetQ>
 800efb4:	4603      	mov	r3, r0
 800efb6:	9300      	str	r3, [sp, #0]
 800efb8:	69bb      	ldr	r3, [r7, #24]
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	6939      	ldr	r1, [r7, #16]
 800efbe:	69f8      	ldr	r0, [r7, #28]
 800efc0:	f000 f952 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800efc4:	4602      	mov	r2, r0
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 800efca:	f7ff fd89 	bl	800eae0 <LL_RCC_PLL1R_IsEnabled>
 800efce:	4603      	mov	r3, r0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d00c      	beq.n	800efee <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 800efd4:	f7ff fde6 	bl	800eba4 <LL_RCC_PLL1_GetR>
 800efd8:	4603      	mov	r3, r0
 800efda:	9300      	str	r3, [sp, #0]
 800efdc:	69bb      	ldr	r3, [r7, #24]
 800efde:	68fa      	ldr	r2, [r7, #12]
 800efe0:	6939      	ldr	r1, [r7, #16]
 800efe2:	69f8      	ldr	r0, [r7, #28]
 800efe4:	f000 f940 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800efe8:	4602      	mov	r2, r0
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	609a      	str	r2, [r3, #8]
    }
  }
}
 800efee:	bf00      	nop
 800eff0:	3720      	adds	r7, #32
 800eff2:	46bd      	mov	sp, r7
 800eff4:	bd80      	pop	{r7, pc}
 800eff6:	bf00      	nop
 800eff8:	03d09000 	.word	0x03d09000
 800effc:	003d0900 	.word	0x003d0900
 800f000:	017d7840 	.word	0x017d7840

0800f004 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b08a      	sub	sp, #40	@ 0x28
 800f008:	af02      	add	r7, sp, #8
 800f00a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800f00c:	2300      	movs	r3, #0
 800f00e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800f010:	2300      	movs	r3, #0
 800f012:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800f014:	f7ff fd2e 	bl	800ea74 <LL_RCC_PLL_GetSource>
 800f018:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800f01a:	697b      	ldr	r3, [r7, #20]
 800f01c:	2b02      	cmp	r3, #2
 800f01e:	d01f      	beq.n	800f060 <LL_RCC_GetPLL2ClockFreq+0x5c>
 800f020:	697b      	ldr	r3, [r7, #20]
 800f022:	2b02      	cmp	r3, #2
 800f024:	d824      	bhi.n	800f070 <LL_RCC_GetPLL2ClockFreq+0x6c>
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d003      	beq.n	800f034 <LL_RCC_GetPLL2ClockFreq+0x30>
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	2b01      	cmp	r3, #1
 800f030:	d00e      	beq.n	800f050 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800f032:	e01d      	b.n	800f070 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800f034:	f7ff fc60 	bl	800e8f8 <LL_RCC_HSI_IsReady>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d01a      	beq.n	800f074 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800f03e:	f7ff fc6d 	bl	800e91c <LL_RCC_HSI_GetDivider>
 800f042:	4603      	mov	r3, r0
 800f044:	08db      	lsrs	r3, r3, #3
 800f046:	4a38      	ldr	r2, [pc, #224]	@ (800f128 <LL_RCC_GetPLL2ClockFreq+0x124>)
 800f048:	fa22 f303 	lsr.w	r3, r2, r3
 800f04c:	61fb      	str	r3, [r7, #28]
      break;
 800f04e:	e011      	b.n	800f074 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800f050:	f7ff fc72 	bl	800e938 <LL_RCC_CSI_IsReady>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00e      	beq.n	800f078 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800f05a:	4b34      	ldr	r3, [pc, #208]	@ (800f12c <LL_RCC_GetPLL2ClockFreq+0x128>)
 800f05c:	61fb      	str	r3, [r7, #28]
      break;
 800f05e:	e00b      	b.n	800f078 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800f060:	f7ff fc36 	bl	800e8d0 <LL_RCC_HSE_IsReady>
 800f064:	4603      	mov	r3, r0
 800f066:	2b00      	cmp	r3, #0
 800f068:	d008      	beq.n	800f07c <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800f06a:	4b31      	ldr	r3, [pc, #196]	@ (800f130 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 800f06c:	61fb      	str	r3, [r7, #28]
      break;
 800f06e:	e005      	b.n	800f07c <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 800f070:	bf00      	nop
 800f072:	e004      	b.n	800f07e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800f074:	bf00      	nop
 800f076:	e002      	b.n	800f07e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800f078:	bf00      	nop
 800f07a:	e000      	b.n	800f07e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800f07c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	2200      	movs	r2, #0
 800f082:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2200      	movs	r2, #0
 800f088:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2200      	movs	r2, #0
 800f08e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 800f090:	f7ff fe16 	bl	800ecc0 <LL_RCC_PLL2_GetM>
 800f094:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 800f096:	f7ff fe05 	bl	800eca4 <LL_RCC_PLL2_GetN>
 800f09a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 800f09c:	f7ff fdf0 	bl	800ec80 <LL_RCC_PLL2FRACN_IsEnabled>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d002      	beq.n	800f0ac <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 800f0a6:	f7ff fe49 	bl	800ed3c <LL_RCC_PLL2_GetFRACN>
 800f0aa:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 800f0ac:	693b      	ldr	r3, [r7, #16]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d035      	beq.n	800f11e <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 800f0b2:	f7ff fda9 	bl	800ec08 <LL_RCC_PLL2P_IsEnabled>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d00c      	beq.n	800f0d6 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 800f0bc:	f7ff fe0e 	bl	800ecdc <LL_RCC_PLL2_GetP>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	9300      	str	r3, [sp, #0]
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	68fa      	ldr	r2, [r7, #12]
 800f0c8:	6939      	ldr	r1, [r7, #16]
 800f0ca:	69f8      	ldr	r0, [r7, #28]
 800f0cc:	f000 f8cc 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f0d0:	4602      	mov	r2, r0
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 800f0d6:	f7ff fdab 	bl	800ec30 <LL_RCC_PLL2Q_IsEnabled>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d00c      	beq.n	800f0fa <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 800f0e0:	f7ff fe0c 	bl	800ecfc <LL_RCC_PLL2_GetQ>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	9300      	str	r3, [sp, #0]
 800f0e8:	69bb      	ldr	r3, [r7, #24]
 800f0ea:	68fa      	ldr	r2, [r7, #12]
 800f0ec:	6939      	ldr	r1, [r7, #16]
 800f0ee:	69f8      	ldr	r0, [r7, #28]
 800f0f0:	f000 f8ba 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 800f0fa:	f7ff fdad 	bl	800ec58 <LL_RCC_PLL2R_IsEnabled>
 800f0fe:	4603      	mov	r3, r0
 800f100:	2b00      	cmp	r3, #0
 800f102:	d00c      	beq.n	800f11e <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 800f104:	f7ff fe0a 	bl	800ed1c <LL_RCC_PLL2_GetR>
 800f108:	4603      	mov	r3, r0
 800f10a:	9300      	str	r3, [sp, #0]
 800f10c:	69bb      	ldr	r3, [r7, #24]
 800f10e:	68fa      	ldr	r2, [r7, #12]
 800f110:	6939      	ldr	r1, [r7, #16]
 800f112:	69f8      	ldr	r0, [r7, #28]
 800f114:	f000 f8a8 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f118:	4602      	mov	r2, r0
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	609a      	str	r2, [r3, #8]
    }
  }
}
 800f11e:	bf00      	nop
 800f120:	3720      	adds	r7, #32
 800f122:	46bd      	mov	sp, r7
 800f124:	bd80      	pop	{r7, pc}
 800f126:	bf00      	nop
 800f128:	03d09000 	.word	0x03d09000
 800f12c:	003d0900 	.word	0x003d0900
 800f130:	017d7840 	.word	0x017d7840

0800f134 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b08a      	sub	sp, #40	@ 0x28
 800f138:	af02      	add	r7, sp, #8
 800f13a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800f13c:	2300      	movs	r3, #0
 800f13e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800f140:	2300      	movs	r3, #0
 800f142:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 800f144:	f7ff fc96 	bl	800ea74 <LL_RCC_PLL_GetSource>
 800f148:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	2b02      	cmp	r3, #2
 800f14e:	d01f      	beq.n	800f190 <LL_RCC_GetPLL3ClockFreq+0x5c>
 800f150:	697b      	ldr	r3, [r7, #20]
 800f152:	2b02      	cmp	r3, #2
 800f154:	d824      	bhi.n	800f1a0 <LL_RCC_GetPLL3ClockFreq+0x6c>
 800f156:	697b      	ldr	r3, [r7, #20]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d003      	beq.n	800f164 <LL_RCC_GetPLL3ClockFreq+0x30>
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	2b01      	cmp	r3, #1
 800f160:	d00e      	beq.n	800f180 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800f162:	e01d      	b.n	800f1a0 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 800f164:	f7ff fbc8 	bl	800e8f8 <LL_RCC_HSI_IsReady>
 800f168:	4603      	mov	r3, r0
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d01a      	beq.n	800f1a4 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800f16e:	f7ff fbd5 	bl	800e91c <LL_RCC_HSI_GetDivider>
 800f172:	4603      	mov	r3, r0
 800f174:	08db      	lsrs	r3, r3, #3
 800f176:	4a39      	ldr	r2, [pc, #228]	@ (800f25c <LL_RCC_GetPLL3ClockFreq+0x128>)
 800f178:	fa22 f303 	lsr.w	r3, r2, r3
 800f17c:	61fb      	str	r3, [r7, #28]
      break;
 800f17e:	e011      	b.n	800f1a4 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800f180:	f7ff fbda 	bl	800e938 <LL_RCC_CSI_IsReady>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d00e      	beq.n	800f1a8 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800f18a:	4b35      	ldr	r3, [pc, #212]	@ (800f260 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 800f18c:	61fb      	str	r3, [r7, #28]
      break;
 800f18e:	e00b      	b.n	800f1a8 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800f190:	f7ff fb9e 	bl	800e8d0 <LL_RCC_HSE_IsReady>
 800f194:	4603      	mov	r3, r0
 800f196:	2b00      	cmp	r3, #0
 800f198:	d008      	beq.n	800f1ac <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800f19a:	4b32      	ldr	r3, [pc, #200]	@ (800f264 <LL_RCC_GetPLL3ClockFreq+0x130>)
 800f19c:	61fb      	str	r3, [r7, #28]
      break;
 800f19e:	e005      	b.n	800f1ac <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 800f1a0:	bf00      	nop
 800f1a2:	e004      	b.n	800f1ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800f1a4:	bf00      	nop
 800f1a6:	e002      	b.n	800f1ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800f1a8:	bf00      	nop
 800f1aa:	e000      	b.n	800f1ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 800f1ac:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	2200      	movs	r2, #0
 800f1be:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 800f1c0:	f7ff fe3c 	bl	800ee3c <LL_RCC_PLL3_GetM>
 800f1c4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 800f1c6:	f7ff fe2b 	bl	800ee20 <LL_RCC_PLL3_GetN>
 800f1ca:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 800f1cc:	f7ff fe14 	bl	800edf8 <LL_RCC_PLL3FRACN_IsEnabled>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d002      	beq.n	800f1dc <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 800f1d6:	f7ff fe6f 	bl	800eeb8 <LL_RCC_PLL3_GetFRACN>
 800f1da:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 800f1dc:	693b      	ldr	r3, [r7, #16]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d038      	beq.n	800f254 <LL_RCC_GetPLL3ClockFreq+0x120>
 800f1e2:	69fb      	ldr	r3, [r7, #28]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d035      	beq.n	800f254 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 800f1e8:	f7ff fdca 	bl	800ed80 <LL_RCC_PLL3P_IsEnabled>
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d00c      	beq.n	800f20c <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 800f1f2:	f7ff fe31 	bl	800ee58 <LL_RCC_PLL3_GetP>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	9300      	str	r3, [sp, #0]
 800f1fa:	69bb      	ldr	r3, [r7, #24]
 800f1fc:	68fa      	ldr	r2, [r7, #12]
 800f1fe:	6939      	ldr	r1, [r7, #16]
 800f200:	69f8      	ldr	r0, [r7, #28]
 800f202:	f000 f831 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f206:	4602      	mov	r2, r0
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800f20c:	f7ff fdcc 	bl	800eda8 <LL_RCC_PLL3Q_IsEnabled>
 800f210:	4603      	mov	r3, r0
 800f212:	2b00      	cmp	r3, #0
 800f214:	d00c      	beq.n	800f230 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 800f216:	f7ff fe2f 	bl	800ee78 <LL_RCC_PLL3_GetQ>
 800f21a:	4603      	mov	r3, r0
 800f21c:	9300      	str	r3, [sp, #0]
 800f21e:	69bb      	ldr	r3, [r7, #24]
 800f220:	68fa      	ldr	r2, [r7, #12]
 800f222:	6939      	ldr	r1, [r7, #16]
 800f224:	69f8      	ldr	r0, [r7, #28]
 800f226:	f000 f81f 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f22a:	4602      	mov	r2, r0
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 800f230:	f7ff fdce 	bl	800edd0 <LL_RCC_PLL3R_IsEnabled>
 800f234:	4603      	mov	r3, r0
 800f236:	2b00      	cmp	r3, #0
 800f238:	d00c      	beq.n	800f254 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 800f23a:	f7ff fe2d 	bl	800ee98 <LL_RCC_PLL3_GetR>
 800f23e:	4603      	mov	r3, r0
 800f240:	9300      	str	r3, [sp, #0]
 800f242:	69bb      	ldr	r3, [r7, #24]
 800f244:	68fa      	ldr	r2, [r7, #12]
 800f246:	6939      	ldr	r1, [r7, #16]
 800f248:	69f8      	ldr	r0, [r7, #28]
 800f24a:	f000 f80d 	bl	800f268 <LL_RCC_CalcPLLClockFreq>
 800f24e:	4602      	mov	r2, r0
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	609a      	str	r2, [r3, #8]
    }
  }
}
 800f254:	bf00      	nop
 800f256:	3720      	adds	r7, #32
 800f258:	46bd      	mov	sp, r7
 800f25a:	bd80      	pop	{r7, pc}
 800f25c:	03d09000 	.word	0x03d09000
 800f260:	003d0900 	.word	0x003d0900
 800f264:	017d7840 	.word	0x017d7840

0800f268 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 800f268:	b480      	push	{r7}
 800f26a:	b087      	sub	sp, #28
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
 800f274:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	ee07 3a90 	vmov	s15, r3
 800f27c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f280:	68bb      	ldr	r3, [r7, #8]
 800f282:	ee07 3a90 	vmov	s15, r3
 800f286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f28a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	ee07 3a90 	vmov	s15, r3
 800f294:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	ee07 3a90 	vmov	s15, r3
 800f29e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800f2a2:	eddf 5a10 	vldr	s11, [pc, #64]	@ 800f2e4 <LL_RCC_CalcPLLClockFreq+0x7c>
 800f2a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2b2:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 800f2b6:	6a3b      	ldr	r3, [r7, #32]
 800f2b8:	ee07 3a90 	vmov	s15, r3
 800f2bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f2c0:	edd7 6a05 	vldr	s13, [r7, #20]
 800f2c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2c8:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 800f2cc:	edd7 7a05 	vldr	s15, [r7, #20]
 800f2d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2d4:	ee17 3a90 	vmov	r3, s15
}
 800f2d8:	4618      	mov	r0, r3
 800f2da:	371c      	adds	r7, #28
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e2:	4770      	bx	lr
 800f2e4:	46000000 	.word	0x46000000

0800f2e8 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800f2e8:	b590      	push	{r4, r7, lr}
 800f2ea:	b087      	sub	sp, #28
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f7ff fbb1 	bl	800ea5c <LL_RCC_GetUSARTClockSource>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	4a62      	ldr	r2, [pc, #392]	@ (800f488 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 800f2fe:	4293      	cmp	r3, r2
 800f300:	f000 80a9 	beq.w	800f456 <LL_RCC_GetUSARTClockFreq+0x16e>
 800f304:	4a60      	ldr	r2, [pc, #384]	@ (800f488 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 800f306:	4293      	cmp	r3, r2
 800f308:	f200 80ae 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f30c:	4a5f      	ldr	r2, [pc, #380]	@ (800f48c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800f30e:	4293      	cmp	r3, r2
 800f310:	f000 80a1 	beq.w	800f456 <LL_RCC_GetUSARTClockFreq+0x16e>
 800f314:	4a5d      	ldr	r2, [pc, #372]	@ (800f48c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800f316:	4293      	cmp	r3, r2
 800f318:	f200 80a6 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f31c:	4a5c      	ldr	r2, [pc, #368]	@ (800f490 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 800f31e:	4293      	cmp	r3, r2
 800f320:	f000 8091 	beq.w	800f446 <LL_RCC_GetUSARTClockFreq+0x15e>
 800f324:	4a5a      	ldr	r2, [pc, #360]	@ (800f490 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 800f326:	4293      	cmp	r3, r2
 800f328:	f200 809e 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f32c:	4a59      	ldr	r2, [pc, #356]	@ (800f494 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 800f32e:	4293      	cmp	r3, r2
 800f330:	f000 8089 	beq.w	800f446 <LL_RCC_GetUSARTClockFreq+0x15e>
 800f334:	4a57      	ldr	r2, [pc, #348]	@ (800f494 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 800f336:	4293      	cmp	r3, r2
 800f338:	f200 8096 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f33c:	4a56      	ldr	r2, [pc, #344]	@ (800f498 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 800f33e:	4293      	cmp	r3, r2
 800f340:	d073      	beq.n	800f42a <LL_RCC_GetUSARTClockFreq+0x142>
 800f342:	4a55      	ldr	r2, [pc, #340]	@ (800f498 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 800f344:	4293      	cmp	r3, r2
 800f346:	f200 808f 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f34a:	4a54      	ldr	r2, [pc, #336]	@ (800f49c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800f34c:	4293      	cmp	r3, r2
 800f34e:	d06c      	beq.n	800f42a <LL_RCC_GetUSARTClockFreq+0x142>
 800f350:	4a52      	ldr	r2, [pc, #328]	@ (800f49c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800f352:	4293      	cmp	r3, r2
 800f354:	f200 8088 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f358:	4a51      	ldr	r2, [pc, #324]	@ (800f4a0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d058      	beq.n	800f410 <LL_RCC_GetUSARTClockFreq+0x128>
 800f35e:	4a50      	ldr	r2, [pc, #320]	@ (800f4a0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800f360:	4293      	cmp	r3, r2
 800f362:	f200 8081 	bhi.w	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f366:	4a4f      	ldr	r2, [pc, #316]	@ (800f4a4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800f368:	4293      	cmp	r3, r2
 800f36a:	d051      	beq.n	800f410 <LL_RCC_GetUSARTClockFreq+0x128>
 800f36c:	4a4d      	ldr	r2, [pc, #308]	@ (800f4a4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800f36e:	4293      	cmp	r3, r2
 800f370:	d87a      	bhi.n	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f372:	4a4d      	ldr	r2, [pc, #308]	@ (800f4a8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800f374:	4293      	cmp	r3, r2
 800f376:	d03e      	beq.n	800f3f6 <LL_RCC_GetUSARTClockFreq+0x10e>
 800f378:	4a4b      	ldr	r2, [pc, #300]	@ (800f4a8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d874      	bhi.n	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f37e:	4a4b      	ldr	r2, [pc, #300]	@ (800f4ac <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800f380:	4293      	cmp	r3, r2
 800f382:	d038      	beq.n	800f3f6 <LL_RCC_GetUSARTClockFreq+0x10e>
 800f384:	4a49      	ldr	r2, [pc, #292]	@ (800f4ac <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800f386:	4293      	cmp	r3, r2
 800f388:	d86e      	bhi.n	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
 800f38a:	4a49      	ldr	r2, [pc, #292]	@ (800f4b0 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 800f38c:	4293      	cmp	r3, r2
 800f38e:	d01a      	beq.n	800f3c6 <LL_RCC_GetUSARTClockFreq+0xde>
 800f390:	4a48      	ldr	r2, [pc, #288]	@ (800f4b4 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d168      	bne.n	800f468 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 800f396:	f000 f895 	bl	800f4c4 <RCC_GetSystemClockFreq>
 800f39a:	4604      	mov	r4, r0
 800f39c:	f7ff fb00 	bl	800e9a0 <LL_RCC_GetSysPrescaler>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	0a1b      	lsrs	r3, r3, #8
 800f3a4:	f003 030f 	and.w	r3, r3, #15
 800f3a8:	4a43      	ldr	r2, [pc, #268]	@ (800f4b8 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 800f3aa:	5cd3      	ldrb	r3, [r2, r3]
 800f3ac:	f003 031f 	and.w	r3, r3, #31
 800f3b0:	fa24 f303 	lsr.w	r3, r4, r3
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f000 f8e7 	bl	800f588 <RCC_GetHCLKClockFreq>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	4618      	mov	r0, r3
 800f3be:	f000 f911 	bl	800f5e4 <RCC_GetPCLK2ClockFreq>
 800f3c2:	6178      	str	r0, [r7, #20]
      break;
 800f3c4:	e05b      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 800f3c6:	f000 f87d 	bl	800f4c4 <RCC_GetSystemClockFreq>
 800f3ca:	4604      	mov	r4, r0
 800f3cc:	f7ff fae8 	bl	800e9a0 <LL_RCC_GetSysPrescaler>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	0a1b      	lsrs	r3, r3, #8
 800f3d4:	f003 030f 	and.w	r3, r3, #15
 800f3d8:	4a37      	ldr	r2, [pc, #220]	@ (800f4b8 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 800f3da:	5cd3      	ldrb	r3, [r2, r3]
 800f3dc:	f003 031f 	and.w	r3, r3, #31
 800f3e0:	fa24 f303 	lsr.w	r3, r4, r3
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	f000 f8cf 	bl	800f588 <RCC_GetHCLKClockFreq>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f000 f8e1 	bl	800f5b4 <RCC_GetPCLK1ClockFreq>
 800f3f2:	6178      	str	r0, [r7, #20]
      break;
 800f3f4:	e043      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 800f3f6:	f7ff fbf3 	bl	800ebe0 <LL_RCC_PLL2_IsReady>
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d035      	beq.n	800f46c <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800f400:	f107 0308 	add.w	r3, r7, #8
 800f404:	4618      	mov	r0, r3
 800f406:	f7ff fdfd 	bl	800f004 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	617b      	str	r3, [r7, #20]
      }
      break;
 800f40e:	e02d      	b.n	800f46c <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 800f410:	f7ff fca2 	bl	800ed58 <LL_RCC_PLL3_IsReady>
 800f414:	4603      	mov	r3, r0
 800f416:	2b00      	cmp	r3, #0
 800f418:	d02a      	beq.n	800f470 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 800f41a:	f107 0308 	add.w	r3, r7, #8
 800f41e:	4618      	mov	r0, r3
 800f420:	f7ff fe88 	bl	800f134 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	617b      	str	r3, [r7, #20]
      }
      break;
 800f428:	e022      	b.n	800f470 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 800f42a:	f7ff fa65 	bl	800e8f8 <LL_RCC_HSI_IsReady>
 800f42e:	4603      	mov	r3, r0
 800f430:	2b00      	cmp	r3, #0
 800f432:	d01f      	beq.n	800f474 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800f434:	f7ff fa72 	bl	800e91c <LL_RCC_HSI_GetDivider>
 800f438:	4603      	mov	r3, r0
 800f43a:	08db      	lsrs	r3, r3, #3
 800f43c:	4a1f      	ldr	r2, [pc, #124]	@ (800f4bc <LL_RCC_GetUSARTClockFreq+0x1d4>)
 800f43e:	fa22 f303 	lsr.w	r3, r2, r3
 800f442:	617b      	str	r3, [r7, #20]
      }
      break;
 800f444:	e016      	b.n	800f474 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 800f446:	f7ff fa77 	bl	800e938 <LL_RCC_CSI_IsReady>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d013      	beq.n	800f478 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 800f450:	4b1b      	ldr	r3, [pc, #108]	@ (800f4c0 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 800f452:	617b      	str	r3, [r7, #20]
      }
      break;
 800f454:	e010      	b.n	800f478 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 800f456:	f7ff fa83 	bl	800e960 <LL_RCC_LSE_IsReady>
 800f45a:	4603      	mov	r3, r0
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d00d      	beq.n	800f47c <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 800f460:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f464:	617b      	str	r3, [r7, #20]
      }
      break;
 800f466:	e009      	b.n	800f47c <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 800f468:	bf00      	nop
 800f46a:	e008      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800f46c:	bf00      	nop
 800f46e:	e006      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800f470:	bf00      	nop
 800f472:	e004      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800f474:	bf00      	nop
 800f476:	e002      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800f478:	bf00      	nop
 800f47a:	e000      	b.n	800f47e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 800f47c:	bf00      	nop
  }

  return usart_frequency;
 800f47e:	697b      	ldr	r3, [r7, #20]
}
 800f480:	4618      	mov	r0, r3
 800f482:	371c      	adds	r7, #28
 800f484:	46bd      	mov	sp, r7
 800f486:	bd90      	pop	{r4, r7, pc}
 800f488:	07050308 	.word	0x07050308
 800f48c:	07050008 	.word	0x07050008
 800f490:	07040308 	.word	0x07040308
 800f494:	07040008 	.word	0x07040008
 800f498:	07030308 	.word	0x07030308
 800f49c:	07030008 	.word	0x07030008
 800f4a0:	07020308 	.word	0x07020308
 800f4a4:	07020008 	.word	0x07020008
 800f4a8:	07010308 	.word	0x07010308
 800f4ac:	07010008 	.word	0x07010008
 800f4b0:	07000008 	.word	0x07000008
 800f4b4:	07000308 	.word	0x07000308
 800f4b8:	08012388 	.word	0x08012388
 800f4bc:	03d09000 	.word	0x03d09000
 800f4c0:	003d0900 	.word	0x003d0900

0800f4c4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b084      	sub	sp, #16
 800f4c8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800f4ce:	f7ff fa59 	bl	800e984 <LL_RCC_GetSysClkSource>
 800f4d2:	4603      	mov	r3, r0
 800f4d4:	2b18      	cmp	r3, #24
 800f4d6:	d84b      	bhi.n	800f570 <RCC_GetSystemClockFreq+0xac>
 800f4d8:	a201      	add	r2, pc, #4	@ (adr r2, 800f4e0 <RCC_GetSystemClockFreq+0x1c>)
 800f4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4de:	bf00      	nop
 800f4e0:	0800f545 	.word	0x0800f545
 800f4e4:	0800f571 	.word	0x0800f571
 800f4e8:	0800f571 	.word	0x0800f571
 800f4ec:	0800f571 	.word	0x0800f571
 800f4f0:	0800f571 	.word	0x0800f571
 800f4f4:	0800f571 	.word	0x0800f571
 800f4f8:	0800f571 	.word	0x0800f571
 800f4fc:	0800f571 	.word	0x0800f571
 800f500:	0800f557 	.word	0x0800f557
 800f504:	0800f571 	.word	0x0800f571
 800f508:	0800f571 	.word	0x0800f571
 800f50c:	0800f571 	.word	0x0800f571
 800f510:	0800f571 	.word	0x0800f571
 800f514:	0800f571 	.word	0x0800f571
 800f518:	0800f571 	.word	0x0800f571
 800f51c:	0800f571 	.word	0x0800f571
 800f520:	0800f55d 	.word	0x0800f55d
 800f524:	0800f571 	.word	0x0800f571
 800f528:	0800f571 	.word	0x0800f571
 800f52c:	0800f571 	.word	0x0800f571
 800f530:	0800f571 	.word	0x0800f571
 800f534:	0800f571 	.word	0x0800f571
 800f538:	0800f571 	.word	0x0800f571
 800f53c:	0800f571 	.word	0x0800f571
 800f540:	0800f563 	.word	0x0800f563
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800f544:	f7ff f9ea 	bl	800e91c <LL_RCC_HSI_GetDivider>
 800f548:	4603      	mov	r3, r0
 800f54a:	08db      	lsrs	r3, r3, #3
 800f54c:	4a0b      	ldr	r2, [pc, #44]	@ (800f57c <RCC_GetSystemClockFreq+0xb8>)
 800f54e:	fa22 f303 	lsr.w	r3, r2, r3
 800f552:	60fb      	str	r3, [r7, #12]
      break;
 800f554:	e00d      	b.n	800f572 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 800f556:	4b0a      	ldr	r3, [pc, #40]	@ (800f580 <RCC_GetSystemClockFreq+0xbc>)
 800f558:	60fb      	str	r3, [r7, #12]
      break;
 800f55a:	e00a      	b.n	800f572 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 800f55c:	4b09      	ldr	r3, [pc, #36]	@ (800f584 <RCC_GetSystemClockFreq+0xc0>)
 800f55e:	60fb      	str	r3, [r7, #12]
      break;
 800f560:	e007      	b.n	800f572 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 800f562:	463b      	mov	r3, r7
 800f564:	4618      	mov	r0, r3
 800f566:	f7ff fcb5 	bl	800eed4 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	60fb      	str	r3, [r7, #12]
      break;
 800f56e:	e000      	b.n	800f572 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 800f570:	bf00      	nop
  }

  return frequency;
 800f572:	68fb      	ldr	r3, [r7, #12]
}
 800f574:	4618      	mov	r0, r3
 800f576:	3710      	adds	r7, #16
 800f578:	46bd      	mov	sp, r7
 800f57a:	bd80      	pop	{r7, pc}
 800f57c:	03d09000 	.word	0x03d09000
 800f580:	003d0900 	.word	0x003d0900
 800f584:	017d7840 	.word	0x017d7840

0800f588 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b082      	sub	sp, #8
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800f590:	f7ff fa14 	bl	800e9bc <LL_RCC_GetAHBPrescaler>
 800f594:	4603      	mov	r3, r0
 800f596:	f003 030f 	and.w	r3, r3, #15
 800f59a:	4a05      	ldr	r2, [pc, #20]	@ (800f5b0 <RCC_GetHCLKClockFreq+0x28>)
 800f59c:	5cd3      	ldrb	r3, [r2, r3]
 800f59e:	f003 031f 	and.w	r3, r3, #31
 800f5a2:	687a      	ldr	r2, [r7, #4]
 800f5a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3708      	adds	r7, #8
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}
 800f5b0:	08012388 	.word	0x08012388

0800f5b4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b082      	sub	sp, #8
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800f5bc:	f7ff fa0c 	bl	800e9d8 <LL_RCC_GetAPB1Prescaler>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	091b      	lsrs	r3, r3, #4
 800f5c4:	f003 0307 	and.w	r3, r3, #7
 800f5c8:	4a05      	ldr	r2, [pc, #20]	@ (800f5e0 <RCC_GetPCLK1ClockFreq+0x2c>)
 800f5ca:	5cd3      	ldrb	r3, [r2, r3]
 800f5cc:	f003 031f 	and.w	r3, r3, #31
 800f5d0:	687a      	ldr	r2, [r7, #4]
 800f5d2:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3708      	adds	r7, #8
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}
 800f5de:	bf00      	nop
 800f5e0:	08012388 	.word	0x08012388

0800f5e4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b082      	sub	sp, #8
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800f5ec:	f7ff fa02 	bl	800e9f4 <LL_RCC_GetAPB2Prescaler>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	0a1b      	lsrs	r3, r3, #8
 800f5f4:	f003 0307 	and.w	r3, r3, #7
 800f5f8:	4a05      	ldr	r2, [pc, #20]	@ (800f610 <RCC_GetPCLK2ClockFreq+0x2c>)
 800f5fa:	5cd3      	ldrb	r3, [r2, r3]
 800f5fc:	f003 031f 	and.w	r3, r3, #31
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f606:	4618      	mov	r0, r3
 800f608:	3708      	adds	r7, #8
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}
 800f60e:	bf00      	nop
 800f610:	08012388 	.word	0x08012388

0800f614 <LL_USART_IsEnabled>:
{
 800f614:	b480      	push	{r7}
 800f616:	b083      	sub	sp, #12
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	f003 0301 	and.w	r3, r3, #1
 800f624:	2b01      	cmp	r3, #1
 800f626:	d101      	bne.n	800f62c <LL_USART_IsEnabled+0x18>
 800f628:	2301      	movs	r3, #1
 800f62a:	e000      	b.n	800f62e <LL_USART_IsEnabled+0x1a>
 800f62c:	2300      	movs	r3, #0
}
 800f62e:	4618      	mov	r0, r3
 800f630:	370c      	adds	r7, #12
 800f632:	46bd      	mov	sp, r7
 800f634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f638:	4770      	bx	lr

0800f63a <LL_USART_SetPrescaler>:
{
 800f63a:	b480      	push	{r7}
 800f63c:	b083      	sub	sp, #12
 800f63e:	af00      	add	r7, sp, #0
 800f640:	6078      	str	r0, [r7, #4]
 800f642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f648:	f023 030f 	bic.w	r3, r3, #15
 800f64c:	683a      	ldr	r2, [r7, #0]
 800f64e:	b292      	uxth	r2, r2
 800f650:	431a      	orrs	r2, r3
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800f656:	bf00      	nop
 800f658:	370c      	adds	r7, #12
 800f65a:	46bd      	mov	sp, r7
 800f65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f660:	4770      	bx	lr

0800f662 <LL_USART_SetStopBitsLength>:
{
 800f662:	b480      	push	{r7}
 800f664:	b083      	sub	sp, #12
 800f666:	af00      	add	r7, sp, #0
 800f668:	6078      	str	r0, [r7, #4]
 800f66a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	685b      	ldr	r3, [r3, #4]
 800f670:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	431a      	orrs	r2, r3
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	605a      	str	r2, [r3, #4]
}
 800f67c:	bf00      	nop
 800f67e:	370c      	adds	r7, #12
 800f680:	46bd      	mov	sp, r7
 800f682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f686:	4770      	bx	lr

0800f688 <LL_USART_SetHWFlowCtrl>:
{
 800f688:	b480      	push	{r7}
 800f68a:	b083      	sub	sp, #12
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
 800f690:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	689b      	ldr	r3, [r3, #8]
 800f696:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	431a      	orrs	r2, r3
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	609a      	str	r2, [r3, #8]
}
 800f6a2:	bf00      	nop
 800f6a4:	370c      	adds	r7, #12
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ac:	4770      	bx	lr
	...

0800f6b0 <LL_USART_SetBaudRate>:
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b087      	sub	sp, #28
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	60f8      	str	r0, [r7, #12]
 800f6b8:	60b9      	str	r1, [r7, #8]
 800f6ba:	607a      	str	r2, [r7, #4]
 800f6bc:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	2b0b      	cmp	r3, #11
 800f6c2:	d83c      	bhi.n	800f73e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800f6c4:	6a3b      	ldr	r3, [r7, #32]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d039      	beq.n	800f73e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f6d0:	d122      	bne.n	800f718 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	b2db      	uxtb	r3, r3
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	4b1c      	ldr	r3, [pc, #112]	@ (800f74c <LL_USART_SetBaudRate+0x9c>)
 800f6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6de:	68ba      	ldr	r2, [r7, #8]
 800f6e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6e4:	005a      	lsls	r2, r3, #1
 800f6e6:	6a3b      	ldr	r3, [r7, #32]
 800f6e8:	085b      	lsrs	r3, r3, #1
 800f6ea:	441a      	add	r2, r3
 800f6ec:	6a3b      	ldr	r3, [r7, #32]
 800f6ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6f2:	b29b      	uxth	r3, r3
 800f6f4:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800f6f6:	697a      	ldr	r2, [r7, #20]
 800f6f8:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800f6fc:	4013      	ands	r3, r2
 800f6fe:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f700:	697b      	ldr	r3, [r7, #20]
 800f702:	085b      	lsrs	r3, r3, #1
 800f704:	b29b      	uxth	r3, r3
 800f706:	f003 0307 	and.w	r3, r3, #7
 800f70a:	693a      	ldr	r2, [r7, #16]
 800f70c:	4313      	orrs	r3, r2
 800f70e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	693a      	ldr	r2, [r7, #16]
 800f714:	60da      	str	r2, [r3, #12]
}
 800f716:	e012      	b.n	800f73e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	b2db      	uxtb	r3, r3
 800f71c:	461a      	mov	r2, r3
 800f71e:	4b0b      	ldr	r3, [pc, #44]	@ (800f74c <LL_USART_SetBaudRate+0x9c>)
 800f720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f724:	68ba      	ldr	r2, [r7, #8]
 800f726:	fbb2 f2f3 	udiv	r2, r2, r3
 800f72a:	6a3b      	ldr	r3, [r7, #32]
 800f72c:	085b      	lsrs	r3, r3, #1
 800f72e:	441a      	add	r2, r3
 800f730:	6a3b      	ldr	r3, [r7, #32]
 800f732:	fbb2 f3f3 	udiv	r3, r2, r3
 800f736:	b29b      	uxth	r3, r3
 800f738:	461a      	mov	r2, r3
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	60da      	str	r2, [r3, #12]
}
 800f73e:	bf00      	nop
 800f740:	371c      	adds	r7, #28
 800f742:	46bd      	mov	sp, r7
 800f744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f748:	4770      	bx	lr
 800f74a:	bf00      	nop
 800f74c:	08012398 	.word	0x08012398

0800f750 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b086      	sub	sp, #24
 800f754:	af02      	add	r7, sp, #8
 800f756:	6078      	str	r0, [r7, #4]
 800f758:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800f75a:	2301      	movs	r3, #1
 800f75c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800f75e:	2300      	movs	r3, #0
 800f760:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800f762:	6878      	ldr	r0, [r7, #4]
 800f764:	f7ff ff56 	bl	800f614 <LL_USART_IsEnabled>
 800f768:	4603      	mov	r3, r0
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d17f      	bne.n	800f86e <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681a      	ldr	r2, [r3, #0]
 800f772:	4b41      	ldr	r3, [pc, #260]	@ (800f878 <LL_USART_Init+0x128>)
 800f774:	4013      	ands	r3, r2
 800f776:	683a      	ldr	r2, [r7, #0]
 800f778:	6891      	ldr	r1, [r2, #8]
 800f77a:	683a      	ldr	r2, [r7, #0]
 800f77c:	6912      	ldr	r2, [r2, #16]
 800f77e:	4311      	orrs	r1, r2
 800f780:	683a      	ldr	r2, [r7, #0]
 800f782:	6952      	ldr	r2, [r2, #20]
 800f784:	4311      	orrs	r1, r2
 800f786:	683a      	ldr	r2, [r7, #0]
 800f788:	69d2      	ldr	r2, [r2, #28]
 800f78a:	430a      	orrs	r2, r1
 800f78c:	431a      	orrs	r2, r3
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800f792:	683b      	ldr	r3, [r7, #0]
 800f794:	68db      	ldr	r3, [r3, #12]
 800f796:	4619      	mov	r1, r3
 800f798:	6878      	ldr	r0, [r7, #4]
 800f79a:	f7ff ff62 	bl	800f662 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	699b      	ldr	r3, [r3, #24]
 800f7a2:	4619      	mov	r1, r3
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f7ff ff6f 	bl	800f688 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	4a33      	ldr	r2, [pc, #204]	@ (800f87c <LL_USART_Init+0x12c>)
 800f7ae:	4293      	cmp	r3, r2
 800f7b0:	d104      	bne.n	800f7bc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800f7b2:	4833      	ldr	r0, [pc, #204]	@ (800f880 <LL_USART_Init+0x130>)
 800f7b4:	f7ff fd98 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f7b8:	60b8      	str	r0, [r7, #8]
 800f7ba:	e03d      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	4a31      	ldr	r2, [pc, #196]	@ (800f884 <LL_USART_Init+0x134>)
 800f7c0:	4293      	cmp	r3, r2
 800f7c2:	d104      	bne.n	800f7ce <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f7c4:	4830      	ldr	r0, [pc, #192]	@ (800f888 <LL_USART_Init+0x138>)
 800f7c6:	f7ff fd8f 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f7ca:	60b8      	str	r0, [r7, #8]
 800f7cc:	e034      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	4a2e      	ldr	r2, [pc, #184]	@ (800f88c <LL_USART_Init+0x13c>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d104      	bne.n	800f7e0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f7d6:	482c      	ldr	r0, [pc, #176]	@ (800f888 <LL_USART_Init+0x138>)
 800f7d8:	f7ff fd86 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f7dc:	60b8      	str	r0, [r7, #8]
 800f7de:	e02b      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	4a2b      	ldr	r2, [pc, #172]	@ (800f890 <LL_USART_Init+0x140>)
 800f7e4:	4293      	cmp	r3, r2
 800f7e6:	d104      	bne.n	800f7f2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f7e8:	4827      	ldr	r0, [pc, #156]	@ (800f888 <LL_USART_Init+0x138>)
 800f7ea:	f7ff fd7d 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f7ee:	60b8      	str	r0, [r7, #8]
 800f7f0:	e022      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	4a27      	ldr	r2, [pc, #156]	@ (800f894 <LL_USART_Init+0x144>)
 800f7f6:	4293      	cmp	r3, r2
 800f7f8:	d104      	bne.n	800f804 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f7fa:	4823      	ldr	r0, [pc, #140]	@ (800f888 <LL_USART_Init+0x138>)
 800f7fc:	f7ff fd74 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f800:	60b8      	str	r0, [r7, #8]
 800f802:	e019      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	4a24      	ldr	r2, [pc, #144]	@ (800f898 <LL_USART_Init+0x148>)
 800f808:	4293      	cmp	r3, r2
 800f80a:	d104      	bne.n	800f816 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800f80c:	481c      	ldr	r0, [pc, #112]	@ (800f880 <LL_USART_Init+0x130>)
 800f80e:	f7ff fd6b 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f812:	60b8      	str	r0, [r7, #8]
 800f814:	e010      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	4a20      	ldr	r2, [pc, #128]	@ (800f89c <LL_USART_Init+0x14c>)
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d104      	bne.n	800f828 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f81e:	481a      	ldr	r0, [pc, #104]	@ (800f888 <LL_USART_Init+0x138>)
 800f820:	f7ff fd62 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f824:	60b8      	str	r0, [r7, #8]
 800f826:	e007      	b.n	800f838 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	4a1d      	ldr	r2, [pc, #116]	@ (800f8a0 <LL_USART_Init+0x150>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d103      	bne.n	800f838 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800f830:	4815      	ldr	r0, [pc, #84]	@ (800f888 <LL_USART_Init+0x138>)
 800f832:	f7ff fd59 	bl	800f2e8 <LL_RCC_GetUSARTClockFreq>
 800f836:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d011      	beq.n	800f862 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d00d      	beq.n	800f862 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 800f846:	2300      	movs	r3, #0
 800f848:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 800f856:	9300      	str	r3, [sp, #0]
 800f858:	460b      	mov	r3, r1
 800f85a:	68b9      	ldr	r1, [r7, #8]
 800f85c:	6878      	ldr	r0, [r7, #4]
 800f85e:	f7ff ff27 	bl	800f6b0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	4619      	mov	r1, r3
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f7ff fee6 	bl	800f63a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800f86e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f870:	4618      	mov	r0, r3
 800f872:	3710      	adds	r7, #16
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}
 800f878:	efff69f3 	.word	0xefff69f3
 800f87c:	40011000 	.word	0x40011000
 800f880:	07000308 	.word	0x07000308
 800f884:	40004400 	.word	0x40004400
 800f888:	07000008 	.word	0x07000008
 800f88c:	40004800 	.word	0x40004800
 800f890:	40004c00 	.word	0x40004c00
 800f894:	40005000 	.word	0x40005000
 800f898:	40011400 	.word	0x40011400
 800f89c:	40007800 	.word	0x40007800
 800f8a0:	40007c00 	.word	0x40007c00

0800f8a4 <srand>:
 800f8a4:	b538      	push	{r3, r4, r5, lr}
 800f8a6:	4b10      	ldr	r3, [pc, #64]	@ (800f8e8 <srand+0x44>)
 800f8a8:	681d      	ldr	r5, [r3, #0]
 800f8aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800f8ac:	4604      	mov	r4, r0
 800f8ae:	b9b3      	cbnz	r3, 800f8de <srand+0x3a>
 800f8b0:	2018      	movs	r0, #24
 800f8b2:	f000 fca1 	bl	80101f8 <malloc>
 800f8b6:	4602      	mov	r2, r0
 800f8b8:	6328      	str	r0, [r5, #48]	@ 0x30
 800f8ba:	b920      	cbnz	r0, 800f8c6 <srand+0x22>
 800f8bc:	4b0b      	ldr	r3, [pc, #44]	@ (800f8ec <srand+0x48>)
 800f8be:	480c      	ldr	r0, [pc, #48]	@ (800f8f0 <srand+0x4c>)
 800f8c0:	2146      	movs	r1, #70	@ 0x46
 800f8c2:	f000 fc31 	bl	8010128 <__assert_func>
 800f8c6:	490b      	ldr	r1, [pc, #44]	@ (800f8f4 <srand+0x50>)
 800f8c8:	4b0b      	ldr	r3, [pc, #44]	@ (800f8f8 <srand+0x54>)
 800f8ca:	e9c0 1300 	strd	r1, r3, [r0]
 800f8ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f8fc <srand+0x58>)
 800f8d0:	6083      	str	r3, [r0, #8]
 800f8d2:	230b      	movs	r3, #11
 800f8d4:	8183      	strh	r3, [r0, #12]
 800f8d6:	2100      	movs	r1, #0
 800f8d8:	2001      	movs	r0, #1
 800f8da:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f8de:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	611c      	str	r4, [r3, #16]
 800f8e4:	615a      	str	r2, [r3, #20]
 800f8e6:	bd38      	pop	{r3, r4, r5, pc}
 800f8e8:	240000e8 	.word	0x240000e8
 800f8ec:	080123c8 	.word	0x080123c8
 800f8f0:	080123df 	.word	0x080123df
 800f8f4:	abcd330e 	.word	0xabcd330e
 800f8f8:	e66d1234 	.word	0xe66d1234
 800f8fc:	0005deec 	.word	0x0005deec

0800f900 <rand>:
 800f900:	4b16      	ldr	r3, [pc, #88]	@ (800f95c <rand+0x5c>)
 800f902:	b510      	push	{r4, lr}
 800f904:	681c      	ldr	r4, [r3, #0]
 800f906:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800f908:	b9b3      	cbnz	r3, 800f938 <rand+0x38>
 800f90a:	2018      	movs	r0, #24
 800f90c:	f000 fc74 	bl	80101f8 <malloc>
 800f910:	4602      	mov	r2, r0
 800f912:	6320      	str	r0, [r4, #48]	@ 0x30
 800f914:	b920      	cbnz	r0, 800f920 <rand+0x20>
 800f916:	4b12      	ldr	r3, [pc, #72]	@ (800f960 <rand+0x60>)
 800f918:	4812      	ldr	r0, [pc, #72]	@ (800f964 <rand+0x64>)
 800f91a:	2152      	movs	r1, #82	@ 0x52
 800f91c:	f000 fc04 	bl	8010128 <__assert_func>
 800f920:	4911      	ldr	r1, [pc, #68]	@ (800f968 <rand+0x68>)
 800f922:	4b12      	ldr	r3, [pc, #72]	@ (800f96c <rand+0x6c>)
 800f924:	e9c0 1300 	strd	r1, r3, [r0]
 800f928:	4b11      	ldr	r3, [pc, #68]	@ (800f970 <rand+0x70>)
 800f92a:	6083      	str	r3, [r0, #8]
 800f92c:	230b      	movs	r3, #11
 800f92e:	8183      	strh	r3, [r0, #12]
 800f930:	2100      	movs	r1, #0
 800f932:	2001      	movs	r0, #1
 800f934:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f938:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f93a:	480e      	ldr	r0, [pc, #56]	@ (800f974 <rand+0x74>)
 800f93c:	690b      	ldr	r3, [r1, #16]
 800f93e:	694c      	ldr	r4, [r1, #20]
 800f940:	4a0d      	ldr	r2, [pc, #52]	@ (800f978 <rand+0x78>)
 800f942:	4358      	muls	r0, r3
 800f944:	fb02 0004 	mla	r0, r2, r4, r0
 800f948:	fba3 3202 	umull	r3, r2, r3, r2
 800f94c:	3301      	adds	r3, #1
 800f94e:	eb40 0002 	adc.w	r0, r0, r2
 800f952:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800f956:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800f95a:	bd10      	pop	{r4, pc}
 800f95c:	240000e8 	.word	0x240000e8
 800f960:	080123c8 	.word	0x080123c8
 800f964:	080123df 	.word	0x080123df
 800f968:	abcd330e 	.word	0xabcd330e
 800f96c:	e66d1234 	.word	0xe66d1234
 800f970:	0005deec 	.word	0x0005deec
 800f974:	5851f42d 	.word	0x5851f42d
 800f978:	4c957f2d 	.word	0x4c957f2d

0800f97c <_strtol_l.isra.0>:
 800f97c:	2b24      	cmp	r3, #36	@ 0x24
 800f97e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f982:	4686      	mov	lr, r0
 800f984:	4690      	mov	r8, r2
 800f986:	d801      	bhi.n	800f98c <_strtol_l.isra.0+0x10>
 800f988:	2b01      	cmp	r3, #1
 800f98a:	d106      	bne.n	800f99a <_strtol_l.isra.0+0x1e>
 800f98c:	f000 fb90 	bl	80100b0 <__errno>
 800f990:	2316      	movs	r3, #22
 800f992:	6003      	str	r3, [r0, #0]
 800f994:	2000      	movs	r0, #0
 800f996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f99a:	4834      	ldr	r0, [pc, #208]	@ (800fa6c <_strtol_l.isra.0+0xf0>)
 800f99c:	460d      	mov	r5, r1
 800f99e:	462a      	mov	r2, r5
 800f9a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f9a4:	5d06      	ldrb	r6, [r0, r4]
 800f9a6:	f016 0608 	ands.w	r6, r6, #8
 800f9aa:	d1f8      	bne.n	800f99e <_strtol_l.isra.0+0x22>
 800f9ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800f9ae:	d110      	bne.n	800f9d2 <_strtol_l.isra.0+0x56>
 800f9b0:	782c      	ldrb	r4, [r5, #0]
 800f9b2:	2601      	movs	r6, #1
 800f9b4:	1c95      	adds	r5, r2, #2
 800f9b6:	f033 0210 	bics.w	r2, r3, #16
 800f9ba:	d115      	bne.n	800f9e8 <_strtol_l.isra.0+0x6c>
 800f9bc:	2c30      	cmp	r4, #48	@ 0x30
 800f9be:	d10d      	bne.n	800f9dc <_strtol_l.isra.0+0x60>
 800f9c0:	782a      	ldrb	r2, [r5, #0]
 800f9c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f9c6:	2a58      	cmp	r2, #88	@ 0x58
 800f9c8:	d108      	bne.n	800f9dc <_strtol_l.isra.0+0x60>
 800f9ca:	786c      	ldrb	r4, [r5, #1]
 800f9cc:	3502      	adds	r5, #2
 800f9ce:	2310      	movs	r3, #16
 800f9d0:	e00a      	b.n	800f9e8 <_strtol_l.isra.0+0x6c>
 800f9d2:	2c2b      	cmp	r4, #43	@ 0x2b
 800f9d4:	bf04      	itt	eq
 800f9d6:	782c      	ldrbeq	r4, [r5, #0]
 800f9d8:	1c95      	addeq	r5, r2, #2
 800f9da:	e7ec      	b.n	800f9b6 <_strtol_l.isra.0+0x3a>
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d1f6      	bne.n	800f9ce <_strtol_l.isra.0+0x52>
 800f9e0:	2c30      	cmp	r4, #48	@ 0x30
 800f9e2:	bf14      	ite	ne
 800f9e4:	230a      	movne	r3, #10
 800f9e6:	2308      	moveq	r3, #8
 800f9e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f9ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	fbbc f9f3 	udiv	r9, ip, r3
 800f9f6:	4610      	mov	r0, r2
 800f9f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800f9fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fa00:	2f09      	cmp	r7, #9
 800fa02:	d80f      	bhi.n	800fa24 <_strtol_l.isra.0+0xa8>
 800fa04:	463c      	mov	r4, r7
 800fa06:	42a3      	cmp	r3, r4
 800fa08:	dd1b      	ble.n	800fa42 <_strtol_l.isra.0+0xc6>
 800fa0a:	1c57      	adds	r7, r2, #1
 800fa0c:	d007      	beq.n	800fa1e <_strtol_l.isra.0+0xa2>
 800fa0e:	4581      	cmp	r9, r0
 800fa10:	d314      	bcc.n	800fa3c <_strtol_l.isra.0+0xc0>
 800fa12:	d101      	bne.n	800fa18 <_strtol_l.isra.0+0x9c>
 800fa14:	45a2      	cmp	sl, r4
 800fa16:	db11      	blt.n	800fa3c <_strtol_l.isra.0+0xc0>
 800fa18:	fb00 4003 	mla	r0, r0, r3, r4
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa22:	e7eb      	b.n	800f9fc <_strtol_l.isra.0+0x80>
 800fa24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fa28:	2f19      	cmp	r7, #25
 800fa2a:	d801      	bhi.n	800fa30 <_strtol_l.isra.0+0xb4>
 800fa2c:	3c37      	subs	r4, #55	@ 0x37
 800fa2e:	e7ea      	b.n	800fa06 <_strtol_l.isra.0+0x8a>
 800fa30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fa34:	2f19      	cmp	r7, #25
 800fa36:	d804      	bhi.n	800fa42 <_strtol_l.isra.0+0xc6>
 800fa38:	3c57      	subs	r4, #87	@ 0x57
 800fa3a:	e7e4      	b.n	800fa06 <_strtol_l.isra.0+0x8a>
 800fa3c:	f04f 32ff 	mov.w	r2, #4294967295
 800fa40:	e7ed      	b.n	800fa1e <_strtol_l.isra.0+0xa2>
 800fa42:	1c53      	adds	r3, r2, #1
 800fa44:	d108      	bne.n	800fa58 <_strtol_l.isra.0+0xdc>
 800fa46:	2322      	movs	r3, #34	@ 0x22
 800fa48:	f8ce 3000 	str.w	r3, [lr]
 800fa4c:	4660      	mov	r0, ip
 800fa4e:	f1b8 0f00 	cmp.w	r8, #0
 800fa52:	d0a0      	beq.n	800f996 <_strtol_l.isra.0+0x1a>
 800fa54:	1e69      	subs	r1, r5, #1
 800fa56:	e006      	b.n	800fa66 <_strtol_l.isra.0+0xea>
 800fa58:	b106      	cbz	r6, 800fa5c <_strtol_l.isra.0+0xe0>
 800fa5a:	4240      	negs	r0, r0
 800fa5c:	f1b8 0f00 	cmp.w	r8, #0
 800fa60:	d099      	beq.n	800f996 <_strtol_l.isra.0+0x1a>
 800fa62:	2a00      	cmp	r2, #0
 800fa64:	d1f6      	bne.n	800fa54 <_strtol_l.isra.0+0xd8>
 800fa66:	f8c8 1000 	str.w	r1, [r8]
 800fa6a:	e794      	b.n	800f996 <_strtol_l.isra.0+0x1a>
 800fa6c:	080124a7 	.word	0x080124a7

0800fa70 <strtol>:
 800fa70:	4613      	mov	r3, r2
 800fa72:	460a      	mov	r2, r1
 800fa74:	4601      	mov	r1, r0
 800fa76:	4802      	ldr	r0, [pc, #8]	@ (800fa80 <strtol+0x10>)
 800fa78:	6800      	ldr	r0, [r0, #0]
 800fa7a:	f7ff bf7f 	b.w	800f97c <_strtol_l.isra.0>
 800fa7e:	bf00      	nop
 800fa80:	240000e8 	.word	0x240000e8

0800fa84 <std>:
 800fa84:	2300      	movs	r3, #0
 800fa86:	b510      	push	{r4, lr}
 800fa88:	4604      	mov	r4, r0
 800fa8a:	e9c0 3300 	strd	r3, r3, [r0]
 800fa8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fa92:	6083      	str	r3, [r0, #8]
 800fa94:	8181      	strh	r1, [r0, #12]
 800fa96:	6643      	str	r3, [r0, #100]	@ 0x64
 800fa98:	81c2      	strh	r2, [r0, #14]
 800fa9a:	6183      	str	r3, [r0, #24]
 800fa9c:	4619      	mov	r1, r3
 800fa9e:	2208      	movs	r2, #8
 800faa0:	305c      	adds	r0, #92	@ 0x5c
 800faa2:	f000 fa75 	bl	800ff90 <memset>
 800faa6:	4b0d      	ldr	r3, [pc, #52]	@ (800fadc <std+0x58>)
 800faa8:	6263      	str	r3, [r4, #36]	@ 0x24
 800faaa:	4b0d      	ldr	r3, [pc, #52]	@ (800fae0 <std+0x5c>)
 800faac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800faae:	4b0d      	ldr	r3, [pc, #52]	@ (800fae4 <std+0x60>)
 800fab0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fab2:	4b0d      	ldr	r3, [pc, #52]	@ (800fae8 <std+0x64>)
 800fab4:	6323      	str	r3, [r4, #48]	@ 0x30
 800fab6:	4b0d      	ldr	r3, [pc, #52]	@ (800faec <std+0x68>)
 800fab8:	6224      	str	r4, [r4, #32]
 800faba:	429c      	cmp	r4, r3
 800fabc:	d006      	beq.n	800facc <std+0x48>
 800fabe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fac2:	4294      	cmp	r4, r2
 800fac4:	d002      	beq.n	800facc <std+0x48>
 800fac6:	33d0      	adds	r3, #208	@ 0xd0
 800fac8:	429c      	cmp	r4, r3
 800faca:	d105      	bne.n	800fad8 <std+0x54>
 800facc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fad4:	f000 bb16 	b.w	8010104 <__retarget_lock_init_recursive>
 800fad8:	bd10      	pop	{r4, pc}
 800fada:	bf00      	nop
 800fadc:	0800fd99 	.word	0x0800fd99
 800fae0:	0800fdbb 	.word	0x0800fdbb
 800fae4:	0800fdf3 	.word	0x0800fdf3
 800fae8:	0800fe17 	.word	0x0800fe17
 800faec:	24042cdc 	.word	0x24042cdc

0800faf0 <stdio_exit_handler>:
 800faf0:	4a02      	ldr	r2, [pc, #8]	@ (800fafc <stdio_exit_handler+0xc>)
 800faf2:	4903      	ldr	r1, [pc, #12]	@ (800fb00 <stdio_exit_handler+0x10>)
 800faf4:	4803      	ldr	r0, [pc, #12]	@ (800fb04 <stdio_exit_handler+0x14>)
 800faf6:	f000 b869 	b.w	800fbcc <_fwalk_sglue>
 800fafa:	bf00      	nop
 800fafc:	240000dc 	.word	0x240000dc
 800fb00:	08010cb9 	.word	0x08010cb9
 800fb04:	240000ec 	.word	0x240000ec

0800fb08 <cleanup_stdio>:
 800fb08:	6841      	ldr	r1, [r0, #4]
 800fb0a:	4b0c      	ldr	r3, [pc, #48]	@ (800fb3c <cleanup_stdio+0x34>)
 800fb0c:	4299      	cmp	r1, r3
 800fb0e:	b510      	push	{r4, lr}
 800fb10:	4604      	mov	r4, r0
 800fb12:	d001      	beq.n	800fb18 <cleanup_stdio+0x10>
 800fb14:	f001 f8d0 	bl	8010cb8 <_fflush_r>
 800fb18:	68a1      	ldr	r1, [r4, #8]
 800fb1a:	4b09      	ldr	r3, [pc, #36]	@ (800fb40 <cleanup_stdio+0x38>)
 800fb1c:	4299      	cmp	r1, r3
 800fb1e:	d002      	beq.n	800fb26 <cleanup_stdio+0x1e>
 800fb20:	4620      	mov	r0, r4
 800fb22:	f001 f8c9 	bl	8010cb8 <_fflush_r>
 800fb26:	68e1      	ldr	r1, [r4, #12]
 800fb28:	4b06      	ldr	r3, [pc, #24]	@ (800fb44 <cleanup_stdio+0x3c>)
 800fb2a:	4299      	cmp	r1, r3
 800fb2c:	d004      	beq.n	800fb38 <cleanup_stdio+0x30>
 800fb2e:	4620      	mov	r0, r4
 800fb30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb34:	f001 b8c0 	b.w	8010cb8 <_fflush_r>
 800fb38:	bd10      	pop	{r4, pc}
 800fb3a:	bf00      	nop
 800fb3c:	24042cdc 	.word	0x24042cdc
 800fb40:	24042d44 	.word	0x24042d44
 800fb44:	24042dac 	.word	0x24042dac

0800fb48 <global_stdio_init.part.0>:
 800fb48:	b510      	push	{r4, lr}
 800fb4a:	4b0b      	ldr	r3, [pc, #44]	@ (800fb78 <global_stdio_init.part.0+0x30>)
 800fb4c:	4c0b      	ldr	r4, [pc, #44]	@ (800fb7c <global_stdio_init.part.0+0x34>)
 800fb4e:	4a0c      	ldr	r2, [pc, #48]	@ (800fb80 <global_stdio_init.part.0+0x38>)
 800fb50:	601a      	str	r2, [r3, #0]
 800fb52:	4620      	mov	r0, r4
 800fb54:	2200      	movs	r2, #0
 800fb56:	2104      	movs	r1, #4
 800fb58:	f7ff ff94 	bl	800fa84 <std>
 800fb5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb60:	2201      	movs	r2, #1
 800fb62:	2109      	movs	r1, #9
 800fb64:	f7ff ff8e 	bl	800fa84 <std>
 800fb68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fb6c:	2202      	movs	r2, #2
 800fb6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb72:	2112      	movs	r1, #18
 800fb74:	f7ff bf86 	b.w	800fa84 <std>
 800fb78:	24042e14 	.word	0x24042e14
 800fb7c:	24042cdc 	.word	0x24042cdc
 800fb80:	0800faf1 	.word	0x0800faf1

0800fb84 <__sfp_lock_acquire>:
 800fb84:	4801      	ldr	r0, [pc, #4]	@ (800fb8c <__sfp_lock_acquire+0x8>)
 800fb86:	f000 babe 	b.w	8010106 <__retarget_lock_acquire_recursive>
 800fb8a:	bf00      	nop
 800fb8c:	24042e1d 	.word	0x24042e1d

0800fb90 <__sfp_lock_release>:
 800fb90:	4801      	ldr	r0, [pc, #4]	@ (800fb98 <__sfp_lock_release+0x8>)
 800fb92:	f000 bab9 	b.w	8010108 <__retarget_lock_release_recursive>
 800fb96:	bf00      	nop
 800fb98:	24042e1d 	.word	0x24042e1d

0800fb9c <__sinit>:
 800fb9c:	b510      	push	{r4, lr}
 800fb9e:	4604      	mov	r4, r0
 800fba0:	f7ff fff0 	bl	800fb84 <__sfp_lock_acquire>
 800fba4:	6a23      	ldr	r3, [r4, #32]
 800fba6:	b11b      	cbz	r3, 800fbb0 <__sinit+0x14>
 800fba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbac:	f7ff bff0 	b.w	800fb90 <__sfp_lock_release>
 800fbb0:	4b04      	ldr	r3, [pc, #16]	@ (800fbc4 <__sinit+0x28>)
 800fbb2:	6223      	str	r3, [r4, #32]
 800fbb4:	4b04      	ldr	r3, [pc, #16]	@ (800fbc8 <__sinit+0x2c>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1f5      	bne.n	800fba8 <__sinit+0xc>
 800fbbc:	f7ff ffc4 	bl	800fb48 <global_stdio_init.part.0>
 800fbc0:	e7f2      	b.n	800fba8 <__sinit+0xc>
 800fbc2:	bf00      	nop
 800fbc4:	0800fb09 	.word	0x0800fb09
 800fbc8:	24042e14 	.word	0x24042e14

0800fbcc <_fwalk_sglue>:
 800fbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbd0:	4607      	mov	r7, r0
 800fbd2:	4688      	mov	r8, r1
 800fbd4:	4614      	mov	r4, r2
 800fbd6:	2600      	movs	r6, #0
 800fbd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbdc:	f1b9 0901 	subs.w	r9, r9, #1
 800fbe0:	d505      	bpl.n	800fbee <_fwalk_sglue+0x22>
 800fbe2:	6824      	ldr	r4, [r4, #0]
 800fbe4:	2c00      	cmp	r4, #0
 800fbe6:	d1f7      	bne.n	800fbd8 <_fwalk_sglue+0xc>
 800fbe8:	4630      	mov	r0, r6
 800fbea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbee:	89ab      	ldrh	r3, [r5, #12]
 800fbf0:	2b01      	cmp	r3, #1
 800fbf2:	d907      	bls.n	800fc04 <_fwalk_sglue+0x38>
 800fbf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbf8:	3301      	adds	r3, #1
 800fbfa:	d003      	beq.n	800fc04 <_fwalk_sglue+0x38>
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	4638      	mov	r0, r7
 800fc00:	47c0      	blx	r8
 800fc02:	4306      	orrs	r6, r0
 800fc04:	3568      	adds	r5, #104	@ 0x68
 800fc06:	e7e9      	b.n	800fbdc <_fwalk_sglue+0x10>

0800fc08 <iprintf>:
 800fc08:	b40f      	push	{r0, r1, r2, r3}
 800fc0a:	b507      	push	{r0, r1, r2, lr}
 800fc0c:	4906      	ldr	r1, [pc, #24]	@ (800fc28 <iprintf+0x20>)
 800fc0e:	ab04      	add	r3, sp, #16
 800fc10:	6808      	ldr	r0, [r1, #0]
 800fc12:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc16:	6881      	ldr	r1, [r0, #8]
 800fc18:	9301      	str	r3, [sp, #4]
 800fc1a:	f000 fd25 	bl	8010668 <_vfiprintf_r>
 800fc1e:	b003      	add	sp, #12
 800fc20:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc24:	b004      	add	sp, #16
 800fc26:	4770      	bx	lr
 800fc28:	240000e8 	.word	0x240000e8

0800fc2c <_puts_r>:
 800fc2c:	6a03      	ldr	r3, [r0, #32]
 800fc2e:	b570      	push	{r4, r5, r6, lr}
 800fc30:	6884      	ldr	r4, [r0, #8]
 800fc32:	4605      	mov	r5, r0
 800fc34:	460e      	mov	r6, r1
 800fc36:	b90b      	cbnz	r3, 800fc3c <_puts_r+0x10>
 800fc38:	f7ff ffb0 	bl	800fb9c <__sinit>
 800fc3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc3e:	07db      	lsls	r3, r3, #31
 800fc40:	d405      	bmi.n	800fc4e <_puts_r+0x22>
 800fc42:	89a3      	ldrh	r3, [r4, #12]
 800fc44:	0598      	lsls	r0, r3, #22
 800fc46:	d402      	bmi.n	800fc4e <_puts_r+0x22>
 800fc48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc4a:	f000 fa5c 	bl	8010106 <__retarget_lock_acquire_recursive>
 800fc4e:	89a3      	ldrh	r3, [r4, #12]
 800fc50:	0719      	lsls	r1, r3, #28
 800fc52:	d502      	bpl.n	800fc5a <_puts_r+0x2e>
 800fc54:	6923      	ldr	r3, [r4, #16]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d135      	bne.n	800fcc6 <_puts_r+0x9a>
 800fc5a:	4621      	mov	r1, r4
 800fc5c:	4628      	mov	r0, r5
 800fc5e:	f000 f927 	bl	800feb0 <__swsetup_r>
 800fc62:	b380      	cbz	r0, 800fcc6 <_puts_r+0x9a>
 800fc64:	f04f 35ff 	mov.w	r5, #4294967295
 800fc68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc6a:	07da      	lsls	r2, r3, #31
 800fc6c:	d405      	bmi.n	800fc7a <_puts_r+0x4e>
 800fc6e:	89a3      	ldrh	r3, [r4, #12]
 800fc70:	059b      	lsls	r3, r3, #22
 800fc72:	d402      	bmi.n	800fc7a <_puts_r+0x4e>
 800fc74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc76:	f000 fa47 	bl	8010108 <__retarget_lock_release_recursive>
 800fc7a:	4628      	mov	r0, r5
 800fc7c:	bd70      	pop	{r4, r5, r6, pc}
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	da04      	bge.n	800fc8c <_puts_r+0x60>
 800fc82:	69a2      	ldr	r2, [r4, #24]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	dc17      	bgt.n	800fcb8 <_puts_r+0x8c>
 800fc88:	290a      	cmp	r1, #10
 800fc8a:	d015      	beq.n	800fcb8 <_puts_r+0x8c>
 800fc8c:	6823      	ldr	r3, [r4, #0]
 800fc8e:	1c5a      	adds	r2, r3, #1
 800fc90:	6022      	str	r2, [r4, #0]
 800fc92:	7019      	strb	r1, [r3, #0]
 800fc94:	68a3      	ldr	r3, [r4, #8]
 800fc96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fc9a:	3b01      	subs	r3, #1
 800fc9c:	60a3      	str	r3, [r4, #8]
 800fc9e:	2900      	cmp	r1, #0
 800fca0:	d1ed      	bne.n	800fc7e <_puts_r+0x52>
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	da11      	bge.n	800fcca <_puts_r+0x9e>
 800fca6:	4622      	mov	r2, r4
 800fca8:	210a      	movs	r1, #10
 800fcaa:	4628      	mov	r0, r5
 800fcac:	f000 f8c2 	bl	800fe34 <__swbuf_r>
 800fcb0:	3001      	adds	r0, #1
 800fcb2:	d0d7      	beq.n	800fc64 <_puts_r+0x38>
 800fcb4:	250a      	movs	r5, #10
 800fcb6:	e7d7      	b.n	800fc68 <_puts_r+0x3c>
 800fcb8:	4622      	mov	r2, r4
 800fcba:	4628      	mov	r0, r5
 800fcbc:	f000 f8ba 	bl	800fe34 <__swbuf_r>
 800fcc0:	3001      	adds	r0, #1
 800fcc2:	d1e7      	bne.n	800fc94 <_puts_r+0x68>
 800fcc4:	e7ce      	b.n	800fc64 <_puts_r+0x38>
 800fcc6:	3e01      	subs	r6, #1
 800fcc8:	e7e4      	b.n	800fc94 <_puts_r+0x68>
 800fcca:	6823      	ldr	r3, [r4, #0]
 800fccc:	1c5a      	adds	r2, r3, #1
 800fcce:	6022      	str	r2, [r4, #0]
 800fcd0:	220a      	movs	r2, #10
 800fcd2:	701a      	strb	r2, [r3, #0]
 800fcd4:	e7ee      	b.n	800fcb4 <_puts_r+0x88>
	...

0800fcd8 <puts>:
 800fcd8:	4b02      	ldr	r3, [pc, #8]	@ (800fce4 <puts+0xc>)
 800fcda:	4601      	mov	r1, r0
 800fcdc:	6818      	ldr	r0, [r3, #0]
 800fcde:	f7ff bfa5 	b.w	800fc2c <_puts_r>
 800fce2:	bf00      	nop
 800fce4:	240000e8 	.word	0x240000e8

0800fce8 <sniprintf>:
 800fce8:	b40c      	push	{r2, r3}
 800fcea:	b530      	push	{r4, r5, lr}
 800fcec:	4b18      	ldr	r3, [pc, #96]	@ (800fd50 <sniprintf+0x68>)
 800fcee:	1e0c      	subs	r4, r1, #0
 800fcf0:	681d      	ldr	r5, [r3, #0]
 800fcf2:	b09d      	sub	sp, #116	@ 0x74
 800fcf4:	da08      	bge.n	800fd08 <sniprintf+0x20>
 800fcf6:	238b      	movs	r3, #139	@ 0x8b
 800fcf8:	602b      	str	r3, [r5, #0]
 800fcfa:	f04f 30ff 	mov.w	r0, #4294967295
 800fcfe:	b01d      	add	sp, #116	@ 0x74
 800fd00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd04:	b002      	add	sp, #8
 800fd06:	4770      	bx	lr
 800fd08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fd0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fd10:	f04f 0300 	mov.w	r3, #0
 800fd14:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fd16:	bf14      	ite	ne
 800fd18:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fd1c:	4623      	moveq	r3, r4
 800fd1e:	9304      	str	r3, [sp, #16]
 800fd20:	9307      	str	r3, [sp, #28]
 800fd22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fd26:	9002      	str	r0, [sp, #8]
 800fd28:	9006      	str	r0, [sp, #24]
 800fd2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fd2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fd30:	ab21      	add	r3, sp, #132	@ 0x84
 800fd32:	a902      	add	r1, sp, #8
 800fd34:	4628      	mov	r0, r5
 800fd36:	9301      	str	r3, [sp, #4]
 800fd38:	f000 fb70 	bl	801041c <_svfiprintf_r>
 800fd3c:	1c43      	adds	r3, r0, #1
 800fd3e:	bfbc      	itt	lt
 800fd40:	238b      	movlt	r3, #139	@ 0x8b
 800fd42:	602b      	strlt	r3, [r5, #0]
 800fd44:	2c00      	cmp	r4, #0
 800fd46:	d0da      	beq.n	800fcfe <sniprintf+0x16>
 800fd48:	9b02      	ldr	r3, [sp, #8]
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	701a      	strb	r2, [r3, #0]
 800fd4e:	e7d6      	b.n	800fcfe <sniprintf+0x16>
 800fd50:	240000e8 	.word	0x240000e8

0800fd54 <siprintf>:
 800fd54:	b40e      	push	{r1, r2, r3}
 800fd56:	b510      	push	{r4, lr}
 800fd58:	b09d      	sub	sp, #116	@ 0x74
 800fd5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800fd5c:	9002      	str	r0, [sp, #8]
 800fd5e:	9006      	str	r0, [sp, #24]
 800fd60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fd64:	480a      	ldr	r0, [pc, #40]	@ (800fd90 <siprintf+0x3c>)
 800fd66:	9107      	str	r1, [sp, #28]
 800fd68:	9104      	str	r1, [sp, #16]
 800fd6a:	490a      	ldr	r1, [pc, #40]	@ (800fd94 <siprintf+0x40>)
 800fd6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd70:	9105      	str	r1, [sp, #20]
 800fd72:	2400      	movs	r4, #0
 800fd74:	a902      	add	r1, sp, #8
 800fd76:	6800      	ldr	r0, [r0, #0]
 800fd78:	9301      	str	r3, [sp, #4]
 800fd7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fd7c:	f000 fb4e 	bl	801041c <_svfiprintf_r>
 800fd80:	9b02      	ldr	r3, [sp, #8]
 800fd82:	701c      	strb	r4, [r3, #0]
 800fd84:	b01d      	add	sp, #116	@ 0x74
 800fd86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd8a:	b003      	add	sp, #12
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop
 800fd90:	240000e8 	.word	0x240000e8
 800fd94:	ffff0208 	.word	0xffff0208

0800fd98 <__sread>:
 800fd98:	b510      	push	{r4, lr}
 800fd9a:	460c      	mov	r4, r1
 800fd9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fda0:	f000 f962 	bl	8010068 <_read_r>
 800fda4:	2800      	cmp	r0, #0
 800fda6:	bfab      	itete	ge
 800fda8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fdaa:	89a3      	ldrhlt	r3, [r4, #12]
 800fdac:	181b      	addge	r3, r3, r0
 800fdae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fdb2:	bfac      	ite	ge
 800fdb4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fdb6:	81a3      	strhlt	r3, [r4, #12]
 800fdb8:	bd10      	pop	{r4, pc}

0800fdba <__swrite>:
 800fdba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdbe:	461f      	mov	r7, r3
 800fdc0:	898b      	ldrh	r3, [r1, #12]
 800fdc2:	05db      	lsls	r3, r3, #23
 800fdc4:	4605      	mov	r5, r0
 800fdc6:	460c      	mov	r4, r1
 800fdc8:	4616      	mov	r6, r2
 800fdca:	d505      	bpl.n	800fdd8 <__swrite+0x1e>
 800fdcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdd0:	2302      	movs	r3, #2
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	f000 f936 	bl	8010044 <_lseek_r>
 800fdd8:	89a3      	ldrh	r3, [r4, #12]
 800fdda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fde2:	81a3      	strh	r3, [r4, #12]
 800fde4:	4632      	mov	r2, r6
 800fde6:	463b      	mov	r3, r7
 800fde8:	4628      	mov	r0, r5
 800fdea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdee:	f000 b94d 	b.w	801008c <_write_r>

0800fdf2 <__sseek>:
 800fdf2:	b510      	push	{r4, lr}
 800fdf4:	460c      	mov	r4, r1
 800fdf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdfa:	f000 f923 	bl	8010044 <_lseek_r>
 800fdfe:	1c43      	adds	r3, r0, #1
 800fe00:	89a3      	ldrh	r3, [r4, #12]
 800fe02:	bf15      	itete	ne
 800fe04:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fe06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fe0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fe0e:	81a3      	strheq	r3, [r4, #12]
 800fe10:	bf18      	it	ne
 800fe12:	81a3      	strhne	r3, [r4, #12]
 800fe14:	bd10      	pop	{r4, pc}

0800fe16 <__sclose>:
 800fe16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe1a:	f000 b903 	b.w	8010024 <_close_r>
	...

0800fe20 <viprintf>:
 800fe20:	460b      	mov	r3, r1
 800fe22:	4903      	ldr	r1, [pc, #12]	@ (800fe30 <viprintf+0x10>)
 800fe24:	4602      	mov	r2, r0
 800fe26:	6808      	ldr	r0, [r1, #0]
 800fe28:	6881      	ldr	r1, [r0, #8]
 800fe2a:	f000 bc1d 	b.w	8010668 <_vfiprintf_r>
 800fe2e:	bf00      	nop
 800fe30:	240000e8 	.word	0x240000e8

0800fe34 <__swbuf_r>:
 800fe34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe36:	460e      	mov	r6, r1
 800fe38:	4614      	mov	r4, r2
 800fe3a:	4605      	mov	r5, r0
 800fe3c:	b118      	cbz	r0, 800fe46 <__swbuf_r+0x12>
 800fe3e:	6a03      	ldr	r3, [r0, #32]
 800fe40:	b90b      	cbnz	r3, 800fe46 <__swbuf_r+0x12>
 800fe42:	f7ff feab 	bl	800fb9c <__sinit>
 800fe46:	69a3      	ldr	r3, [r4, #24]
 800fe48:	60a3      	str	r3, [r4, #8]
 800fe4a:	89a3      	ldrh	r3, [r4, #12]
 800fe4c:	071a      	lsls	r2, r3, #28
 800fe4e:	d501      	bpl.n	800fe54 <__swbuf_r+0x20>
 800fe50:	6923      	ldr	r3, [r4, #16]
 800fe52:	b943      	cbnz	r3, 800fe66 <__swbuf_r+0x32>
 800fe54:	4621      	mov	r1, r4
 800fe56:	4628      	mov	r0, r5
 800fe58:	f000 f82a 	bl	800feb0 <__swsetup_r>
 800fe5c:	b118      	cbz	r0, 800fe66 <__swbuf_r+0x32>
 800fe5e:	f04f 37ff 	mov.w	r7, #4294967295
 800fe62:	4638      	mov	r0, r7
 800fe64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe66:	6823      	ldr	r3, [r4, #0]
 800fe68:	6922      	ldr	r2, [r4, #16]
 800fe6a:	1a98      	subs	r0, r3, r2
 800fe6c:	6963      	ldr	r3, [r4, #20]
 800fe6e:	b2f6      	uxtb	r6, r6
 800fe70:	4283      	cmp	r3, r0
 800fe72:	4637      	mov	r7, r6
 800fe74:	dc05      	bgt.n	800fe82 <__swbuf_r+0x4e>
 800fe76:	4621      	mov	r1, r4
 800fe78:	4628      	mov	r0, r5
 800fe7a:	f000 ff1d 	bl	8010cb8 <_fflush_r>
 800fe7e:	2800      	cmp	r0, #0
 800fe80:	d1ed      	bne.n	800fe5e <__swbuf_r+0x2a>
 800fe82:	68a3      	ldr	r3, [r4, #8]
 800fe84:	3b01      	subs	r3, #1
 800fe86:	60a3      	str	r3, [r4, #8]
 800fe88:	6823      	ldr	r3, [r4, #0]
 800fe8a:	1c5a      	adds	r2, r3, #1
 800fe8c:	6022      	str	r2, [r4, #0]
 800fe8e:	701e      	strb	r6, [r3, #0]
 800fe90:	6962      	ldr	r2, [r4, #20]
 800fe92:	1c43      	adds	r3, r0, #1
 800fe94:	429a      	cmp	r2, r3
 800fe96:	d004      	beq.n	800fea2 <__swbuf_r+0x6e>
 800fe98:	89a3      	ldrh	r3, [r4, #12]
 800fe9a:	07db      	lsls	r3, r3, #31
 800fe9c:	d5e1      	bpl.n	800fe62 <__swbuf_r+0x2e>
 800fe9e:	2e0a      	cmp	r6, #10
 800fea0:	d1df      	bne.n	800fe62 <__swbuf_r+0x2e>
 800fea2:	4621      	mov	r1, r4
 800fea4:	4628      	mov	r0, r5
 800fea6:	f000 ff07 	bl	8010cb8 <_fflush_r>
 800feaa:	2800      	cmp	r0, #0
 800feac:	d0d9      	beq.n	800fe62 <__swbuf_r+0x2e>
 800feae:	e7d6      	b.n	800fe5e <__swbuf_r+0x2a>

0800feb0 <__swsetup_r>:
 800feb0:	b538      	push	{r3, r4, r5, lr}
 800feb2:	4b29      	ldr	r3, [pc, #164]	@ (800ff58 <__swsetup_r+0xa8>)
 800feb4:	4605      	mov	r5, r0
 800feb6:	6818      	ldr	r0, [r3, #0]
 800feb8:	460c      	mov	r4, r1
 800feba:	b118      	cbz	r0, 800fec4 <__swsetup_r+0x14>
 800febc:	6a03      	ldr	r3, [r0, #32]
 800febe:	b90b      	cbnz	r3, 800fec4 <__swsetup_r+0x14>
 800fec0:	f7ff fe6c 	bl	800fb9c <__sinit>
 800fec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fec8:	0719      	lsls	r1, r3, #28
 800feca:	d422      	bmi.n	800ff12 <__swsetup_r+0x62>
 800fecc:	06da      	lsls	r2, r3, #27
 800fece:	d407      	bmi.n	800fee0 <__swsetup_r+0x30>
 800fed0:	2209      	movs	r2, #9
 800fed2:	602a      	str	r2, [r5, #0]
 800fed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fed8:	81a3      	strh	r3, [r4, #12]
 800feda:	f04f 30ff 	mov.w	r0, #4294967295
 800fede:	e033      	b.n	800ff48 <__swsetup_r+0x98>
 800fee0:	0758      	lsls	r0, r3, #29
 800fee2:	d512      	bpl.n	800ff0a <__swsetup_r+0x5a>
 800fee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fee6:	b141      	cbz	r1, 800fefa <__swsetup_r+0x4a>
 800fee8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800feec:	4299      	cmp	r1, r3
 800feee:	d002      	beq.n	800fef6 <__swsetup_r+0x46>
 800fef0:	4628      	mov	r0, r5
 800fef2:	f000 f937 	bl	8010164 <_free_r>
 800fef6:	2300      	movs	r3, #0
 800fef8:	6363      	str	r3, [r4, #52]	@ 0x34
 800fefa:	89a3      	ldrh	r3, [r4, #12]
 800fefc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ff00:	81a3      	strh	r3, [r4, #12]
 800ff02:	2300      	movs	r3, #0
 800ff04:	6063      	str	r3, [r4, #4]
 800ff06:	6923      	ldr	r3, [r4, #16]
 800ff08:	6023      	str	r3, [r4, #0]
 800ff0a:	89a3      	ldrh	r3, [r4, #12]
 800ff0c:	f043 0308 	orr.w	r3, r3, #8
 800ff10:	81a3      	strh	r3, [r4, #12]
 800ff12:	6923      	ldr	r3, [r4, #16]
 800ff14:	b94b      	cbnz	r3, 800ff2a <__swsetup_r+0x7a>
 800ff16:	89a3      	ldrh	r3, [r4, #12]
 800ff18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ff1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff20:	d003      	beq.n	800ff2a <__swsetup_r+0x7a>
 800ff22:	4621      	mov	r1, r4
 800ff24:	4628      	mov	r0, r5
 800ff26:	f000 ff27 	bl	8010d78 <__smakebuf_r>
 800ff2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff2e:	f013 0201 	ands.w	r2, r3, #1
 800ff32:	d00a      	beq.n	800ff4a <__swsetup_r+0x9a>
 800ff34:	2200      	movs	r2, #0
 800ff36:	60a2      	str	r2, [r4, #8]
 800ff38:	6962      	ldr	r2, [r4, #20]
 800ff3a:	4252      	negs	r2, r2
 800ff3c:	61a2      	str	r2, [r4, #24]
 800ff3e:	6922      	ldr	r2, [r4, #16]
 800ff40:	b942      	cbnz	r2, 800ff54 <__swsetup_r+0xa4>
 800ff42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ff46:	d1c5      	bne.n	800fed4 <__swsetup_r+0x24>
 800ff48:	bd38      	pop	{r3, r4, r5, pc}
 800ff4a:	0799      	lsls	r1, r3, #30
 800ff4c:	bf58      	it	pl
 800ff4e:	6962      	ldrpl	r2, [r4, #20]
 800ff50:	60a2      	str	r2, [r4, #8]
 800ff52:	e7f4      	b.n	800ff3e <__swsetup_r+0x8e>
 800ff54:	2000      	movs	r0, #0
 800ff56:	e7f7      	b.n	800ff48 <__swsetup_r+0x98>
 800ff58:	240000e8 	.word	0x240000e8

0800ff5c <memmove>:
 800ff5c:	4288      	cmp	r0, r1
 800ff5e:	b510      	push	{r4, lr}
 800ff60:	eb01 0402 	add.w	r4, r1, r2
 800ff64:	d902      	bls.n	800ff6c <memmove+0x10>
 800ff66:	4284      	cmp	r4, r0
 800ff68:	4623      	mov	r3, r4
 800ff6a:	d807      	bhi.n	800ff7c <memmove+0x20>
 800ff6c:	1e43      	subs	r3, r0, #1
 800ff6e:	42a1      	cmp	r1, r4
 800ff70:	d008      	beq.n	800ff84 <memmove+0x28>
 800ff72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff7a:	e7f8      	b.n	800ff6e <memmove+0x12>
 800ff7c:	4402      	add	r2, r0
 800ff7e:	4601      	mov	r1, r0
 800ff80:	428a      	cmp	r2, r1
 800ff82:	d100      	bne.n	800ff86 <memmove+0x2a>
 800ff84:	bd10      	pop	{r4, pc}
 800ff86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff8e:	e7f7      	b.n	800ff80 <memmove+0x24>

0800ff90 <memset>:
 800ff90:	4402      	add	r2, r0
 800ff92:	4603      	mov	r3, r0
 800ff94:	4293      	cmp	r3, r2
 800ff96:	d100      	bne.n	800ff9a <memset+0xa>
 800ff98:	4770      	bx	lr
 800ff9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ff9e:	e7f9      	b.n	800ff94 <memset+0x4>

0800ffa0 <strchr>:
 800ffa0:	b2c9      	uxtb	r1, r1
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffaa:	b112      	cbz	r2, 800ffb2 <strchr+0x12>
 800ffac:	428a      	cmp	r2, r1
 800ffae:	d1f9      	bne.n	800ffa4 <strchr+0x4>
 800ffb0:	4770      	bx	lr
 800ffb2:	2900      	cmp	r1, #0
 800ffb4:	bf18      	it	ne
 800ffb6:	2000      	movne	r0, #0
 800ffb8:	4770      	bx	lr
	...

0800ffbc <strncasecmp>:
 800ffbc:	b570      	push	{r4, r5, r6, lr}
 800ffbe:	4e0e      	ldr	r6, [pc, #56]	@ (800fff8 <strncasecmp+0x3c>)
 800ffc0:	4605      	mov	r5, r0
 800ffc2:	440a      	add	r2, r1
 800ffc4:	428a      	cmp	r2, r1
 800ffc6:	d101      	bne.n	800ffcc <strncasecmp+0x10>
 800ffc8:	2000      	movs	r0, #0
 800ffca:	e013      	b.n	800fff4 <strncasecmp+0x38>
 800ffcc:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ffd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffd4:	5cf0      	ldrb	r0, [r6, r3]
 800ffd6:	f000 0003 	and.w	r0, r0, #3
 800ffda:	2801      	cmp	r0, #1
 800ffdc:	5d30      	ldrb	r0, [r6, r4]
 800ffde:	f000 0003 	and.w	r0, r0, #3
 800ffe2:	bf08      	it	eq
 800ffe4:	3320      	addeq	r3, #32
 800ffe6:	2801      	cmp	r0, #1
 800ffe8:	bf08      	it	eq
 800ffea:	3420      	addeq	r4, #32
 800ffec:	1b18      	subs	r0, r3, r4
 800ffee:	d101      	bne.n	800fff4 <strncasecmp+0x38>
 800fff0:	2c00      	cmp	r4, #0
 800fff2:	d1e7      	bne.n	800ffc4 <strncasecmp+0x8>
 800fff4:	bd70      	pop	{r4, r5, r6, pc}
 800fff6:	bf00      	nop
 800fff8:	080124a7 	.word	0x080124a7

0800fffc <strncpy>:
 800fffc:	b510      	push	{r4, lr}
 800fffe:	3901      	subs	r1, #1
 8010000:	4603      	mov	r3, r0
 8010002:	b132      	cbz	r2, 8010012 <strncpy+0x16>
 8010004:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010008:	f803 4b01 	strb.w	r4, [r3], #1
 801000c:	3a01      	subs	r2, #1
 801000e:	2c00      	cmp	r4, #0
 8010010:	d1f7      	bne.n	8010002 <strncpy+0x6>
 8010012:	441a      	add	r2, r3
 8010014:	2100      	movs	r1, #0
 8010016:	4293      	cmp	r3, r2
 8010018:	d100      	bne.n	801001c <strncpy+0x20>
 801001a:	bd10      	pop	{r4, pc}
 801001c:	f803 1b01 	strb.w	r1, [r3], #1
 8010020:	e7f9      	b.n	8010016 <strncpy+0x1a>
	...

08010024 <_close_r>:
 8010024:	b538      	push	{r3, r4, r5, lr}
 8010026:	4d06      	ldr	r5, [pc, #24]	@ (8010040 <_close_r+0x1c>)
 8010028:	2300      	movs	r3, #0
 801002a:	4604      	mov	r4, r0
 801002c:	4608      	mov	r0, r1
 801002e:	602b      	str	r3, [r5, #0]
 8010030:	f7f1 fd50 	bl	8001ad4 <_close>
 8010034:	1c43      	adds	r3, r0, #1
 8010036:	d102      	bne.n	801003e <_close_r+0x1a>
 8010038:	682b      	ldr	r3, [r5, #0]
 801003a:	b103      	cbz	r3, 801003e <_close_r+0x1a>
 801003c:	6023      	str	r3, [r4, #0]
 801003e:	bd38      	pop	{r3, r4, r5, pc}
 8010040:	24042e18 	.word	0x24042e18

08010044 <_lseek_r>:
 8010044:	b538      	push	{r3, r4, r5, lr}
 8010046:	4d07      	ldr	r5, [pc, #28]	@ (8010064 <_lseek_r+0x20>)
 8010048:	4604      	mov	r4, r0
 801004a:	4608      	mov	r0, r1
 801004c:	4611      	mov	r1, r2
 801004e:	2200      	movs	r2, #0
 8010050:	602a      	str	r2, [r5, #0]
 8010052:	461a      	mov	r2, r3
 8010054:	f7f1 fd65 	bl	8001b22 <_lseek>
 8010058:	1c43      	adds	r3, r0, #1
 801005a:	d102      	bne.n	8010062 <_lseek_r+0x1e>
 801005c:	682b      	ldr	r3, [r5, #0]
 801005e:	b103      	cbz	r3, 8010062 <_lseek_r+0x1e>
 8010060:	6023      	str	r3, [r4, #0]
 8010062:	bd38      	pop	{r3, r4, r5, pc}
 8010064:	24042e18 	.word	0x24042e18

08010068 <_read_r>:
 8010068:	b538      	push	{r3, r4, r5, lr}
 801006a:	4d07      	ldr	r5, [pc, #28]	@ (8010088 <_read_r+0x20>)
 801006c:	4604      	mov	r4, r0
 801006e:	4608      	mov	r0, r1
 8010070:	4611      	mov	r1, r2
 8010072:	2200      	movs	r2, #0
 8010074:	602a      	str	r2, [r5, #0]
 8010076:	461a      	mov	r2, r3
 8010078:	f7f1 fcf3 	bl	8001a62 <_read>
 801007c:	1c43      	adds	r3, r0, #1
 801007e:	d102      	bne.n	8010086 <_read_r+0x1e>
 8010080:	682b      	ldr	r3, [r5, #0]
 8010082:	b103      	cbz	r3, 8010086 <_read_r+0x1e>
 8010084:	6023      	str	r3, [r4, #0]
 8010086:	bd38      	pop	{r3, r4, r5, pc}
 8010088:	24042e18 	.word	0x24042e18

0801008c <_write_r>:
 801008c:	b538      	push	{r3, r4, r5, lr}
 801008e:	4d07      	ldr	r5, [pc, #28]	@ (80100ac <_write_r+0x20>)
 8010090:	4604      	mov	r4, r0
 8010092:	4608      	mov	r0, r1
 8010094:	4611      	mov	r1, r2
 8010096:	2200      	movs	r2, #0
 8010098:	602a      	str	r2, [r5, #0]
 801009a:	461a      	mov	r2, r3
 801009c:	f7f1 fcfe 	bl	8001a9c <_write>
 80100a0:	1c43      	adds	r3, r0, #1
 80100a2:	d102      	bne.n	80100aa <_write_r+0x1e>
 80100a4:	682b      	ldr	r3, [r5, #0]
 80100a6:	b103      	cbz	r3, 80100aa <_write_r+0x1e>
 80100a8:	6023      	str	r3, [r4, #0]
 80100aa:	bd38      	pop	{r3, r4, r5, pc}
 80100ac:	24042e18 	.word	0x24042e18

080100b0 <__errno>:
 80100b0:	4b01      	ldr	r3, [pc, #4]	@ (80100b8 <__errno+0x8>)
 80100b2:	6818      	ldr	r0, [r3, #0]
 80100b4:	4770      	bx	lr
 80100b6:	bf00      	nop
 80100b8:	240000e8 	.word	0x240000e8

080100bc <__libc_init_array>:
 80100bc:	b570      	push	{r4, r5, r6, lr}
 80100be:	4d0d      	ldr	r5, [pc, #52]	@ (80100f4 <__libc_init_array+0x38>)
 80100c0:	4c0d      	ldr	r4, [pc, #52]	@ (80100f8 <__libc_init_array+0x3c>)
 80100c2:	1b64      	subs	r4, r4, r5
 80100c4:	10a4      	asrs	r4, r4, #2
 80100c6:	2600      	movs	r6, #0
 80100c8:	42a6      	cmp	r6, r4
 80100ca:	d109      	bne.n	80100e0 <__libc_init_array+0x24>
 80100cc:	4d0b      	ldr	r5, [pc, #44]	@ (80100fc <__libc_init_array+0x40>)
 80100ce:	4c0c      	ldr	r4, [pc, #48]	@ (8010100 <__libc_init_array+0x44>)
 80100d0:	f000 ff42 	bl	8010f58 <_init>
 80100d4:	1b64      	subs	r4, r4, r5
 80100d6:	10a4      	asrs	r4, r4, #2
 80100d8:	2600      	movs	r6, #0
 80100da:	42a6      	cmp	r6, r4
 80100dc:	d105      	bne.n	80100ea <__libc_init_array+0x2e>
 80100de:	bd70      	pop	{r4, r5, r6, pc}
 80100e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80100e4:	4798      	blx	r3
 80100e6:	3601      	adds	r6, #1
 80100e8:	e7ee      	b.n	80100c8 <__libc_init_array+0xc>
 80100ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80100ee:	4798      	blx	r3
 80100f0:	3601      	adds	r6, #1
 80100f2:	e7f2      	b.n	80100da <__libc_init_array+0x1e>
 80100f4:	080125b0 	.word	0x080125b0
 80100f8:	080125b0 	.word	0x080125b0
 80100fc:	080125b0 	.word	0x080125b0
 8010100:	080125b4 	.word	0x080125b4

08010104 <__retarget_lock_init_recursive>:
 8010104:	4770      	bx	lr

08010106 <__retarget_lock_acquire_recursive>:
 8010106:	4770      	bx	lr

08010108 <__retarget_lock_release_recursive>:
 8010108:	4770      	bx	lr

0801010a <memcpy>:
 801010a:	440a      	add	r2, r1
 801010c:	4291      	cmp	r1, r2
 801010e:	f100 33ff 	add.w	r3, r0, #4294967295
 8010112:	d100      	bne.n	8010116 <memcpy+0xc>
 8010114:	4770      	bx	lr
 8010116:	b510      	push	{r4, lr}
 8010118:	f811 4b01 	ldrb.w	r4, [r1], #1
 801011c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010120:	4291      	cmp	r1, r2
 8010122:	d1f9      	bne.n	8010118 <memcpy+0xe>
 8010124:	bd10      	pop	{r4, pc}
	...

08010128 <__assert_func>:
 8010128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801012a:	4614      	mov	r4, r2
 801012c:	461a      	mov	r2, r3
 801012e:	4b09      	ldr	r3, [pc, #36]	@ (8010154 <__assert_func+0x2c>)
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	4605      	mov	r5, r0
 8010134:	68d8      	ldr	r0, [r3, #12]
 8010136:	b14c      	cbz	r4, 801014c <__assert_func+0x24>
 8010138:	4b07      	ldr	r3, [pc, #28]	@ (8010158 <__assert_func+0x30>)
 801013a:	9100      	str	r1, [sp, #0]
 801013c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010140:	4906      	ldr	r1, [pc, #24]	@ (801015c <__assert_func+0x34>)
 8010142:	462b      	mov	r3, r5
 8010144:	f000 fde0 	bl	8010d08 <fiprintf>
 8010148:	f000 fe84 	bl	8010e54 <abort>
 801014c:	4b04      	ldr	r3, [pc, #16]	@ (8010160 <__assert_func+0x38>)
 801014e:	461c      	mov	r4, r3
 8010150:	e7f3      	b.n	801013a <__assert_func+0x12>
 8010152:	bf00      	nop
 8010154:	240000e8 	.word	0x240000e8
 8010158:	08012437 	.word	0x08012437
 801015c:	08012444 	.word	0x08012444
 8010160:	08012472 	.word	0x08012472

08010164 <_free_r>:
 8010164:	b538      	push	{r3, r4, r5, lr}
 8010166:	4605      	mov	r5, r0
 8010168:	2900      	cmp	r1, #0
 801016a:	d041      	beq.n	80101f0 <_free_r+0x8c>
 801016c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010170:	1f0c      	subs	r4, r1, #4
 8010172:	2b00      	cmp	r3, #0
 8010174:	bfb8      	it	lt
 8010176:	18e4      	addlt	r4, r4, r3
 8010178:	f000 f8e8 	bl	801034c <__malloc_lock>
 801017c:	4a1d      	ldr	r2, [pc, #116]	@ (80101f4 <_free_r+0x90>)
 801017e:	6813      	ldr	r3, [r2, #0]
 8010180:	b933      	cbnz	r3, 8010190 <_free_r+0x2c>
 8010182:	6063      	str	r3, [r4, #4]
 8010184:	6014      	str	r4, [r2, #0]
 8010186:	4628      	mov	r0, r5
 8010188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801018c:	f000 b8e4 	b.w	8010358 <__malloc_unlock>
 8010190:	42a3      	cmp	r3, r4
 8010192:	d908      	bls.n	80101a6 <_free_r+0x42>
 8010194:	6820      	ldr	r0, [r4, #0]
 8010196:	1821      	adds	r1, r4, r0
 8010198:	428b      	cmp	r3, r1
 801019a:	bf01      	itttt	eq
 801019c:	6819      	ldreq	r1, [r3, #0]
 801019e:	685b      	ldreq	r3, [r3, #4]
 80101a0:	1809      	addeq	r1, r1, r0
 80101a2:	6021      	streq	r1, [r4, #0]
 80101a4:	e7ed      	b.n	8010182 <_free_r+0x1e>
 80101a6:	461a      	mov	r2, r3
 80101a8:	685b      	ldr	r3, [r3, #4]
 80101aa:	b10b      	cbz	r3, 80101b0 <_free_r+0x4c>
 80101ac:	42a3      	cmp	r3, r4
 80101ae:	d9fa      	bls.n	80101a6 <_free_r+0x42>
 80101b0:	6811      	ldr	r1, [r2, #0]
 80101b2:	1850      	adds	r0, r2, r1
 80101b4:	42a0      	cmp	r0, r4
 80101b6:	d10b      	bne.n	80101d0 <_free_r+0x6c>
 80101b8:	6820      	ldr	r0, [r4, #0]
 80101ba:	4401      	add	r1, r0
 80101bc:	1850      	adds	r0, r2, r1
 80101be:	4283      	cmp	r3, r0
 80101c0:	6011      	str	r1, [r2, #0]
 80101c2:	d1e0      	bne.n	8010186 <_free_r+0x22>
 80101c4:	6818      	ldr	r0, [r3, #0]
 80101c6:	685b      	ldr	r3, [r3, #4]
 80101c8:	6053      	str	r3, [r2, #4]
 80101ca:	4408      	add	r0, r1
 80101cc:	6010      	str	r0, [r2, #0]
 80101ce:	e7da      	b.n	8010186 <_free_r+0x22>
 80101d0:	d902      	bls.n	80101d8 <_free_r+0x74>
 80101d2:	230c      	movs	r3, #12
 80101d4:	602b      	str	r3, [r5, #0]
 80101d6:	e7d6      	b.n	8010186 <_free_r+0x22>
 80101d8:	6820      	ldr	r0, [r4, #0]
 80101da:	1821      	adds	r1, r4, r0
 80101dc:	428b      	cmp	r3, r1
 80101de:	bf04      	itt	eq
 80101e0:	6819      	ldreq	r1, [r3, #0]
 80101e2:	685b      	ldreq	r3, [r3, #4]
 80101e4:	6063      	str	r3, [r4, #4]
 80101e6:	bf04      	itt	eq
 80101e8:	1809      	addeq	r1, r1, r0
 80101ea:	6021      	streq	r1, [r4, #0]
 80101ec:	6054      	str	r4, [r2, #4]
 80101ee:	e7ca      	b.n	8010186 <_free_r+0x22>
 80101f0:	bd38      	pop	{r3, r4, r5, pc}
 80101f2:	bf00      	nop
 80101f4:	24042e24 	.word	0x24042e24

080101f8 <malloc>:
 80101f8:	4b02      	ldr	r3, [pc, #8]	@ (8010204 <malloc+0xc>)
 80101fa:	4601      	mov	r1, r0
 80101fc:	6818      	ldr	r0, [r3, #0]
 80101fe:	f000 b825 	b.w	801024c <_malloc_r>
 8010202:	bf00      	nop
 8010204:	240000e8 	.word	0x240000e8

08010208 <sbrk_aligned>:
 8010208:	b570      	push	{r4, r5, r6, lr}
 801020a:	4e0f      	ldr	r6, [pc, #60]	@ (8010248 <sbrk_aligned+0x40>)
 801020c:	460c      	mov	r4, r1
 801020e:	6831      	ldr	r1, [r6, #0]
 8010210:	4605      	mov	r5, r0
 8010212:	b911      	cbnz	r1, 801021a <sbrk_aligned+0x12>
 8010214:	f000 fe0e 	bl	8010e34 <_sbrk_r>
 8010218:	6030      	str	r0, [r6, #0]
 801021a:	4621      	mov	r1, r4
 801021c:	4628      	mov	r0, r5
 801021e:	f000 fe09 	bl	8010e34 <_sbrk_r>
 8010222:	1c43      	adds	r3, r0, #1
 8010224:	d103      	bne.n	801022e <sbrk_aligned+0x26>
 8010226:	f04f 34ff 	mov.w	r4, #4294967295
 801022a:	4620      	mov	r0, r4
 801022c:	bd70      	pop	{r4, r5, r6, pc}
 801022e:	1cc4      	adds	r4, r0, #3
 8010230:	f024 0403 	bic.w	r4, r4, #3
 8010234:	42a0      	cmp	r0, r4
 8010236:	d0f8      	beq.n	801022a <sbrk_aligned+0x22>
 8010238:	1a21      	subs	r1, r4, r0
 801023a:	4628      	mov	r0, r5
 801023c:	f000 fdfa 	bl	8010e34 <_sbrk_r>
 8010240:	3001      	adds	r0, #1
 8010242:	d1f2      	bne.n	801022a <sbrk_aligned+0x22>
 8010244:	e7ef      	b.n	8010226 <sbrk_aligned+0x1e>
 8010246:	bf00      	nop
 8010248:	24042e20 	.word	0x24042e20

0801024c <_malloc_r>:
 801024c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010250:	1ccd      	adds	r5, r1, #3
 8010252:	f025 0503 	bic.w	r5, r5, #3
 8010256:	3508      	adds	r5, #8
 8010258:	2d0c      	cmp	r5, #12
 801025a:	bf38      	it	cc
 801025c:	250c      	movcc	r5, #12
 801025e:	2d00      	cmp	r5, #0
 8010260:	4606      	mov	r6, r0
 8010262:	db01      	blt.n	8010268 <_malloc_r+0x1c>
 8010264:	42a9      	cmp	r1, r5
 8010266:	d904      	bls.n	8010272 <_malloc_r+0x26>
 8010268:	230c      	movs	r3, #12
 801026a:	6033      	str	r3, [r6, #0]
 801026c:	2000      	movs	r0, #0
 801026e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010272:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010348 <_malloc_r+0xfc>
 8010276:	f000 f869 	bl	801034c <__malloc_lock>
 801027a:	f8d8 3000 	ldr.w	r3, [r8]
 801027e:	461c      	mov	r4, r3
 8010280:	bb44      	cbnz	r4, 80102d4 <_malloc_r+0x88>
 8010282:	4629      	mov	r1, r5
 8010284:	4630      	mov	r0, r6
 8010286:	f7ff ffbf 	bl	8010208 <sbrk_aligned>
 801028a:	1c43      	adds	r3, r0, #1
 801028c:	4604      	mov	r4, r0
 801028e:	d158      	bne.n	8010342 <_malloc_r+0xf6>
 8010290:	f8d8 4000 	ldr.w	r4, [r8]
 8010294:	4627      	mov	r7, r4
 8010296:	2f00      	cmp	r7, #0
 8010298:	d143      	bne.n	8010322 <_malloc_r+0xd6>
 801029a:	2c00      	cmp	r4, #0
 801029c:	d04b      	beq.n	8010336 <_malloc_r+0xea>
 801029e:	6823      	ldr	r3, [r4, #0]
 80102a0:	4639      	mov	r1, r7
 80102a2:	4630      	mov	r0, r6
 80102a4:	eb04 0903 	add.w	r9, r4, r3
 80102a8:	f000 fdc4 	bl	8010e34 <_sbrk_r>
 80102ac:	4581      	cmp	r9, r0
 80102ae:	d142      	bne.n	8010336 <_malloc_r+0xea>
 80102b0:	6821      	ldr	r1, [r4, #0]
 80102b2:	1a6d      	subs	r5, r5, r1
 80102b4:	4629      	mov	r1, r5
 80102b6:	4630      	mov	r0, r6
 80102b8:	f7ff ffa6 	bl	8010208 <sbrk_aligned>
 80102bc:	3001      	adds	r0, #1
 80102be:	d03a      	beq.n	8010336 <_malloc_r+0xea>
 80102c0:	6823      	ldr	r3, [r4, #0]
 80102c2:	442b      	add	r3, r5
 80102c4:	6023      	str	r3, [r4, #0]
 80102c6:	f8d8 3000 	ldr.w	r3, [r8]
 80102ca:	685a      	ldr	r2, [r3, #4]
 80102cc:	bb62      	cbnz	r2, 8010328 <_malloc_r+0xdc>
 80102ce:	f8c8 7000 	str.w	r7, [r8]
 80102d2:	e00f      	b.n	80102f4 <_malloc_r+0xa8>
 80102d4:	6822      	ldr	r2, [r4, #0]
 80102d6:	1b52      	subs	r2, r2, r5
 80102d8:	d420      	bmi.n	801031c <_malloc_r+0xd0>
 80102da:	2a0b      	cmp	r2, #11
 80102dc:	d917      	bls.n	801030e <_malloc_r+0xc2>
 80102de:	1961      	adds	r1, r4, r5
 80102e0:	42a3      	cmp	r3, r4
 80102e2:	6025      	str	r5, [r4, #0]
 80102e4:	bf18      	it	ne
 80102e6:	6059      	strne	r1, [r3, #4]
 80102e8:	6863      	ldr	r3, [r4, #4]
 80102ea:	bf08      	it	eq
 80102ec:	f8c8 1000 	streq.w	r1, [r8]
 80102f0:	5162      	str	r2, [r4, r5]
 80102f2:	604b      	str	r3, [r1, #4]
 80102f4:	4630      	mov	r0, r6
 80102f6:	f000 f82f 	bl	8010358 <__malloc_unlock>
 80102fa:	f104 000b 	add.w	r0, r4, #11
 80102fe:	1d23      	adds	r3, r4, #4
 8010300:	f020 0007 	bic.w	r0, r0, #7
 8010304:	1ac2      	subs	r2, r0, r3
 8010306:	bf1c      	itt	ne
 8010308:	1a1b      	subne	r3, r3, r0
 801030a:	50a3      	strne	r3, [r4, r2]
 801030c:	e7af      	b.n	801026e <_malloc_r+0x22>
 801030e:	6862      	ldr	r2, [r4, #4]
 8010310:	42a3      	cmp	r3, r4
 8010312:	bf0c      	ite	eq
 8010314:	f8c8 2000 	streq.w	r2, [r8]
 8010318:	605a      	strne	r2, [r3, #4]
 801031a:	e7eb      	b.n	80102f4 <_malloc_r+0xa8>
 801031c:	4623      	mov	r3, r4
 801031e:	6864      	ldr	r4, [r4, #4]
 8010320:	e7ae      	b.n	8010280 <_malloc_r+0x34>
 8010322:	463c      	mov	r4, r7
 8010324:	687f      	ldr	r7, [r7, #4]
 8010326:	e7b6      	b.n	8010296 <_malloc_r+0x4a>
 8010328:	461a      	mov	r2, r3
 801032a:	685b      	ldr	r3, [r3, #4]
 801032c:	42a3      	cmp	r3, r4
 801032e:	d1fb      	bne.n	8010328 <_malloc_r+0xdc>
 8010330:	2300      	movs	r3, #0
 8010332:	6053      	str	r3, [r2, #4]
 8010334:	e7de      	b.n	80102f4 <_malloc_r+0xa8>
 8010336:	230c      	movs	r3, #12
 8010338:	6033      	str	r3, [r6, #0]
 801033a:	4630      	mov	r0, r6
 801033c:	f000 f80c 	bl	8010358 <__malloc_unlock>
 8010340:	e794      	b.n	801026c <_malloc_r+0x20>
 8010342:	6005      	str	r5, [r0, #0]
 8010344:	e7d6      	b.n	80102f4 <_malloc_r+0xa8>
 8010346:	bf00      	nop
 8010348:	24042e24 	.word	0x24042e24

0801034c <__malloc_lock>:
 801034c:	4801      	ldr	r0, [pc, #4]	@ (8010354 <__malloc_lock+0x8>)
 801034e:	f7ff beda 	b.w	8010106 <__retarget_lock_acquire_recursive>
 8010352:	bf00      	nop
 8010354:	24042e1c 	.word	0x24042e1c

08010358 <__malloc_unlock>:
 8010358:	4801      	ldr	r0, [pc, #4]	@ (8010360 <__malloc_unlock+0x8>)
 801035a:	f7ff bed5 	b.w	8010108 <__retarget_lock_release_recursive>
 801035e:	bf00      	nop
 8010360:	24042e1c 	.word	0x24042e1c

08010364 <__ssputs_r>:
 8010364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010368:	688e      	ldr	r6, [r1, #8]
 801036a:	461f      	mov	r7, r3
 801036c:	42be      	cmp	r6, r7
 801036e:	680b      	ldr	r3, [r1, #0]
 8010370:	4682      	mov	sl, r0
 8010372:	460c      	mov	r4, r1
 8010374:	4690      	mov	r8, r2
 8010376:	d82d      	bhi.n	80103d4 <__ssputs_r+0x70>
 8010378:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801037c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010380:	d026      	beq.n	80103d0 <__ssputs_r+0x6c>
 8010382:	6965      	ldr	r5, [r4, #20]
 8010384:	6909      	ldr	r1, [r1, #16]
 8010386:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801038a:	eba3 0901 	sub.w	r9, r3, r1
 801038e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010392:	1c7b      	adds	r3, r7, #1
 8010394:	444b      	add	r3, r9
 8010396:	106d      	asrs	r5, r5, #1
 8010398:	429d      	cmp	r5, r3
 801039a:	bf38      	it	cc
 801039c:	461d      	movcc	r5, r3
 801039e:	0553      	lsls	r3, r2, #21
 80103a0:	d527      	bpl.n	80103f2 <__ssputs_r+0x8e>
 80103a2:	4629      	mov	r1, r5
 80103a4:	f7ff ff52 	bl	801024c <_malloc_r>
 80103a8:	4606      	mov	r6, r0
 80103aa:	b360      	cbz	r0, 8010406 <__ssputs_r+0xa2>
 80103ac:	6921      	ldr	r1, [r4, #16]
 80103ae:	464a      	mov	r2, r9
 80103b0:	f7ff feab 	bl	801010a <memcpy>
 80103b4:	89a3      	ldrh	r3, [r4, #12]
 80103b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80103ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103be:	81a3      	strh	r3, [r4, #12]
 80103c0:	6126      	str	r6, [r4, #16]
 80103c2:	6165      	str	r5, [r4, #20]
 80103c4:	444e      	add	r6, r9
 80103c6:	eba5 0509 	sub.w	r5, r5, r9
 80103ca:	6026      	str	r6, [r4, #0]
 80103cc:	60a5      	str	r5, [r4, #8]
 80103ce:	463e      	mov	r6, r7
 80103d0:	42be      	cmp	r6, r7
 80103d2:	d900      	bls.n	80103d6 <__ssputs_r+0x72>
 80103d4:	463e      	mov	r6, r7
 80103d6:	6820      	ldr	r0, [r4, #0]
 80103d8:	4632      	mov	r2, r6
 80103da:	4641      	mov	r1, r8
 80103dc:	f7ff fdbe 	bl	800ff5c <memmove>
 80103e0:	68a3      	ldr	r3, [r4, #8]
 80103e2:	1b9b      	subs	r3, r3, r6
 80103e4:	60a3      	str	r3, [r4, #8]
 80103e6:	6823      	ldr	r3, [r4, #0]
 80103e8:	4433      	add	r3, r6
 80103ea:	6023      	str	r3, [r4, #0]
 80103ec:	2000      	movs	r0, #0
 80103ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103f2:	462a      	mov	r2, r5
 80103f4:	f000 fd35 	bl	8010e62 <_realloc_r>
 80103f8:	4606      	mov	r6, r0
 80103fa:	2800      	cmp	r0, #0
 80103fc:	d1e0      	bne.n	80103c0 <__ssputs_r+0x5c>
 80103fe:	6921      	ldr	r1, [r4, #16]
 8010400:	4650      	mov	r0, sl
 8010402:	f7ff feaf 	bl	8010164 <_free_r>
 8010406:	230c      	movs	r3, #12
 8010408:	f8ca 3000 	str.w	r3, [sl]
 801040c:	89a3      	ldrh	r3, [r4, #12]
 801040e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010412:	81a3      	strh	r3, [r4, #12]
 8010414:	f04f 30ff 	mov.w	r0, #4294967295
 8010418:	e7e9      	b.n	80103ee <__ssputs_r+0x8a>
	...

0801041c <_svfiprintf_r>:
 801041c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010420:	4698      	mov	r8, r3
 8010422:	898b      	ldrh	r3, [r1, #12]
 8010424:	061b      	lsls	r3, r3, #24
 8010426:	b09d      	sub	sp, #116	@ 0x74
 8010428:	4607      	mov	r7, r0
 801042a:	460d      	mov	r5, r1
 801042c:	4614      	mov	r4, r2
 801042e:	d510      	bpl.n	8010452 <_svfiprintf_r+0x36>
 8010430:	690b      	ldr	r3, [r1, #16]
 8010432:	b973      	cbnz	r3, 8010452 <_svfiprintf_r+0x36>
 8010434:	2140      	movs	r1, #64	@ 0x40
 8010436:	f7ff ff09 	bl	801024c <_malloc_r>
 801043a:	6028      	str	r0, [r5, #0]
 801043c:	6128      	str	r0, [r5, #16]
 801043e:	b930      	cbnz	r0, 801044e <_svfiprintf_r+0x32>
 8010440:	230c      	movs	r3, #12
 8010442:	603b      	str	r3, [r7, #0]
 8010444:	f04f 30ff 	mov.w	r0, #4294967295
 8010448:	b01d      	add	sp, #116	@ 0x74
 801044a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801044e:	2340      	movs	r3, #64	@ 0x40
 8010450:	616b      	str	r3, [r5, #20]
 8010452:	2300      	movs	r3, #0
 8010454:	9309      	str	r3, [sp, #36]	@ 0x24
 8010456:	2320      	movs	r3, #32
 8010458:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801045c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010460:	2330      	movs	r3, #48	@ 0x30
 8010462:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010600 <_svfiprintf_r+0x1e4>
 8010466:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801046a:	f04f 0901 	mov.w	r9, #1
 801046e:	4623      	mov	r3, r4
 8010470:	469a      	mov	sl, r3
 8010472:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010476:	b10a      	cbz	r2, 801047c <_svfiprintf_r+0x60>
 8010478:	2a25      	cmp	r2, #37	@ 0x25
 801047a:	d1f9      	bne.n	8010470 <_svfiprintf_r+0x54>
 801047c:	ebba 0b04 	subs.w	fp, sl, r4
 8010480:	d00b      	beq.n	801049a <_svfiprintf_r+0x7e>
 8010482:	465b      	mov	r3, fp
 8010484:	4622      	mov	r2, r4
 8010486:	4629      	mov	r1, r5
 8010488:	4638      	mov	r0, r7
 801048a:	f7ff ff6b 	bl	8010364 <__ssputs_r>
 801048e:	3001      	adds	r0, #1
 8010490:	f000 80a7 	beq.w	80105e2 <_svfiprintf_r+0x1c6>
 8010494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010496:	445a      	add	r2, fp
 8010498:	9209      	str	r2, [sp, #36]	@ 0x24
 801049a:	f89a 3000 	ldrb.w	r3, [sl]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	f000 809f 	beq.w	80105e2 <_svfiprintf_r+0x1c6>
 80104a4:	2300      	movs	r3, #0
 80104a6:	f04f 32ff 	mov.w	r2, #4294967295
 80104aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80104ae:	f10a 0a01 	add.w	sl, sl, #1
 80104b2:	9304      	str	r3, [sp, #16]
 80104b4:	9307      	str	r3, [sp, #28]
 80104b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80104ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80104bc:	4654      	mov	r4, sl
 80104be:	2205      	movs	r2, #5
 80104c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104c4:	484e      	ldr	r0, [pc, #312]	@ (8010600 <_svfiprintf_r+0x1e4>)
 80104c6:	f7ef ff23 	bl	8000310 <memchr>
 80104ca:	9a04      	ldr	r2, [sp, #16]
 80104cc:	b9d8      	cbnz	r0, 8010506 <_svfiprintf_r+0xea>
 80104ce:	06d0      	lsls	r0, r2, #27
 80104d0:	bf44      	itt	mi
 80104d2:	2320      	movmi	r3, #32
 80104d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80104d8:	0711      	lsls	r1, r2, #28
 80104da:	bf44      	itt	mi
 80104dc:	232b      	movmi	r3, #43	@ 0x2b
 80104de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80104e2:	f89a 3000 	ldrb.w	r3, [sl]
 80104e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80104e8:	d015      	beq.n	8010516 <_svfiprintf_r+0xfa>
 80104ea:	9a07      	ldr	r2, [sp, #28]
 80104ec:	4654      	mov	r4, sl
 80104ee:	2000      	movs	r0, #0
 80104f0:	f04f 0c0a 	mov.w	ip, #10
 80104f4:	4621      	mov	r1, r4
 80104f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80104fa:	3b30      	subs	r3, #48	@ 0x30
 80104fc:	2b09      	cmp	r3, #9
 80104fe:	d94b      	bls.n	8010598 <_svfiprintf_r+0x17c>
 8010500:	b1b0      	cbz	r0, 8010530 <_svfiprintf_r+0x114>
 8010502:	9207      	str	r2, [sp, #28]
 8010504:	e014      	b.n	8010530 <_svfiprintf_r+0x114>
 8010506:	eba0 0308 	sub.w	r3, r0, r8
 801050a:	fa09 f303 	lsl.w	r3, r9, r3
 801050e:	4313      	orrs	r3, r2
 8010510:	9304      	str	r3, [sp, #16]
 8010512:	46a2      	mov	sl, r4
 8010514:	e7d2      	b.n	80104bc <_svfiprintf_r+0xa0>
 8010516:	9b03      	ldr	r3, [sp, #12]
 8010518:	1d19      	adds	r1, r3, #4
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	9103      	str	r1, [sp, #12]
 801051e:	2b00      	cmp	r3, #0
 8010520:	bfbb      	ittet	lt
 8010522:	425b      	neglt	r3, r3
 8010524:	f042 0202 	orrlt.w	r2, r2, #2
 8010528:	9307      	strge	r3, [sp, #28]
 801052a:	9307      	strlt	r3, [sp, #28]
 801052c:	bfb8      	it	lt
 801052e:	9204      	strlt	r2, [sp, #16]
 8010530:	7823      	ldrb	r3, [r4, #0]
 8010532:	2b2e      	cmp	r3, #46	@ 0x2e
 8010534:	d10a      	bne.n	801054c <_svfiprintf_r+0x130>
 8010536:	7863      	ldrb	r3, [r4, #1]
 8010538:	2b2a      	cmp	r3, #42	@ 0x2a
 801053a:	d132      	bne.n	80105a2 <_svfiprintf_r+0x186>
 801053c:	9b03      	ldr	r3, [sp, #12]
 801053e:	1d1a      	adds	r2, r3, #4
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	9203      	str	r2, [sp, #12]
 8010544:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010548:	3402      	adds	r4, #2
 801054a:	9305      	str	r3, [sp, #20]
 801054c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010610 <_svfiprintf_r+0x1f4>
 8010550:	7821      	ldrb	r1, [r4, #0]
 8010552:	2203      	movs	r2, #3
 8010554:	4650      	mov	r0, sl
 8010556:	f7ef fedb 	bl	8000310 <memchr>
 801055a:	b138      	cbz	r0, 801056c <_svfiprintf_r+0x150>
 801055c:	9b04      	ldr	r3, [sp, #16]
 801055e:	eba0 000a 	sub.w	r0, r0, sl
 8010562:	2240      	movs	r2, #64	@ 0x40
 8010564:	4082      	lsls	r2, r0
 8010566:	4313      	orrs	r3, r2
 8010568:	3401      	adds	r4, #1
 801056a:	9304      	str	r3, [sp, #16]
 801056c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010570:	4824      	ldr	r0, [pc, #144]	@ (8010604 <_svfiprintf_r+0x1e8>)
 8010572:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010576:	2206      	movs	r2, #6
 8010578:	f7ef feca 	bl	8000310 <memchr>
 801057c:	2800      	cmp	r0, #0
 801057e:	d036      	beq.n	80105ee <_svfiprintf_r+0x1d2>
 8010580:	4b21      	ldr	r3, [pc, #132]	@ (8010608 <_svfiprintf_r+0x1ec>)
 8010582:	bb1b      	cbnz	r3, 80105cc <_svfiprintf_r+0x1b0>
 8010584:	9b03      	ldr	r3, [sp, #12]
 8010586:	3307      	adds	r3, #7
 8010588:	f023 0307 	bic.w	r3, r3, #7
 801058c:	3308      	adds	r3, #8
 801058e:	9303      	str	r3, [sp, #12]
 8010590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010592:	4433      	add	r3, r6
 8010594:	9309      	str	r3, [sp, #36]	@ 0x24
 8010596:	e76a      	b.n	801046e <_svfiprintf_r+0x52>
 8010598:	fb0c 3202 	mla	r2, ip, r2, r3
 801059c:	460c      	mov	r4, r1
 801059e:	2001      	movs	r0, #1
 80105a0:	e7a8      	b.n	80104f4 <_svfiprintf_r+0xd8>
 80105a2:	2300      	movs	r3, #0
 80105a4:	3401      	adds	r4, #1
 80105a6:	9305      	str	r3, [sp, #20]
 80105a8:	4619      	mov	r1, r3
 80105aa:	f04f 0c0a 	mov.w	ip, #10
 80105ae:	4620      	mov	r0, r4
 80105b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80105b4:	3a30      	subs	r2, #48	@ 0x30
 80105b6:	2a09      	cmp	r2, #9
 80105b8:	d903      	bls.n	80105c2 <_svfiprintf_r+0x1a6>
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d0c6      	beq.n	801054c <_svfiprintf_r+0x130>
 80105be:	9105      	str	r1, [sp, #20]
 80105c0:	e7c4      	b.n	801054c <_svfiprintf_r+0x130>
 80105c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80105c6:	4604      	mov	r4, r0
 80105c8:	2301      	movs	r3, #1
 80105ca:	e7f0      	b.n	80105ae <_svfiprintf_r+0x192>
 80105cc:	ab03      	add	r3, sp, #12
 80105ce:	9300      	str	r3, [sp, #0]
 80105d0:	462a      	mov	r2, r5
 80105d2:	4b0e      	ldr	r3, [pc, #56]	@ (801060c <_svfiprintf_r+0x1f0>)
 80105d4:	a904      	add	r1, sp, #16
 80105d6:	4638      	mov	r0, r7
 80105d8:	f3af 8000 	nop.w
 80105dc:	1c42      	adds	r2, r0, #1
 80105de:	4606      	mov	r6, r0
 80105e0:	d1d6      	bne.n	8010590 <_svfiprintf_r+0x174>
 80105e2:	89ab      	ldrh	r3, [r5, #12]
 80105e4:	065b      	lsls	r3, r3, #25
 80105e6:	f53f af2d 	bmi.w	8010444 <_svfiprintf_r+0x28>
 80105ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80105ec:	e72c      	b.n	8010448 <_svfiprintf_r+0x2c>
 80105ee:	ab03      	add	r3, sp, #12
 80105f0:	9300      	str	r3, [sp, #0]
 80105f2:	462a      	mov	r2, r5
 80105f4:	4b05      	ldr	r3, [pc, #20]	@ (801060c <_svfiprintf_r+0x1f0>)
 80105f6:	a904      	add	r1, sp, #16
 80105f8:	4638      	mov	r0, r7
 80105fa:	f000 f9bb 	bl	8010974 <_printf_i>
 80105fe:	e7ed      	b.n	80105dc <_svfiprintf_r+0x1c0>
 8010600:	08012473 	.word	0x08012473
 8010604:	0801247d 	.word	0x0801247d
 8010608:	00000000 	.word	0x00000000
 801060c:	08010365 	.word	0x08010365
 8010610:	08012479 	.word	0x08012479

08010614 <__sfputc_r>:
 8010614:	6893      	ldr	r3, [r2, #8]
 8010616:	3b01      	subs	r3, #1
 8010618:	2b00      	cmp	r3, #0
 801061a:	b410      	push	{r4}
 801061c:	6093      	str	r3, [r2, #8]
 801061e:	da08      	bge.n	8010632 <__sfputc_r+0x1e>
 8010620:	6994      	ldr	r4, [r2, #24]
 8010622:	42a3      	cmp	r3, r4
 8010624:	db01      	blt.n	801062a <__sfputc_r+0x16>
 8010626:	290a      	cmp	r1, #10
 8010628:	d103      	bne.n	8010632 <__sfputc_r+0x1e>
 801062a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801062e:	f7ff bc01 	b.w	800fe34 <__swbuf_r>
 8010632:	6813      	ldr	r3, [r2, #0]
 8010634:	1c58      	adds	r0, r3, #1
 8010636:	6010      	str	r0, [r2, #0]
 8010638:	7019      	strb	r1, [r3, #0]
 801063a:	4608      	mov	r0, r1
 801063c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010640:	4770      	bx	lr

08010642 <__sfputs_r>:
 8010642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010644:	4606      	mov	r6, r0
 8010646:	460f      	mov	r7, r1
 8010648:	4614      	mov	r4, r2
 801064a:	18d5      	adds	r5, r2, r3
 801064c:	42ac      	cmp	r4, r5
 801064e:	d101      	bne.n	8010654 <__sfputs_r+0x12>
 8010650:	2000      	movs	r0, #0
 8010652:	e007      	b.n	8010664 <__sfputs_r+0x22>
 8010654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010658:	463a      	mov	r2, r7
 801065a:	4630      	mov	r0, r6
 801065c:	f7ff ffda 	bl	8010614 <__sfputc_r>
 8010660:	1c43      	adds	r3, r0, #1
 8010662:	d1f3      	bne.n	801064c <__sfputs_r+0xa>
 8010664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010668 <_vfiprintf_r>:
 8010668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801066c:	460d      	mov	r5, r1
 801066e:	b09d      	sub	sp, #116	@ 0x74
 8010670:	4614      	mov	r4, r2
 8010672:	4698      	mov	r8, r3
 8010674:	4606      	mov	r6, r0
 8010676:	b118      	cbz	r0, 8010680 <_vfiprintf_r+0x18>
 8010678:	6a03      	ldr	r3, [r0, #32]
 801067a:	b90b      	cbnz	r3, 8010680 <_vfiprintf_r+0x18>
 801067c:	f7ff fa8e 	bl	800fb9c <__sinit>
 8010680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010682:	07d9      	lsls	r1, r3, #31
 8010684:	d405      	bmi.n	8010692 <_vfiprintf_r+0x2a>
 8010686:	89ab      	ldrh	r3, [r5, #12]
 8010688:	059a      	lsls	r2, r3, #22
 801068a:	d402      	bmi.n	8010692 <_vfiprintf_r+0x2a>
 801068c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801068e:	f7ff fd3a 	bl	8010106 <__retarget_lock_acquire_recursive>
 8010692:	89ab      	ldrh	r3, [r5, #12]
 8010694:	071b      	lsls	r3, r3, #28
 8010696:	d501      	bpl.n	801069c <_vfiprintf_r+0x34>
 8010698:	692b      	ldr	r3, [r5, #16]
 801069a:	b99b      	cbnz	r3, 80106c4 <_vfiprintf_r+0x5c>
 801069c:	4629      	mov	r1, r5
 801069e:	4630      	mov	r0, r6
 80106a0:	f7ff fc06 	bl	800feb0 <__swsetup_r>
 80106a4:	b170      	cbz	r0, 80106c4 <_vfiprintf_r+0x5c>
 80106a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106a8:	07dc      	lsls	r4, r3, #31
 80106aa:	d504      	bpl.n	80106b6 <_vfiprintf_r+0x4e>
 80106ac:	f04f 30ff 	mov.w	r0, #4294967295
 80106b0:	b01d      	add	sp, #116	@ 0x74
 80106b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106b6:	89ab      	ldrh	r3, [r5, #12]
 80106b8:	0598      	lsls	r0, r3, #22
 80106ba:	d4f7      	bmi.n	80106ac <_vfiprintf_r+0x44>
 80106bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106be:	f7ff fd23 	bl	8010108 <__retarget_lock_release_recursive>
 80106c2:	e7f3      	b.n	80106ac <_vfiprintf_r+0x44>
 80106c4:	2300      	movs	r3, #0
 80106c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80106c8:	2320      	movs	r3, #32
 80106ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80106ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80106d2:	2330      	movs	r3, #48	@ 0x30
 80106d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010884 <_vfiprintf_r+0x21c>
 80106d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106dc:	f04f 0901 	mov.w	r9, #1
 80106e0:	4623      	mov	r3, r4
 80106e2:	469a      	mov	sl, r3
 80106e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106e8:	b10a      	cbz	r2, 80106ee <_vfiprintf_r+0x86>
 80106ea:	2a25      	cmp	r2, #37	@ 0x25
 80106ec:	d1f9      	bne.n	80106e2 <_vfiprintf_r+0x7a>
 80106ee:	ebba 0b04 	subs.w	fp, sl, r4
 80106f2:	d00b      	beq.n	801070c <_vfiprintf_r+0xa4>
 80106f4:	465b      	mov	r3, fp
 80106f6:	4622      	mov	r2, r4
 80106f8:	4629      	mov	r1, r5
 80106fa:	4630      	mov	r0, r6
 80106fc:	f7ff ffa1 	bl	8010642 <__sfputs_r>
 8010700:	3001      	adds	r0, #1
 8010702:	f000 80a7 	beq.w	8010854 <_vfiprintf_r+0x1ec>
 8010706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010708:	445a      	add	r2, fp
 801070a:	9209      	str	r2, [sp, #36]	@ 0x24
 801070c:	f89a 3000 	ldrb.w	r3, [sl]
 8010710:	2b00      	cmp	r3, #0
 8010712:	f000 809f 	beq.w	8010854 <_vfiprintf_r+0x1ec>
 8010716:	2300      	movs	r3, #0
 8010718:	f04f 32ff 	mov.w	r2, #4294967295
 801071c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010720:	f10a 0a01 	add.w	sl, sl, #1
 8010724:	9304      	str	r3, [sp, #16]
 8010726:	9307      	str	r3, [sp, #28]
 8010728:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801072c:	931a      	str	r3, [sp, #104]	@ 0x68
 801072e:	4654      	mov	r4, sl
 8010730:	2205      	movs	r2, #5
 8010732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010736:	4853      	ldr	r0, [pc, #332]	@ (8010884 <_vfiprintf_r+0x21c>)
 8010738:	f7ef fdea 	bl	8000310 <memchr>
 801073c:	9a04      	ldr	r2, [sp, #16]
 801073e:	b9d8      	cbnz	r0, 8010778 <_vfiprintf_r+0x110>
 8010740:	06d1      	lsls	r1, r2, #27
 8010742:	bf44      	itt	mi
 8010744:	2320      	movmi	r3, #32
 8010746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801074a:	0713      	lsls	r3, r2, #28
 801074c:	bf44      	itt	mi
 801074e:	232b      	movmi	r3, #43	@ 0x2b
 8010750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010754:	f89a 3000 	ldrb.w	r3, [sl]
 8010758:	2b2a      	cmp	r3, #42	@ 0x2a
 801075a:	d015      	beq.n	8010788 <_vfiprintf_r+0x120>
 801075c:	9a07      	ldr	r2, [sp, #28]
 801075e:	4654      	mov	r4, sl
 8010760:	2000      	movs	r0, #0
 8010762:	f04f 0c0a 	mov.w	ip, #10
 8010766:	4621      	mov	r1, r4
 8010768:	f811 3b01 	ldrb.w	r3, [r1], #1
 801076c:	3b30      	subs	r3, #48	@ 0x30
 801076e:	2b09      	cmp	r3, #9
 8010770:	d94b      	bls.n	801080a <_vfiprintf_r+0x1a2>
 8010772:	b1b0      	cbz	r0, 80107a2 <_vfiprintf_r+0x13a>
 8010774:	9207      	str	r2, [sp, #28]
 8010776:	e014      	b.n	80107a2 <_vfiprintf_r+0x13a>
 8010778:	eba0 0308 	sub.w	r3, r0, r8
 801077c:	fa09 f303 	lsl.w	r3, r9, r3
 8010780:	4313      	orrs	r3, r2
 8010782:	9304      	str	r3, [sp, #16]
 8010784:	46a2      	mov	sl, r4
 8010786:	e7d2      	b.n	801072e <_vfiprintf_r+0xc6>
 8010788:	9b03      	ldr	r3, [sp, #12]
 801078a:	1d19      	adds	r1, r3, #4
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	9103      	str	r1, [sp, #12]
 8010790:	2b00      	cmp	r3, #0
 8010792:	bfbb      	ittet	lt
 8010794:	425b      	neglt	r3, r3
 8010796:	f042 0202 	orrlt.w	r2, r2, #2
 801079a:	9307      	strge	r3, [sp, #28]
 801079c:	9307      	strlt	r3, [sp, #28]
 801079e:	bfb8      	it	lt
 80107a0:	9204      	strlt	r2, [sp, #16]
 80107a2:	7823      	ldrb	r3, [r4, #0]
 80107a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80107a6:	d10a      	bne.n	80107be <_vfiprintf_r+0x156>
 80107a8:	7863      	ldrb	r3, [r4, #1]
 80107aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80107ac:	d132      	bne.n	8010814 <_vfiprintf_r+0x1ac>
 80107ae:	9b03      	ldr	r3, [sp, #12]
 80107b0:	1d1a      	adds	r2, r3, #4
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	9203      	str	r2, [sp, #12]
 80107b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80107ba:	3402      	adds	r4, #2
 80107bc:	9305      	str	r3, [sp, #20]
 80107be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010894 <_vfiprintf_r+0x22c>
 80107c2:	7821      	ldrb	r1, [r4, #0]
 80107c4:	2203      	movs	r2, #3
 80107c6:	4650      	mov	r0, sl
 80107c8:	f7ef fda2 	bl	8000310 <memchr>
 80107cc:	b138      	cbz	r0, 80107de <_vfiprintf_r+0x176>
 80107ce:	9b04      	ldr	r3, [sp, #16]
 80107d0:	eba0 000a 	sub.w	r0, r0, sl
 80107d4:	2240      	movs	r2, #64	@ 0x40
 80107d6:	4082      	lsls	r2, r0
 80107d8:	4313      	orrs	r3, r2
 80107da:	3401      	adds	r4, #1
 80107dc:	9304      	str	r3, [sp, #16]
 80107de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107e2:	4829      	ldr	r0, [pc, #164]	@ (8010888 <_vfiprintf_r+0x220>)
 80107e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107e8:	2206      	movs	r2, #6
 80107ea:	f7ef fd91 	bl	8000310 <memchr>
 80107ee:	2800      	cmp	r0, #0
 80107f0:	d03f      	beq.n	8010872 <_vfiprintf_r+0x20a>
 80107f2:	4b26      	ldr	r3, [pc, #152]	@ (801088c <_vfiprintf_r+0x224>)
 80107f4:	bb1b      	cbnz	r3, 801083e <_vfiprintf_r+0x1d6>
 80107f6:	9b03      	ldr	r3, [sp, #12]
 80107f8:	3307      	adds	r3, #7
 80107fa:	f023 0307 	bic.w	r3, r3, #7
 80107fe:	3308      	adds	r3, #8
 8010800:	9303      	str	r3, [sp, #12]
 8010802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010804:	443b      	add	r3, r7
 8010806:	9309      	str	r3, [sp, #36]	@ 0x24
 8010808:	e76a      	b.n	80106e0 <_vfiprintf_r+0x78>
 801080a:	fb0c 3202 	mla	r2, ip, r2, r3
 801080e:	460c      	mov	r4, r1
 8010810:	2001      	movs	r0, #1
 8010812:	e7a8      	b.n	8010766 <_vfiprintf_r+0xfe>
 8010814:	2300      	movs	r3, #0
 8010816:	3401      	adds	r4, #1
 8010818:	9305      	str	r3, [sp, #20]
 801081a:	4619      	mov	r1, r3
 801081c:	f04f 0c0a 	mov.w	ip, #10
 8010820:	4620      	mov	r0, r4
 8010822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010826:	3a30      	subs	r2, #48	@ 0x30
 8010828:	2a09      	cmp	r2, #9
 801082a:	d903      	bls.n	8010834 <_vfiprintf_r+0x1cc>
 801082c:	2b00      	cmp	r3, #0
 801082e:	d0c6      	beq.n	80107be <_vfiprintf_r+0x156>
 8010830:	9105      	str	r1, [sp, #20]
 8010832:	e7c4      	b.n	80107be <_vfiprintf_r+0x156>
 8010834:	fb0c 2101 	mla	r1, ip, r1, r2
 8010838:	4604      	mov	r4, r0
 801083a:	2301      	movs	r3, #1
 801083c:	e7f0      	b.n	8010820 <_vfiprintf_r+0x1b8>
 801083e:	ab03      	add	r3, sp, #12
 8010840:	9300      	str	r3, [sp, #0]
 8010842:	462a      	mov	r2, r5
 8010844:	4b12      	ldr	r3, [pc, #72]	@ (8010890 <_vfiprintf_r+0x228>)
 8010846:	a904      	add	r1, sp, #16
 8010848:	4630      	mov	r0, r6
 801084a:	f3af 8000 	nop.w
 801084e:	4607      	mov	r7, r0
 8010850:	1c78      	adds	r0, r7, #1
 8010852:	d1d6      	bne.n	8010802 <_vfiprintf_r+0x19a>
 8010854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010856:	07d9      	lsls	r1, r3, #31
 8010858:	d405      	bmi.n	8010866 <_vfiprintf_r+0x1fe>
 801085a:	89ab      	ldrh	r3, [r5, #12]
 801085c:	059a      	lsls	r2, r3, #22
 801085e:	d402      	bmi.n	8010866 <_vfiprintf_r+0x1fe>
 8010860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010862:	f7ff fc51 	bl	8010108 <__retarget_lock_release_recursive>
 8010866:	89ab      	ldrh	r3, [r5, #12]
 8010868:	065b      	lsls	r3, r3, #25
 801086a:	f53f af1f 	bmi.w	80106ac <_vfiprintf_r+0x44>
 801086e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010870:	e71e      	b.n	80106b0 <_vfiprintf_r+0x48>
 8010872:	ab03      	add	r3, sp, #12
 8010874:	9300      	str	r3, [sp, #0]
 8010876:	462a      	mov	r2, r5
 8010878:	4b05      	ldr	r3, [pc, #20]	@ (8010890 <_vfiprintf_r+0x228>)
 801087a:	a904      	add	r1, sp, #16
 801087c:	4630      	mov	r0, r6
 801087e:	f000 f879 	bl	8010974 <_printf_i>
 8010882:	e7e4      	b.n	801084e <_vfiprintf_r+0x1e6>
 8010884:	08012473 	.word	0x08012473
 8010888:	0801247d 	.word	0x0801247d
 801088c:	00000000 	.word	0x00000000
 8010890:	08010643 	.word	0x08010643
 8010894:	08012479 	.word	0x08012479

08010898 <_printf_common>:
 8010898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801089c:	4616      	mov	r6, r2
 801089e:	4698      	mov	r8, r3
 80108a0:	688a      	ldr	r2, [r1, #8]
 80108a2:	690b      	ldr	r3, [r1, #16]
 80108a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80108a8:	4293      	cmp	r3, r2
 80108aa:	bfb8      	it	lt
 80108ac:	4613      	movlt	r3, r2
 80108ae:	6033      	str	r3, [r6, #0]
 80108b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80108b4:	4607      	mov	r7, r0
 80108b6:	460c      	mov	r4, r1
 80108b8:	b10a      	cbz	r2, 80108be <_printf_common+0x26>
 80108ba:	3301      	adds	r3, #1
 80108bc:	6033      	str	r3, [r6, #0]
 80108be:	6823      	ldr	r3, [r4, #0]
 80108c0:	0699      	lsls	r1, r3, #26
 80108c2:	bf42      	ittt	mi
 80108c4:	6833      	ldrmi	r3, [r6, #0]
 80108c6:	3302      	addmi	r3, #2
 80108c8:	6033      	strmi	r3, [r6, #0]
 80108ca:	6825      	ldr	r5, [r4, #0]
 80108cc:	f015 0506 	ands.w	r5, r5, #6
 80108d0:	d106      	bne.n	80108e0 <_printf_common+0x48>
 80108d2:	f104 0a19 	add.w	sl, r4, #25
 80108d6:	68e3      	ldr	r3, [r4, #12]
 80108d8:	6832      	ldr	r2, [r6, #0]
 80108da:	1a9b      	subs	r3, r3, r2
 80108dc:	42ab      	cmp	r3, r5
 80108de:	dc26      	bgt.n	801092e <_printf_common+0x96>
 80108e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80108e4:	6822      	ldr	r2, [r4, #0]
 80108e6:	3b00      	subs	r3, #0
 80108e8:	bf18      	it	ne
 80108ea:	2301      	movne	r3, #1
 80108ec:	0692      	lsls	r2, r2, #26
 80108ee:	d42b      	bmi.n	8010948 <_printf_common+0xb0>
 80108f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80108f4:	4641      	mov	r1, r8
 80108f6:	4638      	mov	r0, r7
 80108f8:	47c8      	blx	r9
 80108fa:	3001      	adds	r0, #1
 80108fc:	d01e      	beq.n	801093c <_printf_common+0xa4>
 80108fe:	6823      	ldr	r3, [r4, #0]
 8010900:	6922      	ldr	r2, [r4, #16]
 8010902:	f003 0306 	and.w	r3, r3, #6
 8010906:	2b04      	cmp	r3, #4
 8010908:	bf02      	ittt	eq
 801090a:	68e5      	ldreq	r5, [r4, #12]
 801090c:	6833      	ldreq	r3, [r6, #0]
 801090e:	1aed      	subeq	r5, r5, r3
 8010910:	68a3      	ldr	r3, [r4, #8]
 8010912:	bf0c      	ite	eq
 8010914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010918:	2500      	movne	r5, #0
 801091a:	4293      	cmp	r3, r2
 801091c:	bfc4      	itt	gt
 801091e:	1a9b      	subgt	r3, r3, r2
 8010920:	18ed      	addgt	r5, r5, r3
 8010922:	2600      	movs	r6, #0
 8010924:	341a      	adds	r4, #26
 8010926:	42b5      	cmp	r5, r6
 8010928:	d11a      	bne.n	8010960 <_printf_common+0xc8>
 801092a:	2000      	movs	r0, #0
 801092c:	e008      	b.n	8010940 <_printf_common+0xa8>
 801092e:	2301      	movs	r3, #1
 8010930:	4652      	mov	r2, sl
 8010932:	4641      	mov	r1, r8
 8010934:	4638      	mov	r0, r7
 8010936:	47c8      	blx	r9
 8010938:	3001      	adds	r0, #1
 801093a:	d103      	bne.n	8010944 <_printf_common+0xac>
 801093c:	f04f 30ff 	mov.w	r0, #4294967295
 8010940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010944:	3501      	adds	r5, #1
 8010946:	e7c6      	b.n	80108d6 <_printf_common+0x3e>
 8010948:	18e1      	adds	r1, r4, r3
 801094a:	1c5a      	adds	r2, r3, #1
 801094c:	2030      	movs	r0, #48	@ 0x30
 801094e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010952:	4422      	add	r2, r4
 8010954:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010958:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801095c:	3302      	adds	r3, #2
 801095e:	e7c7      	b.n	80108f0 <_printf_common+0x58>
 8010960:	2301      	movs	r3, #1
 8010962:	4622      	mov	r2, r4
 8010964:	4641      	mov	r1, r8
 8010966:	4638      	mov	r0, r7
 8010968:	47c8      	blx	r9
 801096a:	3001      	adds	r0, #1
 801096c:	d0e6      	beq.n	801093c <_printf_common+0xa4>
 801096e:	3601      	adds	r6, #1
 8010970:	e7d9      	b.n	8010926 <_printf_common+0x8e>
	...

08010974 <_printf_i>:
 8010974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010978:	7e0f      	ldrb	r7, [r1, #24]
 801097a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801097c:	2f78      	cmp	r7, #120	@ 0x78
 801097e:	4691      	mov	r9, r2
 8010980:	4680      	mov	r8, r0
 8010982:	460c      	mov	r4, r1
 8010984:	469a      	mov	sl, r3
 8010986:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801098a:	d807      	bhi.n	801099c <_printf_i+0x28>
 801098c:	2f62      	cmp	r7, #98	@ 0x62
 801098e:	d80a      	bhi.n	80109a6 <_printf_i+0x32>
 8010990:	2f00      	cmp	r7, #0
 8010992:	f000 80d1 	beq.w	8010b38 <_printf_i+0x1c4>
 8010996:	2f58      	cmp	r7, #88	@ 0x58
 8010998:	f000 80b8 	beq.w	8010b0c <_printf_i+0x198>
 801099c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80109a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80109a4:	e03a      	b.n	8010a1c <_printf_i+0xa8>
 80109a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80109aa:	2b15      	cmp	r3, #21
 80109ac:	d8f6      	bhi.n	801099c <_printf_i+0x28>
 80109ae:	a101      	add	r1, pc, #4	@ (adr r1, 80109b4 <_printf_i+0x40>)
 80109b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80109b4:	08010a0d 	.word	0x08010a0d
 80109b8:	08010a21 	.word	0x08010a21
 80109bc:	0801099d 	.word	0x0801099d
 80109c0:	0801099d 	.word	0x0801099d
 80109c4:	0801099d 	.word	0x0801099d
 80109c8:	0801099d 	.word	0x0801099d
 80109cc:	08010a21 	.word	0x08010a21
 80109d0:	0801099d 	.word	0x0801099d
 80109d4:	0801099d 	.word	0x0801099d
 80109d8:	0801099d 	.word	0x0801099d
 80109dc:	0801099d 	.word	0x0801099d
 80109e0:	08010b1f 	.word	0x08010b1f
 80109e4:	08010a4b 	.word	0x08010a4b
 80109e8:	08010ad9 	.word	0x08010ad9
 80109ec:	0801099d 	.word	0x0801099d
 80109f0:	0801099d 	.word	0x0801099d
 80109f4:	08010b41 	.word	0x08010b41
 80109f8:	0801099d 	.word	0x0801099d
 80109fc:	08010a4b 	.word	0x08010a4b
 8010a00:	0801099d 	.word	0x0801099d
 8010a04:	0801099d 	.word	0x0801099d
 8010a08:	08010ae1 	.word	0x08010ae1
 8010a0c:	6833      	ldr	r3, [r6, #0]
 8010a0e:	1d1a      	adds	r2, r3, #4
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	6032      	str	r2, [r6, #0]
 8010a14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010a1c:	2301      	movs	r3, #1
 8010a1e:	e09c      	b.n	8010b5a <_printf_i+0x1e6>
 8010a20:	6833      	ldr	r3, [r6, #0]
 8010a22:	6820      	ldr	r0, [r4, #0]
 8010a24:	1d19      	adds	r1, r3, #4
 8010a26:	6031      	str	r1, [r6, #0]
 8010a28:	0606      	lsls	r6, r0, #24
 8010a2a:	d501      	bpl.n	8010a30 <_printf_i+0xbc>
 8010a2c:	681d      	ldr	r5, [r3, #0]
 8010a2e:	e003      	b.n	8010a38 <_printf_i+0xc4>
 8010a30:	0645      	lsls	r5, r0, #25
 8010a32:	d5fb      	bpl.n	8010a2c <_printf_i+0xb8>
 8010a34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010a38:	2d00      	cmp	r5, #0
 8010a3a:	da03      	bge.n	8010a44 <_printf_i+0xd0>
 8010a3c:	232d      	movs	r3, #45	@ 0x2d
 8010a3e:	426d      	negs	r5, r5
 8010a40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a44:	4858      	ldr	r0, [pc, #352]	@ (8010ba8 <_printf_i+0x234>)
 8010a46:	230a      	movs	r3, #10
 8010a48:	e011      	b.n	8010a6e <_printf_i+0xfa>
 8010a4a:	6821      	ldr	r1, [r4, #0]
 8010a4c:	6833      	ldr	r3, [r6, #0]
 8010a4e:	0608      	lsls	r0, r1, #24
 8010a50:	f853 5b04 	ldr.w	r5, [r3], #4
 8010a54:	d402      	bmi.n	8010a5c <_printf_i+0xe8>
 8010a56:	0649      	lsls	r1, r1, #25
 8010a58:	bf48      	it	mi
 8010a5a:	b2ad      	uxthmi	r5, r5
 8010a5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8010a5e:	4852      	ldr	r0, [pc, #328]	@ (8010ba8 <_printf_i+0x234>)
 8010a60:	6033      	str	r3, [r6, #0]
 8010a62:	bf14      	ite	ne
 8010a64:	230a      	movne	r3, #10
 8010a66:	2308      	moveq	r3, #8
 8010a68:	2100      	movs	r1, #0
 8010a6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010a6e:	6866      	ldr	r6, [r4, #4]
 8010a70:	60a6      	str	r6, [r4, #8]
 8010a72:	2e00      	cmp	r6, #0
 8010a74:	db05      	blt.n	8010a82 <_printf_i+0x10e>
 8010a76:	6821      	ldr	r1, [r4, #0]
 8010a78:	432e      	orrs	r6, r5
 8010a7a:	f021 0104 	bic.w	r1, r1, #4
 8010a7e:	6021      	str	r1, [r4, #0]
 8010a80:	d04b      	beq.n	8010b1a <_printf_i+0x1a6>
 8010a82:	4616      	mov	r6, r2
 8010a84:	fbb5 f1f3 	udiv	r1, r5, r3
 8010a88:	fb03 5711 	mls	r7, r3, r1, r5
 8010a8c:	5dc7      	ldrb	r7, [r0, r7]
 8010a8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010a92:	462f      	mov	r7, r5
 8010a94:	42bb      	cmp	r3, r7
 8010a96:	460d      	mov	r5, r1
 8010a98:	d9f4      	bls.n	8010a84 <_printf_i+0x110>
 8010a9a:	2b08      	cmp	r3, #8
 8010a9c:	d10b      	bne.n	8010ab6 <_printf_i+0x142>
 8010a9e:	6823      	ldr	r3, [r4, #0]
 8010aa0:	07df      	lsls	r7, r3, #31
 8010aa2:	d508      	bpl.n	8010ab6 <_printf_i+0x142>
 8010aa4:	6923      	ldr	r3, [r4, #16]
 8010aa6:	6861      	ldr	r1, [r4, #4]
 8010aa8:	4299      	cmp	r1, r3
 8010aaa:	bfde      	ittt	le
 8010aac:	2330      	movle	r3, #48	@ 0x30
 8010aae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010ab2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010ab6:	1b92      	subs	r2, r2, r6
 8010ab8:	6122      	str	r2, [r4, #16]
 8010aba:	f8cd a000 	str.w	sl, [sp]
 8010abe:	464b      	mov	r3, r9
 8010ac0:	aa03      	add	r2, sp, #12
 8010ac2:	4621      	mov	r1, r4
 8010ac4:	4640      	mov	r0, r8
 8010ac6:	f7ff fee7 	bl	8010898 <_printf_common>
 8010aca:	3001      	adds	r0, #1
 8010acc:	d14a      	bne.n	8010b64 <_printf_i+0x1f0>
 8010ace:	f04f 30ff 	mov.w	r0, #4294967295
 8010ad2:	b004      	add	sp, #16
 8010ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ad8:	6823      	ldr	r3, [r4, #0]
 8010ada:	f043 0320 	orr.w	r3, r3, #32
 8010ade:	6023      	str	r3, [r4, #0]
 8010ae0:	4832      	ldr	r0, [pc, #200]	@ (8010bac <_printf_i+0x238>)
 8010ae2:	2778      	movs	r7, #120	@ 0x78
 8010ae4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010ae8:	6823      	ldr	r3, [r4, #0]
 8010aea:	6831      	ldr	r1, [r6, #0]
 8010aec:	061f      	lsls	r7, r3, #24
 8010aee:	f851 5b04 	ldr.w	r5, [r1], #4
 8010af2:	d402      	bmi.n	8010afa <_printf_i+0x186>
 8010af4:	065f      	lsls	r7, r3, #25
 8010af6:	bf48      	it	mi
 8010af8:	b2ad      	uxthmi	r5, r5
 8010afa:	6031      	str	r1, [r6, #0]
 8010afc:	07d9      	lsls	r1, r3, #31
 8010afe:	bf44      	itt	mi
 8010b00:	f043 0320 	orrmi.w	r3, r3, #32
 8010b04:	6023      	strmi	r3, [r4, #0]
 8010b06:	b11d      	cbz	r5, 8010b10 <_printf_i+0x19c>
 8010b08:	2310      	movs	r3, #16
 8010b0a:	e7ad      	b.n	8010a68 <_printf_i+0xf4>
 8010b0c:	4826      	ldr	r0, [pc, #152]	@ (8010ba8 <_printf_i+0x234>)
 8010b0e:	e7e9      	b.n	8010ae4 <_printf_i+0x170>
 8010b10:	6823      	ldr	r3, [r4, #0]
 8010b12:	f023 0320 	bic.w	r3, r3, #32
 8010b16:	6023      	str	r3, [r4, #0]
 8010b18:	e7f6      	b.n	8010b08 <_printf_i+0x194>
 8010b1a:	4616      	mov	r6, r2
 8010b1c:	e7bd      	b.n	8010a9a <_printf_i+0x126>
 8010b1e:	6833      	ldr	r3, [r6, #0]
 8010b20:	6825      	ldr	r5, [r4, #0]
 8010b22:	6961      	ldr	r1, [r4, #20]
 8010b24:	1d18      	adds	r0, r3, #4
 8010b26:	6030      	str	r0, [r6, #0]
 8010b28:	062e      	lsls	r6, r5, #24
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	d501      	bpl.n	8010b32 <_printf_i+0x1be>
 8010b2e:	6019      	str	r1, [r3, #0]
 8010b30:	e002      	b.n	8010b38 <_printf_i+0x1c4>
 8010b32:	0668      	lsls	r0, r5, #25
 8010b34:	d5fb      	bpl.n	8010b2e <_printf_i+0x1ba>
 8010b36:	8019      	strh	r1, [r3, #0]
 8010b38:	2300      	movs	r3, #0
 8010b3a:	6123      	str	r3, [r4, #16]
 8010b3c:	4616      	mov	r6, r2
 8010b3e:	e7bc      	b.n	8010aba <_printf_i+0x146>
 8010b40:	6833      	ldr	r3, [r6, #0]
 8010b42:	1d1a      	adds	r2, r3, #4
 8010b44:	6032      	str	r2, [r6, #0]
 8010b46:	681e      	ldr	r6, [r3, #0]
 8010b48:	6862      	ldr	r2, [r4, #4]
 8010b4a:	2100      	movs	r1, #0
 8010b4c:	4630      	mov	r0, r6
 8010b4e:	f7ef fbdf 	bl	8000310 <memchr>
 8010b52:	b108      	cbz	r0, 8010b58 <_printf_i+0x1e4>
 8010b54:	1b80      	subs	r0, r0, r6
 8010b56:	6060      	str	r0, [r4, #4]
 8010b58:	6863      	ldr	r3, [r4, #4]
 8010b5a:	6123      	str	r3, [r4, #16]
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b62:	e7aa      	b.n	8010aba <_printf_i+0x146>
 8010b64:	6923      	ldr	r3, [r4, #16]
 8010b66:	4632      	mov	r2, r6
 8010b68:	4649      	mov	r1, r9
 8010b6a:	4640      	mov	r0, r8
 8010b6c:	47d0      	blx	sl
 8010b6e:	3001      	adds	r0, #1
 8010b70:	d0ad      	beq.n	8010ace <_printf_i+0x15a>
 8010b72:	6823      	ldr	r3, [r4, #0]
 8010b74:	079b      	lsls	r3, r3, #30
 8010b76:	d413      	bmi.n	8010ba0 <_printf_i+0x22c>
 8010b78:	68e0      	ldr	r0, [r4, #12]
 8010b7a:	9b03      	ldr	r3, [sp, #12]
 8010b7c:	4298      	cmp	r0, r3
 8010b7e:	bfb8      	it	lt
 8010b80:	4618      	movlt	r0, r3
 8010b82:	e7a6      	b.n	8010ad2 <_printf_i+0x15e>
 8010b84:	2301      	movs	r3, #1
 8010b86:	4632      	mov	r2, r6
 8010b88:	4649      	mov	r1, r9
 8010b8a:	4640      	mov	r0, r8
 8010b8c:	47d0      	blx	sl
 8010b8e:	3001      	adds	r0, #1
 8010b90:	d09d      	beq.n	8010ace <_printf_i+0x15a>
 8010b92:	3501      	adds	r5, #1
 8010b94:	68e3      	ldr	r3, [r4, #12]
 8010b96:	9903      	ldr	r1, [sp, #12]
 8010b98:	1a5b      	subs	r3, r3, r1
 8010b9a:	42ab      	cmp	r3, r5
 8010b9c:	dcf2      	bgt.n	8010b84 <_printf_i+0x210>
 8010b9e:	e7eb      	b.n	8010b78 <_printf_i+0x204>
 8010ba0:	2500      	movs	r5, #0
 8010ba2:	f104 0619 	add.w	r6, r4, #25
 8010ba6:	e7f5      	b.n	8010b94 <_printf_i+0x220>
 8010ba8:	08012484 	.word	0x08012484
 8010bac:	08012495 	.word	0x08012495

08010bb0 <__sflush_r>:
 8010bb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bb8:	0716      	lsls	r6, r2, #28
 8010bba:	4605      	mov	r5, r0
 8010bbc:	460c      	mov	r4, r1
 8010bbe:	d454      	bmi.n	8010c6a <__sflush_r+0xba>
 8010bc0:	684b      	ldr	r3, [r1, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	dc02      	bgt.n	8010bcc <__sflush_r+0x1c>
 8010bc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	dd48      	ble.n	8010c5e <__sflush_r+0xae>
 8010bcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010bce:	2e00      	cmp	r6, #0
 8010bd0:	d045      	beq.n	8010c5e <__sflush_r+0xae>
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010bd8:	682f      	ldr	r7, [r5, #0]
 8010bda:	6a21      	ldr	r1, [r4, #32]
 8010bdc:	602b      	str	r3, [r5, #0]
 8010bde:	d030      	beq.n	8010c42 <__sflush_r+0x92>
 8010be0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010be2:	89a3      	ldrh	r3, [r4, #12]
 8010be4:	0759      	lsls	r1, r3, #29
 8010be6:	d505      	bpl.n	8010bf4 <__sflush_r+0x44>
 8010be8:	6863      	ldr	r3, [r4, #4]
 8010bea:	1ad2      	subs	r2, r2, r3
 8010bec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010bee:	b10b      	cbz	r3, 8010bf4 <__sflush_r+0x44>
 8010bf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010bf2:	1ad2      	subs	r2, r2, r3
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010bf8:	6a21      	ldr	r1, [r4, #32]
 8010bfa:	4628      	mov	r0, r5
 8010bfc:	47b0      	blx	r6
 8010bfe:	1c43      	adds	r3, r0, #1
 8010c00:	89a3      	ldrh	r3, [r4, #12]
 8010c02:	d106      	bne.n	8010c12 <__sflush_r+0x62>
 8010c04:	6829      	ldr	r1, [r5, #0]
 8010c06:	291d      	cmp	r1, #29
 8010c08:	d82b      	bhi.n	8010c62 <__sflush_r+0xb2>
 8010c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8010cb4 <__sflush_r+0x104>)
 8010c0c:	40ca      	lsrs	r2, r1
 8010c0e:	07d6      	lsls	r6, r2, #31
 8010c10:	d527      	bpl.n	8010c62 <__sflush_r+0xb2>
 8010c12:	2200      	movs	r2, #0
 8010c14:	6062      	str	r2, [r4, #4]
 8010c16:	04d9      	lsls	r1, r3, #19
 8010c18:	6922      	ldr	r2, [r4, #16]
 8010c1a:	6022      	str	r2, [r4, #0]
 8010c1c:	d504      	bpl.n	8010c28 <__sflush_r+0x78>
 8010c1e:	1c42      	adds	r2, r0, #1
 8010c20:	d101      	bne.n	8010c26 <__sflush_r+0x76>
 8010c22:	682b      	ldr	r3, [r5, #0]
 8010c24:	b903      	cbnz	r3, 8010c28 <__sflush_r+0x78>
 8010c26:	6560      	str	r0, [r4, #84]	@ 0x54
 8010c28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c2a:	602f      	str	r7, [r5, #0]
 8010c2c:	b1b9      	cbz	r1, 8010c5e <__sflush_r+0xae>
 8010c2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c32:	4299      	cmp	r1, r3
 8010c34:	d002      	beq.n	8010c3c <__sflush_r+0x8c>
 8010c36:	4628      	mov	r0, r5
 8010c38:	f7ff fa94 	bl	8010164 <_free_r>
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c40:	e00d      	b.n	8010c5e <__sflush_r+0xae>
 8010c42:	2301      	movs	r3, #1
 8010c44:	4628      	mov	r0, r5
 8010c46:	47b0      	blx	r6
 8010c48:	4602      	mov	r2, r0
 8010c4a:	1c50      	adds	r0, r2, #1
 8010c4c:	d1c9      	bne.n	8010be2 <__sflush_r+0x32>
 8010c4e:	682b      	ldr	r3, [r5, #0]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d0c6      	beq.n	8010be2 <__sflush_r+0x32>
 8010c54:	2b1d      	cmp	r3, #29
 8010c56:	d001      	beq.n	8010c5c <__sflush_r+0xac>
 8010c58:	2b16      	cmp	r3, #22
 8010c5a:	d11e      	bne.n	8010c9a <__sflush_r+0xea>
 8010c5c:	602f      	str	r7, [r5, #0]
 8010c5e:	2000      	movs	r0, #0
 8010c60:	e022      	b.n	8010ca8 <__sflush_r+0xf8>
 8010c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c66:	b21b      	sxth	r3, r3
 8010c68:	e01b      	b.n	8010ca2 <__sflush_r+0xf2>
 8010c6a:	690f      	ldr	r7, [r1, #16]
 8010c6c:	2f00      	cmp	r7, #0
 8010c6e:	d0f6      	beq.n	8010c5e <__sflush_r+0xae>
 8010c70:	0793      	lsls	r3, r2, #30
 8010c72:	680e      	ldr	r6, [r1, #0]
 8010c74:	bf08      	it	eq
 8010c76:	694b      	ldreq	r3, [r1, #20]
 8010c78:	600f      	str	r7, [r1, #0]
 8010c7a:	bf18      	it	ne
 8010c7c:	2300      	movne	r3, #0
 8010c7e:	eba6 0807 	sub.w	r8, r6, r7
 8010c82:	608b      	str	r3, [r1, #8]
 8010c84:	f1b8 0f00 	cmp.w	r8, #0
 8010c88:	dde9      	ble.n	8010c5e <__sflush_r+0xae>
 8010c8a:	6a21      	ldr	r1, [r4, #32]
 8010c8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010c8e:	4643      	mov	r3, r8
 8010c90:	463a      	mov	r2, r7
 8010c92:	4628      	mov	r0, r5
 8010c94:	47b0      	blx	r6
 8010c96:	2800      	cmp	r0, #0
 8010c98:	dc08      	bgt.n	8010cac <__sflush_r+0xfc>
 8010c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ca2:	81a3      	strh	r3, [r4, #12]
 8010ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cac:	4407      	add	r7, r0
 8010cae:	eba8 0800 	sub.w	r8, r8, r0
 8010cb2:	e7e7      	b.n	8010c84 <__sflush_r+0xd4>
 8010cb4:	20400001 	.word	0x20400001

08010cb8 <_fflush_r>:
 8010cb8:	b538      	push	{r3, r4, r5, lr}
 8010cba:	690b      	ldr	r3, [r1, #16]
 8010cbc:	4605      	mov	r5, r0
 8010cbe:	460c      	mov	r4, r1
 8010cc0:	b913      	cbnz	r3, 8010cc8 <_fflush_r+0x10>
 8010cc2:	2500      	movs	r5, #0
 8010cc4:	4628      	mov	r0, r5
 8010cc6:	bd38      	pop	{r3, r4, r5, pc}
 8010cc8:	b118      	cbz	r0, 8010cd2 <_fflush_r+0x1a>
 8010cca:	6a03      	ldr	r3, [r0, #32]
 8010ccc:	b90b      	cbnz	r3, 8010cd2 <_fflush_r+0x1a>
 8010cce:	f7fe ff65 	bl	800fb9c <__sinit>
 8010cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d0f3      	beq.n	8010cc2 <_fflush_r+0xa>
 8010cda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010cdc:	07d0      	lsls	r0, r2, #31
 8010cde:	d404      	bmi.n	8010cea <_fflush_r+0x32>
 8010ce0:	0599      	lsls	r1, r3, #22
 8010ce2:	d402      	bmi.n	8010cea <_fflush_r+0x32>
 8010ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ce6:	f7ff fa0e 	bl	8010106 <__retarget_lock_acquire_recursive>
 8010cea:	4628      	mov	r0, r5
 8010cec:	4621      	mov	r1, r4
 8010cee:	f7ff ff5f 	bl	8010bb0 <__sflush_r>
 8010cf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cf4:	07da      	lsls	r2, r3, #31
 8010cf6:	4605      	mov	r5, r0
 8010cf8:	d4e4      	bmi.n	8010cc4 <_fflush_r+0xc>
 8010cfa:	89a3      	ldrh	r3, [r4, #12]
 8010cfc:	059b      	lsls	r3, r3, #22
 8010cfe:	d4e1      	bmi.n	8010cc4 <_fflush_r+0xc>
 8010d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d02:	f7ff fa01 	bl	8010108 <__retarget_lock_release_recursive>
 8010d06:	e7dd      	b.n	8010cc4 <_fflush_r+0xc>

08010d08 <fiprintf>:
 8010d08:	b40e      	push	{r1, r2, r3}
 8010d0a:	b503      	push	{r0, r1, lr}
 8010d0c:	4601      	mov	r1, r0
 8010d0e:	ab03      	add	r3, sp, #12
 8010d10:	4805      	ldr	r0, [pc, #20]	@ (8010d28 <fiprintf+0x20>)
 8010d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d16:	6800      	ldr	r0, [r0, #0]
 8010d18:	9301      	str	r3, [sp, #4]
 8010d1a:	f7ff fca5 	bl	8010668 <_vfiprintf_r>
 8010d1e:	b002      	add	sp, #8
 8010d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d24:	b003      	add	sp, #12
 8010d26:	4770      	bx	lr
 8010d28:	240000e8 	.word	0x240000e8

08010d2c <__swhatbuf_r>:
 8010d2c:	b570      	push	{r4, r5, r6, lr}
 8010d2e:	460c      	mov	r4, r1
 8010d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d34:	2900      	cmp	r1, #0
 8010d36:	b096      	sub	sp, #88	@ 0x58
 8010d38:	4615      	mov	r5, r2
 8010d3a:	461e      	mov	r6, r3
 8010d3c:	da0d      	bge.n	8010d5a <__swhatbuf_r+0x2e>
 8010d3e:	89a3      	ldrh	r3, [r4, #12]
 8010d40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d44:	f04f 0100 	mov.w	r1, #0
 8010d48:	bf14      	ite	ne
 8010d4a:	2340      	movne	r3, #64	@ 0x40
 8010d4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010d50:	2000      	movs	r0, #0
 8010d52:	6031      	str	r1, [r6, #0]
 8010d54:	602b      	str	r3, [r5, #0]
 8010d56:	b016      	add	sp, #88	@ 0x58
 8010d58:	bd70      	pop	{r4, r5, r6, pc}
 8010d5a:	466a      	mov	r2, sp
 8010d5c:	f000 f848 	bl	8010df0 <_fstat_r>
 8010d60:	2800      	cmp	r0, #0
 8010d62:	dbec      	blt.n	8010d3e <__swhatbuf_r+0x12>
 8010d64:	9901      	ldr	r1, [sp, #4]
 8010d66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010d6e:	4259      	negs	r1, r3
 8010d70:	4159      	adcs	r1, r3
 8010d72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d76:	e7eb      	b.n	8010d50 <__swhatbuf_r+0x24>

08010d78 <__smakebuf_r>:
 8010d78:	898b      	ldrh	r3, [r1, #12]
 8010d7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d7c:	079d      	lsls	r5, r3, #30
 8010d7e:	4606      	mov	r6, r0
 8010d80:	460c      	mov	r4, r1
 8010d82:	d507      	bpl.n	8010d94 <__smakebuf_r+0x1c>
 8010d84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010d88:	6023      	str	r3, [r4, #0]
 8010d8a:	6123      	str	r3, [r4, #16]
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	6163      	str	r3, [r4, #20]
 8010d90:	b003      	add	sp, #12
 8010d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d94:	ab01      	add	r3, sp, #4
 8010d96:	466a      	mov	r2, sp
 8010d98:	f7ff ffc8 	bl	8010d2c <__swhatbuf_r>
 8010d9c:	9f00      	ldr	r7, [sp, #0]
 8010d9e:	4605      	mov	r5, r0
 8010da0:	4639      	mov	r1, r7
 8010da2:	4630      	mov	r0, r6
 8010da4:	f7ff fa52 	bl	801024c <_malloc_r>
 8010da8:	b948      	cbnz	r0, 8010dbe <__smakebuf_r+0x46>
 8010daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dae:	059a      	lsls	r2, r3, #22
 8010db0:	d4ee      	bmi.n	8010d90 <__smakebuf_r+0x18>
 8010db2:	f023 0303 	bic.w	r3, r3, #3
 8010db6:	f043 0302 	orr.w	r3, r3, #2
 8010dba:	81a3      	strh	r3, [r4, #12]
 8010dbc:	e7e2      	b.n	8010d84 <__smakebuf_r+0xc>
 8010dbe:	89a3      	ldrh	r3, [r4, #12]
 8010dc0:	6020      	str	r0, [r4, #0]
 8010dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dc6:	81a3      	strh	r3, [r4, #12]
 8010dc8:	9b01      	ldr	r3, [sp, #4]
 8010dca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010dce:	b15b      	cbz	r3, 8010de8 <__smakebuf_r+0x70>
 8010dd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dd4:	4630      	mov	r0, r6
 8010dd6:	f000 f81d 	bl	8010e14 <_isatty_r>
 8010dda:	b128      	cbz	r0, 8010de8 <__smakebuf_r+0x70>
 8010ddc:	89a3      	ldrh	r3, [r4, #12]
 8010dde:	f023 0303 	bic.w	r3, r3, #3
 8010de2:	f043 0301 	orr.w	r3, r3, #1
 8010de6:	81a3      	strh	r3, [r4, #12]
 8010de8:	89a3      	ldrh	r3, [r4, #12]
 8010dea:	431d      	orrs	r5, r3
 8010dec:	81a5      	strh	r5, [r4, #12]
 8010dee:	e7cf      	b.n	8010d90 <__smakebuf_r+0x18>

08010df0 <_fstat_r>:
 8010df0:	b538      	push	{r3, r4, r5, lr}
 8010df2:	4d07      	ldr	r5, [pc, #28]	@ (8010e10 <_fstat_r+0x20>)
 8010df4:	2300      	movs	r3, #0
 8010df6:	4604      	mov	r4, r0
 8010df8:	4608      	mov	r0, r1
 8010dfa:	4611      	mov	r1, r2
 8010dfc:	602b      	str	r3, [r5, #0]
 8010dfe:	f7f0 fe75 	bl	8001aec <_fstat>
 8010e02:	1c43      	adds	r3, r0, #1
 8010e04:	d102      	bne.n	8010e0c <_fstat_r+0x1c>
 8010e06:	682b      	ldr	r3, [r5, #0]
 8010e08:	b103      	cbz	r3, 8010e0c <_fstat_r+0x1c>
 8010e0a:	6023      	str	r3, [r4, #0]
 8010e0c:	bd38      	pop	{r3, r4, r5, pc}
 8010e0e:	bf00      	nop
 8010e10:	24042e18 	.word	0x24042e18

08010e14 <_isatty_r>:
 8010e14:	b538      	push	{r3, r4, r5, lr}
 8010e16:	4d06      	ldr	r5, [pc, #24]	@ (8010e30 <_isatty_r+0x1c>)
 8010e18:	2300      	movs	r3, #0
 8010e1a:	4604      	mov	r4, r0
 8010e1c:	4608      	mov	r0, r1
 8010e1e:	602b      	str	r3, [r5, #0]
 8010e20:	f7f0 fe74 	bl	8001b0c <_isatty>
 8010e24:	1c43      	adds	r3, r0, #1
 8010e26:	d102      	bne.n	8010e2e <_isatty_r+0x1a>
 8010e28:	682b      	ldr	r3, [r5, #0]
 8010e2a:	b103      	cbz	r3, 8010e2e <_isatty_r+0x1a>
 8010e2c:	6023      	str	r3, [r4, #0]
 8010e2e:	bd38      	pop	{r3, r4, r5, pc}
 8010e30:	24042e18 	.word	0x24042e18

08010e34 <_sbrk_r>:
 8010e34:	b538      	push	{r3, r4, r5, lr}
 8010e36:	4d06      	ldr	r5, [pc, #24]	@ (8010e50 <_sbrk_r+0x1c>)
 8010e38:	2300      	movs	r3, #0
 8010e3a:	4604      	mov	r4, r0
 8010e3c:	4608      	mov	r0, r1
 8010e3e:	602b      	str	r3, [r5, #0]
 8010e40:	f7f0 fe7c 	bl	8001b3c <_sbrk>
 8010e44:	1c43      	adds	r3, r0, #1
 8010e46:	d102      	bne.n	8010e4e <_sbrk_r+0x1a>
 8010e48:	682b      	ldr	r3, [r5, #0]
 8010e4a:	b103      	cbz	r3, 8010e4e <_sbrk_r+0x1a>
 8010e4c:	6023      	str	r3, [r4, #0]
 8010e4e:	bd38      	pop	{r3, r4, r5, pc}
 8010e50:	24042e18 	.word	0x24042e18

08010e54 <abort>:
 8010e54:	b508      	push	{r3, lr}
 8010e56:	2006      	movs	r0, #6
 8010e58:	f000 f85a 	bl	8010f10 <raise>
 8010e5c:	2001      	movs	r0, #1
 8010e5e:	f7f0 fdf5 	bl	8001a4c <_exit>

08010e62 <_realloc_r>:
 8010e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e66:	4607      	mov	r7, r0
 8010e68:	4614      	mov	r4, r2
 8010e6a:	460d      	mov	r5, r1
 8010e6c:	b921      	cbnz	r1, 8010e78 <_realloc_r+0x16>
 8010e6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e72:	4611      	mov	r1, r2
 8010e74:	f7ff b9ea 	b.w	801024c <_malloc_r>
 8010e78:	b92a      	cbnz	r2, 8010e86 <_realloc_r+0x24>
 8010e7a:	f7ff f973 	bl	8010164 <_free_r>
 8010e7e:	4625      	mov	r5, r4
 8010e80:	4628      	mov	r0, r5
 8010e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e86:	f000 f85f 	bl	8010f48 <_malloc_usable_size_r>
 8010e8a:	4284      	cmp	r4, r0
 8010e8c:	4606      	mov	r6, r0
 8010e8e:	d802      	bhi.n	8010e96 <_realloc_r+0x34>
 8010e90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010e94:	d8f4      	bhi.n	8010e80 <_realloc_r+0x1e>
 8010e96:	4621      	mov	r1, r4
 8010e98:	4638      	mov	r0, r7
 8010e9a:	f7ff f9d7 	bl	801024c <_malloc_r>
 8010e9e:	4680      	mov	r8, r0
 8010ea0:	b908      	cbnz	r0, 8010ea6 <_realloc_r+0x44>
 8010ea2:	4645      	mov	r5, r8
 8010ea4:	e7ec      	b.n	8010e80 <_realloc_r+0x1e>
 8010ea6:	42b4      	cmp	r4, r6
 8010ea8:	4622      	mov	r2, r4
 8010eaa:	4629      	mov	r1, r5
 8010eac:	bf28      	it	cs
 8010eae:	4632      	movcs	r2, r6
 8010eb0:	f7ff f92b 	bl	801010a <memcpy>
 8010eb4:	4629      	mov	r1, r5
 8010eb6:	4638      	mov	r0, r7
 8010eb8:	f7ff f954 	bl	8010164 <_free_r>
 8010ebc:	e7f1      	b.n	8010ea2 <_realloc_r+0x40>

08010ebe <_raise_r>:
 8010ebe:	291f      	cmp	r1, #31
 8010ec0:	b538      	push	{r3, r4, r5, lr}
 8010ec2:	4605      	mov	r5, r0
 8010ec4:	460c      	mov	r4, r1
 8010ec6:	d904      	bls.n	8010ed2 <_raise_r+0x14>
 8010ec8:	2316      	movs	r3, #22
 8010eca:	6003      	str	r3, [r0, #0]
 8010ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed0:	bd38      	pop	{r3, r4, r5, pc}
 8010ed2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010ed4:	b112      	cbz	r2, 8010edc <_raise_r+0x1e>
 8010ed6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010eda:	b94b      	cbnz	r3, 8010ef0 <_raise_r+0x32>
 8010edc:	4628      	mov	r0, r5
 8010ede:	f000 f831 	bl	8010f44 <_getpid_r>
 8010ee2:	4622      	mov	r2, r4
 8010ee4:	4601      	mov	r1, r0
 8010ee6:	4628      	mov	r0, r5
 8010ee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010eec:	f000 b818 	b.w	8010f20 <_kill_r>
 8010ef0:	2b01      	cmp	r3, #1
 8010ef2:	d00a      	beq.n	8010f0a <_raise_r+0x4c>
 8010ef4:	1c59      	adds	r1, r3, #1
 8010ef6:	d103      	bne.n	8010f00 <_raise_r+0x42>
 8010ef8:	2316      	movs	r3, #22
 8010efa:	6003      	str	r3, [r0, #0]
 8010efc:	2001      	movs	r0, #1
 8010efe:	e7e7      	b.n	8010ed0 <_raise_r+0x12>
 8010f00:	2100      	movs	r1, #0
 8010f02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f06:	4620      	mov	r0, r4
 8010f08:	4798      	blx	r3
 8010f0a:	2000      	movs	r0, #0
 8010f0c:	e7e0      	b.n	8010ed0 <_raise_r+0x12>
	...

08010f10 <raise>:
 8010f10:	4b02      	ldr	r3, [pc, #8]	@ (8010f1c <raise+0xc>)
 8010f12:	4601      	mov	r1, r0
 8010f14:	6818      	ldr	r0, [r3, #0]
 8010f16:	f7ff bfd2 	b.w	8010ebe <_raise_r>
 8010f1a:	bf00      	nop
 8010f1c:	240000e8 	.word	0x240000e8

08010f20 <_kill_r>:
 8010f20:	b538      	push	{r3, r4, r5, lr}
 8010f22:	4d07      	ldr	r5, [pc, #28]	@ (8010f40 <_kill_r+0x20>)
 8010f24:	2300      	movs	r3, #0
 8010f26:	4604      	mov	r4, r0
 8010f28:	4608      	mov	r0, r1
 8010f2a:	4611      	mov	r1, r2
 8010f2c:	602b      	str	r3, [r5, #0]
 8010f2e:	f7f0 fd7d 	bl	8001a2c <_kill>
 8010f32:	1c43      	adds	r3, r0, #1
 8010f34:	d102      	bne.n	8010f3c <_kill_r+0x1c>
 8010f36:	682b      	ldr	r3, [r5, #0]
 8010f38:	b103      	cbz	r3, 8010f3c <_kill_r+0x1c>
 8010f3a:	6023      	str	r3, [r4, #0]
 8010f3c:	bd38      	pop	{r3, r4, r5, pc}
 8010f3e:	bf00      	nop
 8010f40:	24042e18 	.word	0x24042e18

08010f44 <_getpid_r>:
 8010f44:	f7f0 bd6a 	b.w	8001a1c <_getpid>

08010f48 <_malloc_usable_size_r>:
 8010f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010f4c:	1f18      	subs	r0, r3, #4
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	bfbc      	itt	lt
 8010f52:	580b      	ldrlt	r3, [r1, r0]
 8010f54:	18c0      	addlt	r0, r0, r3
 8010f56:	4770      	bx	lr

08010f58 <_init>:
 8010f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f5a:	bf00      	nop
 8010f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f5e:	bc08      	pop	{r3}
 8010f60:	469e      	mov	lr, r3
 8010f62:	4770      	bx	lr

08010f64 <_fini>:
 8010f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f66:	bf00      	nop
 8010f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f6a:	bc08      	pop	{r3}
 8010f6c:	469e      	mov	lr, r3
 8010f6e:	4770      	bx	lr
