{
  "section_index": 172,
  "section_id": "3.1.4.9",
  "title": "3.1.4.9 Offset 28h: ASQ â€“ Admin Submission Queue Base Address",
  "level": 4,
  "pages": {
    "start": 89,
    "end": 89,
    "count": 1
  },
  "content": {
    "text": "This property defines the base memory address of the Admin Submission Queue.\nThis property shall not be reset by a Controller Level Reset initiated by a Controller Reset.",
    "tables": [
      {
        "id": "table_89_729",
        "page": 89,
        "bbox": [
          115.0,
          729.0,
          881.0,
          825.0
        ],
        "image_path": "Table_3_1_4_9_Offset_28h_ASQ_Admin_Submission_Queue_Base_Address.png",
        "title": "Table_3_1_4_9_Offset_28h_ASQ_Admin_Submission_Queue_Base_Address",
        "table_md": "| Bits | Type | Reset | Description |\n| :--- | :--- | :--- | :--- |\n| 63:12 | RW | Impl Spec | Admin Submission Queue Base (ASQB): This field specifies the 52 most significant bits of the 64-bit physical address for the Admin Submission Queue. This address shall be memory page aligned (based on the value in CC.MPS). All Admin commands, including creation of I/O Submission Queues and I/O Completions Queues shall be submitted to this queue. For the definition of Submission Queues, refer to section 4.1. |\n| 11:00 | RO | 0h | Reserved |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 1,
    "figure_count": 0
  }
}