# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do clock_div_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/marco/Desktop/simulacao/calculadora/clock_div/clock_div.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_div
# -- Compiling architecture Behavior of clock_div
# 
vsim +altera -do clock_div_run_msim_rtl_vhdl.do -l msim_transcript -gui work.clock_div(behavior)
# vsim +altera -do clock_div_run_msim_rtl_vhdl.do -l msim_transcript -gui work.clock_div(behavior) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clock_div(behavior)
# do clock_div_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/marco/Desktop/simulacao/calculadora/clock_div/clock_div.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_div
# -- Compiling architecture Behavior of clock_div
# 
add wave -position end  sim:/clock_div/Clock
add wave -position end  sim:/clock_div/E
add wave -position end  sim:/clock_div/clock_out
add wave -position end  sim:/clock_div/COUNT
add wave -position end  sim:/clock_div/MAX
force -freeze sim:/clock_div/Clock 1 0, 0 {50 ps} -r 100
run -all
force -freeze sim:/clock_div/E 1 0
run -all
