// Seed: 4082986114
module module_0 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output uwire id_15,
    output uwire id_16,
    input tri0 id_17,
    input wire id_18,
    input tri1 id_19,
    input uwire id_20
);
  always @(1 or posedge id_18);
  pullup (-1);
  assign id_15 = id_7;
  assign module_1.id_10 = 0;
  logic id_22;
  logic [-1 : ~&  1] id_23;
  assign id_0 = -1;
  wire id_24;
  assign id_9 = id_14;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1
    , id_14,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri id_10,
    input tri id_11,
    output wor id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_1,
      id_12,
      id_1,
      id_10,
      id_7,
      id_6,
      id_4,
      id_3,
      id_10,
      id_0,
      id_4,
      id_7,
      id_11
  );
endmodule
