
===========================================================================
Clock Skew (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
1.006192 source latency mem_i0/clk1 v
-1.255122 target latency _144_/CLK ^
-0.005200 clock uncertainty
0.000000 CRPR
--------------
-0.254129 hold skew

