Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Sep 29 15:34:18 2015
| Host             : columbus.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file fb_top_power_routed.rpt -pb fb_top_power_summary_routed.pb
| Design           : fb_top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.209  |
| Dynamic (W)              | 0.107  |
| Device Static (W)        | 0.102  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        5 |       --- |             --- |
| Slice Logic              |     0.008 |    19099 |       --- |             --- |
|   LUT as Logic           |     0.007 |     5183 |     63400 |            8.18 |
|   Register               |    <0.001 |     6939 |    126800 |            5.47 |
|   LUT as Shift Register  |    <0.001 |     1763 |     19000 |            9.28 |
|   CARRY4                 |    <0.001 |      589 |     15850 |            3.72 |
|   LUT as Distributed RAM |    <0.001 |      152 |     19000 |            0.80 |
|   F7/F8 Muxes            |    <0.001 |      333 |     63400 |            0.53 |
|   Others                 |     0.000 |     1820 |       --- |             --- |
| Signals                  |     0.026 |    10506 |       --- |             --- |
| Block RAM                |     0.022 |     97.5 |       135 |           72.22 |
| DSPs                     |    <0.001 |        1 |       240 |            0.42 |
| I/O                      |     0.017 |       16 |       210 |            7.62 |
| Static Power             |     0.102 |          |           |                 |
| Total                    |     0.209 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.106 |       0.088 |      0.018 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| sys_clk_pin                                                         | clk                                        |            10.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| fb_top                                                                |     0.107 |
|   atb                                                                 |    <0.001 |
|     countFrames                                                       |    <0.001 |
|     countPixel                                                        |    <0.001 |
|   dbg_hub                                                             |     0.002 |
|     inst                                                              |     0.002 |
|       CORE_XSDB.UUT_MASTER                                            |     0.002 |
|         U_ICON_INTERFACE                                              |     0.001 |
|           U_CMD1                                                      |    <0.001 |
|           U_CMD2                                                      |    <0.001 |
|           U_CMD3                                                      |    <0.001 |
|           U_CMD4                                                      |    <0.001 |
|           U_CMD5                                                      |    <0.001 |
|           U_CMD6_RD                                                   |    <0.001 |
|             U_RD_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gr1.rfwft                                     |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD6_WR                                                   |    <0.001 |
|             U_WR_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD7_CTL                                                  |    <0.001 |
|           U_CMD7_STAT                                                 |    <0.001 |
|           U_STATIC_STATUS                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                             |    <0.001 |
|           U_RD_REQ_FLAG                                               |    <0.001 |
|           U_TIMER                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                 |    <0.001 |
|       CORE_XSDB.U_ICON                                                |    <0.001 |
|         U_CMD                                                         |    <0.001 |
|         U_STAT                                                        |    <0.001 |
|         U_SYNC                                                        |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                          |    <0.001 |
|   fbc                                                                 |     0.027 |
|     bramA                                                             |     0.013 |
|       blockRam_i                                                      |     0.009 |
|         blk_mem_gen_0                                                 |     0.009 |
|           U0                                                          |     0.009 |
|             inst_blk_mem_gen                                          |     0.009 |
|               gnativebmg.native_blk_mem_gen                           |     0.009 |
|                 valid.cstr                                            |     0.009 |
|                   has_mux_a.A                                         |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|     bramB                                                             |     0.013 |
|       blockRam_i                                                      |     0.009 |
|         blk_mem_gen_0                                                 |     0.009 |
|           U0                                                          |     0.009 |
|             inst_blk_mem_gen                                          |     0.009 |
|               gnativebmg.native_blk_mem_gen                           |     0.009 |
|                 valid.cstr                                            |     0.009 |
|                   has_mux_a.A                                         |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[10].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[11].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[12].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[13].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[14].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[15].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[16].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[17].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[18].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[19].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[20].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[21].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[22].ram.r                                   |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                    |    <0.001 |
|                     prim_init.ram                                     |    <0.001 |
|   rast                                                                |     0.002 |
|     colorBank                                                         |    <0.001 |
|     endXBank                                                          |    <0.001 |
|     endYBank                                                          |    <0.001 |
|     majorCounter                                                      |    <0.001 |
|     minorCounter                                                      |    <0.001 |
|     rasterControl                                                     |    <0.001 |
|     rasterCore                                                        |    <0.001 |
|       errAdder                                                        |    <0.001 |
|       errBank                                                         |    <0.001 |
|       errSubtract                                                     |    <0.001 |
|     startXBank                                                        |    <0.001 |
|     startYBank                                                        |    <0.001 |
|     xSub                                                              |    <0.001 |
|       subtraction                                                     |    <0.001 |
|     ySub                                                              |    <0.001 |
|       subtraction                                                     |    <0.001 |
|   u_ila_0_0                                                           |     0.058 |
|     inst                                                              |     0.058 |
|       ila_core_inst                                                   |     0.058 |
|         ADV_TRIG.u_adv_trig                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                               |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                               |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                             |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                      |    <0.001 |
|         COUNTER.u_count                                               |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                      |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                      |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                      |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                      |    <0.001 |
|         ila_trace_memory_inst                                         |     0.007 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |     0.007 |
|             inst_blk_mem_gen                                          |     0.007 |
|               gnativebmg.native_blk_mem_gen                           |     0.007 |
|                 valid.cstr                                            |     0.007 |
|                   has_mux_b.B                                         |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[10].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[11].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[12].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[13].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[14].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[15].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[16].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[17].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[18].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[19].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[1].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[20].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[21].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[22].ram.r                                   |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[2].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[3].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[4].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[5].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[6].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[7].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[8].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[9].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|         u_ila_cap_ctrl                                                |     0.001 |
|           U_CDONE                                                     |    <0.001 |
|           U_NS0                                                       |    <0.001 |
|           U_NS1                                                       |    <0.001 |
|           u_cap_addrgen                                               |     0.001 |
|             U_CMPRESET                                                |    <0.001 |
|             u_cap_sample_counter                                      |    <0.001 |
|               U_SCE                                                   |    <0.001 |
|               U_SCMPCE                                                |    <0.001 |
|               U_SCRST                                                 |    <0.001 |
|               u_scnt_cmp                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|             u_cap_window_counter                                      |    <0.001 |
|               U_WCE                                                   |    <0.001 |
|               U_WHCMPCE                                               |    <0.001 |
|               U_WLCMPCE                                               |    <0.001 |
|               u_wcnt_hcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|               u_wcnt_lcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                       u_srlA                                          |    <0.001 |
|                       u_srlB                                          |    <0.001 |
|                       u_srlC                                          |    <0.001 |
|                       u_srlD                                          |    <0.001 |
|         u_ila_regs                                                    |     0.028 |
|           ADV_TRIG_STREAM.reg_stream_ffc                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                  |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                  |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                  |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                  |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                        |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                       |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                        |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                        |    <0.001 |
|           U_XSDB_SLAVE                                                |     0.007 |
|           reg_15                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_16                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_17                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_18                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_19                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_1a                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_6                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_7                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_8                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_80                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_81                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_82                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_83                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_84                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_85                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_88d                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_88f                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_890                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_892                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_9                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_srl_fff                                                 |    <0.001 |
|           reg_stream_ffd                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_stream_ffe                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|         u_ila_reset_ctrl                                              |    <0.001 |
|           arm_detection_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|           halt_detection_inst                                         |    <0.001 |
|         u_trig                                                        |     0.015 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |    <0.001 |
|                   u_srlB                                              |    <0.001 |
|                   u_srlC                                              |    <0.001 |
|                   u_srlD                                              |    <0.001 |
|           U_TM                                                        |     0.006 |
|             N_DDR_MODE.G_NMU[0].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|         xsdb_memory_read_inst                                         |    <0.001 |
|   vfsm                                                                |    <0.001 |
|     hCounter                                                          |    <0.001 |
|     hReg                                                              |    <0.001 |
|     vCounter                                                          |    <0.001 |
|     vReg                                                              |    <0.001 |
+-----------------------------------------------------------------------+-----------+


