// Seed: 2630325298
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_2[1] = id_5;
  type_6 id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1)
  );
  assign id_4[1] = 1;
endmodule
