###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6987   # Number of WRITE/WRITEP commands
num_reads_done                 =       244194   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       208611   # Number of read row buffer hits
num_read_cmds                  =       244193   # Number of READ/READP commands
num_writes_done                =         6988   # Number of read requests issued
num_write_row_hits             =         3888   # Number of write row buffer hits
num_act_cmds                   =        38751   # Number of ACT commands
num_pre_cmds                   =        38726   # Number of PRE commands
num_ondemand_pres              =        19659   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8878155   # Cyles of rank active rank.0
rank_active_cycles.1           =      8441826   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1121845   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1558174   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       225590   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          235   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          182   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          212   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          337   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          720   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          639   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           53   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          116   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22003   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           55   # Write cmd latency (cycles)
write_latency[60-79]           =          113   # Write cmd latency (cycles)
write_latency[80-99]           =          195   # Write cmd latency (cycles)
write_latency[100-119]         =          264   # Write cmd latency (cycles)
write_latency[120-139]         =          259   # Write cmd latency (cycles)
write_latency[140-159]         =          197   # Write cmd latency (cycles)
write_latency[160-179]         =          161   # Write cmd latency (cycles)
write_latency[180-199]         =          138   # Write cmd latency (cycles)
write_latency[200-]            =         5593   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       141126   # Read request latency (cycles)
read_latency[40-59]            =        45170   # Read request latency (cycles)
read_latency[60-79]            =        24556   # Read request latency (cycles)
read_latency[80-99]            =         5776   # Read request latency (cycles)
read_latency[100-119]          =         4250   # Read request latency (cycles)
read_latency[120-139]          =         3122   # Read request latency (cycles)
read_latency[140-159]          =         1633   # Read request latency (cycles)
read_latency[160-179]          =         1445   # Read request latency (cycles)
read_latency[180-199]          =         1369   # Read request latency (cycles)
read_latency[200-]             =        15746   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.48791e+07   # Write energy
read_energy                    =  9.84586e+08   # Read energy
act_energy                     =  1.06023e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.38486e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.47924e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.53997e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.2677e+09   # Active standby energy rank.1
average_read_latency           =      66.9695   # Average read request latency (cycles)
average_interarrival           =      39.8111   # Average request interarrival latency (cycles)
total_energy                   =  1.39242e+10   # Total energy (pJ)
average_power                  =      1392.42   # Average power (mW)
average_bandwidth              =      2.14342   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9118   # Number of WRITE/WRITEP commands
num_reads_done                 =       255015   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       209810   # Number of read row buffer hits
num_read_cmds                  =       255015   # Number of READ/READP commands
num_writes_done                =         9125   # Number of read requests issued
num_write_row_hits             =         6698   # Number of write row buffer hits
num_act_cmds                   =        47696   # Number of ACT commands
num_pre_cmds                   =        47671   # Number of PRE commands
num_ondemand_pres              =        29802   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8664866   # Cyles of rank active rank.0
rank_active_cycles.1           =      8609619   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1335134   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1390381   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       238855   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1025   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          203   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          146   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          217   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          309   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          693   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          621   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           50   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          109   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21912   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           39   # Write cmd latency (cycles)
write_latency[60-79]           =           85   # Write cmd latency (cycles)
write_latency[80-99]           =          157   # Write cmd latency (cycles)
write_latency[100-119]         =          237   # Write cmd latency (cycles)
write_latency[120-139]         =          271   # Write cmd latency (cycles)
write_latency[140-159]         =          322   # Write cmd latency (cycles)
write_latency[160-179]         =          304   # Write cmd latency (cycles)
write_latency[180-199]         =          266   # Write cmd latency (cycles)
write_latency[200-]            =         7428   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       136525   # Read request latency (cycles)
read_latency[40-59]            =        42915   # Read request latency (cycles)
read_latency[60-79]            =        30610   # Read request latency (cycles)
read_latency[80-99]            =         7046   # Read request latency (cycles)
read_latency[100-119]          =         6162   # Read request latency (cycles)
read_latency[120-139]          =         4840   # Read request latency (cycles)
read_latency[140-159]          =         2310   # Read request latency (cycles)
read_latency[160-179]          =         1840   # Read request latency (cycles)
read_latency[180-199]          =         1606   # Read request latency (cycles)
read_latency[200-]             =        21161   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.55171e+07   # Write energy
read_energy                    =  1.02822e+09   # Read energy
act_energy                     =  1.30496e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.40864e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.67383e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40688e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3724e+09   # Active standby energy rank.1
average_read_latency           =      78.5128   # Average read request latency (cycles)
average_interarrival           =      37.8581   # Average request interarrival latency (cycles)
total_energy                   =  1.39964e+10   # Total energy (pJ)
average_power                  =      1399.64   # Average power (mW)
average_bandwidth              =      2.25399   # Average bandwidth
