OpenROAD v2.0-4533-g8a8263f97 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
############################################################################
##
## Copyright (c) 2019, The Regents of the University of California
## All rights reserved.
##
## BSD 3-Clause License
##
## Redistribution and use in source and binary forms, with or without
## modification, are permitted provided that the following conditions are met:
##
## * Redistributions of source code must retain the above copyright notice, this
##   list of conditions and the following disclaimer.
##
## * Redistributions in binary form must reproduce the above copyright notice,
##   this list of conditions and the following disclaimer in the documentation
##   and/or other materials provided with the distribution.
##
## * Neither the name of the copyright holder nor the names of its
##   contributors may be used to endorse or promote products derived from
##   this software without specific prior written permission.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
## POSSIBILITY OF SUCH DAMAGE.
##
############################################################################
# Assumes flow_helpers.tcl has been read.
read_libraries
[INFO ODB-0222] Reading LEF file: sky130hs/sky130hs.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  sky130hs/sky130hs.tlef
[INFO ODB-0222] Reading LEF file: sky130hs/sky130hs_std_cell.lef
[INFO ODB-0225]     Created 390 library cells
[INFO ODB-0226] Finished LEF file:  sky130hs/sky130hs_std_cell.lef
read_verilog $synth_verilog
link_design $top_module
read_sdc $sdc_file
[WARNING STA-0354] set_input_delay relative to a clock defined on the same port/pin not allowed.
utl::metric "IFP::ord_version" [ord::openroad_git_describe]
# Note that sta::network_instance_count is not valid after tapcells are added.
utl::metric "IFP::instance_count" [sta::network_instance_count]
initialize_floorplan -site $site \
  -die_area $die_area \
  -core_area $core_area
[WARNING IFP-0028] Core area lower left (9.996, 10.080) snapped to (10.080, 13.320).
[INFO IFP-0001] Added 83 rows of 583 sites.
source $tracks_file
# remove buffers inserted by synthesis 
remove_buffers
[INFO RSZ-0026] Removed 9 buffers.
################################################################
# IO Placement (random)
place_pins -random -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
################################################################
# Macro Placement
if { [have_macros] } {
  global_placement -density $global_place_density
  macro_placement -halo $macro_place_halo -channel $macro_place_channel
}
################################################################
# Tapcell insertion
eval tapcell $tapcell_args
[INFO TAP-0005] Inserted 850 tapcells.
################################################################
# Power distribution network insertion
source $pdn_cfg
pdngen
[INFO PDN-0001] Inserting grid: grid
################################################################
# Global placement
foreach layer_adjustment $global_routing_layer_adjustments {
  lassign $layer_adjustment layer adjustment
  set_global_routing_layer_adjustment $layer $adjustment
}
set_routing_layers -signal $global_routing_layers \
  -clock $global_routing_clock_layers
set_macro_extension 2
global_placement -routability_driven -density $global_place_density \
  -pad_left $global_place_pad -pad_right $global_place_pad
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 480 3330
[INFO GPL-0004] CoreAreaLxLy: 10080 13320
[INFO GPL-0005] CoreAreaUxUy: 289920 289710
[INFO GPL-0006] NumInstances: 1145
[INFO GPL-0007] NumPlaceInstances: 295
[INFO GPL-0008] NumFixedInstances: 850
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 331
[INFO GPL-0011] NumPins: 1041
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 299960 300130
[INFO GPL-0014] CoreAreaLxLy: 10080 13320
[INFO GPL-0015] CoreAreaUxUy: 289920 289710
[INFO GPL-0016] CoreArea: 77344977600
[INFO GPL-0017] NonPlaceInstsArea: 1358640000
[INFO GPL-0018] PlaceInstsArea: 6714878400
[INFO GPL-0019] Util(%): 8.84
[INFO GPL-0020] StdInstsArea: 6714878400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 18430900
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 14597797
[InitialPlace]  Iter: 3 CG residual: 0.00000011 HPWL: 14590723
[InitialPlace]  Iter: 4 CG residual: 0.00000008 HPWL: 14604537
[InitialPlace]  Iter: 5 CG residual: 0.00000007 HPWL: 14600294
[INFO GPL-0031] FillerInit: NumGCells: 1023
[INFO GPL-0032] FillerInit: NumGNets: 331
[INFO GPL-0033] FillerInit: NumGPins: 1041
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 22762299
[INFO GPL-0025] IdealBinArea: 75874328
[INFO GPL-0026] IdealBinCnt: 1019
[INFO GPL-0027] TotalBinArea: 77344977600
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 17490 17275
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.75904 HPWL: 15102647
[NesterovSolve] Snapshot saved at iter = 3
[NesterovSolve] Iter: 10 overflow: 0.435699 HPWL: 17380064
[NesterovSolve] Iter: 20 overflow: 0.445719 HPWL: 17051315
[NesterovSolve] Iter: 30 overflow: 0.442017 HPWL: 16984380
[NesterovSolve] Iter: 40 overflow: 0.444858 HPWL: 17030458
[NesterovSolve] Iter: 50 overflow: 0.4454 HPWL: 17040512
[NesterovSolve] Iter: 60 overflow: 0.444944 HPWL: 17037962
[NesterovSolve] Iter: 70 overflow: 0.444584 HPWL: 17027164
[NesterovSolve] Iter: 80 overflow: 0.444576 HPWL: 17027502
[NesterovSolve] Iter: 90 overflow: 0.444699 HPWL: 17031041
[NesterovSolve] Iter: 100 overflow: 0.444605 HPWL: 17031278
[NesterovSolve] Iter: 110 overflow: 0.444307 HPWL: 17029119
[NesterovSolve] Iter: 120 overflow: 0.443997 HPWL: 17029019
[NesterovSolve] Iter: 130 overflow: 0.44367 HPWL: 17032360
[NesterovSolve] Iter: 140 overflow: 0.443094 HPWL: 17039987
[NesterovSolve] Iter: 150 overflow: 0.442078 HPWL: 17045815
[NesterovSolve] Iter: 160 overflow: 0.440667 HPWL: 17047092
[NesterovSolve] Iter: 170 overflow: 0.438663 HPWL: 17033782
[NesterovSolve] Iter: 180 overflow: 0.435583 HPWL: 16990343
[NesterovSolve] Iter: 190 overflow: 0.430219 HPWL: 16942474
[NesterovSolve] Iter: 200 overflow: 0.421738 HPWL: 16897521
[NesterovSolve] Iter: 210 overflow: 0.409548 HPWL: 16774224
[NesterovSolve] Iter: 220 overflow: 0.391611 HPWL: 16622634
[NesterovSolve] Iter: 230 overflow: 0.370961 HPWL: 16448131
[NesterovSolve] Iter: 240 overflow: 0.347161 HPWL: 16291100
[NesterovSolve] Iter: 250 overflow: 0.326179 HPWL: 16214896
[NesterovSolve] Iter: 260 overflow: 0.298923 HPWL: 16049178
[NesterovSolve] Iter: 270 overflow: 0.258766 HPWL: 15896161
[NesterovSolve] Iter: 280 overflow: 0.245197 HPWL: 15907606
[NesterovSolve] Iter: 290 overflow: 0.221484 HPWL: 15913285
[NesterovSolve] Iter: 300 overflow: 0.198071 HPWL: 15895769
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 7200 7200
[INFO GPL-0038] TileCnt: 41 41
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 1681
[INFO GPL-0063] TotalRouteOverflowH2: 0
[INFO GPL-0064] TotalRouteOverflowV2: 0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 0.958333338300387
[INFO GPL-0067] 1.0%RC: 0.9187500048428774
[INFO GPL-0068] 2.0%RC: 0.8807291630655527
[INFO GPL-0069] 5.0%RC: 0.812916672974825
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 0.93854165
[NesterovSolve] Iter: 310 overflow: 0.171517 HPWL: 15901862
[NesterovSolve] Iter: 320 overflow: 0.150035 HPWL: 15939704
[NesterovSolve] Iter: 330 overflow: 0.131641 HPWL: 15994270
[NesterovSolve] Iter: 340 overflow: 0.11148 HPWL: 16049602
[NesterovSolve] Finished with Overflow: 0.098942
# IO Placement
place_pins -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          1032
[INFO PPL-0002] Number of I/O            54
[INFO PPL-0003] Number of I/O w/sink     54
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 6003.95 um.
# checkpoint
set global_place_db [make_result_file ${design}_${platform}_global_place.db]
write_db $global_place_db
################################################################
# Repair max slew/cap/fanout violations and normalize slews
source $layer_rc_file
set_wire_rc -signal -layer $wire_rc_layer
set_wire_rc -clock  -layer $wire_rc_layer_clk
set_dont_use $dont_use
estimate_parasitics -placement
repair_design -slew_margin $slew_margin -cap_margin $cap_margin
[INFO RSZ-0058] Using max wire length 2083um.
[INFO RSZ-0039] Resized 100 instances.
repair_tie_fanout -separation $tie_separation $tielo_port
repair_tie_fanout -separation $tie_separation $tiehi_port
set_placement_padding -global -left $detail_place_pad -right $detail_place_pad
detailed_placement
Placement Analysis
---------------------------------
total displacement        913.3 u
average displacement        0.8 u
max displacement           10.0 u
original HPWL           12306.4 u
legalized HPWL          13097.0 u
delta HPWL                    6 %

# post resize timing report (ideal clocks)
report_worst_slack -min -digits 3
worst slack 0.258
report_worst_slack -max -digits 3
worst slack -0.194
report_tns -digits 3
tns -0.524
# Check slew repair
report_check_types -max_slew -max_capacitance -max_fanout -violators
utl::metric "RSZ::repair_design_buffer_count" [rsz::repair_design_buffer_count]
utl::metric "RSZ::max_slew_slack" [expr [sta::max_slew_check_slack_limit] * 100]
utl::metric "RSZ::max_fanout_slack" [expr [sta::max_fanout_check_slack_limit] * 100]
utl::metric "RSZ::max_capacitance_slack" [expr [sta::max_capacitance_check_slack_limit] * 100]
################################################################
# Clock Tree Synthesis
# Clone clock tree inverters next to register loads
# so cts does not try to buffer the inverted clocks.
repair_clock_inverters
clock_tree_synthesis -root_buf $cts_buffer -buf_list $cts_buffer \
  -sink_clustering_enable \
  -sink_clustering_max_diameter $cts_cluster_diameter
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hs__clkbuf_4.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           37          1           65          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11880.
[INFO CTS-0047]     Number of keys in characterization LUT: 1884.
[INFO CTS-0048]     Actual min input cap: 2.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 16000  dbu (16 um).
[INFO CTS-0023]  Original sink region: [(97275, 65060), (222555, 218240)].
[INFO CTS-0024]  Normalized sink region: [(6.07969, 4.06625), (13.9097, 13.64)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 9.5738.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 18
    Sub-region size: 7.8300 X 4.7869
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 3.9150 X 4.7869
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 11880 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0036]  Average source sink dist: 57241.29 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 9:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 300.36 um
[INFO CTS-0102]  Path depth 2 - 2
# CTS leaves a long wire from the pad to the clock tree root.
repair_clock_nets
[INFO RSZ-0058] Using max wire length 2083um.
# place clock buffers
detailed_placement
Placement Analysis
---------------------------------
total displacement         14.6 u
average displacement        0.0 u
max displacement            4.8 u
original HPWL           13540.8 u
legalized HPWL          13546.1 u
delta HPWL                    0 %

# checkpoint
set cts_db [make_result_file ${design}_${platform}_cts.db]
write_db $cts_db
################################################################
# Setup/hold timing repair
set_propagated_clock [all_clocks]
# Global routing is fast enough for the flow regressions.
# It is NOT FAST ENOUGH FOR PRODUCTION USE (this means you, openlane).
set repair_timing_use_grt_parasitics 0
if { $repair_timing_use_grt_parasitics } {
  # Global route for parasitics - no guide file requied
  global_route -congestion_iterations 100
  estimate_parasitics -global_routing
} else {
  estimate_parasitics -placement
}
repair_timing
[INFO RSZ-0040] Inserted 12 buffers.
[INFO RSZ-0041] Resized 27 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
# Post timing repair.
report_worst_slack -min -digits 3
worst slack 0.098
report_worst_slack -max -digits 3
worst slack -0.262
report_tns -digits 3
tns -4.492
report_check_types -max_slew -max_capacitance -max_fanout -violators -digits 3
utl::metric "RSZ::worst_slack_min" [sta::worst_slack -min]
utl::metric "RSZ::worst_slack_max" [sta::worst_slack -max]
utl::metric "RSZ::tns_max" [sta::total_negative_slack -max]
utl::metric "RSZ::hold_buffer_count" [rsz::hold_buffer_count]
################################################################
# Detailed Placement (final)
detailed_placement
Placement Analysis
---------------------------------
total displacement         85.5 u
average displacement        0.1 u
max displacement            6.7 u
original HPWL           13619.5 u
legalized HPWL          13667.6 u
delta HPWL                    0 %

# Capture utilization before fillers make it 100%
utl::metric "DPL::utilization" [format %.1f [expr [rsz::utilization] * 100]]
utl::metric "DPL::design_area" [sta::format_area [rsz::design_area] 0]
filler_placement $filler_cells
[INFO DPL-0001] Placed 6783 filler instances.
check_placement -verbose
# checkpoint
set grt_db [make_result_file ${design}_${platform}_grt.db]
write_db $grt_db
write_def slacks.def
################################################################
# Global routing
pin_access -bottom_routing_layer $min_routing_layer \
           -top_routing_layer $max_routing_layer
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 299960 300130 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     7945
Number of terminals:      54
Number of snets:          2
Number of nets:           348

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 90.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 26015.
[INFO DRT-0033] mcon shape region query size = 96806.
[INFO DRT-0033] met1 shape region query size = 31074.
[INFO DRT-0033] via shape region query size = 4200.
[INFO DRT-0033] met2 shape region query size = 2549.
[INFO DRT-0033] via2 shape region query size = 3360.
[INFO DRT-0033] met3 shape region query size = 2545.
[INFO DRT-0033] via3 shape region query size = 3360.
[INFO DRT-0033] met4 shape region query size = 1060.
[INFO DRT-0033] via4 shape region query size = 200.
[INFO DRT-0033] met5 shape region query size = 220.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 267 pins.
[INFO DRT-0081]   Complete 80 unique inst patterns.
[INFO DRT-0084]   Complete 312 groups.
#scanned instances     = 7945
#unique  instances     = 90
#stdCellGenAp          = 1963
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1612
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1021
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 194.09 (MB), peak = 194.09 (MB)
set route_guide [make_result_file ${design}_${platform}.route_guide]
set_critical_nets_percentage 0.3
global_route -guide_file $route_guide \
  -congestion_iterations 100 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4800  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3700  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4800  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.7400  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9600  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.3300  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 6 clock nets.
Net _000_ slack: 4.3705795e-10
Net _001_ slack: 4.1591408e-10
Net _003_ slack: -8.466183e-11
Net _004_ slack: -8.566947e-11
Net _006_ slack: -8.056644e-11
Net _009_ slack: -4.6397552e-11
Net _010_ slack: -7.292722e-11
Net _011_ slack: 3.6461723e-11
Net _012_ slack: -4.0268233e-11
Net _014_ slack: 8.889112e-12
Net _015_ slack: 9.128254e-12
Net _016_ slack: -8.5562446e-11
Net _017_ slack: 3.3690828e-12
Net _018_ slack: -8.230927e-11
Net _019_ slack: -1.8684077e-10
Net _020_ slack: -1.2945534e-10
Net _022_ slack: -1.7559443e-10
Net _023_ slack: -1.7997515e-10
Net _025_ slack: -1.474425e-10
Net _026_ slack: -1.9237145e-10
Net _027_ slack: -1.341054e-10
Net _028_ slack: -1.0752421e-10
Net _029_ slack: -1.7032686e-10
Net _030_ slack: -1.1403989e-10
Net _031_ slack: -1.4388646e-10
Net _032_ slack: -1.5842838e-10
Net _033_ slack: -1.2966828e-10
Net _034_ slack: -1.4519386e-10
Net _035_ slack: -2.5986174e-10
Net _036_ slack: -2.2330879e-10
Net _037_ slack: -2.2642999e-10
Net _038_ slack: -2.2643001e-10
Net _039_ slack: -2.5986174e-10
Net _040_ slack: -2.230355e-10
Net _041_ slack: -2.2600177e-10
Net _042_ slack: -2.2600177e-10
Net _043_ slack: -2.3772811e-10
Net _044_ slack: -2.4490773e-10
Net _045_ slack: -2.4490776e-10
Net _046_ slack: -2.4490782e-10
Net _047_ slack: -2.5986174e-10
Net _048_ slack: -1.8539534e-10
Net _049_ slack: -1.8539537e-10
Net _050_ slack: -2.039135e-10
Net _051_ slack: -2.5986163e-10
Net _052_ slack: -2.177431e-10
Net _053_ slack: -2.1774307e-10
Net _054_ slack: -2.5165375e-10
Net _055_ slack: -2.5165375e-10
Net _056_ slack: -2.6208136e-10
Net _057_ slack: -2.6208136e-10
Net _058_ slack: -2.3894453e-10
Net _059_ slack: -2.3894453e-10
Net _060_ slack: -2.4167118e-10
Net _061_ slack: -2.4167118e-10
Net _062_ slack: -2.4143948e-10
Net _063_ slack: -2.4167118e-10
Net _064_ slack: -2.600487e-10
Net _065_ slack: -2.6004865e-10
Net _066_ slack: -2.4886254e-10
Net _067_ slack: -2.4886254e-10
Net _068_ slack: -2.488626e-10
Net _069_ slack: -2.3464058e-10
Net _070_ slack: -2.3464058e-10
Net _071_ slack: -2.3894453e-10
Net _072_ slack: -2.3894448e-10
Net _074_ slack: -2.6208136e-10
Net _075_ slack: -2.6208136e-10
Net _076_ slack: -1.0053364e-10
Net _077_ slack: -1.0053364e-10
Net _078_ slack: -1.803529e-10
Net _079_ slack: -1.803529e-10
Net _080_ slack: -7.303569e-11
Net _081_ slack: -8.058526e-11
Net _082_ slack: -1.3826956e-10
Net _083_ slack: -1.6522933e-10
Net _084_ slack: -1.3047258e-10
Net _085_ slack: -1.3047258e-10
Net _086_ slack: -1.1773638e-10
Net _087_ slack: -1.1773638e-10
Net _088_ slack: -1.6522933e-10
Net _089_ slack: -1.6522933e-10
Net _090_ slack: -2.6208136e-10
Net _091_ slack: -1.1300699e-10
Net _092_ slack: -1.1300699e-10
Net _093_ slack: -1.3047258e-10
Net _094_ slack: -1.3047258e-10
Net _095_ slack: -1.803529e-10
Net _096_ slack: -1.8035284e-10
Net _097_ slack: -1.803529e-10
Net _098_ slack: -2.6208136e-10
Net _099_ slack: 6.177403e-11
Net _100_ slack: 6.177403e-11
Net _101_ slack: 6.177403e-11
Net _102_ slack: 1.5394008e-10
Net _103_ slack: 6.1774086e-11
Net _104_ slack: 9.6263e-12
Net _105_ slack: 2.7639335e-11
Net _106_ slack: 9.6263e-12
Net _107_ slack: 9.6263e-12
Net _108_ slack: 3.2083558e-11
Net _110_ slack: -2.5240376e-10
Net _111_ slack: 9.6263e-12
Net _112_ slack: -2.5240376e-10
Net _113_ slack: 5.000894e-11
Net _114_ slack: -2.480045e-10
Net _116_ slack: 1.8752322e-10
Net _117_ slack: 4.540051e-10
Net _118_ slack: -2.480045e-10
Net _119_ slack: 4.7062854e-11
Net _120_ slack: 6.7310824e-11
Net _121_ slack: 4.7062854e-11
Net _122_ slack: 4.7062854e-11
Net _123_ slack: -2.480045e-10
Net _124_ slack: 3.6641196e-10
Net _125_ slack: -2.4250957e-10
Net _126_ slack: 4.9835025e-10
Net _127_ slack: 2.8703284e-10
Net _128_ slack: 1.350916e-10
Net _129_ slack: 1.350916e-10
Net _130_ slack: -1.3858692e-11
Net _131_ slack: -1.3858692e-11
Net _132_ slack: -1.3858692e-11
Net _133_ slack: -1.3858692e-11
Net _134_ slack: -8.4935836e-11
Net _135_ slack: -8.4935836e-11
Net _136_ slack: -1.5002999e-11
Net _137_ slack: -2.4661018e-10
Net _138_ slack: -2.4661018e-10
Net _139_ slack: -2.4661018e-10
Net _140_ slack: -2.4661018e-10
Net _142_ slack: -2.6208136e-10
Net _143_ slack: -2.6208136e-10
Net _144_ slack: 6.3339495e-10
Net _145_ slack: 7.4108375e-10
Net _146_ slack: 1.1175914e-09
Net _147_ slack: 8.9664204e-10
Net _148_ slack: 9.2785074e-10
Net _149_ slack: 6.8711126e-10
Net _150_ slack: 7.0579453e-10
Net _151_ slack: 6.8711137e-10
Net _154_ slack: 9.152116e-10
Net _155_ slack: 7.94651e-11
Net _156_ slack: 2.3857372e-10
Net _157_ slack: 4.1591386e-10
Net _158_ slack: 4.1591386e-10
Net _159_ slack: -2.9069636e-11
Net _160_ slack: 4.7062854e-11
Net _161_ slack: 7.1809225e-11
Net _162_ slack: 6.586859e-11
Net _163_ slack: 9.6263e-12
Net _164_ slack: -2.9069636e-11
Net _165_ slack: -1.9237201e-10
Net _166_ slack: -1.9237123e-10
Net _168_ slack: -8.566936e-11
Net _169_ slack: -8.566947e-11
Net _171_ slack: 2.3857372e-10
Net _172_ slack: -1.9237145e-10
Net _174_ slack: -1.1086021e-11
Net _175_ slack: -3.608691e-11
Net _176_ slack: 1.3094587e-09
Net _177_ slack: -1.830558e-11
Net _179_ slack: -1.5082824e-11
Net _180_ slack: -2.4803715e-11
Net _181_ slack: 1.493694e-11
Net _182_ slack: 1.85012e-11
Net _183_ slack: -2.2592372e-11
Net _184_ slack: 6.3824734e-10
Net _186_ slack: 3.6462167e-11
Net _187_ slack: 7.1665784e-11
Net _188_ slack: 6.6921557e-10
Net _190_ slack: -4.0268233e-11
Net _191_ slack: 1.0850876e-11
Net _192_ slack: 6.2151884e-10
Net _194_ slack: 8.889556e-12
Net _196_ slack: 9.128254e-12
Net _197_ slack: 3.4836578e-11
Net _198_ slack: -2.3779645e-11
Net _199_ slack: 3.3690828e-12
Net _201_ slack: -1.6258772e-11
Net _202_ slack: -1.9237145e-10
Net _203_ slack: -1.7954549e-10
Net _205_ slack: -1.7954549e-10
Net _207_ slack: 5.6969274e-10
Net _208_ slack: -1.2945534e-10
Net _209_ slack: -2.3435698e-11
Net _210_ slack: 6.648778e-10
Net _211_ slack: 8.337362e-10
Net _212_ slack: -1.5752666e-10
Net _214_ slack: 5.843166e-10
Net _215_ slack: -1.5228574e-10
Net _216_ slack: 5.769879e-10
Net _218_ slack: 5.730876e-10
Net _219_ slack: -1.3030621e-10
Net _220_ slack: 6.1612193e-10
Net _221_ slack: -1.1701662e-10
Net _222_ slack: 5.8954497e-10
Net _223_ slack: 5.47119e-10
Net _224_ slack: -1.4477952e-10
Net _225_ slack: -1.3410495e-10
Net _227_ slack: 8.7646546e-10
Net _228_ slack: 6.3760197e-10
Net _229_ slack: -1.0752377e-10
Net _231_ slack: 8.844454e-10
Net _232_ slack: 6.684746e-10
Net _233_ slack: -1.7032686e-10
Net _234_ slack: 5.8424277e-10
Net _235_ slack: -1.14039445e-10
Net _237_ slack: 7.883185e-10
Net _240_ slack: -6.487033e-11
Net _241_ slack: 6.187868e-10
Net _242_ slack: 8.015456e-10
Net _243_ slack: -1.5842794e-10
Net _244_ slack: -5.713252e-11
Net _245_ slack: 5.4778504e-10
Net _246_ slack: -1.2966783e-10
Net _247_ slack: -1.9218183e-11
Net _248_ slack: 5.8548977e-10
Net _249_ slack: -1.4519341e-10
Net _250_ slack: 4.556463e-10
Net _251_ slack: -4.7175597e-11
Net clk slack: -2.620814e-10
Net clknet_0_clk slack: -2.620814e-10
Net clknet_2_0__leaf_clk slack: -2.598618e-10
Net clknet_2_1__leaf_clk slack: -1.3047255e-10
Net clknet_2_2__leaf_clk slack: -2.5165378e-10
Net clknet_2_3__leaf_clk slack: -2.6208138e-10
Net ctrl.state.out\[1\] slack: 7.387041e-10
Net ctrl.state.out\[2\] slack: 3.7025272e-10
Net dpath.a_lt_b$in0\[0\] slack: -2.5986174e-10
Net dpath.a_lt_b$in0\[10\] slack: -1.100981e-10
Net dpath.a_lt_b$in0\[11\] slack: -1.1773635e-10
Net dpath.a_lt_b$in0\[12\] slack: 6.177403e-11
Net dpath.a_lt_b$in0\[13\] slack: 9.033385e-11
Net dpath.a_lt_b$in0\[14\] slack: 8.839507e-11
Net dpath.a_lt_b$in0\[15\] slack: 8.9324714e-11
Net dpath.a_lt_b$in0\[1\] slack: -2.1403246e-10
Net dpath.a_lt_b$in0\[2\] slack: -2.4490776e-10
Net dpath.a_lt_b$in0\[3\] slack: -2.2600172e-10
Net dpath.a_lt_b$in0\[4\] slack: -2.130503e-10
Net dpath.a_lt_b$in0\[5\] slack: -2.4167116e-10
Net dpath.a_lt_b$in0\[6\] slack: -2.4656904e-10
Net dpath.a_lt_b$in0\[7\] slack: -2.5165375e-10
Net dpath.a_lt_b$in0\[8\] slack: -1.1155751e-10
Net dpath.a_lt_b$in0\[9\] slack: -1.0053364e-10
Net dpath.a_lt_b$in1\[0\] slack: -2.5857985e-10
Net dpath.a_lt_b$in1\[10\] slack: -1.6522933e-10
Net dpath.a_lt_b$in1\[11\] slack: -1.3047258e-10
Net dpath.a_lt_b$in1\[12\] slack: 7.585965e-11
Net dpath.a_lt_b$in1\[13\] slack: 9.6263e-12
Net dpath.a_lt_b$in1\[14\] slack: 5.000894e-11
Net dpath.a_lt_b$in1\[15\] slack: 4.7062854e-11
Net dpath.a_lt_b$in1\[1\] slack: -2.2642999e-10
Net dpath.a_lt_b$in1\[2\] slack: -2.3772811e-10
Net dpath.a_lt_b$in1\[3\] slack: -2.2303548e-10
Net dpath.a_lt_b$in1\[4\] slack: -2.4143948e-10
Net dpath.a_lt_b$in1\[5\] slack: -2.3894456e-10
Net dpath.a_lt_b$in1\[6\] slack: -2.6208136e-10
Net dpath.a_lt_b$in1\[7\] slack: -2.177431e-10
Net dpath.a_lt_b$in1\[8\] slack: -1.8035293e-10
Net dpath.a_lt_b$in1\[9\] slack: -8.728862e-11
Net net1 slack: 7.082803e-10
Net net10 slack: -2.5240376e-10
Net net11 slack: 2.4762659e-10
Net net12 slack: 7.637324e-11
Net net2 slack: 1.5219959e-10
Net net3 slack: 7.0579453e-10
Net net4 slack: -1.9237234e-10
Net net5 slack: -2.6208136e-10
Net net6 slack: 8.026806e-10
Net net7 slack: 1.8744006e-11
Net net8 slack: 1.3062584e-10
Net net9 slack: 6.871112e-10
Net req_msg[0] slack: 1.4549658e-09
Net req_msg[10] slack: 1.4762215e-09
Net req_msg[11] slack: 1.4149144e-09
Net req_msg[12] slack: 1.4782531e-09
Net req_msg[13] slack: 1.4355193e-09
Net req_msg[14] slack: 1.4732271e-09
Net req_msg[15] slack: 1.4501254e-09
Net req_msg[16] slack: 1.4240005e-09
Net req_msg[17] slack: 1.4939887e-09
Net req_msg[18] slack: 1.4471442e-09
Net req_msg[19] slack: 1.4381313e-09
Net req_msg[1] slack: 1.4261604e-09
Net req_msg[20] slack: 1.4353888e-09
Net req_msg[21] slack: 1.4753437e-09
Net req_msg[22] slack: 1.4504351e-09
Net req_msg[23] slack: 1.4104604e-09
Net req_msg[24] slack: 1.4393896e-09
Net req_msg[25] slack: 1.5139217e-09
Net req_msg[26] slack: 1.4433066e-09
Net req_msg[27] slack: 1.4647877e-09
Net req_msg[29] slack: 1.4115029e-09
Net req_msg[2] slack: 1.4451641e-09
Net req_msg[30] slack: 1.44926e-09
Net req_msg[31] slack: 1.3254894e-09
Net req_msg[3] slack: 1.4544521e-09
Net req_msg[4] slack: 1.4366015e-09
Net req_msg[5] slack: 1.4852588e-09
Net req_msg[6] slack: 1.488615e-09
Net req_msg[7] slack: 1.4484502e-09
Net req_msg[8] slack: 1.4310173e-09
Net req_msg[9] slack: 1.4648514e-09
Net req_rdy slack: 7.94651e-11
Net req_val slack: 1.5379072e-09
Net reset slack: 1.4271937e-09
Net resp_msg[0] slack: 1.055235e-09
Net resp_msg[10] slack: 3.499967e-10
Net resp_msg[11] slack: 2.2108537e-10
Net resp_msg[12] slack: 3.912819e-10
Net resp_msg[13] slack: 1.7479695e-10
Net resp_msg[14] slack: 2.106304e-10
Net resp_msg[15] slack: 1e+30
Net resp_msg[1] slack: 9.649967e-10
Net resp_msg[2] slack: 5.856696e-10
Net resp_msg[3] slack: 6.761304e-10
Net resp_msg[4] slack: 4.6407245e-10
Net resp_msg[5] slack: 6.0074445e-10
Net resp_msg[6] slack: 5.9793126e-10
Net resp_msg[7] slack: 4.309061e-10
Net resp_msg[8] slack: 5.397721e-10
Net resp_msg[9] slack: 3.955506e-10
Net resp_rdy slack: 1.4123367e-09
Net resp_val slack: 4.1591408e-10
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 36
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 70

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      31939         14159          55.67%
met2       Vertical        25215         12112          51.97%
met3       Horizontal      15129          7040          53.47%
met4       Vertical        10086          4558          54.81%
met5       Horizontal       3362          1680          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1482
[INFO GRT-0198] Via related Steiner nodes: 64
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1744
[INFO GRT-0112] Final usage 3D: 7304

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             14159          1027            7.25%             0 /  0 /  0
met2             12112           963            7.95%             0 /  0 /  0
met3              7040            46            0.65%             0 /  0 /  0
met4              4558            36            0.79%             0 /  0 /  0
met5              1680             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            39549          2072            5.24%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 22514 um
[INFO GRT-0014] Routed nets: 348
set verilog_file [make_result_file ${design}_${platform}.v]
write_verilog -remove_cells $filler_cells $verilog_file
[WARNING STA-0305] object 'sky130_fd_sc_hs__fill_*' not found.
################################################################
# Antenna repair
check_antennas
[INFO GRT-0043] No OR_DEFAULT vias defined.
Net clk
  clkbuf_0_clk/A (sky130_fd_sc_hs__clkbuf_4)
    met4
    PAR:  905.57* Ratio:  400.00 (S.Area)


Net req_msg[9]
  _434_/A (sky130_fd_sc_hs__nor2_1)
    met3
    PAR:  731.42* Ratio:  400.00 (S.Area)


[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
utl::metric "GRT::ANT::errors" [ant::antenna_violation_count]
#repair_antennas
################################################################
# Detailed routing
set_thread_count [exec getconf _NPROCESSORS_ONLN]
[INFO ORD-0030] Using 16 thread(s).
detailed_route -output_drc [make_result_file "${design}_${platform}_route_drc.rpt"] \
               -output_maze [make_result_file "${design}_${platform}_maze.log"] \
               -no_pin_access \
               -save_guide_updates \
               -bottom_routing_layer $min_routing_layer \
               -top_routing_layer $max_routing_layer \
               -verbose 0
[INFO DRT-0178] Init guide query.
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 897.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 764.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 443.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 34.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
write_guides [make_result_file "${design}_${platform}_output_guide.mod"]
set drv_count [detailed_route_num_drvs]
utl::metric "DRT::drv" $drv_count
check_antennas
Net clk
  clkbuf_0_clk/A (sky130_fd_sc_hs__clkbuf_4)
    met4
    PAR:  889.50* Ratio:  400.00 (S.Area)


Net req_msg[9]
  _434_/A (sky130_fd_sc_hs__nor2_1)
    met3
    PAR:  719.09* Ratio:  400.00 (S.Area)


[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
utl::metric "DRT::ANT::errors" [ant::antenna_violation_count]
set routed_db [make_result_file ${design}_${platform}_route.db]
write_db $routed_db
set routed_def [make_result_file ${design}_${platform}_route.def]
write_def $routed_def
################################################################
# Extraction
if { $rcx_rules_file != "" } {
  define_process_corner -ext_model_index 0 X
  extract_parasitics -ext_model_file $rcx_rules_file
  set spef_file [make_result_file ${design}_${platform}.spef]
  write_spef $spef_file
  read_spef $spef_file
} else {
  # Use global routing based parasitics inlieu of rc extraction
  estimate_parasitics -global_routing
}
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of gcd ...
[INFO RCX-0435] Reading extraction model file sky130hs/sky130hs.rcx_rules ...
[INFO RCX-0436] RC segment generation gcd (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1291 rc segments
[INFO RCX-0439] Coupling Cap extraction gcd ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 3792 wires to be extracted
[INFO RCX-0442] 72% completion -- 2750 wires have been extracted
[INFO RCX-0442] 100% completion -- 3792 wires have been extracted
[INFO RCX-0045] Extract 348 nets, 1639 rsegs, 1639 caps, 1757 ccs
[INFO RCX-0015] Finished extracting gcd.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 348 nets finished
[INFO RCX-0017] Finished writing SPEF ...
################################################################
# Final Report
report_checks -path_delay min_max -format full_clock_expanded \
  -fields {input_pin slew capacitance} -digits 3
Startpoint: reset (input port clocked by core_clock)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock network delay (propagated)
                     0.356    0.356 ^ input external delay
   0.028    0.000    0.000    0.356 ^ reset (in)
            0.005    0.002    0.358 ^ _392_/B1 (sky130_fd_sc_hs__a21oi_1)
   0.008    0.033    0.032    0.390 v _392_/Y (sky130_fd_sc_hs__a21oi_1)
            0.033    0.000    0.391 v _393_/B1 (sky130_fd_sc_hs__o21ai_1)
   0.002    0.033    0.039    0.430 ^ _393_/Y (sky130_fd_sc_hs__o21ai_1)
            0.033    0.000    0.430 ^ _521_/D (sky130_fd_sc_hs__dfxtp_4)
                              0.430   data arrival time

                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock source latency
   0.029    0.000    0.000    0.000 ^ clk (in)
            0.002    0.001    0.001 ^ clkbuf_0_clk/A (sky130_fd_sc_hs__clkbuf_4)
   0.025    0.062    0.115    0.116 ^ clkbuf_0_clk/X (sky130_fd_sc_hs__clkbuf_4)
            0.062    0.001    0.117 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hs__clkbuf_4)
   0.064    0.135    0.185    0.302 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hs__clkbuf_4)
            0.136    0.006    0.308 ^ _521_/CLK (sky130_fd_sc_hs__dfxtp_4)
                     0.000    0.308   clock reconvergence pessimism
                     0.009    0.317   library hold time
                              0.317   data required time
---------------------------------------------------------------------------
                              0.317   data required time
                             -0.430   data arrival time
---------------------------------------------------------------------------
                              0.113   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock source latency
   0.029    0.000    0.000    0.000 ^ clk (in)
            0.002    0.001    0.001 ^ clkbuf_0_clk/A (sky130_fd_sc_hs__clkbuf_4)
   0.025    0.062    0.115    0.116 ^ clkbuf_0_clk/X (sky130_fd_sc_hs__clkbuf_4)
            0.062    0.001    0.117 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hs__clkbuf_4)
   0.064    0.135    0.185    0.302 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hs__clkbuf_4)
            0.136    0.006    0.308 ^ _545_/CLK (sky130_fd_sc_hs__dfxtp_2)
   0.023    0.089    0.265    0.573 ^ _545_/Q (sky130_fd_sc_hs__dfxtp_2)
            0.089    0.001    0.574 ^ _277_/A_N (sky130_fd_sc_hs__nand2b_2)
   0.017    0.092    0.127    0.702 ^ _277_/Y (sky130_fd_sc_hs__nand2b_2)
            0.092    0.001    0.703 ^ _278_/B (sky130_fd_sc_hs__and2_4)
   0.025    0.062    0.125    0.828 ^ _278_/X (sky130_fd_sc_hs__and2_4)
            0.062    0.001    0.828 ^ _280_/A (sky130_fd_sc_hs__nand2_1)
   0.010    0.079    0.070    0.898 v _280_/Y (sky130_fd_sc_hs__nand2_1)
            0.079    0.000    0.899 v _281_/B (sky130_fd_sc_hs__nor2_4)
   0.007    0.061    0.069    0.968 ^ _281_/Y (sky130_fd_sc_hs__nor2_4)
            0.061    0.000    0.969 ^ _282_/B (sky130_fd_sc_hs__nand2_2)
   0.017    0.060    0.070    1.038 v _282_/Y (sky130_fd_sc_hs__nand2_2)
            0.060    0.001    1.039 v _292_/A (sky130_fd_sc_hs__nand2_8)
   0.041    0.106    0.101    1.140 ^ _292_/Y (sky130_fd_sc_hs__nand2_8)
            0.107    0.004    1.144 ^ _307_/A (sky130_fd_sc_hs__nand2_2)
   0.007    0.048    0.053    1.197 v _307_/Y (sky130_fd_sc_hs__nand2_2)
            0.048    0.000    1.197 v _315_/A (sky130_fd_sc_hs__nand2_2)
   0.027    0.113    0.098    1.295 ^ _315_/Y (sky130_fd_sc_hs__nand2_2)
            0.113    0.001    1.296 ^ rebuffer5/A (sky130_fd_sc_hs__buf_2)
   0.004    0.030    0.087    1.383 ^ rebuffer5/X (sky130_fd_sc_hs__buf_2)
            0.030    0.000    1.383 ^ _372_/A (sky130_fd_sc_hs__nand2_1)
   0.007    0.049    0.051    1.434 v _372_/Y (sky130_fd_sc_hs__nand2_1)
            0.049    0.000    1.434 v _373_/A (sky130_fd_sc_hs__nand2_2)
   0.017    0.081    0.075    1.510 ^ _373_/Y (sky130_fd_sc_hs__nand2_2)
            0.081    0.001    1.511 ^ _374_/B (sky130_fd_sc_hs__xnor2_4)
   0.015    0.132    0.144    1.654 ^ _374_/Y (sky130_fd_sc_hs__xnor2_4)
            0.132    0.001    1.655 ^ resp_msg[13] (out)
                              1.655   data arrival time

                     1.780    1.780   clock core_clock (rise edge)
                     0.000    1.780   clock network delay (propagated)
                     0.000    1.780   clock reconvergence pessimism
                    -0.356    1.424   output external delay
                              1.424   data required time
---------------------------------------------------------------------------
                              1.424   data required time
                             -1.655   data arrival time
---------------------------------------------------------------------------
                             -0.231   slack (VIOLATED)


report_worst_slack -min -digits 3
worst slack 0.113
report_worst_slack -max -digits 3
worst slack -0.231
report_tns -digits 3
tns -3.757
report_check_types -max_slew -max_capacitance -max_fanout -violators -digits 3
report_clock_skew -digits 3
Clock core_clock
Latency      CRPR       Skew
_530_/CLK ^
  0.309
_552_/CLK ^
  0.276     0.000      0.033

report_power -corner $power_corner
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-03   1.53e-04   7.25e-09   1.24e-03  33.7%
Combinational          1.34e-03   1.09e-03   2.06e-08   2.43e-03  66.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.43e-03   1.24e-03   2.79e-08   3.67e-03 100.0%
                          66.2%      33.8%       0.0%
report_floating_nets -verbose
report_design_area
Design area 5257 u^2 7% utilization.
utl::metric "DRT::worst_slack_min" [sta::worst_slack -min]
utl::metric "DRT::worst_slack_max" [sta::worst_slack -max]
utl::metric "DRT::tns_max" [sta::total_negative_slack -max]
utl::metric "DRT::clock_skew" [sta::worst_clock_skew -setup]
# slew/cap/fanout slack/limit
utl::metric "DRT::max_slew_slack" [expr [sta::max_slew_check_slack_limit] * 100]
utl::metric "DRT::max_fanout_slack" [expr [sta::max_fanout_check_slack_limit] * 100]
utl::metric "DRT::max_capacitance_slack" [expr [sta::max_capacitance_check_slack_limit] * 100];
# report clock period as a metric for updating limits
utl::metric "DRT::clock_period" [get_property [lindex [all_clocks] 0] period]
# not really useful without pad locations
#set_pdnsim_net_voltage -net $vdd_net_name -voltage $vdd_voltage
#analyze_power_grid -net $vdd_net_name
% 