// (C) 2001-2025 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License Subscription 
// Agreement, Altera IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2022 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
///////////////////////////////////////////////////////////////////////
/*                COHERENCE-COMPLIANCE VALIDATION AFU

  Description   : FPGA CXL Compliance Engine Initiator AFU
                  Speaks to the AXI-to-CCIP+ translator.
                  This afu is the initiatior
                  The axi-to-ccip+ is the responder

  initial -> 07/12/2022 -> Antony Mathew
*/


module cust_afu_wrapper
(
      // Clocks
  input logic  axi4_mm_clk, 

    // Resets
  input logic  axi4_mm_rst_n,

  /*
    AXI-MM interface - write address channel
  */
  output logic [11:0]               awid,
  output logic [63:0]               awaddr, 
  output logic [9:0]                awlen,
  output logic [2:0]                awsize,
  output logic [1:0]                awburst,
  output logic [2:0]                awprot,
  output logic [3:0]                awqos,
  output logic [5:0]                awuser,
  output logic                      awvalid,
  output logic [3:0]                awcache,
  output logic [1:0]                awlock,
  output logic [3:0]                awregion,
  output logic [5:0]                awatop,
   input                            awready,
  
  /*
    AXI-MM interface - write data channel
  */
  output logic [511:0]              wdata,
  output logic [(512/8)-1:0]        wstrb,
  output logic                      wlast,
  output logic                      wuser,
  output logic                      wvalid,
 // output logic [7:0]                wid,
   input                            wready,
  
  /*
    AXI-MM interface - write response channel
  */ 
   input [11:0]                     bid,
   input [1:0]                      bresp,
   input [3:0]                      buser,
   input                            bvalid,
  output logic                      bready,
  
  /*
    AXI-MM interface - read address channel
  */
  output logic [11:0]               arid,
  output logic [63:0]               araddr,
  output logic [9:0]                arlen,
  output logic [2:0]                arsize,
  output logic [1:0]                arburst,
  output logic [2:0]                arprot,
  output logic [3:0]                arqos,
  output logic [4:0]                aruser,
  output logic                      arvalid,
  output logic [3:0]                arcache,
  output logic [1:0]                arlock,
  output logic [3:0]                arregion,
   input                            arready,

  /*
    AXI-MM interface - read response channel
  */ 
   input [11:0]                     rid,
   input [511:0]                    rdata,
   input [1:0]                      rresp,
   input                            rlast,
   input                            ruser,
   input                            rvalid,
   output logic                     rready
  

   
);

// Tied to Zero for all inputs. USER Can Modify

//assign awready = 1'b0;
//assign wready  = 1'b0;
//assign arready = 1'b0;
//assign bid     = 16'h0;
//assign bresp   = 4'h0;  
//assign buser   = 4'h0;
//assign bvalid  = 1'b0;
//
//assign rid     = 16'h0; 
//assign rdata   = 512'h0;
//assign rresp   = 4'h0;
//assign rlast   = 1'b0;
//assign ruser   = 4'h0;
//assign rvalid  = 1'b0;


  assign  awid         = '0   ;
  assign  awaddr       = '0   ; 
  assign  awlen        = '0   ;
  assign  awsize       = '0   ;
  assign  awburst      = '0   ;
  assign  awprot       = '0   ;
  assign  awqos        = '0   ;
  assign  awuser       = '0   ;
  assign  awvalid      = '0   ;
  assign  awcache      = '0   ;
  assign  awlock       = '0   ;
  assign  awregion     = '0   ;
  assign  awatop       = '0   ;
  assign  wdata        = '0   ;
  assign  wstrb        = '0   ;
  assign  wlast        = '0   ;
  assign  wuser        = '0   ;
  assign  wvalid       = '0   ;
//  assign  wid          = '0   ;
  assign  bready       = '0   ;
  assign  arid         = '0   ;
  assign  araddr       = '0   ;
  assign  arlen        = '0   ;
  assign  arsize       = '0   ;
  assign  arburst      = '0   ;
  assign  arprot       = '0   ;
  assign  arqos        = '0   ;
  assign  aruser       = '0   ;
  assign  arvalid      = '0   ;
  assign  arcache      = '0   ;
  assign  arlock       = '0   ;
  assign  arregion     = '0   ;
  assign  rready       = '0   ;


endmodule


`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "osvEnW2fOZy+hTAFgpB6qCKl1JvF4ZMF6nvTShx+aOLwY2zbxI2NHps4d1a04Mku7n/VJVNrAGvV17JR/ig1Ero/WSZjglXgRRvVNck9uy2CYvYTWZZGK2Q1zpiyLFOEaMbteTMayu7JRDJd+13nwlQuD2emt6jJA9iKcbGr08GJgDgW21fpriFGm2EQ6gy6LHfn7fYx6nZR5tHB+uV+HCqTvPZjErmopGXmAbE3UzoF2gQaFrWrjCy1YgGOVaWz/zYt1aujVBRcCtj1w4Vjv0jMxk6p2jhGHYdaFohsKzXhcPXpAdW95wDNRe18YxFqWkMxt0CVyZhx/AXS1Xkd7+X0ekeCHbrXn/vgtdEmMgphlzOLuSsHn8fv+yUHVYPN/IZpdUYSHxtEK7+cfQiXf72qBXHQOG401I9tm5KAh9BjYLPJJhET6927qRF0qntyrFk9mBWdKSSmkx4VAo7zNHCOjS68b938k/3W4mt65LDkPefQi82tPSalXrEi/wAY7rP3cHM61Y2Q1PDvyDToBCAw3ayXWVEwJr0gGBB1I/aiLQ2tORYWFCIlV28poojvrbtSCUU83vmU8Qd+RiFnU74Ayf9OmPhX3XCyjDrDTyePZF0HsepmwwEYT3a6UQIQUGpbhuyYAu41U8rucV9zXLUUpJ6MwIqsXLnqM1YA/sMs6RkmwZAGE+HBBrUCqJrkw1m1q0QNhK+9HdK816wpcwokgeg6r7xu+4iCXJYER+a6VzkVePBN4rhULDrkZgWFfTH8qudtj5EAiP0AoabqaMHzLrHBpDlsLwS9DYGORLI/EoWhg6O3qXWxZnaouxZOmcjig3BaewwfPBjzsncXwMnrbXWEb2HjkcX+p+gtWW0E3+qBSLTTJF4K6ZqVyY5BDu6r72I55UeebualBQ7S1Gc4z2hfZvtf+8ChSQ1fnztr6WhJ6MTw9E9azRqIAbDnWrteOUHNtlLe6qpQin5vQTea13gyPoeC25MswtirQ+kXsOIbXaWveO3VAhj6C/CR"
`endif