/*
 * $QNXLicenseC:
 * Copyright 2017 NXP
 *
 * Licensed under the Apache License, Version 2.0 (the "License"). You
 * may not reproduce, modify or distribute this software except in
 * compliance with the License. You may obtain a copy of the License
 * at: http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" basis,
 * WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * This file may contain contributions from others, either as
 * contributors under the License or as licensors under other terms.
 * Please review this entire file for other proprietary rights or license
 * notices, as well as the QNX Development Suite License Guide at
 * http://licensing.qnx.com/license-guide/ for other information.
 * $
 */

/*!
 * @file imx_usb3phy.h
 * @brief USB3PHY_USBSS memory map for QNX USB3PHY memory map for i.MX
 *
 * QNX USB3PHY_USBSS memory map for i.MX
 */

#ifndef IMX_USB3PHY_H_
#define IMX_USB3PHY_H_


/* PHY register definition */
#define IMX_USB3PHYx_PHY_PMA_LANE_CFG            (0xC000)
#define IMX_USB3PHYx_PHY_PIPE_CMN_CTRL1          (0xC001)
#define IMX_USB3PHYx_PHY_PIPE_CMN_CTRL2          (0xC002)
#define IMX_USB3PHYx_PHY_PIPE_COM_LOCK_CFG1      (0xC003)
#define IMX_USB3PHYx_PHY_PIPE_COM_LOCK_CFG2      (0xC004)
#define IMX_USB3PHYx_PHY_PIPE_RCV_DET_INH        (0xC005)
#define IMX_USB3PHYx_PHY_PIPE_RX_ELEC_IDLE_DLY   (0xC006)
#define IMX_USB3PHYx_PHY_DP_MODE_CTL             (0xC008)
#define IMX_USB3PHYx_PHY_DP_CLK_CTL              (0xC009)
#define IMX_USB3PHYx_PHY_HDP_MODE_CTL            (0xC008)
#define IMX_USB3PHYx_PHY_HDP_CLK_CTL             (0xC009)
#define IMX_USB3PHYx_PHY_STS                     (0xC00F)
#define IMX_USB3PHYx_PHY_ISO_CMN_CTRL            (0xC010)
#define IMX_USB3PHYx_PHY_USB_BER_CNT             (0xC400)
#define IMX_USB3PHYx_PHY_DP_TX_CTL               (0xC408)
#define IMX_USB3PHYx_PHY_HDP_TX_CTL              (0xC408)
#define IMX_USB3PHYx_PHY_PCS_ISO_TX_CTRL         (0xC410)
#define IMX_USB3PHYx_PHY_PCS_ISO_TX_DMPH         (0xC411)
#define IMX_USB3PHYx_PHY_PCS_ISO_TX_DATA_LO      (0xC412)
#define IMX_USB3PHYx_PHY_PCS_ISO_TX_DATA_HI      (0xC413)
#define IMX_USB3PHYx_PHY_PCS_ISO_RX_CTRL         (0xC414)
#define IMX_USB3PHYx_PHY_PCS_ISO_LINK_CTRL       (0xC415)
#define IMX_USB3PHYx_PHY_PCS_ISO_RX_DATA_LO      (0xC416)
#define IMX_USB3PHYx_PHY_PCS_ISO_RX_DATA_HI      (0xC417)
#define IMX_USB3PHYx_PHY_PMA_CMN_CTRL1           (0xC800)
#define IMX_USB3PHYx_PHY_PMA_CMN_CTRL2           (0xC801)
#define IMX_USB3PHYx_PHY_PMA_SSM_STATE           (0xC802)
#define IMX_USB3PHYx_PHY_PMA_PLL0_SM_STATE       (0xC803)
#define IMX_USB3PHYx_PHY_PMA_PLL1_SM_STATE       (0xC804)
#define IMX_USB3PHYx_PHY_PMA_ISO_CMN_CTRL        (0xC810)
#define IMX_USB3PHYx_PHY_PMA_ISO_PLL_CTRL0       (0xC811)
#define IMX_USB3PHYx_PHY_PMA_ISO_PLL_CTRL1       (0xC812)
#define IMX_USB3PHYx_PHY_PMA_ISOLATION_CTRL      (0xC81F)
#define IMX_USB3PHYx_PHY_PMA_XCVR_CTRL           (0xCC00)
#define IMX_USB3PHYx_PHY_PMA_XCVR_LPBK           (0xCC01)
#define IMX_USB3PHYx_PHY_PMA_PI_POS              (0xCC02)
#define IMX_USB3PHYx_PHY_PMA_PSM_STATE_LO        (0xCC04)
#define IMX_USB3PHYx_PHY_PMA_PSM_STATE_HI        (0xCC05)
#define IMX_USB3PHYx_PHY_PMA_ISO_XCVR_CTRL       (0xCC10)
#define IMX_USB3PHYx_PHY_PMA_ISO_TX_CFG          (0xCC11)
#define IMX_USB3PHYx_PHY_PMA_ISO_LINK_MODE       (0xCC12)
#define IMX_USB3PHYx_PHY_PMA_ISO_PWRST_CTRL      (0xCC13)
#define IMX_USB3PHYx_PHY_PMA_ISO_TX_DATA_LO      (0xCC14)
#define IMX_USB3PHYx_PHY_PMA_ISO_TX_DATA_HI      (0xCC15)
#define IMX_USB3PHYx_PHY_PMA_ISO_RX_DATA_LO      (0xCC16)
#define IMX_USB3PHYx_PHY_PMA_ISO_RX_DATA_HI      (0xCC17)

#define IMX_USB3PHYx_TB_ADDR_LN_0                            (0x0000)
#define IMX_USB3PHYx_TB_ADDR_LN_1                            (0x0200)
#define IMX_USB3PHYx_TB_ADDR_LN_2                            (0x0400)
#define IMX_USB3PHYx_TB_ADDR_LN_3                            (0x0600)
#define IMX_USB3PHYx_TB_ADDR_LN_4                            (0x0800)
#define IMX_USB3PHYx_TB_ADDR_LN_5                            (0x0a00)
#define IMX_USB3PHYx_TB_ADDR_LN_6                            (0x0c00)
#define IMX_USB3PHYx_TB_ADDR_LN_7                            (0x0e00)
#define IMX_USB3PHYx_TB_ADDR_LN_8                            (0x1000)
#define IMX_USB3PHYx_TB_ADDR_LN_9                            (0x1200)
#define IMX_USB3PHYx_TB_ADDR_MULTI_WR                        (0x2000)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_TYPE                    (0x0)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_NUM                     (0x3)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_REV                     (0x4)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_MFG                     (0x8)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_NODE                    (0x9)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_FLV0                    (0xa)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_FLV1                    (0xb)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_IOV                     (0xc)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_LANES                   (0xd)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_METAL0                  (0x10)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_METAL1                  (0x11)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_METAL2                  (0x12)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_METAL3                  (0x13)
#define IMX_USB3PHYx_TB_ADDR_CMN_PID_METALD                  (0x14)
#define IMX_USB3PHYx_TB_ADDR_CMN_SSM_SM_CTRL                 (0x20)
#define IMX_USB3PHYx_TB_ADDR_CMN_SSM_BANDGAP_TMR             (0x21)
#define IMX_USB3PHYx_TB_ADDR_CMN_SSM_BIAS_TMR                (0x22)
#define IMX_USB3PHYx_TB_ADDR_CMN_SSM_USER_DEF_CTRL           (0x27)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_SM_CTRL              (0x28)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_PLLEN_TMR            (0x29)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_PLLPRE_TMR           (0x2a)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_PLLVREF_TMR          (0x2b)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_PLLLOCK_TMR          (0x2c)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_PLLCLKDIS_TMR        (0x2d)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM0_USER_DEF_CTRL        (0x2f)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_SM_CTRL              (0x30)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_PLLEN_TMR            (0x31)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_PLLPRE_TMR           (0x32)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_PLLVREF_TMR          (0x33)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_PLLLOCK_TMR          (0x34)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_PLLCLKDIS_TMR        (0x35)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLLSM1_USER_DEF_CTRL        (0x37)
#define IMX_USB3PHYx_TB_ADDR_CMN_CDIAG_PWR_CTRL              (0x60)
#define IMX_USB3PHYx_TB_ADDR_CMN_CDIAG_REFCLK_OVRD           (0x62)
#define IMX_USB3PHYx_TB_ADDR_CMN_CDIAG_CDB_DIAG              (0x64)
#define IMX_USB3PHYx_TB_ADDR_CMN_CDIAG_RST_DIAG              (0x66)
#define IMX_USB3PHYx_TB_ADDR_CMN_CDIAG_DCYA                  (0x7f)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_CTRL            (0x80)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_START           (0x81)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_TCTRL           (0x82)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_OVRD            (0x83)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_INIT_TMR        (0x84)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_ITER_TMR        (0x85)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_REFTIM_START    (0x86)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_PLLCNT_START    (0x88)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_REFCNT_START      (0x90)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_REFCNT_IDLE       (0x91)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_PLLCNT_START      (0x92)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_PLLCNT_THR        (0x93)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_INTDIV                 (0x94)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_FRACDIV                (0x95)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_HIGH_THR               (0x96)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_DSM_DIAG               (0x97)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_SS_CTRL1               (0x98)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_SS_CTRL2               (0x99)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_CTRL            (0xa0)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_START           (0xa1)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_TCTRL           (0xa2)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_OVRD            (0xa3)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_INIT_TMR        (0xa4)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_ITER_TMR        (0xa5)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_REFTIM_START    (0xa6)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_PLLCNT_START    (0xa8)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_REFCNT_START      (0xb0)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_REFCNT_IDLE       (0xb1)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_PLLCNT_START      (0xb2)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_PLLCNT_THR        (0xb3)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_INTDIV                 (0xb4)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_FRACDIV                (0xb5)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_HIGH_THR               (0xb6)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_DSM_DIAG               (0xb7)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_SS_CTRL1               (0xb8)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_SS_CTRL2               (0xb9)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_CTRL                   (0xc0)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_OVRD                   (0xc1)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_START                  (0xc2)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_TUNE                   (0xc3)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_INIT_TMR               (0xc4)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ITER_TMR               (0xc5)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_CTRL                  (0xd0)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_OVRD                  (0xd1)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_START                 (0xd2)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_TUNE                  (0xd3)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_INIT_TMR              (0xd4)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_ITER_TMR              (0xd5)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_CTRL                (0xe0)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_OVRD                (0xe1)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_START               (0xe2)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_TUNE                (0xe3)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_INIT_TMR            (0xe4)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_ITER_TMR            (0xe5)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_CTRL                (0xf0)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_OVRD                (0xf1)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_START               (0xf2)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_TUNE                (0xf3)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_INIT_TMR            (0xf4)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_ITER_TMR            (0xf5)
#define IMX_USB3PHYx_TB_ADDR_CMN_CMSMT_CLK_FREQ_MSMT_CTRL    (0x1c0)
#define IMX_USB3PHYx_TB_ADDR_CMN_CMSMT_TEST_CLK_SEL          (0x1c1)
#define IMX_USB3PHYx_TB_ADDR_CMN_CMSMT_REF_CLK_TMR_VALUE     (0x1c2)
#define IMX_USB3PHYx_TB_ADDR_CMN_CMSMT_TEST_CLK_CNT_VALUE    (0x1c3)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BANDGAP_OVRD           (0x1e0)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BIAS_OVRD1             (0x1e1)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BIAS_OVRD2             (0x1e2)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_OVRD              (0x1c2)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_ITRIM             (0x1e4)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_LFBW              (0x1e5)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_LFBWI             (0x1e6)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_FBH_OVRD          (0x1c0)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_FBL_OVRD          (0x1c1)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_V2I_TUNE          (0x1C5)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_CP_TUNE           (0x1C6)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_LF_PROG           (0x1C7)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_FILT_TMR             (0x8098)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_DLY_TMR              (0x8099)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_INIT_TMR             (0x809B)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_BTRIM             (0x1e9)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_DIAG              (0x1ea)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_OVRD              (0x1eb)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_ITRIM             (0x1ec)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_LFBW              (0x1ed)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_LFBWI             (0x1ee)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_FBH_OVRD          (0x1ef)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_FBL_OVRD          (0x1f0)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_BTRIM             (0x1f1)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_DIAG              (0x1f2)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_ATB_CTRL1              (0x1f3)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_ATB_CTRL2              (0x1f4)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_HSCLK_SEL              (0x1f6)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_HSRRSM_CTRL            (0x1f7)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_RST_DIAG               (0x1f8)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_DCYA                   (0x1fe)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_ACYA                   (0x1ff)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_CTRL                   (0x4000)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_RCTRL                  (0x4001)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_CAL_TMR                (0x4002)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0IN_TMR               (0x4003)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0BYP_TMR              (0x4004)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A1IN_TMR               (0x4005)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A2IN_TMR               (0x4006)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A3IN_TMR               (0x4007)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A4IN_TMR               (0x4008)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A5IN_TMR               (0x4009)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0OUT_TMR              (0x400a)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A1OUT_TMR              (0x400b)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A2OUT_TMR              (0x400c)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A3OUT_TMR              (0x400d)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A4OUT_TMR              (0x400e)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A5OUT_TMR              (0x400f)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_DIAG                   (0x4010)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_USER_DEF_CTRL          (0x401f)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CTRL                    (0x4040)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_PRE_OVRD                (0x4041)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MAIN_OVRD               (0x4042)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_POST_OVRD               (0x4043)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_PRE_CVAL                (0x4044)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MAIN_CVAL               (0x4045)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_POST_CVAL               (0x4046)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CAL_SCLR_MULT           (0x4047)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_00            (0x4048)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_01            (0x4049)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_10            (0x404a)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_11            (0x404b)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_00           (0x404c)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_01           (0x404d)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_10           (0x404e)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_11           (0x404f)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_000          (0x4050)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_001          (0x4051)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_010          (0x4052)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_011          (0x4053)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_100          (0x4054)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_101          (0x4055)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_110          (0x4056)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_111          (0x4057)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_000          (0x4058)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_001          (0x4059)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_010          (0x405a)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_011          (0x405b)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_100          (0x405c)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_101          (0x405d)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_110          (0x405e)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_111          (0x405f)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_PLLDRC_CTRL           (0x40e0)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_HSCLK_SEL             (0x40e1)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_RX_LANE_CAL_RST_TMR   (0x40e2)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_PWR_CTRL              (0x40e3)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_LANE_FCM_EN_TO        (0x40e4)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_LANE_FCM_EN_SWAIT_TMR (0x40e5)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_LANE_FCM_EN_MGN_TMR   (0x40e6)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_LANE_FCM_EN_TUNE      (0x40e7)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_RST_DIAG              (0x40e8)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_BIDI_CTRL             (0x40e9)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_DCYA                  (0x40ff)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A0                       (0x4100)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A1                       (0x4101)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A2                       (0x4102)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A3                       (0x4103)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A4                       (0x4104)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A5                       (0x4105)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_CAL                      (0x4106)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_RDY                      (0x4107)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDET_CTRL                  (0x4120)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDETSC_CTRL                (0x4124)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_CTRL                    (0x4140)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_UDDWR                   (0x4141)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_SEED0                   (0x4142)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_SEED1                   (0x4143)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_TX_CTRL                 (0x41e0)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_TX_DRV                  (0x41e1)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_ELEC_IDLE               (0x41e2)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_SFIFO_CTRL              (0x41e3)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_SFIFO_TMR               (0x41e4)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_RDVDET_TUNE             (0x41e5)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_RST_DIAG                (0x41e6)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_BGREF_PREDRV_DELAY      (0x41e7)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_DCYA                    (0x41fe)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_ACYA                    (0x41ff)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A0                       (0x8000)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A1                       (0x8001)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A2                       (0x8002)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A3                       (0x8003)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A4                       (0x8004)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A5                       (0x8005)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_CAL                      (0x8006)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_RDY                      (0x8007)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_CTRL            (0x8020)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_START           (0x8021)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_TCTRL           (0x8022)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_OVRD            (0x8023)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_INIT_TMR        (0x8024)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_ITER_TMR        (0x8025)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_REFTMR_START   (0x8026)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_0 (0x8028)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_1 (0x8029)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_2 (0x802a)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_3 (0x802b)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_CTRL             (0x8030)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_START            (0x8031)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_TCTRL            (0x8032)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_OVRD             (0x8033)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_INIT_TMR         (0x8034)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_ITER_TMR         (0x8035)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_REFTMR_START    (0x8036)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_0  (0x8038)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_1  (0x8039)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_2  (0x803a)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_3  (0x803b)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_CTRL                  (0x8040)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_OVRD                  (0x8041)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_START                 (0x8042)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_TUNE                  (0x8043)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_INIT_TMR              (0x8044)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_ITER_TMR              (0x8045)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_CTRL                  (0x8048)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_OVRD                  (0x8049)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_START                 (0x804a)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_TUNE                  (0x804b)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_INIT_TMR              (0x804c)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_ITER_TMR              (0x804d)
#define IMX_USB3PHYx_TB_ADDR_RX_SAMP_DAC_CTRL                (0x8058)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_CTRL                     (0x8060)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IPP_STAT                 (0x8061)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IPP_OVRD                 (0x8062)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IPM_STAT                 (0x8063)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IPM_OVRD                 (0x8064)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QPP_STAT                 (0x8065)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QPP_OVRD                 (0x8066)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QPM_STAT                 (0x8067)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QPM_OVRD                 (0x8068)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EPP_STAT                 (0x8069)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EPP_OVRD                 (0x806a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EPM_STAT                 (0x806b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EPM_OVRD                 (0x806c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_INIT_TMR                 (0x806d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_RUN_TMR                  (0x806e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_DIAG_CTRL                (0x806f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_DIS                      (0x8070)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_CNFG                   (0x8080)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_CNFG2                  (0x8081)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_MGN_DIAG               (0x8082)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FPL_TMR0               (0x8083)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FPL_TMR1               (0x8084)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_FILT_TMR           (0x8090)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_DLY_TMR            (0x8091)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_MIN_TMR            (0x8092)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_LR_FILT_TMR           (0x8094)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_LH_DLY_TMR            (0x8095)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_MD_CNT               (0x8098)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_NS_CNT               (0x8099)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_CTRL                 (0x80a0)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_DELLOW           (0x80a4)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_DELHIGH          (0x80a5)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_TESTLOW          (0x80a6)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_TESTHIGH         (0x80a7)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_NS_COORD             (0x80a8)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_EW_COORD             (0x80a9)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_ERRCNT               (0x80aa)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_CTRL                    (0x80b0)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_SYNCCNT                 (0x80b1)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_UDDWR                   (0x80b2)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_ERRCNT                  (0x80b3)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL   (0x80b4)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_TEST_CLK_SEL         (0x80b5)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_REF_CLK_TMR_VALUE    (0x80b6)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_TEST_CLK_CNT_VALUE   (0x80b7)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_CTRL              (0x8160)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_EQENM_PH1         (0x8161)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_EQENM_PH2         (0x8162)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_START_TMR         (0x8163)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_RUN_PH1_TMR       (0x8164)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_RUN_PH2_TMR       (0x8165)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_CTRL              (0x8168)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_EQENM_PH1         (0x8169)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_EQENM_PH2         (0x816a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_START_TMR         (0x816b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_RUN_PH1_TMR       (0x816c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_RUN_PH2_TMR       (0x816d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_CTRL             (0x8178)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_EQENM_PH1        (0x8179)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_EQENM_PH2        (0x817a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_START_TMR        (0x817b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_RUN_PH1_TMR      (0x817c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_RUN_PH2_TMR      (0x817d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_CTRL                (0x8180)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_OVRD                (0x8181)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_DIAG                (0x8182)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_CTRL                (0x8184)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_OVRD                (0x8185)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_DIAG                (0x8186)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_CTRL                (0x8188)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_OVRD                (0x8189)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_DIAG                (0x818a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ANAENSM_DEL_TMR          (0x8194)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_CTRL                (0x8198)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_CODE_CTRL           (0x8199)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_UTHR                (0x819a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_LTHR                (0x819b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_IOVRD               (0x819c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_COVRD               (0x819d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_DIAG                (0x819e)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_CTRL               (0x81a0)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_THR                (0x81a1)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_CNT                (0x81a2)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_OVRD               (0x81a3)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_DIAG               (0x81a4)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_CTRL                (0x81a8)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_OVRD                (0x81a9)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_DIAG                (0x81aa)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_CTRL            (0x81ac)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_OVRD            (0x81ad)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_DIAG            (0x81ae)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_TGT_DIAG        (0x81af)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_CTRL             (0x81b0)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_OVRD             (0x81b1)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_DIAG             (0x81b2)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ADDR_CFG                 (0x81b8)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_CLIP                (0x81b9)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2TON_CLIP             (0x81ba)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_CTRL_DATA_MASK           (0x81bb)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_DIAG_CTRL                (0x81bc)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_SMGM_CTRL                (0x81bd)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DFE_AMP_TUNE            (0x81e0)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DFE_AMP_TUNE_2          (0x81e1)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_SIGDET_TUNE             (0x81e2)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_CTRL                (0x81e3)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQ_TRIM0            (0x81e4)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_E_TRIM0             (0x81e5)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQ_TRIM1            (0x81e6)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_E_TRIM1             (0x81e7)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQE_TRIM2           (0x81e8)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQE_TRIM3           (0x81e9)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQE_TRIM4           (0x81ea)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQE_TRIM5           (0x81eb)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ILL_IQE_TRIM6           (0x81ec)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_SAMP_CTRL               (0x81ed)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_REE_DAC_CTRL            (0x81ee)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_RXCTRL                  (0x81ef)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DFE_CTRL                (0x81f0)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_NQST_CTRL               (0x81f1)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_LPBK_CTRL               (0x81f2)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_RST_DIAG                (0x81f3)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_LFEQ_TUNE               (0x81f4)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_SD_TEST                 (0x81f5)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_MPHY_CTRL_1             (0x81f6)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_MPHY_CTRL_2             (0x81f7)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_MPHY_CTRL_3             (0x81f8)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_MPHY_CTRL_4             (0x81f9)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_SC2C_DELAY              (0x81fa)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_LFPSDET_TUNE            (0x81fb)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_CML2CMOS_BTRIM          (0x81fc)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DCYA                    (0x81fe)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_ACYA                    (0x81ff)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_OVRD            (0x83)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_INIT_TMR        (0x84)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_ITER_TMR        (0x85)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_REFTIM_START    (0x86)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_PLLCNT_START    (0x88)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_REFCNT_START      (0x90)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_REFCNT_IDLE       (0x91)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_PLLCNT_START      (0x92)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_LOCK_PLLCNT_THR        (0x93)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_INTDIV                 (0x94)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_FRACDIV                (0x95)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_HIGH_THR               (0x96)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_DSM_DIAG               (0x97)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_SS_CTRL1               (0x98)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_SS_CTRL2               (0x99)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL0_VCOCAL_V2I_CTRL        (0x9c)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_CTRL            (0xa0)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_START           (0xa1)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_TCTRL           (0xa2)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_OVRD            (0xa3)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_INIT_TMR        (0xa4)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_ITER_TMR        (0xa5)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_REFTIM_START    (0xa6)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_PLLCNT_START    (0xa8)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_REFCNT_START      (0xb0)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_REFCNT_IDLE       (0xb1)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_PLLCNT_START      (0xb2)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_LOCK_PLLCNT_THR        (0xb3)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_INTDIV                 (0xb4)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_FRACDIV                (0xb5)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_HIGH_THR               (0xb6)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_DSM_DIAG               (0xb7)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_SS_CTRL1               (0xb8)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_SS_CTRL2               (0xb9)
#define IMX_USB3PHYx_TB_ADDR_CMN_PLL1_VCOCAL_V2I_CTRL        (0xbc)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_CTRL                   (0xc0)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_OVRD                   (0xc1)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_START                  (0xc2)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_TUNE                   (0xc3)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_INIT_TMR               (0xc4)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ITER_TMR               (0xc5)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_CTRL                  (0xd0)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_OVRD                  (0xd1)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_START                 (0xd2)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_TUNE                  (0xd3)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_INIT_TMR              (0xd4)
#define IMX_USB3PHYx_TB_ADDR_CMN_RXCAL_ITER_TMR              (0xd5)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_CTRL                (0xe0)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_OVRD                (0xe1)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_START               (0xe2)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_TUNE                (0xe3)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_INIT_TMR            (0xe4)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPUCAL_ITER_TMR            (0xe5)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_CTRL                (0xf0)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_OVRD                (0xf1)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_START               (0xf2)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_TUNE                (0xf3)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_INIT_TMR            (0xf4)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPDCAL_ITER_TMR            (0xf5)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ADJ_CTRL               (0x100)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ADJ_CNT                (0x101)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ADJ_INIT_TMR           (0x102)
#define IMX_USB3PHYx_TB_ADDR_CMN_ICAL_ADJ_ITER_TMR           (0x103)
#define IMX_USB3PHYx_TB_ADDR_CMN_RX_ADJ_CTRL                 (0x104)
#define IMX_USB3PHYx_TB_ADDR_CMN_RX_ADJ_CNT                  (0x105)
#define IMX_USB3PHYx_TB_ADDR_CMN_RX_ADJ_INIT_TMR             (0x106)
#define IMX_USB3PHYx_TB_ADDR_CMN_RX_ADJ_ITER_TMR             (0x107)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPU_ADJ_CTRL               (0x108)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPU_ADJ_CNT                (0x109)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPU_ADJ_INIT_TMR           (0x10a)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPU_ADJ_ITER_TMR           (0x10b)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPD_ADJ_CTRL               (0x10c)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPD_ADJ_CNT                (0x10d)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPD_ADJ_INIT_TMR           (0x10e)
#define IMX_USB3PHYx_TB_ADDR_CMN_TXPD_ADJ_ITER_TMR           (0x10f)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_LDO_CTRL          (0x1c3)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_TEST_MODE         (0x1c4)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_PTATIS_TUNE1      (0x1c8)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_PTATIS_TUNE2      (0x1c9)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_INCLK_CTRL        (0x1ca)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL0_LD1_CTRL          (0x1d3)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_TEST_MODE         (0x1d4)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_V2I_TUNE          (0x1d5)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_CP_TUNE           (0x1d6)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_LF_PROG           (0x1d7)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_PTATIS_TUNE1      (0x1d8)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_PTATIS_TUNE2      (0x1d9)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PLL1_INCLK_CTRL        (0x1da)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_CALCLK_CTRL            (0x1e1)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BIAS_OVRD              (0x1e9)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_PER_CAL_ADJ            (0x1ec)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_CAL_CTRL               (0x1ed)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BGI_PTAT_CTRL          (0x1f4)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BGI_CTRL1              (0x1f5)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_BGI_CTRL2              (0x1f6)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_CTRLI_CTRL1            (0x1f7)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_CTRLI_CTRL2            (0x1f8)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_DCYA                   (0x1fe)
#define IMX_USB3PHYx_TB_ADDR_CMN_DIAG_ACYA                   (0x1ff)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_CTRL                   (0x4000)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_RCTRL                  (0x4001)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_CAL_TMR                (0x4002)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0IN_TMR               (0x4003)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0BYP_TMR              (0x4004)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A1IN_TMR               (0x4005)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A2IN_TMR               (0x4006)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A3IN_TMR               (0x4007)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A4IN_TMR               (0x4008)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A5IN_TMR               (0x4009)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A0OUT_TMR              (0x400a)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A1OUT_TMR              (0x400b)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A2OUT_TMR              (0x400c)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A3OUT_TMR              (0x400d)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A4OUT_TMR              (0x400e)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_A5OUT_TMR              (0x400f)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_DIAG                   (0x4010)
#define IMX_USB3PHYx_TB_ADDR_XCVR_PSM_USER_DEF_CTRL          (0x401f)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CTRL                    (0x4040)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_PRE_OVRD                (0x4041)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MAIN_OVRD               (0x4042)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_POST_OVRD               (0x4043)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_PRE_CVAL                (0x4044)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MAIN_CVAL               (0x4045)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_POST_CVAL               (0x4046)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CAL_SCLR_MULT           (0x4047)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_00            (0x4048)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_01            (0x4049)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_10            (0x404a)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPRE_MULT_11            (0x404b)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_00           (0x404c)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_01           (0x404d)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_10           (0x404e)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_CPOST_MULT_11           (0x404f)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_000          (0x4050)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_001          (0x4051)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_010          (0x4052)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_011          (0x4053)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_100          (0x4054)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_101          (0x4055)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_110          (0x4056)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNFS_MULT_111          (0x4057)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_000          (0x4058)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_001          (0x4059)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_010          (0x405a)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_011          (0x405b)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_100          (0x405c)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_101          (0x405d)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_110          (0x405e)
#define IMX_USB3PHYx_TB_ADDR_TX_TXCC_MGNLS_MULT_111          (0x405f)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_PLLDRC_CTRL           (0x40e0)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_HSCLK_SEL             (0x40e1)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_HSCLKA_DCTRL          (0x40e2)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_HSCLKB_DCTRL          (0x40e3)
#define IMX_USB3PHYx_TB_ADDR_XCVR_DIAG_DCYA                  (0x40ff)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A0                       (0x4100)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A1                       (0x4101)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A2                       (0x4102)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A3                       (0x4103)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A4                       (0x4104)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_A5                       (0x4105)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_CAL                      (0x4106)
#define IMX_USB3PHYx_TB_ADDR_TX_PSC_RDY                      (0x4107)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDET_CTRL                  (0x4120)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDET_OVRD                  (0x4121)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDET_EN_TMR                (0x4122)
#define IMX_USB3PHYx_TB_ADDR_TX_RCVDET_ST_TMR                (0x4123)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_CTRL                    (0x4140)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_UDDWR                   (0x4141)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_SEED0                   (0x4142)
#define IMX_USB3PHYx_TB_ADDR_TX_BIST_SEED1                   (0x4143)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_TX_CTRL                 (0x41e0)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_TX_DRV                  (0x41e1)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_ELEC_IDLE               (0x41e2)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_SFIFO_CTRL              (0x41e3)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_SFIFO_TMR               (0x41e4)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_RDVDET_TUNE             (0x41e5)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_RST_DIAG                (0x41e6)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_BGREF_PREDRV_DELAY      (0x41e7)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_MPHY_CTRL1              (0x41f0)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_MPHY_CTRL2              (0x41f1)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_DRV_LDO_PROG            (0x41f4)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_DCYA                    (0x41fe)
#define IMX_USB3PHYx_TB_ADDR_TX_DIAG_ACYA                    (0x41ff)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A0                       (0x8000)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A1                       (0x8001)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A2                       (0x8002)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A3                       (0x8003)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A4                       (0x8004)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_A5                       (0x8005)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_CAL                      (0x8006)
#define IMX_USB3PHYx_TB_ADDR_RX_PSC_RDY                      (0x8007)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_CTRL            (0x8020)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_START           (0x8021)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_TCTRL           (0x8022)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_OVRD            (0x8023)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_INIT_TMR        (0x8024)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_CAL_ITER_TMR        (0x8025)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_REFTMR_START   (0x8026)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_0 (0x8028)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_1 (0x8029)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_2 (0x802a)
#define IMX_USB3PHYx_TB_ADDR_RX_IQPI_ILL_LOCK_CALCNT_START_3 (0x802b)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_CTRL             (0x8030)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_START            (0x8031)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_TCTRL            (0x8032)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_OVRD             (0x8033)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_INIT_TMR         (0x8034)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_CAL_ITER_TMR         (0x8035)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_REFTMR_START    (0x8036)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_0  (0x8038)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_1  (0x8039)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_2  (0x803a)
#define IMX_USB3PHYx_TB_ADDR_RX_EPI_ILL_LOCK_CALCNT_START_3  (0x803b)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_CTRL                  (0x8040)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_OVRD                  (0x8041)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_START                 (0x8042)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_TUNE                  (0x8043)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_INIT_TMR              (0x8044)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL0_ITER_TMR              (0x8045)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_CTRL                  (0x8048)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_OVRD                  (0x8049)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_START                 (0x804a)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_TUNE                  (0x804b)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_INIT_TMR              (0x804c)
#define IMX_USB3PHYx_TB_ADDR_RX_SDCAL1_ITER_TMR              (0x804d)
#define IMX_USB3PHYx_TB_ADDR_RX_SAMP_DAC_CTRL                (0x8058)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_CNFG                   (0x8080)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_CNFG2                  (0x8081)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_MGN_DIAG               (0x8082)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FPL_TMR0               (0x8083)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FPL_TMR1               (0x8084)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL_TMR                (0x8085)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL0_CTRL              (0x8088)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL1_CTRL              (0x8089)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL2_CTRL              (0x808a)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL3_CTRL              (0x808b)
#define IMX_USB3PHYx_TB_ADDR_RX_CDRLF_FFL4_CTRL              (0x808c)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_FILT_TMR           (0x8090)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_DLY_TMR            (0x8091)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_HL_MIN_TMR            (0x8092)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_LR_FILT_TMR           (0x8094)
#define IMX_USB3PHYx_TB_ADDR_RX_SIGDET_LH_DLY_TMR            (0x8095)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_MD_CNT               (0x8098)
#define IMX_USB3PHYx_TB_ADDR_RX_LFPSDET_NS_CNT               (0x8099)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_CTRL                 (0x80a0)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_DELLOW           (0x80a4)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_DELHIGH          (0x80a5)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_TESTLOW          (0x80a6)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_TMR_TESTHIGH         (0x80a7)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_NS_COORD             (0x80a8)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_EW_COORD             (0x80a9)
#define IMX_USB3PHYx_TB_ADDR_RX_EYESURF_ERRCNT               (0x80aa)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_CTRL                    (0x80b0)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_SYNCCNT                 (0x80b1)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_UDDWR                   (0x80b2)
#define IMX_USB3PHYx_TB_ADDR_RX_BIST_ERRCNT                  (0x80b3)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL   (0x80b4)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_TEST_CLK_SEL         (0x80b5)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_REF_CLK_TMR_VALUE    (0x80b6)
#define IMX_USB3PHYx_TB_ADDR_XCVR_CMSMT_TEST_CLK_CNT_VALUE   (0x80b7)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EN_INIT_TMR              (0x80e1)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_CU_INIT_TMR              (0x80e2)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_CU_ITER_TMR              (0x80e3)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IE_MASK                  (0x80e4)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IO_MASK                  (0x80e5)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QE_MASK                  (0x80e6)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QO_MASK                  (0x80e7)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EE_MASK                  (0x80e8)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EO_MASK                  (0x80e9)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_DATA_THR                 (0x80ea)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP0_CTRL                (0x8100)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP0_OVRD                (0x8101)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP0_START               (0x8102)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP0_TUNE                (0x8103)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP1_CTRL                (0x8104)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP1_OVRD                (0x8105)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP1_START               (0x8106)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IOP1_TUNE                (0x8107)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP0_CTRL                (0x8108)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP0_OVRD                (0x8109)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP0_START               (0x810a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP0_TUNE                (0x810b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP1_CTRL                (0x810c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP1_OVRD                (0x810d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP1_START               (0x810e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QOP1_TUNE                (0x810f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP0_CTRL                (0x8110)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP0_OVRD                (0x8111)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP0_START               (0x8112)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP0_TUNE                (0x8113)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP1_CTRL                (0x8114)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP1_OVRD                (0x8115)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP1_START               (0x8116)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EOP1_TUNE                (0x8117)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION0_CTRL                (0x8118)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION0_OVRD                (0x8119)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION0_START               (0x811a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION0_TUNE                (0x811b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION1_CTRL                (0x811c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION1_OVRD                (0x811d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION1_START               (0x811e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_ION1_TUNE                (0x811f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON0_CTRL                (0x8120)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON0_OVRD                (0x8121)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON0_START               (0x8122)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON0_TUNE                (0x8123)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON1_CTRL                (0x8124)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON1_OVRD                (0x8125)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON1_START               (0x8126)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QON1_TUNE                (0x8127)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON0_CTRL                (0x8128)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON0_OVRD                (0x8129)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON0_START               (0x812a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON0_TUNE                (0x812b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON1_CTRL                (0x812c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON1_OVRD                (0x812d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON1_START               (0x812e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EON1_TUNE                (0x812f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP0_CTRL                (0x8130)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP0_OVRD                (0x8131)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP0_START               (0x8132)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP0_TUNE                (0x8133)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP1_CTRL                (0x8134)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP1_OVRD                (0x8135)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP1_START               (0x8136)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEP1_TUNE                (0x8137)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP0_CTRL                (0x8138)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP0_OVRD                (0x8139)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP0_START               (0x813a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP0_TUNE                (0x813b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP1_CTRL                (0x813c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP1_OVRD                (0x813d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP1_START               (0x813e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEP1_TUNE                (0x813f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP0_CTRL                (0x8140)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP0_OVRD                (0x8141)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP0_START               (0x8142)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP0_TUNE                (0x8143)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP1_CTRL                (0x8144)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP1_OVRD                (0x8145)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP1_START               (0x8146)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEP1_TUNE                (0x8147)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN0_CTRL                (0x8148)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN0_OVRD                (0x8149)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN0_START               (0x814a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN0_TUNE                (0x814b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN1_CTRL                (0x814c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN1_OVRD                (0x814d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN1_START               (0x814e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_IEN1_TUNE                (0x814f)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN0_CTRL                (0x8150)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN0_OVRD                (0x8151)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN0_START               (0x8152)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN0_TUNE                (0x8153)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN1_CTRL                (0x8154)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN1_OVRD                (0x8155)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN1_START               (0x8156)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_QEN1_TUNE                (0x8157)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN0_CTRL                (0x8158)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN0_OVRD                (0x8159)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN0_START               (0x815a)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN0_TUNE                (0x815b)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN1_CTRL                (0x815c)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN1_OVRD                (0x815d)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN1_START               (0x815e)
#define IMX_USB3PHYx_TB_ADDR_RX_SLC_EEN1_TUNE                (0x815f)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_CTRL              (0x8160)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_EQENM_PH1         (0x8161)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_EQENM_PH2         (0x8162)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_START_TMR         (0x8163)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_RUN_PH1_TMR       (0x8164)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_U3GCSM_RUN_PH2_TMR       (0x8165)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_CTRL              (0x8168)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_EQENM_PH1         (0x8169)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_EQENM_PH2         (0x816a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_START_TMR         (0x816b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_RUN_PH1_TMR       (0x816c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_G2GCSM_RUN_PH2_TMR       (0x816d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_CTRL             (0x8178)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_EQENM_PH1        (0x8179)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_EQENM_PH2        (0x817a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_START_TMR        (0x817b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_RUN_PH1_TMR      (0x817c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PERGCSM_RUN_PH2_TMR      (0x817d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_CTRL                (0x8180)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_OVRD                (0x8181)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_DIAG                (0x8182)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_CTRL                (0x8184)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_OVRD                (0x8185)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2_DIAG                (0x8186)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_CTRL                (0x8188)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_OVRD                (0x8189)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP3_DIAG                (0x818a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ANAENSM_DEL_TMR          (0x8194)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_CTRL                (0x8198)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_CODE_CTRL           (0x8199)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_UTHR                (0x819a)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_LTHR                (0x819b)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_IOVRD               (0x819c)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_COVRD               (0x819d)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_PEAK_DIAG                (0x819e)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_CTRL               (0x81a0)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_THR                (0x81a1)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_CNT                (0x81a2)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_OVRD               (0x81a3)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ATTEN_DIAG               (0x81a4)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_CTRL                (0x81a8)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_OVRD                (0x81a9)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_LFEQ_DIAG                (0x81aa)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_CTRL            (0x81ac)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_OVRD            (0x81ad)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_DIAG            (0x81ae)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_VGA_GAIN_TGT_DIAG        (0x81af)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_CTRL             (0x81b0)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_OVRD             (0x81b1)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_OFF_COR_DIAG             (0x81b2)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_ADDR_CFG                 (0x81b8)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP1_CLIP                (0x81b9)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_TAP2TON_CLIP             (0x81ba)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_CTRL_DATA_MASK           (0x81bb)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_DIAG_CTRL                (0x81bc)
#define IMX_USB3PHYx_TB_ADDR_RX_REE_SMGM_CTRL                (0x81bd)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DFE_CTRL1               (0x81d3)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_DFE_CTRL2               (0x81d4)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_BIAS_GEN_CTRL1          (0x81f1)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_BIAS_GEN_CTRL2          (0x81f2)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_BIAS_GEN_CTRL3          (0x81f3)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_BIAS_GEN_CTRL4          (0x81f4)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_BS_TM                   (0x81f5)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_RXFE_TM1                (0x81f6)
#define IMX_USB3PHYx_TB_ADDR_RX_DIAG_RXFE_TM2                (0x81f7)



#endif /* IMX_USB3PHY_H */

#if defined(__QNXNTO__) && defined(__USESRCVERSION)
#include <sys/srcversion.h>
__SRCVERSION("$URL: http://svn.ott.qnx.com/product/mainline/hardware/startup/lib/public/aarch64/imx8/imx8_usb3phy.h $ $Rev: 837679 $")
#endif
