<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::rcc::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module regs</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">19.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>rcc</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">rcc</a></div><h1>Module <span>regs</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Ahb1enr.html" title="struct stm32_metapac::rcc::regs::Ahb1enr">Ahb1enr</a></dt><dd>RCC AHB1 Clock Register</dd><dt><a class="struct" href="struct.Ahb1lpenr.html" title="struct stm32_metapac::rcc::regs::Ahb1lpenr">Ahb1lpenr</a></dt><dd>RCC AHB1 Sleep Clock Register</dd><dt><a class="struct" href="struct.Ahb1rstr.html" title="struct stm32_metapac::rcc::regs::Ahb1rstr">Ahb1rstr</a></dt><dd>RCC AHB1 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Ahb2enr.html" title="struct stm32_metapac::rcc::regs::Ahb2enr">Ahb2enr</a></dt><dd>RCC AHB2 Clock Register</dd><dt><a class="struct" href="struct.Ahb2lpenr.html" title="struct stm32_metapac::rcc::regs::Ahb2lpenr">Ahb2lpenr</a></dt><dd>RCC AHB2 Sleep Clock Register</dd><dt><a class="struct" href="struct.Ahb2rstr.html" title="struct stm32_metapac::rcc::regs::Ahb2rstr">Ahb2rstr</a></dt><dd>RCC AHB2 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Ahb3enr.html" title="struct stm32_metapac::rcc::regs::Ahb3enr">Ahb3enr</a></dt><dd>RCC AHB3 Clock Register</dd><dt><a class="struct" href="struct.Ahb3lpenr.html" title="struct stm32_metapac::rcc::regs::Ahb3lpenr">Ahb3lpenr</a></dt><dd>RCC AHB3 Sleep Clock Register</dd><dt><a class="struct" href="struct.Ahb3rstr.html" title="struct stm32_metapac::rcc::regs::Ahb3rstr">Ahb3rstr</a></dt><dd>RCC AHB3 Reset Register</dd><dt><a class="struct" href="struct.Ahb4enr.html" title="struct stm32_metapac::rcc::regs::Ahb4enr">Ahb4enr</a></dt><dd>RCC AHB4 Clock Register</dd><dt><a class="struct" href="struct.Ahb4lpenr.html" title="struct stm32_metapac::rcc::regs::Ahb4lpenr">Ahb4lpenr</a></dt><dd>RCC AHB4 Sleep Clock Register</dd><dt><a class="struct" href="struct.Ahb4rstr.html" title="struct stm32_metapac::rcc::regs::Ahb4rstr">Ahb4rstr</a></dt><dd>RCC AHB4 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Apb1henr.html" title="struct stm32_metapac::rcc::regs::Apb1henr">Apb1henr</a></dt><dd>RCC APB1 Clock Register</dd><dt><a class="struct" href="struct.Apb1hlpenr.html" title="struct stm32_metapac::rcc::regs::Apb1hlpenr">Apb1hlpenr</a></dt><dd>RCC APB1 High Sleep Clock Register</dd><dt><a class="struct" href="struct.Apb1hrstr.html" title="struct stm32_metapac::rcc::regs::Apb1hrstr">Apb1hrstr</a></dt><dd>RCC APB1 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Apb1lenr.html" title="struct stm32_metapac::rcc::regs::Apb1lenr">Apb1lenr</a></dt><dd>RCC APB1 Clock Register</dd><dt><a class="struct" href="struct.Apb1llpenr.html" title="struct stm32_metapac::rcc::regs::Apb1llpenr">Apb1llpenr</a></dt><dd>RCC APB1 Low Sleep Clock Register</dd><dt><a class="struct" href="struct.Apb1lrstr.html" title="struct stm32_metapac::rcc::regs::Apb1lrstr">Apb1lrstr</a></dt><dd>RCC APB1 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Apb2enr.html" title="struct stm32_metapac::rcc::regs::Apb2enr">Apb2enr</a></dt><dd>RCC APB2 Clock Register</dd><dt><a class="struct" href="struct.Apb2lpenr.html" title="struct stm32_metapac::rcc::regs::Apb2lpenr">Apb2lpenr</a></dt><dd>RCC APB2 Sleep Clock Register</dd><dt><a class="struct" href="struct.Apb2rstr.html" title="struct stm32_metapac::rcc::regs::Apb2rstr">Apb2rstr</a></dt><dd>RCC APB2 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Apb3enr.html" title="struct stm32_metapac::rcc::regs::Apb3enr">Apb3enr</a></dt><dd>RCC APB3 Clock Register</dd><dt><a class="struct" href="struct.Apb3lpenr.html" title="struct stm32_metapac::rcc::regs::Apb3lpenr">Apb3lpenr</a></dt><dd>RCC APB3 Sleep Clock Register</dd><dt><a class="struct" href="struct.Apb3rstr.html" title="struct stm32_metapac::rcc::regs::Apb3rstr">Apb3rstr</a></dt><dd>RCC APB3 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Apb4enr.html" title="struct stm32_metapac::rcc::regs::Apb4enr">Apb4enr</a></dt><dd>RCC APB4 Clock Register</dd><dt><a class="struct" href="struct.Apb4lpenr.html" title="struct stm32_metapac::rcc::regs::Apb4lpenr">Apb4lpenr</a></dt><dd>RCC APB4 Sleep Clock Register</dd><dt><a class="struct" href="struct.Apb4rstr.html" title="struct stm32_metapac::rcc::regs::Apb4rstr">Apb4rstr</a></dt><dd>RCC APB4 Peripheral Reset Register</dd><dt><a class="struct" href="struct.Bdcr.html" title="struct stm32_metapac::rcc::regs::Bdcr">Bdcr</a></dt><dd>RCC Backup Domain Control Register</dd><dt><a class="struct" href="struct.C1Ahb1enr.html" title="struct stm32_metapac::rcc::regs::C1Ahb1enr">C1Ahb1enr</a></dt><dd>RCC AHB1 Clock Register</dd><dt><a class="struct" href="struct.C1Ahb1lpenr.html" title="struct stm32_metapac::rcc::regs::C1Ahb1lpenr">C1Ahb1lpenr</a></dt><dd>RCC AHB1 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Ahb2enr.html" title="struct stm32_metapac::rcc::regs::C1Ahb2enr">C1Ahb2enr</a></dt><dd>RCC AHB2 Clock Register</dd><dt><a class="struct" href="struct.C1Ahb2lpenr.html" title="struct stm32_metapac::rcc::regs::C1Ahb2lpenr">C1Ahb2lpenr</a></dt><dd>RCC AHB2 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Ahb3enr.html" title="struct stm32_metapac::rcc::regs::C1Ahb3enr">C1Ahb3enr</a></dt><dd>RCC AHB3 Clock Register</dd><dt><a class="struct" href="struct.C1Ahb3lpenr.html" title="struct stm32_metapac::rcc::regs::C1Ahb3lpenr">C1Ahb3lpenr</a></dt><dd>RCC AHB3 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Ahb4enr.html" title="struct stm32_metapac::rcc::regs::C1Ahb4enr">C1Ahb4enr</a></dt><dd>RCC AHB4 Clock Register</dd><dt><a class="struct" href="struct.C1Ahb4lpenr.html" title="struct stm32_metapac::rcc::regs::C1Ahb4lpenr">C1Ahb4lpenr</a></dt><dd>RCC AHB4 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Apb1henr.html" title="struct stm32_metapac::rcc::regs::C1Apb1henr">C1Apb1henr</a></dt><dd>RCC APB1 Clock Register</dd><dt><a class="struct" href="struct.C1Apb1hlpenr.html" title="struct stm32_metapac::rcc::regs::C1Apb1hlpenr">C1Apb1hlpenr</a></dt><dd>RCC APB1 High Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Apb1lenr.html" title="struct stm32_metapac::rcc::regs::C1Apb1lenr">C1Apb1lenr</a></dt><dd>RCC APB1 Clock Register</dd><dt><a class="struct" href="struct.C1Apb1llpenr.html" title="struct stm32_metapac::rcc::regs::C1Apb1llpenr">C1Apb1llpenr</a></dt><dd>RCC APB1 Low Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Apb2enr.html" title="struct stm32_metapac::rcc::regs::C1Apb2enr">C1Apb2enr</a></dt><dd>RCC APB2 Clock Register</dd><dt><a class="struct" href="struct.C1Apb2lpenr.html" title="struct stm32_metapac::rcc::regs::C1Apb2lpenr">C1Apb2lpenr</a></dt><dd>RCC APB2 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Apb3enr.html" title="struct stm32_metapac::rcc::regs::C1Apb3enr">C1Apb3enr</a></dt><dd>RCC APB3 Clock Register</dd><dt><a class="struct" href="struct.C1Apb3lpenr.html" title="struct stm32_metapac::rcc::regs::C1Apb3lpenr">C1Apb3lpenr</a></dt><dd>RCC APB3 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Apb4enr.html" title="struct stm32_metapac::rcc::regs::C1Apb4enr">C1Apb4enr</a></dt><dd>RCC APB4 Clock Register</dd><dt><a class="struct" href="struct.C1Apb4lpenr.html" title="struct stm32_metapac::rcc::regs::C1Apb4lpenr">C1Apb4lpenr</a></dt><dd>RCC APB4 Sleep Clock Register</dd><dt><a class="struct" href="struct.C1Rsr.html" title="struct stm32_metapac::rcc::regs::C1Rsr">C1Rsr</a></dt><dd>RCC Reset Status Register</dd><dt><a class="struct" href="struct.Cfgr.html" title="struct stm32_metapac::rcc::regs::Cfgr">Cfgr</a></dt><dd>RCC Clock Configuration Register</dd><dt><a class="struct" href="struct.Cicr.html" title="struct stm32_metapac::rcc::regs::Cicr">Cicr</a></dt><dd>RCC Clock Source Interrupt Clear Register</dd><dt><a class="struct" href="struct.Cier.html" title="struct stm32_metapac::rcc::regs::Cier">Cier</a></dt><dd>RCC Clock Source Interrupt Enable Register</dd><dt><a class="struct" href="struct.Cifr.html" title="struct stm32_metapac::rcc::regs::Cifr">Cifr</a></dt><dd>RCC Clock Source Interrupt Flag Register</dd><dt><a class="struct" href="struct.Cr.html" title="struct stm32_metapac::rcc::regs::Cr">Cr</a></dt><dd>clock control register</dd><dt><a class="struct" href="struct.Crrcr.html" title="struct stm32_metapac::rcc::regs::Crrcr">Crrcr</a></dt><dd>RCC Clock Recovery RC Register</dd><dt><a class="struct" href="struct.Csicfgr.html" title="struct stm32_metapac::rcc::regs::Csicfgr">Csicfgr</a></dt><dd>RCC CSI configuration register</dd><dt><a class="struct" href="struct.Csr.html" title="struct stm32_metapac::rcc::regs::Csr">Csr</a></dt><dd>RCC Clock Control and Status Register</dd><dt><a class="struct" href="struct.D1ccipr.html" title="struct stm32_metapac::rcc::regs::D1ccipr">D1ccipr</a></dt><dd>RCC Domain 1 Kernel Clock Configuration Register</dd><dt><a class="struct" href="struct.D1cfgr.html" title="struct stm32_metapac::rcc::regs::D1cfgr">D1cfgr</a></dt><dd>RCC Domain 1 Clock Configuration Register</dd><dt><a class="struct" href="struct.D2ccip1r.html" title="struct stm32_metapac::rcc::regs::D2ccip1r">D2ccip1r</a></dt><dd>RCC Domain 2 Kernel Clock Configuration Register</dd><dt><a class="struct" href="struct.D2ccip2r.html" title="struct stm32_metapac::rcc::regs::D2ccip2r">D2ccip2r</a></dt><dd>RCC Domain 2 Kernel Clock Configuration Register</dd><dt><a class="struct" href="struct.D2cfgr.html" title="struct stm32_metapac::rcc::regs::D2cfgr">D2cfgr</a></dt><dd>RCC Domain 2 Clock Configuration Register</dd><dt><a class="struct" href="struct.D3amr.html" title="struct stm32_metapac::rcc::regs::D3amr">D3amr</a></dt><dd>RCC D3 Autonomous mode Register</dd><dt><a class="struct" href="struct.D3ccipr.html" title="struct stm32_metapac::rcc::regs::D3ccipr">D3ccipr</a></dt><dd>RCC Domain 3 Kernel Clock Configuration Register</dd><dt><a class="struct" href="struct.D3cfgr.html" title="struct stm32_metapac::rcc::regs::D3cfgr">D3cfgr</a></dt><dd>RCC Domain 3 Clock Configuration Register</dd><dt><a class="struct" href="struct.Gcr.html" title="struct stm32_metapac::rcc::regs::Gcr">Gcr</a></dt><dd>Global Control Register</dd><dt><a class="struct" href="struct.Hsicfgr.html" title="struct stm32_metapac::rcc::regs::Hsicfgr">Hsicfgr</a></dt><dd>RCC HSI configuration register</dd><dt><a class="struct" href="struct.Icscr.html" title="struct stm32_metapac::rcc::regs::Icscr">Icscr</a></dt><dd>RCC Internal Clock Source Calibration Register</dd><dt><a class="struct" href="struct.Pllcfgr.html" title="struct stm32_metapac::rcc::regs::Pllcfgr">Pllcfgr</a></dt><dd>RCC PLLs Configuration Register</dd><dt><a class="struct" href="struct.Pllckselr.html" title="struct stm32_metapac::rcc::regs::Pllckselr">Pllckselr</a></dt><dd>RCC PLLs Clock Source Selection Register</dd><dt><a class="struct" href="struct.Plldivr.html" title="struct stm32_metapac::rcc::regs::Plldivr">Plldivr</a></dt><dd>RCC PLL1 Dividers Configuration Register</dd><dt><a class="struct" href="struct.Pllfracr.html" title="struct stm32_metapac::rcc::regs::Pllfracr">Pllfracr</a></dt><dd>RCC PLL Fractional Divider Register</dd><dt><a class="struct" href="struct.Rsr.html" title="struct stm32_metapac::rcc::regs::Rsr">Rsr</a></dt><dd>RCC Reset Status Register</dd></dl></section></div></main></body></html>