<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - PostgreSQL 13devel - src/include/port/atomics/arch-x86.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">src/include/port/atomics</a> - arch-x86.h<span style="font-size: 80%;"> (source / <a href="arch-x86.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">PostgreSQL 13devel</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">22</td>
            <td class="headerCovTableEntry">22</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-11-27 09:34:56</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*-------------------------------------------------------------------------</a>
<span class="lineNum">       2 </span>            :  *
<span class="lineNum">       3 </span>            :  * arch-x86.h
<span class="lineNum">       4 </span>            :  *    Atomic operations considerations specific to intel x86
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Note that we actually require a 486 upwards because the 386 doesn't have
<span class="lineNum">       7 </span>            :  * support for xadd and cmpxchg. Given that the 386 isn't supported anywhere
<span class="lineNum">       8 </span>            :  * anymore that's not much of a restriction luckily.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * Portions Copyright (c) 1996-2019, PostgreSQL Global Development Group
<span class="lineNum">      11 </span>            :  * Portions Copyright (c) 1994, Regents of the University of California
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * NOTES:
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * src/include/port/atomics/arch-x86.h
<span class="lineNum">      16 </span>            :  *
<span class="lineNum">      17 </span>            :  *-------------------------------------------------------------------------
<span class="lineNum">      18 </span>            :  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : /*
<span class="lineNum">      21 </span>            :  * Both 32 and 64 bit x86 do not allow loads to be reordered with other loads,
<span class="lineNum">      22 </span>            :  * or stores to be reordered with other stores, but a load can be performed
<span class="lineNum">      23 </span>            :  * before a subsequent store.
<span class="lineNum">      24 </span>            :  *
<span class="lineNum">      25 </span>            :  * Technically, some x86-ish chips support uncached memory access and/or
<span class="lineNum">      26 </span>            :  * special instructions that are weakly ordered.  In those cases we'd need
<span class="lineNum">      27 </span>            :  * the read and write barriers to be lfence and sfence.  But since we don't
<span class="lineNum">      28 </span>            :  * do those things, a compiler barrier should be enough.
<span class="lineNum">      29 </span>            :  *
<span class="lineNum">      30 </span>            :  * &quot;lock; addl&quot; has worked for longer than &quot;mfence&quot;. It's also rumored to be
<span class="lineNum">      31 </span>            :  * faster in many scenarios.
<span class="lineNum">      32 </span>            :  */
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #if defined(__GNUC__) || defined(__INTEL_COMPILER)
<span class="lineNum">      35 </span>            : #if defined(__i386__) || defined(__i386)
<span class="lineNum">      36 </span>            : #define pg_memory_barrier_impl()        \
<span class="lineNum">      37 </span>            :     __asm__ __volatile__ (&quot;lock; addl $0,0(%%esp)&quot; : : : &quot;memory&quot;, &quot;cc&quot;)
<span class="lineNum">      38 </span>            : #elif defined(__x86_64__)
<span class="lineNum">      39 </span>            : #define pg_memory_barrier_impl()        \
<span class="lineNum">      40 </span>            :     __asm__ __volatile__ (&quot;lock; addl $0,0(%%rsp)&quot; : : : &quot;memory&quot;, &quot;cc&quot;)
<span class="lineNum">      41 </span>            : #endif
<span class="lineNum">      42 </span>            : #endif /* defined(__GNUC__) || defined(__INTEL_COMPILER) */
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : #define pg_read_barrier_impl()      pg_compiler_barrier_impl()
<span class="lineNum">      45 </span>            : #define pg_write_barrier_impl()     pg_compiler_barrier_impl()
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : /*
<span class="lineNum">      48 </span>            :  * Provide implementation for atomics using inline assembly on x86 gcc. It's
<span class="lineNum">      49 </span>            :  * nice to support older gcc's and the compare/exchange implementation here is
<span class="lineNum">      50 </span>            :  * actually more efficient than the * __sync variant.
<span class="lineNum">      51 </span>            :  */
<span class="lineNum">      52 </span>            : #if defined(HAVE_ATOMICS)
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #if defined(__GNUC__) || defined(__INTEL_COMPILER)
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : #define PG_HAVE_ATOMIC_FLAG_SUPPORT
<span class="lineNum">      57 </span>            : typedef struct pg_atomic_flag
<span class="lineNum">      58 </span>            : {
<span class="lineNum">      59 </span>            :     volatile char value;
<span class="lineNum">      60 </span>            : } pg_atomic_flag;
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            : #define PG_HAVE_ATOMIC_U32_SUPPORT
<span class="lineNum">      63 </span>            : typedef struct pg_atomic_uint32
<span class="lineNum">      64 </span>            : {
<span class="lineNum">      65 </span>            :     volatile uint32 value;
<span class="lineNum">      66 </span>            : } pg_atomic_uint32;
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : /*
<span class="lineNum">      69 </span>            :  * It's too complicated to write inline asm for 64bit types on 32bit and the
<span class="lineNum">      70 </span>            :  * 486 can't do it anyway.
<span class="lineNum">      71 </span>            :  */
<span class="lineNum">      72 </span>            : #ifdef __x86_64__
<span class="lineNum">      73 </span>            : #define PG_HAVE_ATOMIC_U64_SUPPORT
<span class="lineNum">      74 </span>            : typedef struct pg_atomic_uint64
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span>            :     /* alignment guaranteed due to being on a 64bit platform */
<span class="lineNum">      77 </span>            :     volatile uint64 value;
<span class="lineNum">      78 </span>            : } pg_atomic_uint64;
<span class="lineNum">      79 </span>            : #endif  /* __x86_64__ */
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            : #endif /* defined(__GNUC__) || defined(__INTEL_COMPILER) */
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span>            : #endif /* defined(HAVE_ATOMICS) */
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : #if !defined(PG_HAVE_SPIN_DELAY)
<span class="lineNum">      86 </span>            : /*
<span class="lineNum">      87 </span>            :  * This sequence is equivalent to the PAUSE instruction (&quot;rep&quot; is
<span class="lineNum">      88 </span>            :  * ignored by old IA32 processors if the following instruction is
<span class="lineNum">      89 </span>            :  * not a string operation); the IA-32 Architecture Software
<span class="lineNum">      90 </span>            :  * Developer's Manual, Vol. 3, Section 7.7.2 describes why using
<span class="lineNum">      91 </span>            :  * PAUSE in the inner loop of a spin lock is necessary for good
<span class="lineNum">      92 </span>            :  * performance:
<span class="lineNum">      93 </span>            :  *
<span class="lineNum">      94 </span>            :  *     The PAUSE instruction improves the performance of IA-32
<span class="lineNum">      95 </span>            :  *     processors supporting Hyper-Threading Technology when
<span class="lineNum">      96 </span>            :  *     executing spin-wait loops and other routines where one
<span class="lineNum">      97 </span>            :  *     thread is accessing a shared lock or semaphore in a tight
<span class="lineNum">      98 </span>            :  *     polling loop. When executing a spin-wait loop, the
<span class="lineNum">      99 </span>            :  *     processor can suffer a severe performance penalty when
<span class="lineNum">     100 </span>            :  *     exiting the loop because it detects a possible memory order
<span class="lineNum">     101 </span>            :  *     violation and flushes the core processor's pipeline. The
<span class="lineNum">     102 </span>            :  *     PAUSE instruction provides a hint to the processor that the
<span class="lineNum">     103 </span>            :  *     code sequence is a spin-wait loop. The processor uses this
<span class="lineNum">     104 </span>            :  *     hint to avoid the memory order violation and prevent the
<span class="lineNum">     105 </span>            :  *     pipeline flush. In addition, the PAUSE instruction
<span class="lineNum">     106 </span>            :  *     de-pipelines the spin-wait loop to prevent it from
<span class="lineNum">     107 </span>            :  *     consuming execution resources excessively.
<span class="lineNum">     108 </span>            :  */
<span class="lineNum">     109 </span>            : #if defined(__GNUC__) || defined(__INTEL_COMPILER)
<span class="lineNum">     110 </span>            : #define PG_HAVE_SPIN_DELAY
<span class="lineNum">     111 </span>            : static __inline__ void
<span class="lineNum">     112 </span>            : pg_spin_delay_impl(void)
<span class="lineNum">     113 </span>            : {
<span class="lineNum">     114 </span>            :     __asm__ __volatile__(&quot; rep; nop            \n&quot;);
<span class="lineNum">     115 </span>            : }
<span class="lineNum">     116 </span>            : #elif defined(_MSC_VER) &amp;&amp; defined(__x86_64__)
<span class="lineNum">     117 </span>            : #define PG_HAVE_SPIN_DELAY
<span class="lineNum">     118 </span>            : static __forceinline void
<span class="lineNum">     119 </span>            : pg_spin_delay_impl(void)
<span class="lineNum">     120 </span>            : {
<span class="lineNum">     121 </span>            :     _mm_pause();
<span class="lineNum">     122 </span>            : }
<span class="lineNum">     123 </span>            : #elif defined(_MSC_VER)
<span class="lineNum">     124 </span>            : #define PG_HAVE_SPIN_DELAY
<span class="lineNum">     125 </span>            : static __forceinline void
<span class="lineNum">     126 </span>            : pg_spin_delay_impl(void)
<span class="lineNum">     127 </span>            : {
<span class="lineNum">     128 </span>            :     /* See comment for gcc code. Same code, MASM syntax */
<span class="lineNum">     129 </span>            :     __asm rep nop;
<span class="lineNum">     130 </span>            : }
<span class="lineNum">     131 </span>            : #endif
<span class="lineNum">     132 </span>            : #endif /* !defined(PG_HAVE_SPIN_DELAY) */
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : #if defined(HAVE_ATOMICS)
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            : #if defined(__GNUC__) || defined(__INTEL_COMPILER)
<span class="lineNum">     138 </span>            : 
<a name="139"><span class="lineNum">     139 </span>            : #define PG_HAVE_ATOMIC_TEST_SET_FLAG</a>
<span class="lineNum">     140 </span>            : static inline bool
<span class="lineNum">     141 </span><span class="lineCov">          6 : pg_atomic_test_set_flag_impl(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     142 </span>            : {
<span class="lineNum">     143 </span><span class="lineCov">          6 :     register char _res = 1;</span>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineCov">          6 :     __asm__ __volatile__(</span>
<span class="lineNum">     146 </span>            :         &quot;  lock            \n&quot;
<span class="lineNum">     147 </span>            :         &quot;  xchgb   %0,%1   \n&quot;
<span class="lineNum">     148 </span>            : :       &quot;+q&quot;(_res), &quot;+m&quot;(ptr-&gt;value)
<span class="lineNum">     149 </span>            : :
<span class="lineNum">     150 </span>            : :       &quot;memory&quot;);
<span class="lineNum">     151 </span><span class="lineCov">          6 :     return _res == 0;</span>
<span class="lineNum">     152 </span>            : }
<span class="lineNum">     153 </span>            : 
<a name="154"><span class="lineNum">     154 </span>            : #define PG_HAVE_ATOMIC_CLEAR_FLAG</a>
<span class="lineNum">     155 </span>            : static inline void
<span class="lineNum">     156 </span><span class="lineCov">          6 : pg_atomic_clear_flag_impl(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     157 </span>            : {
<span class="lineNum">     158 </span>            :     /*
<span class="lineNum">     159 </span>            :      * On a TSO architecture like x86 it's sufficient to use a compiler
<span class="lineNum">     160 </span>            :      * barrier to achieve release semantics.
<span class="lineNum">     161 </span>            :      */
<span class="lineNum">     162 </span><span class="lineCov">          6 :     __asm__ __volatile__(&quot;&quot; ::: &quot;memory&quot;);</span>
<span class="lineNum">     163 </span><span class="lineCov">          6 :     ptr-&gt;value = 0;</span>
<span class="lineNum">     164 </span><span class="lineCov">          6 : }</span>
<span class="lineNum">     165 </span>            : 
<a name="166"><span class="lineNum">     166 </span>            : #define PG_HAVE_ATOMIC_COMPARE_EXCHANGE_U32</a>
<span class="lineNum">     167 </span>            : static inline bool
<span class="lineNum">     168 </span><span class="lineCov">   73003304 : pg_atomic_compare_exchange_u32_impl(volatile pg_atomic_uint32 *ptr,</span>
<span class="lineNum">     169 </span>            :                                     uint32 *expected, uint32 newval)
<span class="lineNum">     170 </span>            : {
<span class="lineNum">     171 </span>            :     char    ret;
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            :     /*
<span class="lineNum">     174 </span>            :      * Perform cmpxchg and use the zero flag which it implicitly sets when
<span class="lineNum">     175 </span>            :      * equal to measure the success.
<span class="lineNum">     176 </span>            :      */
<span class="lineNum">     177 </span><span class="lineCov">   73003304 :     __asm__ __volatile__(</span>
<span class="lineNum">     178 </span>            :         &quot;  lock                \n&quot;
<span class="lineNum">     179 </span>            :         &quot;  cmpxchgl    %4,%5   \n&quot;
<span class="lineNum">     180 </span>            :         &quot;   setz       %2      \n&quot;
<span class="lineNum">     181 </span>            : :       &quot;=a&quot; (*expected), &quot;=m&quot;(ptr-&gt;value), &quot;=q&quot; (ret)
<span class="lineNum">     182 </span><span class="lineCov">   73003304 : :       &quot;a&quot; (*expected), &quot;r&quot; (newval), &quot;m&quot;(ptr-&gt;value)</span>
<span class="lineNum">     183 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     184 </span><span class="lineCov">   73003304 :     return (bool) ret;</span>
<span class="lineNum">     185 </span>            : }
<span class="lineNum">     186 </span>            : 
<a name="187"><span class="lineNum">     187 </span>            : #define PG_HAVE_ATOMIC_FETCH_ADD_U32</a>
<span class="lineNum">     188 </span>            : static inline uint32
<span class="lineNum">     189 </span><span class="lineCov">      49122 : pg_atomic_fetch_add_u32_impl(volatile pg_atomic_uint32 *ptr, int32 add_)</span>
<span class="lineNum">     190 </span>            : {
<span class="lineNum">     191 </span>            :     uint32 res;
<span class="lineNum">     192 </span><span class="lineCov">      49122 :     __asm__ __volatile__(</span>
<span class="lineNum">     193 </span>            :         &quot;  lock                \n&quot;
<span class="lineNum">     194 </span>            :         &quot;  xaddl   %0,%1       \n&quot;
<span class="lineNum">     195 </span>            : :       &quot;=q&quot;(res), &quot;=m&quot;(ptr-&gt;value)
<span class="lineNum">     196 </span>            : :       &quot;0&quot; (add_), &quot;m&quot;(ptr-&gt;value)
<span class="lineNum">     197 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     198 </span><span class="lineCov">      49122 :     return res;</span>
<span class="lineNum">     199 </span>            : }
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : #ifdef __x86_64__
<span class="lineNum">     202 </span>            : 
<a name="203"><span class="lineNum">     203 </span>            : #define PG_HAVE_ATOMIC_COMPARE_EXCHANGE_U64</a>
<span class="lineNum">     204 </span>            : static inline bool
<span class="lineNum">     205 </span><span class="lineCov">     863350 : pg_atomic_compare_exchange_u64_impl(volatile pg_atomic_uint64 *ptr,</span>
<span class="lineNum">     206 </span>            :                                     uint64 *expected, uint64 newval)
<span class="lineNum">     207 </span>            : {
<span class="lineNum">     208 </span>            :     char    ret;
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            :     /*
<span class="lineNum">     211 </span>            :      * Perform cmpxchg and use the zero flag which it implicitly sets when
<span class="lineNum">     212 </span>            :      * equal to measure the success.
<span class="lineNum">     213 </span>            :      */
<span class="lineNum">     214 </span><span class="lineCov">     863350 :     __asm__ __volatile__(</span>
<span class="lineNum">     215 </span>            :         &quot;  lock                \n&quot;
<span class="lineNum">     216 </span>            :         &quot;  cmpxchgq    %4,%5   \n&quot;
<span class="lineNum">     217 </span>            :         &quot;   setz       %2      \n&quot;
<span class="lineNum">     218 </span>            : :       &quot;=a&quot; (*expected), &quot;=m&quot;(ptr-&gt;value), &quot;=q&quot; (ret)
<span class="lineNum">     219 </span><span class="lineCov">     863350 : :       &quot;a&quot; (*expected), &quot;r&quot; (newval), &quot;m&quot;(ptr-&gt;value)</span>
<span class="lineNum">     220 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     221 </span><span class="lineCov">     863350 :     return (bool) ret;</span>
<span class="lineNum">     222 </span>            : }
<span class="lineNum">     223 </span>            : 
<a name="224"><span class="lineNum">     224 </span>            : #define PG_HAVE_ATOMIC_FETCH_ADD_U64</a>
<span class="lineNum">     225 </span>            : static inline uint64
<span class="lineNum">     226 </span><span class="lineCov">      46446 : pg_atomic_fetch_add_u64_impl(volatile pg_atomic_uint64 *ptr, int64 add_)</span>
<span class="lineNum">     227 </span>            : {
<span class="lineNum">     228 </span>            :     uint64 res;
<span class="lineNum">     229 </span><span class="lineCov">      46446 :     __asm__ __volatile__(</span>
<span class="lineNum">     230 </span>            :         &quot;  lock                \n&quot;
<span class="lineNum">     231 </span>            :         &quot;  xaddq   %0,%1       \n&quot;
<span class="lineNum">     232 </span>            : :       &quot;=q&quot;(res), &quot;=m&quot;(ptr-&gt;value)
<span class="lineNum">     233 </span>            : :       &quot;0&quot; (add_), &quot;m&quot;(ptr-&gt;value)
<span class="lineNum">     234 </span>            : :       &quot;memory&quot;, &quot;cc&quot;);
<span class="lineNum">     235 </span><span class="lineCov">      46446 :     return res;</span>
<span class="lineNum">     236 </span>            : }
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span>            : #endif /* __x86_64__ */
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : #endif /* defined(__GNUC__) || defined(__INTEL_COMPILER) */
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : /*
<span class="lineNum">     243 </span>            :  * 8 byte reads / writes have single-copy atomicity on 32 bit x86 platforms
<span class="lineNum">     244 </span>            :  * since at least the 586. As well as on all x86-64 cpus.
<span class="lineNum">     245 </span>            :  */
<span class="lineNum">     246 </span>            : #if defined(__i568__) || defined(__i668__) || /* gcc i586+ */  \
<span class="lineNum">     247 </span>            :     (defined(_M_IX86) &amp;&amp; _M_IX86 &gt;= 500) || /* msvc i586+ */ \
<span class="lineNum">     248 </span>            :     defined(__x86_64__) || defined(__x86_64) || defined(_M_X64) /* gcc, sunpro, msvc */
<span class="lineNum">     249 </span>            : #define PG_HAVE_8BYTE_SINGLE_COPY_ATOMICITY
<span class="lineNum">     250 </span>            : #endif /* 8 byte single-copy atomicity */
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : #endif /* HAVE_ATOMICS */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
