D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/mux74157.v {1 {vlog -work work -stats=none D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/mux74157.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux74157

Top level modules:
	mux74157

} {} {}} D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/Ci74173.v {1 {vlog -work work -stats=none D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/Ci74173.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Ci74173

Top level modules:
	Ci74173

} {} {}} D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/MAR.v {1 {vlog -work work -stats=none D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/MAR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MAR

Top level modules:
	MAR

} {} {}} D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMAR.v {1 {vlog -work work -stats=none D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMAR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SimMAR

Top level modules:
	SimMAR

} {} {}}
