# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tutorial_tb_time_impl.v" \
"../../../../../../CSE320_tutorial1_source/tutorial_tb.v" \

# Do not sort compile order
nosort
