// Seed: 3120074462
module module_0 (
    input  wor  id_0,
    output wire id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply1 id_3#(
        .id_36(1),
        .id_37(-1)
    ),
    input tri0 id_4,
    input supply1 id_5,
    inout tri0 id_6,
    input wand id_7,
    input wand id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output uwire id_14,
    output uwire id_15,
    input wire id_16,
    input tri0 id_17,
    input wor id_18,
    output tri0 id_19,
    output uwire id_20,
    input wand id_21,
    output supply0 id_22,
    input tri1 id_23,
    output wor id_24,
    input tri1 id_25,
    output wire id_26,
    output supply0 id_27,
    input uwire id_28,
    input supply0 id_29,
    input uwire id_30,
    input uwire id_31,
    input wor id_32,
    input uwire id_33,
    input supply0 id_34
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
