Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 16 23:54:30 2025
| Host         : Ibukun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_topmodule_control_sets_placed.rpt
| Design       : stopwatch_topmodule
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              51 |           13 |
| No           | Yes                   | No                     |              51 |           17 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------------+------------------------------------+------------------+----------------+--------------+
|  debounce_start/clean_button |                             |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | debounce_reset/button_state |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | debounce_start/button_state |                                    |                1 |              1 |         1.00 |
|  clk_div/clk_1hz_reg_0       |                             |                                    |                2 |              2 |         1.00 |
|  clk_div/clk_1hz_reg_0       |                             | ssd/digit_select[0]_i_1_n_0        |                2 |              2 |         1.00 |
|  clk_div/clk_1hz_reg_0       |                             | ssd/Q[0]                           |                1 |              2 |         2.00 |
|  clk_div/CLK                 | sw/running                  | debounce_reset/AR[0]               |                2 |              4 |         2.00 |
|  clk_div/CLK                 | sw/sec_ones[3]_i_1_n_0      | debounce_reset/AR[0]               |                1 |              4 |         4.00 |
|  clk_div/CLK                 | sw/sec_tens[3]_i_1_n_0      | debounce_reset/AR[0]               |                1 |              4 |         4.00 |
|  clk_div/clk_1hz_reg_0       |                             | ssd/seg[6]_i_1_n_0                 |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG               |                             | debounce_reset/count[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               |                             | debounce_start/count[0]_i_1_n_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               |                             | debounce_reset/AR[0]               |               13 |             51 |         3.92 |
+------------------------------+-----------------------------+------------------------------------+------------------+----------------+--------------+


