<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p450" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_450{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_450{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_450{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_450{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_450{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_450{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_450{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_450{left:69px;bottom:1025px;letter-spacing:-0.18px;word-spacing:-0.71px;}
#t9_450{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ta_450{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tb_450{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_450{left:69px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#td_450{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_450{left:69px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_450{left:69px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_450{left:69px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#th_450{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_450{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_450{left:69px;bottom:825px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tk_450{left:566px;bottom:825px;letter-spacing:-0.19px;}
#tl_450{left:609px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_450{left:69px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_450{left:451px;bottom:808px;letter-spacing:-0.19px;}
#to_450{left:494px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_450{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_450{left:69px;bottom:767px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#tr_450{left:69px;bottom:750px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_450{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tt_450{left:69px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tu_450{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_450{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tw_450{left:69px;bottom:666px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tx_450{left:69px;bottom:642px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#ty_450{left:69px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_450{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_450{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t11_450{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_450{left:69px;bottom:550px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#t13_450{left:69px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_450{left:69px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_450{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t16_450{left:69px;bottom:475px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t17_450{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t18_450{left:69px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_450{left:69px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_450{left:69px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_450{left:69px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_450{left:69px;bottom:332px;letter-spacing:0.14px;}
#t1d_450{left:151px;bottom:332px;letter-spacing:0.17px;}
#t1e_450{left:69px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_450{left:69px;bottom:292px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1g_450{left:69px;bottom:275px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_450{left:69px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t1i_450{left:69px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_450{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_450{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_450{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1m_450{left:69px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1n_450{left:69px;bottom:142px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_450{left:69px;bottom:125px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1p_450{left:69px;bottom:108px;letter-spacing:-0.14px;word-spacing:-0.74px;}

.s1_450{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_450{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_450{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_450{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_450{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts450" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg450Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg450" style="-webkit-user-select: none;"><object width="935" height="1210" data="450/450.svg" type="image/svg+xml" id="pdf450" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_450" class="t s1_450">12-8 </span><span id="t2_450" class="t s1_450">Vol. 3A </span>
<span id="t3_450" class="t s2_450">MEMORY CACHE CONTROL </span>
<span id="t4_450" class="t s3_450">12.3.1 </span><span id="t5_450" class="t s3_450">Buffering of Write Combining Memory Locations </span>
<span id="t6_450" class="t s4_450">Writes to the WC memory type are not cached in the typical sense of the word cached. They are retained in an </span>
<span id="t7_450" class="t s4_450">internal write combining buffer (WC buffer) that is separate from the internal L1, L2, and L3 caches and the store </span>
<span id="t8_450" class="t s4_450">buffer. The WC buffer is not snooped and thus does not provide data coherency. Buffering of writes to WC memory </span>
<span id="t9_450" class="t s4_450">is done to allow software a small window of time to supply more modified data to the WC buffer while remaining as </span>
<span id="ta_450" class="t s4_450">non-intrusive to software as possible. The buffering of writes to WC memory also causes data to be collapsed; that </span>
<span id="tb_450" class="t s4_450">is, multiple writes to the same memory location will leave the last data written in the location and the other writes </span>
<span id="tc_450" class="t s4_450">will be lost. </span>
<span id="td_450" class="t s4_450">The size and structure of the WC buffer is not architecturally defined. For the Intel Core 2 Duo, Intel Atom, Intel </span>
<span id="te_450" class="t s4_450">Core Duo, Pentium M, Pentium 4 and Intel Xeon processors; the WC buffer is made up of several 64-byte WC </span>
<span id="tf_450" class="t s4_450">buffers. For the P6 family processors, the WC buffer is made up of several 32-byte WC buffers. </span>
<span id="tg_450" class="t s4_450">When software begins writing to WC memory, the processor begins filling the WC buffers one at a time. When one </span>
<span id="th_450" class="t s4_450">or more WC buffers has been filled, the processor has the option of evicting the buffers to system memory. The </span>
<span id="ti_450" class="t s4_450">protocol for evicting the WC buffers is implementation dependent and should not be relied on by software for </span>
<span id="tj_450" class="t s4_450">system memory coherency. When using the WC memory type, software </span><span id="tk_450" class="t s5_450">must </span><span id="tl_450" class="t s4_450">be sensitive to the fact that the </span>
<span id="tm_450" class="t s4_450">writing of data to system memory is being delayed and </span><span id="tn_450" class="t s5_450">must </span><span id="to_450" class="t s4_450">deliberately empty the WC buffers when system </span>
<span id="tp_450" class="t s4_450">memory coherency is required. </span>
<span id="tq_450" class="t s4_450">Once the processor has started to evict data from the WC buffer into system memory, it will make a bus-transaction </span>
<span id="tr_450" class="t s4_450">style decision based on how much of the buffer contains valid data. If the buffer is full (for example, all bytes are </span>
<span id="ts_450" class="t s4_450">valid), the processor will execute a burst-write transaction on the bus. This results in all 32 bytes (P6 family proces- </span>
<span id="tt_450" class="t s4_450">sors) or 64 bytes (Pentium 4 and more recent processor) being transmitted on the data bus in a single burst trans- </span>
<span id="tu_450" class="t s4_450">action. If one or more of the WC buffer’s bytes are invalid (for example, have not been written by software), the </span>
<span id="tv_450" class="t s4_450">processor will transmit the data to memory using “partial write” transactions (one chunk at a time, where a “chunk” </span>
<span id="tw_450" class="t s4_450">is 8 bytes). </span>
<span id="tx_450" class="t s4_450">This will result in a maximum of 4 partial write transactions (for P6 family processors) or 8 partial write transactions </span>
<span id="ty_450" class="t s4_450">(for the Pentium 4 and more recent processors) for one WC buffer of data sent to memory. </span>
<span id="tz_450" class="t s4_450">The WC memory type is weakly ordered by definition. Once the eviction of a WC buffer has started, the data is </span>
<span id="t10_450" class="t s4_450">subject to the weak ordering semantics of its definition. Ordering is not maintained between the successive alloca- </span>
<span id="t11_450" class="t s4_450">tion/deallocation of WC buffers (for example, writes to WC buffer 1 followed by writes to WC buffer 2 may appear </span>
<span id="t12_450" class="t s4_450">as buffer 2 followed by buffer 1 on the system bus). When a WC buffer is evicted to memory as partial writes there </span>
<span id="t13_450" class="t s4_450">is no guaranteed ordering between successive partial writes (for example, a partial write for chunk 2 may appear </span>
<span id="t14_450" class="t s4_450">on the bus before the partial write for chunk 1 or vice versa). </span>
<span id="t15_450" class="t s4_450">The only elements of WC propagation to the system bus that are guaranteed are those provided by transaction </span>
<span id="t16_450" class="t s4_450">atomicity. For example, with a P6 family processor, a completely full WC buffer will always be propagated as a </span>
<span id="t17_450" class="t s4_450">single 32-bit burst transaction using any chunk order. In a WC buffer eviction where data will be evicted as partials, </span>
<span id="t18_450" class="t s4_450">all data contained in the same chunk (0 mod 8 aligned) will be propagated simultaneously. Likewise, for more </span>
<span id="t19_450" class="t s4_450">recent processors starting with those based on Intel NetBurst microarchitectures, a full WC buffer will always be </span>
<span id="t1a_450" class="t s4_450">propagated as a single burst transactions, using any chunk order within a transaction. For partial buffer propaga- </span>
<span id="t1b_450" class="t s4_450">tions, all data contained in the same chunk will be propagated simultaneously. </span>
<span id="t1c_450" class="t s3_450">12.3.2 </span><span id="t1d_450" class="t s3_450">Choosing a Memory Type </span>
<span id="t1e_450" class="t s4_450">The simplest system memory model does not use memory-mapped I/O with read or write side effects, does not </span>
<span id="t1f_450" class="t s4_450">include a frame buffer, and uses the write-back memory type for all memory. An I/O agent can perform direct </span>
<span id="t1g_450" class="t s4_450">memory access (DMA) to write-back memory and the cache protocol maintains cache coherency. </span>
<span id="t1h_450" class="t s4_450">A system can use strong uncacheable memory for other memory-mapped I/O, and should always use strong unca- </span>
<span id="t1i_450" class="t s4_450">cheable memory for memory-mapped I/O with read side effects. </span>
<span id="t1j_450" class="t s4_450">Dual-ported memory can be considered a write side effect, making relatively prompt writes desirable, because </span>
<span id="t1k_450" class="t s4_450">those writes cannot be observed at the other port until they reach the memory agent. A system can use strong </span>
<span id="t1l_450" class="t s4_450">uncacheable, uncacheable, write-through, or write-combining memory for frame buffers or dual-ported memory </span>
<span id="t1m_450" class="t s4_450">that contains pixel values displayed on a screen. Frame buffer memory is typically large (a few megabytes) and is </span>
<span id="t1n_450" class="t s4_450">usually written more than it is read by the processor. Using strong uncacheable memory for a frame buffer gener- </span>
<span id="t1o_450" class="t s4_450">ates very large amounts of bus traffic, because operations on the entire buffer are implemented using partial writes </span>
<span id="t1p_450" class="t s4_450">rather than line writes. Using write-through memory for a frame buffer can displace almost all other useful cached </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
