[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32351       tick       4816518       1980221       1926562       4816518 
      2  32351       tick       6752517       2881005       2864506       6752517 
      3  32351       tick       6756343       2879729       2860209       6756343 
      4  32351       tick       6748635       2875363       2852798       6748635 
      5  32351       tick       6746800       2878717       2859323       6746800 
      6  32351       tick       6746695       2877817       2858435       6746695 
      7  32351       tick       6749947       2878419       2857414       6749947 
      8  32351       tick       6743283       2878929       2860600       6743283 
      9  32351       tick       6750880       2877199       2857230       6750880 
     10  32351       tick       6751985       2880709       2864175       6751985 
     11  32351       tick       6736884       2875956       2856090       6736884 
     12  32351       tick       6747269       2879046       2862662       6747269 
     13  32351       tick       6735051       2876021       2856425       6735051 
     14  32351       tick       6688185       2858205       2809574       6688185 
     15  32351       tick       6706767       2864494       2827449       6706767 
     16  32351       tick       6713049       2866908       2837293       6713049 
     17  32351       tick       6730689       2873529       2853431       6730689 
     18  32351       tick       6729734       2873812       2855797       6729734 
     19  32351       exit       1621035        691346        685467       1621035 
