Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 24 16:43:23 2022
| Host         : Squonk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_deploy_timing_summary_routed.rpt -pb board_deploy_timing_summary_routed.pb -rpx board_deploy_timing_summary_routed.rpx -warn_on_violation
| Design       : board_deploy
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: divider/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.609        0.000                      0                   34        0.247        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.609        0.000                      0                   34        0.247        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 2.410ns (54.389%)  route 2.021ns (45.611%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    divider/plusOp_carry__5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.583 r  divider/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.840     9.424    divider/data0[30]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.334     9.758 r  divider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.758    divider/count_0[30]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[30]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.075    15.366    divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 2.267ns (53.009%)  route 2.010ns (46.991%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    divider/plusOp_carry__5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.479 r  divider/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.829     9.308    divider/data0[29]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.295     9.603 r  divider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.603    divider/count_0[29]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[29]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    15.322    divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.150ns (51.832%)  route 1.998ns (48.168%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.362 r  divider/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.817     9.180    divider/data0[25]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.295     9.475 r  divider/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.475    divider/count_0[25]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[25]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    15.322    divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.258ns (55.310%)  route 1.824ns (44.690%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.458 r  divider/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.644     9.102    divider/data0[28]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.307     9.409 r  divider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.409    divider/count_0[28]
    SLICE_X3Y95          FDRE                                         r  divider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.605    15.028    divider/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  divider/count_reg[28]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031    15.282    divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 2.293ns (55.694%)  route 1.824ns (44.306%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    divider/plusOp_carry__5_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.499 r  divider/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.644     9.143    divider/data0[31]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.301     9.444 r  divider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.444    divider/count_0[31]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[31]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.032    15.323    divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 2.024ns (49.812%)  route 2.039ns (50.188%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.224 r  divider/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.859     9.083    divider/data0[20]
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.307     9.390 r  divider/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.390    divider/count_0[20]
    SLICE_X3Y93          FDRE                                         r  divider/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.605    15.028    divider/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  divider/count_reg[20]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.031    15.282    divider/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 2.265ns (56.276%)  route 1.760ns (43.724%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.143    divider/plusOp_carry__4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.466 r  divider/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.579     9.045    divider/data0[26]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.306     9.351 r  divider/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.351    divider/count_0[26]
    SLICE_X3Y95          FDRE                                         r  divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.605    15.028    divider/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  divider/count_reg[26]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.280    divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 2.033ns (50.583%)  route 1.986ns (49.417%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.245 r  divider/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.806     9.051    divider/data0[21]
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.295     9.346 r  divider/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.346    divider/count_0[21]
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.603    15.026    divider/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[21]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.029    15.295    divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.141ns (53.793%)  route 1.839ns (46.207%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.341 r  divider/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.658     9.000    divider/data0[24]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.307     9.307 r  divider/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.307    divider/count_0[24]
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.605    15.028    divider/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[24]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031    15.282    divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 2.148ns (54.967%)  route 1.760ns (45.033%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.724     5.327    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          1.181     6.963    divider/count[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.558 r  divider/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    divider/plusOp_carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  divider/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    divider/plusOp_carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  divider/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.792    divider/plusOp_carry__1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  divider/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.909    divider/plusOp_carry__2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  divider/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.026    divider/plusOp_carry__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.349 r  divider/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.579     8.928    divider/data0[22]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.306     9.234 r  divider/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.234    divider/count_0[22]
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.605    15.028    divider/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[22]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    15.280    divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.037%)  route 0.193ns (50.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          0.193     1.857    divider/count[0]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.902 r  divider/count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.902    divider/count_0[24]
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    divider/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  divider/count_reg[24]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     1.654    divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          0.185     1.848    divider/count[0]
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  divider/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.893    divider/count_0[21]
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     2.039    divider/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[21]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.091     1.629    divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divider/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    divider/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  divider/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  divider/clock_out_reg/Q
                         net (fo=11, routed)          0.181     1.843    divider/slow_clock
    SLICE_X5Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  divider/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.888    divider/clock_out_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  divider/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    divider/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  divider/clock_out_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.612    divider/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.936%)  route 0.210ns (53.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          0.210     1.874    divider/count[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.919 r  divider/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.919    divider/count_0[25]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     2.039    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[25]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     1.614    divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divider/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    divider/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  divider/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  divider/clock_reg/Q
                         net (fo=2, routed)           0.230     1.893    divider/clock
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.938 r  divider/clock_i_1/O
                         net (fo=1, routed)           0.000     1.938    divider/clock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  divider/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    divider/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  divider/clock_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.613    divider/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.418%)  route 0.263ns (58.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          0.263     1.926    divider/count[0]
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.971 r  divider/count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.971    divider/count_0[23]
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     2.039    divider/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  divider/count_reg[23]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.092     1.630    divider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 divider/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.231ns (50.406%)  route 0.227ns (49.595%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  divider/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.780    divider/count[12]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  divider/count[31]_i_2/O
                         net (fo=33, routed)          0.111     1.936    divider/count[31]_i_2_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.981 r  divider/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.981    divider/count_0[14]
    SLICE_X3Y92          FDRE                                         r  divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    divider/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  divider/count_reg[14]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     1.630    divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 divider/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.296%)  route 0.228ns (49.704%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  divider/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.780    divider/count[12]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  divider/count[31]_i_2/O
                         net (fo=33, routed)          0.112     1.937    divider/count[31]_i_2_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  divider/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.982    divider/count_0[13]
    SLICE_X3Y92          FDRE                                         r  divider/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    divider/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  divider/count_reg[13]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.629    divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.329%)  route 0.275ns (59.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  divider/count_reg[0]/Q
                         net (fo=34, routed)          0.275     1.939    divider/count[0]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  divider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     1.984    divider/count_0[29]
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     2.039    divider/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  divider/count_reg[29]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     1.614    divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 divider/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.231ns (47.862%)  route 0.252ns (52.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    divider/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  divider/count_reg[2]/Q
                         net (fo=2, routed)           0.124     1.786    divider/count[2]
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  divider/count[31]_i_3/O
                         net (fo=33, routed)          0.128     1.959    divider/count[31]_i_3_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.045     2.004 r  divider/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.004    divider/count_0[4]
    SLICE_X3Y89          FDRE                                         r  divider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    divider/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  divider/count_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.613    divider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     divider/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     divider/clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     divider/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     divider/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     divider/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     divider/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     divider/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     divider/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     divider/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     divider/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     divider/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     divider/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     divider/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     divider/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     divider/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     divider/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     divider/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     divider/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     divider/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     divider/clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     divider/clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     divider/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     divider/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     divider/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     divider/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     divider/count_reg[13]/C



