
*** Running vivado
    with args -log adder_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source adder_1.tcl -notrace
Command: synth_design -top adder_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 352.375 ; gain = 97.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_1' [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/synth/adder_1.v:57]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder_1' [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/ip/full_adder_1/synth/full_adder_1.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder' [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/ip/full_adder_1/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/ip/full_adder_1/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1' (2#1) [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/ip/full_adder_1/synth/full_adder_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sources_1/new/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_1' (4#1) [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/synth/adder_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 404.645 ; gain = 149.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 404.645 ; gain = 149.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/constrs_1/new/adder.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/constrs_1/new/adder.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/constrs_1/new/adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.runs/adder_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.runs/adder_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 715.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 715.777 ; gain = 461.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 715.777 ; gain = 461.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.runs/adder_1_synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for inst/add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/add2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/add3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/add4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 715.777 ; gain = 461.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 715.777 ; gain = 461.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 715.777 ; gain = 461.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 725.344 ; gain = 470.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 725.344 ; gain = 470.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     8|
+------+-----+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |    13|
|2     |  inst     |adder           |    13|
|3     |    add1   |full_adder_1__1 |     2|
|4     |      inst |full_adder_2    |     1|
|5     |    add2   |full_adder_1__2 |     2|
|6     |      inst |full_adder_1__4 |     1|
|7     |    add3   |full_adder_1__3 |     2|
|8     |      inst |full_adder_0    |     1|
|9     |    add4   |full_adder_1    |     2|
|10    |      inst |full_adder      |     1|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:02:00 . Memory (MB): peak = 734.883 ; gain = 168.988
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 734.883 ; gain = 480.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 747.871 ; gain = 504.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.runs/adder_1_synth_1/adder_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/adder_1.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.runs/adder_1_synth_1/adder_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_1_utilization_synth.rpt -pb adder_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 747.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 21:31:22 2020...
