////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 7.1i
//  \   \         Application : ISE WebPACK
//  /   /         Filename : Sema2test.tfw
// /___/   /\     Timestamp : Wed Nov 08 14:26:54 2006
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: Sema2test
//Device: Xilinx
//
`timescale 1ns/1ps

module Sema2test;
    reg SW0 = 1'b0;
    reg SW1 = 1'b0;
    reg SW2 = 1'b0;
    reg SW3 = 1'b0;
    wire LD0;
    wire LD1;
    wire LD2;


    Sema2 UUT (
        .SW0(SW0),
        .SW1(SW1),
        .SW2(SW2),
        .SW3(SW3),
        .LD0(LD0),
        .LD1(LD1),
        .LD2(LD2));

        integer TX_ERROR = 0;
        
        initial begin  // Open the results file...
            #2000 // Final time:  2000 ns
            if (TX_ERROR == 0) begin
                $display("No errors or warnings.");
                end else begin
                    $display("%d errors found in simulation.", TX_ERROR);
                    end
                    $stop;
                end

                initial begin
                    // -------------  Current Time:  100ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  200ns
                    #100;
                    SW2 = 1'b0;
                    SW3 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  300ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  400ns
                    #100;
                    SW0 = 1'b1;
                    SW2 = 1'b0;
                    SW3 = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  500ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  600ns
                    #100;
                    SW2 = 1'b0;
                    SW3 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  700ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  800ns
                    #100;
                    SW0 = 1'b0;
                    SW1 = 1'b1;
                    SW2 = 1'b0;
                    SW3 = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  900ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1000ns
                    #100;
                    SW2 = 1'b0;
                    SW3 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1100ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1200ns
                    #100;
                    SW0 = 1'b1;
                    SW2 = 1'b0;
                    SW3 = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  1300ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1400ns
                    #100;
                    SW2 = 1'b0;
                    SW3 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1500ns
                    #100;
                    SW2 = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1600ns
                    #100;
                    SW0 = 1'b0;
                    SW1 = 1'b0;
                    SW2 = 1'b0;
                    SW3 = 1'b0;
                end

                task CHECK_LD0;
                    input NEXT_LD0;

                    #0 begin
                        if (NEXT_LD0 !== LD0) begin
                            $display("Error at time=%dns LD0=%b, expected=%b", $time, LD0, NEXT_LD0);
                            TX_ERROR = TX_ERROR + 1;
                        end
                    end
                endtask
                task CHECK_LD1;
                    input NEXT_LD1;

                    #0 begin
                        if (NEXT_LD1 !== LD1) begin
                            $display("Error at time=%dns LD1=%b, expected=%b", $time, LD1, NEXT_LD1);
                            TX_ERROR = TX_ERROR + 1;
                        end
                    end
                endtask
                task CHECK_LD2;
                    input NEXT_LD2;

                    #0 begin
                        if (NEXT_LD2 !== LD2) begin
                            $display("Error at time=%dns LD2=%b, expected=%b", $time, LD2, NEXT_LD2);
                            TX_ERROR = TX_ERROR + 1;
                        end
                    end
                endtask

            endmodule

