
*** Running vivado
    with args -log phaser_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source phaser_ip_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source phaser_ip_v1_0.tcl -notrace
Command: synth_design -top phaser_ip_v1_0 -part xc7z010clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 196540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 369.258 ; gain = 97.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phaser_ip_v1_0' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'phaser_ip_v1_0_S00_AXI' declared at 'C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:5' bound to instance 'phaser_ip_v1_0_S00_AXI_inst' of component 'phaser_ip_v1_0_S00_AXI' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'phaser_ip_v1_0_S00_AXI' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'phaser_ip_v1_0_S00_AXI' (1#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mem_subsys' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/mem_subsys.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mem_subsys' (2#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/mem_subsys.vhd:54]
INFO: [Synth 8-638] synthesizing module 'phaser_datapath' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:48]
INFO: [Synth 8-638] synthesizing module 'coef_rom' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/coef_rom.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/coef_rom.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'coef_rom' (3#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/coef_rom.vhd:40]
WARNING: [Synth 8-614] signal 'valid_reg' is read in the process but is not in the sensitivity list [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'phaser_datapath' (4#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'phaser_ip_v1_0' (5#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 434.152 ; gain = 162.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 434.152 ; gain = 162.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/constrs_1/new/phaser_constraints.xdc]
Finished Parsing XDC File [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/constrs_1/new/phaser_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 773.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 773.797 ; gain = 502.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 773.797 ; gain = 502.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 773.797 ; gain = 502.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "ROM" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/coef_rom.vhd:22102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:160]
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element k_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:66]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'phaser_datapath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    load |                             0001 |                             0001
                     inc |                             0010 |                             0010
                     dec |                             0011 |                             0011
                  pre_f1 |                             0100 |                             0100
                      f1 |                             0101 |                             0101
                  pre_f2 |                             0110 |                             0110
                      f2 |                             0111 |                             0111
                     res |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'phaser_datapath'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 773.797 ; gain = 502.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phaser_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module mem_subsys 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module coef_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module phaser_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element k_reg_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:66]
DSP Report: Generating DSP a_x_pmid_reg0, operation Mode is: A*B.
DSP Report: operator a_x_pmid_reg0 is absorbed into DSP a_x_pmid_reg0.
DSP Report: Generating DSP a_x_in_reg0, operation Mode is: A*B.
DSP Report: operator a_x_in_reg0 is absorbed into DSP a_x_in_reg0.
DSP Report: Generating DSP a_x_pout_reg0, operation Mode is: A*B.
DSP Report: operator a_x_pout_reg0 is absorbed into DSP a_x_pout_reg0.
DSP Report: Generating DSP a_x_mid_reg0, operation Mode is: A*B.
DSP Report: operator a_x_mid_reg0 is absorbed into DSP a_x_mid_reg0.
WARNING: [Synth 8-3331] design coef_rom has unconnected port addr[15]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (phaser_ip_v1_0_S00_AXI_inst/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phaser_ip_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phaser_ip_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[3]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[2]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[3]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[2]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module phaser_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[0]) is unused and will be removed from module phaser_datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 773.797 ; gain = 502.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|coef_rom    | data_reg   | 32768x16      | Block RAM      | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 833.969 ; gain = 562.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 836.336 ; gain = 565.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:76]
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phaser/rom/data_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.srcs/sources_1/imports/new/phaser_datapath.vhd:71]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 855.781 ; gain = 584.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net a_reg[15] is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (a_reg_reg[15]) is unused and will be removed from module phaser_datapath.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.781 ; gain = 584.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.781 ; gain = 584.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.781 ; gain = 584.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    20|
|3     |DSP48E1     |     4|
|4     |LUT1        |    18|
|5     |LUT2        |    36|
|6     |LUT3        |    27|
|7     |LUT4        |    25|
|8     |LUT5        |    39|
|9     |LUT6        |    35|
|10    |RAMB36E1    |     1|
|11    |RAMB36E1_1  |     1|
|12    |RAMB36E1_10 |     1|
|13    |RAMB36E1_11 |     1|
|14    |RAMB36E1_12 |     1|
|15    |RAMB36E1_13 |     1|
|16    |RAMB36E1_14 |     2|
|17    |RAMB36E1_2  |     1|
|18    |RAMB36E1_3  |     1|
|19    |RAMB36E1_4  |     1|
|20    |RAMB36E1_5  |     1|
|21    |RAMB36E1_6  |     1|
|22    |RAMB36E1_7  |     1|
|23    |RAMB36E1_8  |     1|
|24    |RAMB36E1_9  |     1|
|25    |FDCE        |   179|
|26    |FDPE        |     1|
|27    |FDRE        |    41|
|28    |FDSE        |     2|
|29    |IBUF        |    27|
|30    |OBUF        |    41|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   512|
|2     |  phaser_ip_v1_0_S00_AXI_inst |phaser_ip_v1_0_S00_AXI |    69|
|3     |  memory                      |mem_subsys             |    36|
|4     |  phaser                      |phaser_datapath        |   338|
|5     |    rom                       |coef_rom               |    16|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.781 ; gain = 584.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 855.781 ; gain = 244.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 855.781 ; gain = 584.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 855.781 ; gain = 596.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.runs/synth_2/phaser_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file phaser_ip_v1_0_utilization_synth.rpt -pb phaser_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 855.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 00:15:14 2023...
