;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -51, <-20
	SUB #12, @200
	MOV -1, <-20
	MOV -7, <-20
	SUB -207, <-120
	CMP #311, 100
	SUB @3, 0
	SUB @127, 106
	SUB @121, 106
	SUB 12, @10
	SUB 12, @10
	SPL 0, <402
	SUB @127, 106
	SUB 3, 20
	SPL 0, <402
	MOV -1, <-20
	SUB @121, 106
	SUB -1, <-10
	SUB @121, 100
	SUB @121, 100
	SUB @0, @2
	ADD 1, 21
	SLT @1, 2
	MOV -1, <-20
	SUB -1, @-10
	SUB #0, -40
	SUB @121, 106
	MOV -1, <-20
	SUB #72, @200
	MOV -1, <-20
	SUB @121, 106
	ADD 270, 60
	SLT @1, 2
	MOV -606, <-527
	CMP #412, @200
	CMP -207, <-120
	CMP #412, @200
	CMP @-127, 100
	SUB -207, <-120
	CMP @121, 106
	CMP -207, <-120
	SPL 0, <402
	SUB 300, 90
	SUB @0, @2
	JMZ -7, @-23
	MOV -1, <-20
