Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1ab2ba1c5a9e445bb68bb55206e2fa07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Seg_Testbench_behav xil_defaultlib.Seven_Seg_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'b1' [D:/Xilinx/Projects/The_Little_Rover_that_could/The_Little_Rover_that_could.srcs/sim_1/new/Seven_Seg_Testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Seg_Mult
Compiling module xil_defaultlib.Seven_Seg_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Seg_Testbench_behav
