
DDS_Controler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000926c  080001e0  080001e0  000101e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800944c  0800944c  0001944c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009528  08009528  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009528  08009528  00019528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009530  08009530  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009530  08009530  00019530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009534  08009534  00019534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c3c  200001f4  0800972c  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e30  0800972c  00021e30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022767  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004084  00000000  00000000  0004298b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  00046a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001540  00000000  00000000  000480c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a21  00000000  00000000  00049600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cbc8  00000000  00000000  00070021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3134  00000000  00000000  0008cbe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016fd1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006280  00000000  00000000  0016fd70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009434 	.word	0x08009434

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	08009434 	.word	0x08009434

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	; 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_uldivmod>:
 80007fc:	b953      	cbnz	r3, 8000814 <__aeabi_uldivmod+0x18>
 80007fe:	b94a      	cbnz	r2, 8000814 <__aeabi_uldivmod+0x18>
 8000800:	2900      	cmp	r1, #0
 8000802:	bf08      	it	eq
 8000804:	2800      	cmpeq	r0, #0
 8000806:	bf1c      	itt	ne
 8000808:	f04f 31ff 	movne.w	r1, #4294967295
 800080c:	f04f 30ff 	movne.w	r0, #4294967295
 8000810:	f000 b98c 	b.w	8000b2c <__aeabi_idiv0>
 8000814:	f1ad 0c08 	sub.w	ip, sp, #8
 8000818:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800081c:	f000 f824 	bl	8000868 <__udivmoddi4>
 8000820:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000828:	b004      	add	sp, #16
 800082a:	4770      	bx	lr

0800082c <__aeabi_d2ulz>:
 800082c:	b5d0      	push	{r4, r6, r7, lr}
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <__aeabi_d2ulz+0x34>)
 8000830:	2200      	movs	r2, #0
 8000832:	4606      	mov	r6, r0
 8000834:	460f      	mov	r7, r1
 8000836:	f7ff fcfb 	bl	8000230 <__aeabi_dmul>
 800083a:	f000 f979 	bl	8000b30 <__aeabi_d2uiz>
 800083e:	4604      	mov	r4, r0
 8000840:	f7ff ff62 	bl	8000708 <__aeabi_ui2d>
 8000844:	4b07      	ldr	r3, [pc, #28]	; (8000864 <__aeabi_d2ulz+0x38>)
 8000846:	2200      	movs	r2, #0
 8000848:	f7ff fcf2 	bl	8000230 <__aeabi_dmul>
 800084c:	4602      	mov	r2, r0
 800084e:	460b      	mov	r3, r1
 8000850:	4630      	mov	r0, r6
 8000852:	4639      	mov	r1, r7
 8000854:	f7ff fe1a 	bl	800048c <__aeabi_dsub>
 8000858:	f000 f96a 	bl	8000b30 <__aeabi_d2uiz>
 800085c:	4621      	mov	r1, r4
 800085e:	bdd0      	pop	{r4, r6, r7, pc}
 8000860:	3df00000 	.word	0x3df00000
 8000864:	41f00000 	.word	0x41f00000

08000868 <__udivmoddi4>:
 8000868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800086c:	9d08      	ldr	r5, [sp, #32]
 800086e:	4604      	mov	r4, r0
 8000870:	468c      	mov	ip, r1
 8000872:	2b00      	cmp	r3, #0
 8000874:	f040 8083 	bne.w	800097e <__udivmoddi4+0x116>
 8000878:	428a      	cmp	r2, r1
 800087a:	4617      	mov	r7, r2
 800087c:	d947      	bls.n	800090e <__udivmoddi4+0xa6>
 800087e:	fab2 f282 	clz	r2, r2
 8000882:	b142      	cbz	r2, 8000896 <__udivmoddi4+0x2e>
 8000884:	f1c2 0020 	rsb	r0, r2, #32
 8000888:	fa24 f000 	lsr.w	r0, r4, r0
 800088c:	4091      	lsls	r1, r2
 800088e:	4097      	lsls	r7, r2
 8000890:	ea40 0c01 	orr.w	ip, r0, r1
 8000894:	4094      	lsls	r4, r2
 8000896:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800089a:	0c23      	lsrs	r3, r4, #16
 800089c:	fbbc f6f8 	udiv	r6, ip, r8
 80008a0:	fa1f fe87 	uxth.w	lr, r7
 80008a4:	fb08 c116 	mls	r1, r8, r6, ip
 80008a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008ac:	fb06 f10e 	mul.w	r1, r6, lr
 80008b0:	4299      	cmp	r1, r3
 80008b2:	d909      	bls.n	80008c8 <__udivmoddi4+0x60>
 80008b4:	18fb      	adds	r3, r7, r3
 80008b6:	f106 30ff 	add.w	r0, r6, #4294967295
 80008ba:	f080 8119 	bcs.w	8000af0 <__udivmoddi4+0x288>
 80008be:	4299      	cmp	r1, r3
 80008c0:	f240 8116 	bls.w	8000af0 <__udivmoddi4+0x288>
 80008c4:	3e02      	subs	r6, #2
 80008c6:	443b      	add	r3, r7
 80008c8:	1a5b      	subs	r3, r3, r1
 80008ca:	b2a4      	uxth	r4, r4
 80008cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80008d0:	fb08 3310 	mls	r3, r8, r0, r3
 80008d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80008dc:	45a6      	cmp	lr, r4
 80008de:	d909      	bls.n	80008f4 <__udivmoddi4+0x8c>
 80008e0:	193c      	adds	r4, r7, r4
 80008e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80008e6:	f080 8105 	bcs.w	8000af4 <__udivmoddi4+0x28c>
 80008ea:	45a6      	cmp	lr, r4
 80008ec:	f240 8102 	bls.w	8000af4 <__udivmoddi4+0x28c>
 80008f0:	3802      	subs	r0, #2
 80008f2:	443c      	add	r4, r7
 80008f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008f8:	eba4 040e 	sub.w	r4, r4, lr
 80008fc:	2600      	movs	r6, #0
 80008fe:	b11d      	cbz	r5, 8000908 <__udivmoddi4+0xa0>
 8000900:	40d4      	lsrs	r4, r2
 8000902:	2300      	movs	r3, #0
 8000904:	e9c5 4300 	strd	r4, r3, [r5]
 8000908:	4631      	mov	r1, r6
 800090a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800090e:	b902      	cbnz	r2, 8000912 <__udivmoddi4+0xaa>
 8000910:	deff      	udf	#255	; 0xff
 8000912:	fab2 f282 	clz	r2, r2
 8000916:	2a00      	cmp	r2, #0
 8000918:	d150      	bne.n	80009bc <__udivmoddi4+0x154>
 800091a:	1bcb      	subs	r3, r1, r7
 800091c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000920:	fa1f f887 	uxth.w	r8, r7
 8000924:	2601      	movs	r6, #1
 8000926:	fbb3 fcfe 	udiv	ip, r3, lr
 800092a:	0c21      	lsrs	r1, r4, #16
 800092c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000930:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000934:	fb08 f30c 	mul.w	r3, r8, ip
 8000938:	428b      	cmp	r3, r1
 800093a:	d907      	bls.n	800094c <__udivmoddi4+0xe4>
 800093c:	1879      	adds	r1, r7, r1
 800093e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000942:	d202      	bcs.n	800094a <__udivmoddi4+0xe2>
 8000944:	428b      	cmp	r3, r1
 8000946:	f200 80e9 	bhi.w	8000b1c <__udivmoddi4+0x2b4>
 800094a:	4684      	mov	ip, r0
 800094c:	1ac9      	subs	r1, r1, r3
 800094e:	b2a3      	uxth	r3, r4
 8000950:	fbb1 f0fe 	udiv	r0, r1, lr
 8000954:	fb0e 1110 	mls	r1, lr, r0, r1
 8000958:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800095c:	fb08 f800 	mul.w	r8, r8, r0
 8000960:	45a0      	cmp	r8, r4
 8000962:	d907      	bls.n	8000974 <__udivmoddi4+0x10c>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 33ff 	add.w	r3, r0, #4294967295
 800096a:	d202      	bcs.n	8000972 <__udivmoddi4+0x10a>
 800096c:	45a0      	cmp	r8, r4
 800096e:	f200 80d9 	bhi.w	8000b24 <__udivmoddi4+0x2bc>
 8000972:	4618      	mov	r0, r3
 8000974:	eba4 0408 	sub.w	r4, r4, r8
 8000978:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800097c:	e7bf      	b.n	80008fe <__udivmoddi4+0x96>
 800097e:	428b      	cmp	r3, r1
 8000980:	d909      	bls.n	8000996 <__udivmoddi4+0x12e>
 8000982:	2d00      	cmp	r5, #0
 8000984:	f000 80b1 	beq.w	8000aea <__udivmoddi4+0x282>
 8000988:	2600      	movs	r6, #0
 800098a:	e9c5 0100 	strd	r0, r1, [r5]
 800098e:	4630      	mov	r0, r6
 8000990:	4631      	mov	r1, r6
 8000992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000996:	fab3 f683 	clz	r6, r3
 800099a:	2e00      	cmp	r6, #0
 800099c:	d14a      	bne.n	8000a34 <__udivmoddi4+0x1cc>
 800099e:	428b      	cmp	r3, r1
 80009a0:	d302      	bcc.n	80009a8 <__udivmoddi4+0x140>
 80009a2:	4282      	cmp	r2, r0
 80009a4:	f200 80b8 	bhi.w	8000b18 <__udivmoddi4+0x2b0>
 80009a8:	1a84      	subs	r4, r0, r2
 80009aa:	eb61 0103 	sbc.w	r1, r1, r3
 80009ae:	2001      	movs	r0, #1
 80009b0:	468c      	mov	ip, r1
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	d0a8      	beq.n	8000908 <__udivmoddi4+0xa0>
 80009b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80009ba:	e7a5      	b.n	8000908 <__udivmoddi4+0xa0>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f603 	lsr.w	r6, r0, r3
 80009c4:	4097      	lsls	r7, r2
 80009c6:	fa01 f002 	lsl.w	r0, r1, r2
 80009ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009ce:	40d9      	lsrs	r1, r3
 80009d0:	4330      	orrs	r0, r6
 80009d2:	0c03      	lsrs	r3, r0, #16
 80009d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80009d8:	fa1f f887 	uxth.w	r8, r7
 80009dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80009e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009e4:	fb06 f108 	mul.w	r1, r6, r8
 80009e8:	4299      	cmp	r1, r3
 80009ea:	fa04 f402 	lsl.w	r4, r4, r2
 80009ee:	d909      	bls.n	8000a04 <__udivmoddi4+0x19c>
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	f106 3cff 	add.w	ip, r6, #4294967295
 80009f6:	f080 808d 	bcs.w	8000b14 <__udivmoddi4+0x2ac>
 80009fa:	4299      	cmp	r1, r3
 80009fc:	f240 808a 	bls.w	8000b14 <__udivmoddi4+0x2ac>
 8000a00:	3e02      	subs	r6, #2
 8000a02:	443b      	add	r3, r7
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b281      	uxth	r1, r0
 8000a08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a14:	fb00 f308 	mul.w	r3, r0, r8
 8000a18:	428b      	cmp	r3, r1
 8000a1a:	d907      	bls.n	8000a2c <__udivmoddi4+0x1c4>
 8000a1c:	1879      	adds	r1, r7, r1
 8000a1e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a22:	d273      	bcs.n	8000b0c <__udivmoddi4+0x2a4>
 8000a24:	428b      	cmp	r3, r1
 8000a26:	d971      	bls.n	8000b0c <__udivmoddi4+0x2a4>
 8000a28:	3802      	subs	r0, #2
 8000a2a:	4439      	add	r1, r7
 8000a2c:	1acb      	subs	r3, r1, r3
 8000a2e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000a32:	e778      	b.n	8000926 <__udivmoddi4+0xbe>
 8000a34:	f1c6 0c20 	rsb	ip, r6, #32
 8000a38:	fa03 f406 	lsl.w	r4, r3, r6
 8000a3c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000a40:	431c      	orrs	r4, r3
 8000a42:	fa20 f70c 	lsr.w	r7, r0, ip
 8000a46:	fa01 f306 	lsl.w	r3, r1, r6
 8000a4a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000a4e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000a52:	431f      	orrs	r7, r3
 8000a54:	0c3b      	lsrs	r3, r7, #16
 8000a56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a5a:	fa1f f884 	uxth.w	r8, r4
 8000a5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a62:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a66:	fb09 fa08 	mul.w	sl, r9, r8
 8000a6a:	458a      	cmp	sl, r1
 8000a6c:	fa02 f206 	lsl.w	r2, r2, r6
 8000a70:	fa00 f306 	lsl.w	r3, r0, r6
 8000a74:	d908      	bls.n	8000a88 <__udivmoddi4+0x220>
 8000a76:	1861      	adds	r1, r4, r1
 8000a78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000a7c:	d248      	bcs.n	8000b10 <__udivmoddi4+0x2a8>
 8000a7e:	458a      	cmp	sl, r1
 8000a80:	d946      	bls.n	8000b10 <__udivmoddi4+0x2a8>
 8000a82:	f1a9 0902 	sub.w	r9, r9, #2
 8000a86:	4421      	add	r1, r4
 8000a88:	eba1 010a 	sub.w	r1, r1, sl
 8000a8c:	b2bf      	uxth	r7, r7
 8000a8e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a92:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a96:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a9a:	fb00 f808 	mul.w	r8, r0, r8
 8000a9e:	45b8      	cmp	r8, r7
 8000aa0:	d907      	bls.n	8000ab2 <__udivmoddi4+0x24a>
 8000aa2:	19e7      	adds	r7, r4, r7
 8000aa4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000aa8:	d22e      	bcs.n	8000b08 <__udivmoddi4+0x2a0>
 8000aaa:	45b8      	cmp	r8, r7
 8000aac:	d92c      	bls.n	8000b08 <__udivmoddi4+0x2a0>
 8000aae:	3802      	subs	r0, #2
 8000ab0:	4427      	add	r7, r4
 8000ab2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ab6:	eba7 0708 	sub.w	r7, r7, r8
 8000aba:	fba0 8902 	umull	r8, r9, r0, r2
 8000abe:	454f      	cmp	r7, r9
 8000ac0:	46c6      	mov	lr, r8
 8000ac2:	4649      	mov	r1, r9
 8000ac4:	d31a      	bcc.n	8000afc <__udivmoddi4+0x294>
 8000ac6:	d017      	beq.n	8000af8 <__udivmoddi4+0x290>
 8000ac8:	b15d      	cbz	r5, 8000ae2 <__udivmoddi4+0x27a>
 8000aca:	ebb3 020e 	subs.w	r2, r3, lr
 8000ace:	eb67 0701 	sbc.w	r7, r7, r1
 8000ad2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ad6:	40f2      	lsrs	r2, r6
 8000ad8:	ea4c 0202 	orr.w	r2, ip, r2
 8000adc:	40f7      	lsrs	r7, r6
 8000ade:	e9c5 2700 	strd	r2, r7, [r5]
 8000ae2:	2600      	movs	r6, #0
 8000ae4:	4631      	mov	r1, r6
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	462e      	mov	r6, r5
 8000aec:	4628      	mov	r0, r5
 8000aee:	e70b      	b.n	8000908 <__udivmoddi4+0xa0>
 8000af0:	4606      	mov	r6, r0
 8000af2:	e6e9      	b.n	80008c8 <__udivmoddi4+0x60>
 8000af4:	4618      	mov	r0, r3
 8000af6:	e6fd      	b.n	80008f4 <__udivmoddi4+0x8c>
 8000af8:	4543      	cmp	r3, r8
 8000afa:	d2e5      	bcs.n	8000ac8 <__udivmoddi4+0x260>
 8000afc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b00:	eb69 0104 	sbc.w	r1, r9, r4
 8000b04:	3801      	subs	r0, #1
 8000b06:	e7df      	b.n	8000ac8 <__udivmoddi4+0x260>
 8000b08:	4608      	mov	r0, r1
 8000b0a:	e7d2      	b.n	8000ab2 <__udivmoddi4+0x24a>
 8000b0c:	4660      	mov	r0, ip
 8000b0e:	e78d      	b.n	8000a2c <__udivmoddi4+0x1c4>
 8000b10:	4681      	mov	r9, r0
 8000b12:	e7b9      	b.n	8000a88 <__udivmoddi4+0x220>
 8000b14:	4666      	mov	r6, ip
 8000b16:	e775      	b.n	8000a04 <__udivmoddi4+0x19c>
 8000b18:	4630      	mov	r0, r6
 8000b1a:	e74a      	b.n	80009b2 <__udivmoddi4+0x14a>
 8000b1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b20:	4439      	add	r1, r7
 8000b22:	e713      	b.n	800094c <__udivmoddi4+0xe4>
 8000b24:	3802      	subs	r0, #2
 8000b26:	443c      	add	r4, r7
 8000b28:	e724      	b.n	8000974 <__udivmoddi4+0x10c>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_idiv0>:
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2uiz>:
 8000b30:	004a      	lsls	r2, r1, #1
 8000b32:	d211      	bcs.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b38:	d211      	bcs.n	8000b5e <__aeabi_d2uiz+0x2e>
 8000b3a:	d50d      	bpl.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b44:	d40e      	bmi.n	8000b64 <__aeabi_d2uiz+0x34>
 8000b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_d2uiz+0x3a>
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <DDS_Serial_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void DDS_Serial_Init(){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
	GPIOF->BSRR = GPIO_BSRR_BS_15;
 8000b76:	4b1c      	ldr	r3, [pc, #112]	; (8000be8 <DDS_Serial_Init+0x78>)
 8000b78:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b7c:	619a      	str	r2, [r3, #24]
	while(GPIOF->BSRR != 0){}
 8000b7e:	bf00      	nop
 8000b80:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <DDS_Serial_Init+0x78>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1fb      	bne.n	8000b80 <DDS_Serial_Init+0x10>
	GPIOF->BSRR = GPIO_BSRR_BR_15;
 8000b88:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <DDS_Serial_Init+0x78>)
 8000b8a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000b8e:	619a      	str	r2, [r3, #24]
	while(GPIOF->BSRR != 0){}
 8000b90:	bf00      	nop
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <DDS_Serial_Init+0x78>)
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d1fb      	bne.n	8000b92 <DDS_Serial_Init+0x22>
	GPIOE->BSRR = GPIO_BSRR_BS_13;
 8000b9a:	4b14      	ldr	r3, [pc, #80]	; (8000bec <DDS_Serial_Init+0x7c>)
 8000b9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ba0:	619a      	str	r2, [r3, #24]
	while(GPIOE->BSRR != 0){}
 8000ba2:	bf00      	nop
 8000ba4:	4b11      	ldr	r3, [pc, #68]	; (8000bec <DDS_Serial_Init+0x7c>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d1fb      	bne.n	8000ba4 <DDS_Serial_Init+0x34>
	GPIOE->BSRR = GPIO_BSRR_BR_13;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <DDS_Serial_Init+0x7c>)
 8000bae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000bb2:	619a      	str	r2, [r3, #24]
	while(GPIOE->BSRR != 0){}
 8000bb4:	bf00      	nop
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <DDS_Serial_Init+0x7c>)
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1fb      	bne.n	8000bb6 <DDS_Serial_Init+0x46>
	char *log  = "DDS_Serial_Init_complete\n\r";
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <DDS_Serial_Init+0x80>)
 8000bc0:	607b      	str	r3, [r7, #4]
	while(CDC_Transmit_FS((uint8_t *)log, strlen(log)) != USBD_OK){}
 8000bc2:	bf00      	nop
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff fb2b 	bl	8000220 <strlen>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	4619      	mov	r1, r3
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f007 fe6b 	bl	80088ac <CDC_Transmit_FS>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1f3      	bne.n	8000bc4 <DDS_Serial_Init+0x54>
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40021400 	.word	0x40021400
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	0800944c 	.word	0x0800944c
 8000bf4:	00000000 	.word	0x00000000

08000bf8 <DDS_Serial_Write>:

void DDS_Serial_Write(DDS_t *DDS_CH1, DDS_t *DDS_CH2){
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfc:	b095      	sub	sp, #84	; 0x54
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	61f8      	str	r0, [r7, #28]
 8000c02:	61b9      	str	r1, [r7, #24]
	double 		Double_DDS_Senddata_CH1,
				Double_DDS_Senddata_CH2;
	uint64_t	DDS_Send_data_CH1,
				DDS_Send_data_CH2,
				BitMask;
	Double_DDS_Senddata_CH1 = 23.86092942 * (double)DDS_CH1->freq;		//2の32/180MHz = 23.86092942
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fd7d 	bl	8000708 <__aeabi_ui2d>
 8000c0e:	a37d      	add	r3, pc, #500	; (adr r3, 8000e04 <DDS_Serial_Write+0x20c>)
 8000c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c14:	f7ff fb0c 	bl	8000230 <__aeabi_dmul>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	Double_DDS_Senddata_CH2 = 23.86092942 * (double)DDS_CH2->freq;		//2の32/180MHz = 23.86092942
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fd6f 	bl	8000708 <__aeabi_ui2d>
 8000c2a:	a376      	add	r3, pc, #472	; (adr r3, 8000e04 <DDS_Serial_Write+0x20c>)
 8000c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c30:	f7ff fafe 	bl	8000230 <__aeabi_dmul>
 8000c34:	4602      	mov	r2, r0
 8000c36:	460b      	mov	r3, r1
 8000c38:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	DDS_Send_data_CH1 = (uint64_t)Double_DDS_Senddata_CH1;
 8000c3c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8000c40:	f7ff fdf4 	bl	800082c <__aeabi_d2ulz>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	DDS_Send_data_CH2 = (uint64_t)Double_DDS_Senddata_CH2;
 8000c4c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000c50:	f7ff fdec 	bl	800082c <__aeabi_d2ulz>
 8000c54:	4602      	mov	r2, r0
 8000c56:	460b      	mov	r3, r1
 8000c58:	e9c7 2308 	strd	r2, r3, [r7, #32]

	BitMask = 0x01;
 8000c5c:	f04f 0201 	mov.w	r2, #1
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	for (int i = 0; i < 32; i++) {
 8000c68:	2300      	movs	r3, #0
 8000c6a:	647b      	str	r3, [r7, #68]	; 0x44
 8000c6c:	e04f      	b.n	8000d0e <DDS_Serial_Write+0x116>
		if(DDS_Send_data_CH1 & BitMask){
 8000c6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000c72:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000c76:	ea00 0602 	and.w	r6, r0, r2
 8000c7a:	613e      	str	r6, [r7, #16]
 8000c7c:	400b      	ands	r3, r1
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	d004      	beq.n	8000c92 <DDS_Serial_Write+0x9a>
			GPIOG->BSRR = GPIO_BSRR_BS_9; //DDS_D1 set
 8000c88:	4b5b      	ldr	r3, [pc, #364]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000c8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c8e:	619a      	str	r2, [r3, #24]
 8000c90:	e003      	b.n	8000c9a <DDS_Serial_Write+0xa2>
	//		while(CDC_Transmit_FS((uint8_t *)log_set, strlen(log_set)) != USBD_OK){}
		}else{
			GPIOG->BSRR = GPIO_BSRR_BR_9; //DDS_D1 unset
 8000c92:	4b59      	ldr	r3, [pc, #356]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000c94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000c98:	619a      	str	r2, [r3, #24]
//			while(CDC_Transmit_FS((uint8_t *)log_unset, strlen(log_unset)) != USBD_OK){}
		}
		if(DDS_Send_data_CH2 & BitMask){
 8000c9a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000c9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000ca2:	ea00 0602 	and.w	r6, r0, r2
 8000ca6:	60be      	str	r6, [r7, #8]
 8000ca8:	400b      	ands	r3, r1
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	d004      	beq.n	8000cbe <DDS_Serial_Write+0xc6>
			GPIOG->BSRR = GPIO_BSRR_BS_14; //DDS_D2 set
 8000cb4:	4b50      	ldr	r3, [pc, #320]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000cb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cba:	619a      	str	r2, [r3, #24]
 8000cbc:	e003      	b.n	8000cc6 <DDS_Serial_Write+0xce>
	//		while(CDC_Transmit_FS((uint8_t *)log_set, strlen(log_set)) != USBD_OK){}
		}else{
			GPIOG->BSRR = GPIO_BSRR_BR_14; //DDS_D2 unset
 8000cbe:	4b4e      	ldr	r3, [pc, #312]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000cc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cc4:	619a      	str	r2, [r3, #24]
//			while(CDC_Transmit_FS((uint8_t *)log_unset, strlen(log_unset)) != USBD_OK){}
				}
		while(GPIOG->BSRR != 0){}
 8000cc6:	bf00      	nop
 8000cc8:	4b4b      	ldr	r3, [pc, #300]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1fb      	bne.n	8000cc8 <DDS_Serial_Write+0xd0>
		GPIOF->BSRR = GPIO_BSRR_BS_15; //DDS_CLK set
 8000cd0:	4b4a      	ldr	r3, [pc, #296]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000cd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000cd6:	619a      	str	r2, [r3, #24]
		while(GPIOF->BSRR != 0){}
 8000cd8:	bf00      	nop
 8000cda:	4b48      	ldr	r3, [pc, #288]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1fb      	bne.n	8000cda <DDS_Serial_Write+0xe2>
		GPIOF->BSRR = GPIO_BSRR_BR_15;	//DDS_CLK unset
 8000ce2:	4b46      	ldr	r3, [pc, #280]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000ce4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000ce8:	619a      	str	r2, [r3, #24]
		while(GPIOF->BSRR != 0){}
 8000cea:	bf00      	nop
 8000cec:	4b43      	ldr	r3, [pc, #268]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1fb      	bne.n	8000cec <DDS_Serial_Write+0xf4>
		BitMask = BitMask << 1;
 8000cf4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000cf8:	1891      	adds	r1, r2, r2
 8000cfa:	6039      	str	r1, [r7, #0]
 8000cfc:	415b      	adcs	r3, r3
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d04:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	for (int i = 0; i < 32; i++) {
 8000d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	647b      	str	r3, [r7, #68]	; 0x44
 8000d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d10:	2b1f      	cmp	r3, #31
 8000d12:	ddac      	ble.n	8000c6e <DDS_Serial_Write+0x76>
	}
	//制御設定�??????��?��??��?��???��?��??��?��????��?��??��?��???��?��??��?��8ビッ?????��?��??��?��???��?��??��?��????��?��??��?��???��?��??��?��?
	BitMask = 0x01;
 8000d14:	f04f 0201 	mov.w	r2, #1
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	for (int j = 0; j < 8; j++){
 8000d20:	2300      	movs	r3, #0
 8000d22:	643b      	str	r3, [r7, #64]	; 0x40
 8000d24:	e04d      	b.n	8000dc2 <DDS_Serial_Write+0x1ca>
		if(0x01 & BitMask){
 8000d26:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000d2a:	f04f 0001 	mov.w	r0, #1
 8000d2e:	f04f 0100 	mov.w	r1, #0
 8000d32:	ea02 0400 	and.w	r4, r2, r0
 8000d36:	ea03 0501 	and.w	r5, r3, r1
 8000d3a:	ea54 0305 	orrs.w	r3, r4, r5
 8000d3e:	d004      	beq.n	8000d4a <DDS_Serial_Write+0x152>
			GPIOG->BSRR = GPIO_BSRR_BS_9;
 8000d40:	4b2d      	ldr	r3, [pc, #180]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d46:	619a      	str	r2, [r3, #24]
 8000d48:	e003      	b.n	8000d52 <DDS_Serial_Write+0x15a>
		}else{
			GPIOG->BSRR = GPIO_BSRR_BR_9;
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000d4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d50:	619a      	str	r2, [r3, #24]
		}
		if(0x01 & BitMask){
 8000d52:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000d56:	f04f 0001 	mov.w	r0, #1
 8000d5a:	f04f 0100 	mov.w	r1, #0
 8000d5e:	ea02 0800 	and.w	r8, r2, r0
 8000d62:	ea03 0901 	and.w	r9, r3, r1
 8000d66:	ea58 0309 	orrs.w	r3, r8, r9
 8000d6a:	d004      	beq.n	8000d76 <DDS_Serial_Write+0x17e>
			GPIOG->BSRR = GPIO_BSRR_BS_14;
 8000d6c:	4b22      	ldr	r3, [pc, #136]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000d6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d72:	619a      	str	r2, [r3, #24]
 8000d74:	e003      	b.n	8000d7e <DDS_Serial_Write+0x186>
		}else{
			GPIOG->BSRR = GPIO_BSRR_BR_14;
 8000d76:	4b20      	ldr	r3, [pc, #128]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000d78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d7c:	619a      	str	r2, [r3, #24]
		}
		while(GPIOG->BSRR != 0){}
 8000d7e:	bf00      	nop
 8000d80:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <DDS_Serial_Write+0x200>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d1fb      	bne.n	8000d80 <DDS_Serial_Write+0x188>
		GPIOF->BSRR = GPIO_BSRR_BS_15;
 8000d88:	4b1c      	ldr	r3, [pc, #112]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000d8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d8e:	619a      	str	r2, [r3, #24]
		while(GPIOF->BSRR != 0){}
 8000d90:	bf00      	nop
 8000d92:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1fb      	bne.n	8000d92 <DDS_Serial_Write+0x19a>
		GPIOF->BSRR = GPIO_BSRR_BR_15;
 8000d9a:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000d9c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000da0:	619a      	str	r2, [r3, #24]
		while(GPIOF->BSRR != 0){}
 8000da2:	bf00      	nop
 8000da4:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <DDS_Serial_Write+0x204>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1fb      	bne.n	8000da4 <DDS_Serial_Write+0x1ac>
		BitMask = BitMask << 1;
 8000dac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000db0:	eb12 0a02 	adds.w	sl, r2, r2
 8000db4:	eb43 0b03 	adc.w	fp, r3, r3
 8000db8:	e9c7 ab12 	strd	sl, fp, [r7, #72]	; 0x48
	for (int j = 0; j < 8; j++){
 8000dbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	643b      	str	r3, [r7, #64]	; 0x40
 8000dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000dc4:	2b07      	cmp	r3, #7
 8000dc6:	ddae      	ble.n	8000d26 <DDS_Serial_Write+0x12e>
	}
	GPIOE->BSRR = GPIO_BSRR_BS_13;
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <DDS_Serial_Write+0x208>)
 8000dca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dce:	619a      	str	r2, [r3, #24]
	while(GPIOE->BSRR != 0){}
 8000dd0:	bf00      	nop
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <DDS_Serial_Write+0x208>)
 8000dd4:	699b      	ldr	r3, [r3, #24]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d1fb      	bne.n	8000dd2 <DDS_Serial_Write+0x1da>
	GPIOE->BSRR = GPIO_BSRR_BR_13;
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <DDS_Serial_Write+0x208>)
 8000ddc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000de0:	619a      	str	r2, [r3, #24]
	while(GPIOE->BSRR != 0){}
 8000de2:	bf00      	nop
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <DDS_Serial_Write+0x208>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1fb      	bne.n	8000de4 <DDS_Serial_Write+0x1ec>
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	3754      	adds	r7, #84	; 0x54
 8000df2:	46bd      	mov	sp, r7
 8000df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df8:	40021800 	.word	0x40021800
 8000dfc:	40021400 	.word	0x40021400
 8000e00:	40021000 	.word	0x40021000
 8000e04:	ded71073 	.word	0xded71073
 8000e08:	4037dc65 	.word	0x4037dc65

08000e0c <CDC_start_check>:

void CDC_start_check(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
	uint32_t timeout = 1000;
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	613b      	str	r3, [r7, #16]
	uint32_t start_time = HAL_GetTick();
 8000e18:	f000 fd26 	bl	8001868 <HAL_GetTick>
 8000e1c:	60f8      	str	r0, [r7, #12]
	unsigned char cdc_communication_start = false; //初期値
 8000e1e:	2300      	movs	r3, #0
 8000e20:	75fb      	strb	r3, [r7, #23]
	if(!cdc_communication_start){
 8000e22:	7dfb      	ldrb	r3, [r7, #23]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d10c      	bne.n	8000e42 <CDC_start_check+0x36>
		char *msg = "CDC_initializing\n\r";
 8000e28:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <CDC_start_check+0x6c>)
 8000e2a:	60bb      	str	r3, [r7, #8]
	    cdc_communication_start = CDC_Transmit_FS((uint8_t*)msg, sizeof(msg)) == USBD_OK;
 8000e2c:	2104      	movs	r1, #4
 8000e2e:	68b8      	ldr	r0, [r7, #8]
 8000e30:	f007 fd3c 	bl	80088ac <CDC_Transmit_FS>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	bf0c      	ite	eq
 8000e3a:	2301      	moveq	r3, #1
 8000e3c:	2300      	movne	r3, #0
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	75fb      	strb	r3, [r7, #23]
	}
	if(cdc_communication_start == true){
 8000e42:	7dfb      	ldrb	r3, [r7, #23]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d113      	bne.n	8000e70 <CDC_start_check+0x64>
		char *msg = "CDC_initial_OK!\n\r";
 8000e48:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <CDC_start_check+0x70>)
 8000e4a:	607b      	str	r3, [r7, #4]
	    while (CDC_Transmit_FS((uint8_t*)msg, sizeof(msg)) == USBD_BUSY) {
 8000e4c:	e007      	b.n	8000e5e <CDC_start_check+0x52>
	        if (HAL_GetTick() - start_time > timeout) {
 8000e4e:	f000 fd0b 	bl	8001868 <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d307      	bcc.n	8000e6e <CDC_start_check+0x62>
	    while (CDC_Transmit_FS((uint8_t*)msg, sizeof(msg)) == USBD_BUSY) {
 8000e5e:	2104      	movs	r1, #4
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f007 fd23 	bl	80088ac <CDC_Transmit_FS>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d0f0      	beq.n	8000e4e <CDC_start_check+0x42>
	    }
	}else{
	    //
	}

}
 8000e6c:	e000      	b.n	8000e70 <CDC_start_check+0x64>
	            break;
 8000e6e:	bf00      	nop
}
 8000e70:	bf00      	nop
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	08009468 	.word	0x08009468
 8000e7c:	0800947c 	.word	0x0800947c

08000e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e84:	f000 fc9f 	bl	80017c6 <HAL_Init>
  //ST7735_RegisterBusIO(&myST7735_handle, &myST7735_io);
  //myST7735_io.Init = &ST7735_IO_Init;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e88:	f000 f830 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8c:	f000 f9b6 	bl	80011fc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000e90:	f000 f984 	bl	800119c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8000e94:	f007 fbd0 	bl	8008638 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8000e98:	f000 f8be 	bl	8001018 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000e9c:	f000 f8fa 	bl	8001094 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000ea0:	f000 f946 	bl	8001130 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  CDC_start_check();
 8000ea4:	f7ff ffb2 	bl	8000e0c <CDC_start_check>
  DDS_Serial_Init();
 8000ea8:	f7ff fe62 	bl	8000b70 <DDS_Serial_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000eac:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <main+0x54>)
 8000eae:	f003 faed 	bl	800448c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8000eb2:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <main+0x58>)
 8000eb4:	f003 faea 	bl	800448c <HAL_TIM_Base_Start_IT>
  DDS_CH1.freq = 80000000;		//80MHz
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <main+0x5c>)
 8000eba:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <main+0x60>)
 8000ebc:	601a      	str	r2, [r3, #0]
  DDS_CH2.freq = 110000000;		//110MHz
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <main+0x64>)
 8000ec0:	4a09      	ldr	r2, [pc, #36]	; (8000ee8 <main+0x68>)
 8000ec2:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //DDS_CH1.freq = receive.array;
	  DDS_Serial_Write(&DDS_CH1, &DDS_CH2);
 8000ec4:	4907      	ldr	r1, [pc, #28]	; (8000ee4 <main+0x64>)
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <main+0x5c>)
 8000ec8:	f7ff fe96 	bl	8000bf8 <DDS_Serial_Write>
	  HAL_TIM_Base_GetState(&htim2);
 8000ecc:	4801      	ldr	r0, [pc, #4]	; (8000ed4 <main+0x54>)
 8000ece:	f003 fd5d 	bl	800498c <HAL_TIM_Base_GetState>
	  DDS_Serial_Write(&DDS_CH1, &DDS_CH2);
 8000ed2:	e7f7      	b.n	8000ec4 <main+0x44>
 8000ed4:	200004f0 	.word	0x200004f0
 8000ed8:	20000440 	.word	0x20000440
 8000edc:	20000438 	.word	0x20000438
 8000ee0:	04c4b400 	.word	0x04c4b400
 8000ee4:	2000053c 	.word	0x2000053c
 8000ee8:	068e7780 	.word	0x068e7780

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b0b4      	sub	sp, #208	; 0xd0
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000ef6:	2230      	movs	r2, #48	; 0x30
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f008 f9ca 	bl	8009294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2280      	movs	r2, #128	; 0x80
 8000f16:	2100      	movs	r1, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f008 f9bb 	bl	8009294 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f1e:	f002 f963 	bl	80031e8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f22:	4b3a      	ldr	r3, [pc, #232]	; (800100c <SystemClock_Config+0x120>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	4a39      	ldr	r2, [pc, #228]	; (800100c <SystemClock_Config+0x120>)
 8000f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f2e:	4b37      	ldr	r3, [pc, #220]	; (800100c <SystemClock_Config+0x120>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f3a:	4b35      	ldr	r3, [pc, #212]	; (8001010 <SystemClock_Config+0x124>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a34      	ldr	r2, [pc, #208]	; (8001010 <SystemClock_Config+0x124>)
 8000f40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f44:	6013      	str	r3, [r2, #0]
 8000f46:	4b32      	ldr	r3, [pc, #200]	; (8001010 <SystemClock_Config+0x124>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f52:	2301      	movs	r3, #1
 8000f54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f58:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f60:	2302      	movs	r3, #2
 8000f62:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f6a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000f74:	23d8      	movs	r3, #216	; 0xd8
 8000f76:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000f80:	2309      	movs	r3, #9
 8000f82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f002 f98c 	bl	80032a8 <HAL_RCC_OscConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f96:	f000 fa6b 	bl	8001470 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f9a:	f002 f935 	bl	8003208 <HAL_PWREx_EnableOverDrive>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000fa4:	f000 fa64 	bl	8001470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa8:	230f      	movs	r3, #15
 8000faa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fbe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000fca:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fce:	2107      	movs	r1, #7
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f002 fc0d 	bl	80037f0 <HAL_RCC_ClockConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000fdc:	f000 fa48 	bl	8001470 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <SystemClock_Config+0x128>)
 8000fe2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f002 fdfe 	bl	8003bf4 <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8000ffe:	f000 fa37 	bl	8001470 <Error_Handler>
  }
}
 8001002:	bf00      	nop
 8001004:	37d0      	adds	r7, #208	; 0xd0
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800
 8001010:	40007000 	.word	0x40007000
 8001014:	00200100 	.word	0x00200100

08001018 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_SPI1_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <MX_SPI1_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <MX_SPI1_Init+0x74>)
 8001024:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001028:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_SPI1_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <MX_SPI1_Init+0x74>)
 8001032:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001036:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_SPI1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <MX_SPI1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_SPI1_Init+0x74>)
 8001046:	f44f 7200 	mov.w	r2, #512	; 0x200
 800104a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_SPI1_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <MX_SPI1_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <MX_SPI1_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	; (800108c <MX_SPI1_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <MX_SPI1_Init+0x74>)
 8001066:	2207      	movs	r2, #7
 8001068:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <MX_SPI1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <MX_SPI1_Init+0x74>)
 8001072:	2208      	movs	r2, #8
 8001074:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_SPI1_Init+0x74>)
 8001078:	f003 f906 	bl	8004288 <HAL_SPI_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001082:	f000 f9f5 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000048c 	.word	0x2000048c
 8001090:	40013000 	.word	0x40013000

08001094 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010b2:	4b1e      	ldr	r3, [pc, #120]	; (800112c <MX_TIM2_Init+0x98>)
 80010b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800;
 80010ba:	4b1c      	ldr	r3, [pc, #112]	; (800112c <MX_TIM2_Init+0x98>)
 80010bc:	f642 2230 	movw	r2, #10800	; 0x2a30
 80010c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <MX_TIM2_Init+0x98>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80010c8:	4b18      	ldr	r3, [pc, #96]	; (800112c <MX_TIM2_Init+0x98>)
 80010ca:	f242 7210 	movw	r2, #10000	; 0x2710
 80010ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <MX_TIM2_Init+0x98>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <MX_TIM2_Init+0x98>)
 80010d8:	2280      	movs	r2, #128	; 0x80
 80010da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010dc:	4813      	ldr	r0, [pc, #76]	; (800112c <MX_TIM2_Init+0x98>)
 80010de:	f003 f97e 	bl	80043de <HAL_TIM_Base_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80010e8:	f000 f9c2 	bl	8001470 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010f2:	f107 0310 	add.w	r3, r7, #16
 80010f6:	4619      	mov	r1, r3
 80010f8:	480c      	ldr	r0, [pc, #48]	; (800112c <MX_TIM2_Init+0x98>)
 80010fa:	f003 fb5f 	bl	80047bc <HAL_TIM_ConfigClockSource>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001104:	f000 f9b4 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001108:	2300      	movs	r3, #0
 800110a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_TIM2_Init+0x98>)
 8001116:	f003 fd81 	bl	8004c1c <HAL_TIMEx_MasterConfigSynchronization>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001120:	f000 f9a6 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	3720      	adds	r7, #32
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	200004f0 	.word	0x200004f0

08001130 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <MX_TIM6_Init+0x64>)
 8001142:	4a15      	ldr	r2, [pc, #84]	; (8001198 <MX_TIM6_Init+0x68>)
 8001144:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800;
 8001146:	4b13      	ldr	r3, [pc, #76]	; (8001194 <MX_TIM6_Init+0x64>)
 8001148:	f642 2230 	movw	r2, #10800	; 0x2a30
 800114c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <MX_TIM6_Init+0x64>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_TIM6_Init+0x64>)
 8001156:	220a      	movs	r2, #10
 8001158:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <MX_TIM6_Init+0x64>)
 800115c:	2280      	movs	r2, #128	; 0x80
 800115e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001160:	480c      	ldr	r0, [pc, #48]	; (8001194 <MX_TIM6_Init+0x64>)
 8001162:	f003 f93c 	bl	80043de <HAL_TIM_Base_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800116c:	f000 f980 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001170:	2300      	movs	r3, #0
 8001172:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	4619      	mov	r1, r3
 800117c:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_TIM6_Init+0x64>)
 800117e:	f003 fd4d 	bl	8004c1c <HAL_TIMEx_MasterConfigSynchronization>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001188:	f000 f972 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000440 	.word	0x20000440
 8001198:	40001000 	.word	0x40001000

0800119c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011a2:	4a15      	ldr	r2, [pc, #84]	; (80011f8 <MX_USART3_UART_Init+0x5c>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011a6:	4b13      	ldr	r3, [pc, #76]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011e0:	f003 fdc8 	bl	8004d74 <HAL_UART_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011ea:	f000 f941 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200003b4 	.word	0x200003b4
 80011f8:	40004800 	.word	0x40004800

080011fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08e      	sub	sp, #56	; 0x38
 8001200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001202:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001212:	4b70      	ldr	r3, [pc, #448]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a6f      	ldr	r2, [pc, #444]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001218:	f043 0304 	orr.w	r3, r3, #4
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
 800121e:	4b6d      	ldr	r3, [pc, #436]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	623b      	str	r3, [r7, #32]
 8001228:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800122a:	4b6a      	ldr	r3, [pc, #424]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a69      	ldr	r2, [pc, #420]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b67      	ldr	r3, [pc, #412]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800123e:	61fb      	str	r3, [r7, #28]
 8001240:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b64      	ldr	r3, [pc, #400]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a63      	ldr	r2, [pc, #396]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b61      	ldr	r3, [pc, #388]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	61bb      	str	r3, [r7, #24]
 8001258:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125a:	4b5e      	ldr	r3, [pc, #376]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a5d      	ldr	r2, [pc, #372]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001260:	f043 0302 	orr.w	r3, r3, #2
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b5b      	ldr	r3, [pc, #364]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001272:	4b58      	ldr	r3, [pc, #352]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a57      	ldr	r2, [pc, #348]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001278:	f043 0320 	orr.w	r3, r3, #32
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b55      	ldr	r3, [pc, #340]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0320 	and.w	r3, r3, #32
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800128a:	4b52      	ldr	r3, [pc, #328]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a51      	ldr	r2, [pc, #324]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001290:	f043 0310 	orr.w	r3, r3, #16
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b4f      	ldr	r3, [pc, #316]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0310 	and.w	r3, r3, #16
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a2:	4b4c      	ldr	r3, [pc, #304]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a4b      	ldr	r2, [pc, #300]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012a8:	f043 0308 	orr.w	r3, r3, #8
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b49      	ldr	r3, [pc, #292]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ba:	4b46      	ldr	r3, [pc, #280]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a45      	ldr	r2, [pc, #276]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b43      	ldr	r3, [pc, #268]	; (80013d4 <MX_GPIO_Init+0x1d8>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f244 0181 	movw	r1, #16513	; 0x4081
 80012d8:	483f      	ldr	r0, [pc, #252]	; (80013d8 <MX_GPIO_Init+0x1dc>)
 80012da:	f000 fda3 	bl	8001e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DDS_RST_Pin|DDS_CLK_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80012e4:	483d      	ldr	r0, [pc, #244]	; (80013dc <MX_GPIO_Init+0x1e0>)
 80012e6:	f000 fd9d 	bl	8001e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DDS_FQ_GPIO_Port, DDS_FQ_Pin, GPIO_PIN_RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f0:	483b      	ldr	r0, [pc, #236]	; (80013e0 <MX_GPIO_Init+0x1e4>)
 80012f2:	f000 fd97 	bl	8001e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|DDS_D1_Pin|DDS_D2_Pin, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	f244 2140 	movw	r1, #16960	; 0x4240
 80012fc:	4839      	ldr	r0, [pc, #228]	; (80013e4 <MX_GPIO_Init+0x1e8>)
 80012fe:	f000 fd91 	bl	8001e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001302:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001308:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001316:	4619      	mov	r1, r3
 8001318:	4833      	ldr	r0, [pc, #204]	; (80013e8 <MX_GPIO_Init+0x1ec>)
 800131a:	f000 fbe7 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800131e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001334:	4619      	mov	r1, r3
 8001336:	4828      	ldr	r0, [pc, #160]	; (80013d8 <MX_GPIO_Init+0x1dc>)
 8001338:	f000 fbd8 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : DDS_RST_Pin DDS_CLK_Pin */
  GPIO_InitStruct.Pin = DDS_RST_Pin|DDS_CLK_Pin;
 800133c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001342:	2301      	movs	r3, #1
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001346:	2302      	movs	r3, #2
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134a:	2303      	movs	r3, #3
 800134c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800134e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001352:	4619      	mov	r1, r3
 8001354:	4821      	ldr	r0, [pc, #132]	; (80013dc <MX_GPIO_Init+0x1e0>)
 8001356:	f000 fbc9 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : DDS_FQ_Pin */
  GPIO_InitStruct.Pin = DDS_FQ_Pin;
 800135a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001360:	2301      	movs	r3, #1
 8001362:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001364:	2302      	movs	r3, #2
 8001366:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DDS_FQ_GPIO_Port, &GPIO_InitStruct);
 800136c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001370:	4619      	mov	r1, r3
 8001372:	481b      	ldr	r0, [pc, #108]	; (80013e0 <MX_GPIO_Init+0x1e4>)
 8001374:	f000 fbba 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001378:	2340      	movs	r3, #64	; 0x40
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138c:	4619      	mov	r1, r3
 800138e:	4815      	ldr	r0, [pc, #84]	; (80013e4 <MX_GPIO_Init+0x1e8>)
 8001390:	f000 fbac 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001394:	2380      	movs	r3, #128	; 0x80
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a4:	4619      	mov	r1, r3
 80013a6:	480f      	ldr	r0, [pc, #60]	; (80013e4 <MX_GPIO_Init+0x1e8>)
 80013a8:	f000 fba0 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : DDS_D1_Pin DDS_D2_Pin */
  GPIO_InitStruct.Pin = DDS_D1_Pin|DDS_D2_Pin;
 80013ac:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013b6:	2302      	movs	r3, #2
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ba:	2303      	movs	r3, #3
 80013bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	4807      	ldr	r0, [pc, #28]	; (80013e4 <MX_GPIO_Init+0x1e8>)
 80013c6:	f000 fb91 	bl	8001aec <HAL_GPIO_Init>

}
 80013ca:	bf00      	nop
 80013cc:	3738      	adds	r7, #56	; 0x38
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020400 	.word	0x40020400
 80013dc:	40021400 	.word	0x40021400
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40021800 	.word	0x40021800
 80013e8:	40020800 	.word	0x40020800

080013ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim6){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	DDS_CH1.freq = DDS_CH1.freq + 10000;
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	f242 7310 	movw	r3, #10000	; 0x2710
 80013fc:	4413      	add	r3, r2
 80013fe:	4a10      	ldr	r2, [pc, #64]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001400:	6013      	str	r3, [r2, #0]
		if (DDS_CH1.freq >= 85000000) {
 8001402:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d902      	bls.n	8001412 <HAL_TIM_PeriodElapsedCallback+0x26>
			DDS_CH1.freq = 65000000;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800140e:	4a0e      	ldr	r2, [pc, #56]	; (8001448 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001410:	601a      	str	r2, [r3, #0]
		}
	DDS_CH2.freq = DDS_CH2.freq + 10000;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	f242 7310 	movw	r3, #10000	; 0x2710
 800141a:	4413      	add	r3, r2
 800141c:	4a0b      	ldr	r2, [pc, #44]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x60>)
 800141e:	6013      	str	r3, [r2, #0]
		if (DDS_CH2.freq >= 120000000) {
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d902      	bls.n	8001430 <HAL_TIM_PeriodElapsedCallback+0x44>
			DDS_CH2.freq = 100000000;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x60>)
 800142c:	4a09      	ldr	r2, [pc, #36]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800142e:	601a      	str	r2, [r3, #0]
		}
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001430:	2180      	movs	r1, #128	; 0x80
 8001432:	4809      	ldr	r0, [pc, #36]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001434:	f000 fd0f 	bl	8001e56 <HAL_GPIO_TogglePin>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000438 	.word	0x20000438
 8001444:	0510ff3f 	.word	0x0510ff3f
 8001448:	03dfd240 	.word	0x03dfd240
 800144c:	2000053c 	.word	0x2000053c
 8001450:	07270dff 	.word	0x07270dff
 8001454:	05f5e100 	.word	0x05f5e100
 8001458:	40020400 	.word	0x40020400

0800145c <HAL_TIM_OC_DelayElapsedCallback>:



void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef * htim6){
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
}
 8001476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001478:	e7fe      	b.n	8001478 <Error_Handler+0x8>
	...

0800147c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <HAL_MspInit+0x44>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	4a0e      	ldr	r2, [pc, #56]	; (80014c0 <HAL_MspInit+0x44>)
 8001488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800148c:	6413      	str	r3, [r2, #64]	; 0x40
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <HAL_MspInit+0x44>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800149a:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <HAL_MspInit+0x44>)
 800149c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800149e:	4a08      	ldr	r2, [pc, #32]	; (80014c0 <HAL_MspInit+0x44>)
 80014a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014a4:	6453      	str	r3, [r2, #68]	; 0x44
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <HAL_MspInit+0x44>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	; 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a17      	ldr	r2, [pc, #92]	; (8001540 <HAL_SPI_MspInit+0x7c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d127      	bne.n	8001536 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <HAL_SPI_MspInit+0x80>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	4a16      	ldr	r2, [pc, #88]	; (8001544 <HAL_SPI_MspInit+0x80>)
 80014ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014f0:	6453      	str	r3, [r2, #68]	; 0x44
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <HAL_SPI_MspInit+0x80>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <HAL_SPI_MspInit+0x80>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	4a10      	ldr	r2, [pc, #64]	; (8001544 <HAL_SPI_MspInit+0x80>)
 8001504:	f043 0301 	orr.w	r3, r3, #1
 8001508:	6313      	str	r3, [r2, #48]	; 0x30
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <HAL_SPI_MspInit+0x80>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001516:	23a0      	movs	r3, #160	; 0xa0
 8001518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001526:	2305      	movs	r3, #5
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	4619      	mov	r1, r3
 8001530:	4805      	ldr	r0, [pc, #20]	; (8001548 <HAL_SPI_MspInit+0x84>)
 8001532:	f000 fadb 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001536:	bf00      	nop
 8001538:	3728      	adds	r7, #40	; 0x28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40013000 	.word	0x40013000
 8001544:	40023800 	.word	0x40023800
 8001548:	40020000 	.word	0x40020000

0800154c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800155c:	d114      	bne.n	8001588 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800155e:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	4a18      	ldr	r2, [pc, #96]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6413      	str	r3, [r2, #64]	; 0x40
 800156a:	4b16      	ldr	r3, [pc, #88]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	201c      	movs	r0, #28
 800157c:	f000 fa7f 	bl	8001a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001580:	201c      	movs	r0, #28
 8001582:	f000 fa98 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001586:	e018      	b.n	80015ba <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0e      	ldr	r2, [pc, #56]	; (80015c8 <HAL_TIM_Base_MspInit+0x7c>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d113      	bne.n	80015ba <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 8001598:	f043 0310 	orr.w	r3, r3, #16
 800159c:	6413      	str	r3, [r2, #64]	; 0x40
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_TIM_Base_MspInit+0x78>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	2036      	movs	r0, #54	; 0x36
 80015b0:	f000 fa65 	bl	8001a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015b4:	2036      	movs	r0, #54	; 0x36
 80015b6:	f000 fa7e 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
}
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40001000 	.word	0x40001000

080015cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	; 0x28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a17      	ldr	r2, [pc, #92]	; (8001648 <HAL_UART_MspInit+0x7c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d128      	bne.n	8001640 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015ee:	4b17      	ldr	r3, [pc, #92]	; (800164c <HAL_UART_MspInit+0x80>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	4a16      	ldr	r2, [pc, #88]	; (800164c <HAL_UART_MspInit+0x80>)
 80015f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015f8:	6413      	str	r3, [r2, #64]	; 0x40
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <HAL_UART_MspInit+0x80>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <HAL_UART_MspInit+0x80>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a10      	ldr	r2, [pc, #64]	; (800164c <HAL_UART_MspInit+0x80>)
 800160c:	f043 0308 	orr.w	r3, r3, #8
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <HAL_UART_MspInit+0x80>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0308 	and.w	r3, r3, #8
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800161e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001630:	2307      	movs	r3, #7
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	4805      	ldr	r0, [pc, #20]	; (8001650 <HAL_UART_MspInit+0x84>)
 800163c:	f000 fa56 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001640:	bf00      	nop
 8001642:	3728      	adds	r7, #40	; 0x28
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40004800 	.word	0x40004800
 800164c:	40023800 	.word	0x40023800
 8001650:	40020c00 	.word	0x40020c00

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <NMI_Handler+0x4>

0800165a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165e:	e7fe      	b.n	800165e <HardFault_Handler+0x4>

08001660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001664:	e7fe      	b.n	8001664 <MemManage_Handler+0x4>

08001666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166a:	e7fe      	b.n	800166a <BusFault_Handler+0x4>

0800166c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001670:	e7fe      	b.n	8001670 <UsageFault_Handler+0x4>

08001672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f000 f8ce 	bl	8001840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <TIM2_IRQHandler+0x10>)
 80016ae:	f002 ff65 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200004f0 	.word	0x200004f0

080016bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <TIM6_DAC_IRQHandler+0x10>)
 80016c2:	f002 ff5b 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000440 	.word	0x20000440

080016d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80016d4:	4802      	ldr	r0, [pc, #8]	; (80016e0 <OTG_FS_IRQHandler+0x10>)
 80016d6:	f000 fd1e 	bl	8002116 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20001a1c 	.word	0x20001a1c

080016e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ec:	4a14      	ldr	r2, [pc, #80]	; (8001740 <_sbrk+0x5c>)
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <_sbrk+0x60>)
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <_sbrk+0x64>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <_sbrk+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001714:	f007 fd84 	bl	8009220 <__errno>
 8001718:	4603      	mov	r3, r0
 800171a:	220c      	movs	r2, #12
 800171c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	e009      	b.n	8001738 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <_sbrk+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <_sbrk+0x64>)
 8001734:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20040000 	.word	0x20040000
 8001744:	00000400 	.word	0x00000400
 8001748:	20000210 	.word	0x20000210
 800174c:	20001e30 	.word	0x20001e30

08001750 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	; (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177a:	490e      	ldr	r1, [pc, #56]	; (80017b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800177c:	4a0e      	ldr	r2, [pc, #56]	; (80017b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0b      	ldr	r2, [pc, #44]	; (80017bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001790:	4c0b      	ldr	r4, [pc, #44]	; (80017c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800179e:	f7ff ffd7 	bl	8001750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a2:	f007 fd43 	bl	800922c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a6:	f7ff fb6b 	bl	8000e80 <main>
  bx  lr    
 80017aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017ac:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80017b8:	08009538 	.word	0x08009538
  ldr r2, =_sbss
 80017bc:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80017c0:	20001e30 	.word	0x20001e30

080017c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC_IRQHandler>

080017c6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ca:	2003      	movs	r0, #3
 80017cc:	f000 f94c 	bl	8001a68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f000 f805 	bl	80017e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d6:	f7ff fe51 	bl	800147c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <HAL_InitTick+0x54>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_InitTick+0x58>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 f967 	bl	8001ad2 <HAL_SYSTICK_Config>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e00e      	b.n	800182c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b0f      	cmp	r3, #15
 8001812:	d80a      	bhi.n	800182a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001814:	2200      	movs	r2, #0
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	f04f 30ff 	mov.w	r0, #4294967295
 800181c:	f000 f92f 	bl	8001a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001820:	4a06      	ldr	r2, [pc, #24]	; (800183c <HAL_InitTick+0x5c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e000      	b.n	800182c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
}
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000000 	.word	0x20000000
 8001838:	20000008 	.word	0x20000008
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <HAL_IncTick+0x20>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_IncTick+0x24>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4413      	add	r3, r2
 8001850:	4a04      	ldr	r2, [pc, #16]	; (8001864 <HAL_IncTick+0x24>)
 8001852:	6013      	str	r3, [r2, #0]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000008 	.word	0x20000008
 8001864:	20000544 	.word	0x20000544

08001868 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return uwTick;
 800186c:	4b03      	ldr	r3, [pc, #12]	; (800187c <HAL_GetTick+0x14>)
 800186e:	681b      	ldr	r3, [r3, #0]
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000544 	.word	0x20000544

08001880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001888:	f7ff ffee 	bl	8001868 <HAL_GetTick>
 800188c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001898:	d005      	beq.n	80018a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_Delay+0x44>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018a6:	bf00      	nop
 80018a8:	f7ff ffde 	bl	8001868 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d8f7      	bhi.n	80018a8 <HAL_Delay+0x28>
  {
  }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008

080018c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <__NVIC_SetPriorityGrouping+0x40>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e4:	4013      	ands	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x40>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00
 800190c:	05fa0000 	.word	0x05fa0000

08001910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <__NVIC_GetPriorityGrouping+0x18>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	f003 0307 	and.w	r3, r3, #7
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	2b00      	cmp	r3, #0
 800193c:	db0b      	blt.n	8001956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	f003 021f 	and.w	r2, r3, #31
 8001944:	4907      	ldr	r1, [pc, #28]	; (8001964 <__NVIC_EnableIRQ+0x38>)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	2001      	movs	r0, #1
 800194e:	fa00 f202 	lsl.w	r2, r0, r2
 8001952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	db0a      	blt.n	8001992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <__NVIC_SetPriority+0x4c>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	0112      	lsls	r2, r2, #4
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	440b      	add	r3, r1
 800198c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001990:	e00a      	b.n	80019a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <__NVIC_SetPriority+0x50>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	3b04      	subs	r3, #4
 80019a0:	0112      	lsls	r2, r2, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	440b      	add	r3, r1
 80019a6:	761a      	strb	r2, [r3, #24]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	; 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f1c3 0307 	rsb	r3, r3, #7
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf28      	it	cs
 80019da:	2304      	movcs	r3, #4
 80019dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3304      	adds	r3, #4
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d902      	bls.n	80019ec <NVIC_EncodePriority+0x30>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3b03      	subs	r3, #3
 80019ea:	e000      	b.n	80019ee <NVIC_EncodePriority+0x32>
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	401a      	ands	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43d9      	mvns	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	4313      	orrs	r3, r2
         );
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
	...

08001a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a34:	d301      	bcc.n	8001a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a36:	2301      	movs	r3, #1
 8001a38:	e00f      	b.n	8001a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <SysTick_Config+0x40>)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a42:	210f      	movs	r1, #15
 8001a44:	f04f 30ff 	mov.w	r0, #4294967295
 8001a48:	f7ff ff8e 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <SysTick_Config+0x40>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a52:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <SysTick_Config+0x40>)
 8001a54:	2207      	movs	r2, #7
 8001a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	e000e010 	.word	0xe000e010

08001a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff29 	bl	80018c8 <__NVIC_SetPriorityGrouping>
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
 8001a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a90:	f7ff ff3e 	bl	8001910 <__NVIC_GetPriorityGrouping>
 8001a94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	68b9      	ldr	r1, [r7, #8]
 8001a9a:	6978      	ldr	r0, [r7, #20]
 8001a9c:	f7ff ff8e 	bl	80019bc <NVIC_EncodePriority>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff5d 	bl	8001968 <__NVIC_SetPriority>
}
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff31 	bl	800192c <__NVIC_EnableIRQ>
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff ffa2 	bl	8001a24 <SysTick_Config>
 8001ae0:	4603      	mov	r3, r0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b089      	sub	sp, #36	; 0x24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e169      	b.n	8001de0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	f040 8158 	bne.w	8001dda <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 0303 	and.w	r3, r3, #3
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d005      	beq.n	8001b42 <HAL_GPIO_Init+0x56>
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d130      	bne.n	8001ba4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	2203      	movs	r2, #3
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68da      	ldr	r2, [r3, #12]
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b78:	2201      	movs	r2, #1
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	091b      	lsrs	r3, r3, #4
 8001b8e:	f003 0201 	and.w	r2, r3, #1
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b03      	cmp	r3, #3
 8001bae:	d017      	beq.n	8001be0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	2203      	movs	r2, #3
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d123      	bne.n	8001c34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	08da      	lsrs	r2, r3, #3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3208      	adds	r2, #8
 8001bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	220f      	movs	r2, #15
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	08da      	lsrs	r2, r3, #3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3208      	adds	r2, #8
 8001c2e:	69b9      	ldr	r1, [r7, #24]
 8001c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0203 	and.w	r2, r3, #3
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 80b2 	beq.w	8001dda <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c76:	4b60      	ldr	r3, [pc, #384]	; (8001df8 <HAL_GPIO_Init+0x30c>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	4a5f      	ldr	r2, [pc, #380]	; (8001df8 <HAL_GPIO_Init+0x30c>)
 8001c7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c80:	6453      	str	r3, [r2, #68]	; 0x44
 8001c82:	4b5d      	ldr	r3, [pc, #372]	; (8001df8 <HAL_GPIO_Init+0x30c>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c8e:	4a5b      	ldr	r2, [pc, #364]	; (8001dfc <HAL_GPIO_Init+0x310>)
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	089b      	lsrs	r3, r3, #2
 8001c94:	3302      	adds	r3, #2
 8001c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f003 0303 	and.w	r3, r3, #3
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	220f      	movs	r2, #15
 8001ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8001caa:	43db      	mvns	r3, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a52      	ldr	r2, [pc, #328]	; (8001e00 <HAL_GPIO_Init+0x314>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d02b      	beq.n	8001d12 <HAL_GPIO_Init+0x226>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a51      	ldr	r2, [pc, #324]	; (8001e04 <HAL_GPIO_Init+0x318>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d025      	beq.n	8001d0e <HAL_GPIO_Init+0x222>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a50      	ldr	r2, [pc, #320]	; (8001e08 <HAL_GPIO_Init+0x31c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01f      	beq.n	8001d0a <HAL_GPIO_Init+0x21e>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a4f      	ldr	r2, [pc, #316]	; (8001e0c <HAL_GPIO_Init+0x320>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d019      	beq.n	8001d06 <HAL_GPIO_Init+0x21a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a4e      	ldr	r2, [pc, #312]	; (8001e10 <HAL_GPIO_Init+0x324>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_GPIO_Init+0x216>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a4d      	ldr	r2, [pc, #308]	; (8001e14 <HAL_GPIO_Init+0x328>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00d      	beq.n	8001cfe <HAL_GPIO_Init+0x212>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4c      	ldr	r2, [pc, #304]	; (8001e18 <HAL_GPIO_Init+0x32c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d007      	beq.n	8001cfa <HAL_GPIO_Init+0x20e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4b      	ldr	r2, [pc, #300]	; (8001e1c <HAL_GPIO_Init+0x330>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d101      	bne.n	8001cf6 <HAL_GPIO_Init+0x20a>
 8001cf2:	2307      	movs	r3, #7
 8001cf4:	e00e      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001cf6:	2308      	movs	r3, #8
 8001cf8:	e00c      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001cfa:	2306      	movs	r3, #6
 8001cfc:	e00a      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001cfe:	2305      	movs	r3, #5
 8001d00:	e008      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001d02:	2304      	movs	r3, #4
 8001d04:	e006      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001d06:	2303      	movs	r3, #3
 8001d08:	e004      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	e002      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e000      	b.n	8001d14 <HAL_GPIO_Init+0x228>
 8001d12:	2300      	movs	r3, #0
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	f002 0203 	and.w	r2, r2, #3
 8001d1a:	0092      	lsls	r2, r2, #2
 8001d1c:	4093      	lsls	r3, r2
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d24:	4935      	ldr	r1, [pc, #212]	; (8001dfc <HAL_GPIO_Init+0x310>)
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	089b      	lsrs	r3, r3, #2
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d32:	4b3b      	ldr	r3, [pc, #236]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d56:	4a32      	ldr	r2, [pc, #200]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d5c:	4b30      	ldr	r3, [pc, #192]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d80:	4a27      	ldr	r2, [pc, #156]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d86:	4b26      	ldr	r3, [pc, #152]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001daa:	4a1d      	ldr	r2, [pc, #116]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db0:	4b1b      	ldr	r3, [pc, #108]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dd4:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	61fb      	str	r3, [r7, #28]
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	2b0f      	cmp	r3, #15
 8001de4:	f67f ae92 	bls.w	8001b0c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	3724      	adds	r7, #36	; 0x24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40013800 	.word	0x40013800
 8001e00:	40020000 	.word	0x40020000
 8001e04:	40020400 	.word	0x40020400
 8001e08:	40020800 	.word	0x40020800
 8001e0c:	40020c00 	.word	0x40020c00
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40021400 	.word	0x40021400
 8001e18:	40021800 	.word	0x40021800
 8001e1c:	40021c00 	.word	0x40021c00
 8001e20:	40013c00 	.word	0x40013c00

08001e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	807b      	strh	r3, [r7, #2]
 8001e30:	4613      	mov	r3, r2
 8001e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e34:	787b      	ldrb	r3, [r7, #1]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e3a:	887a      	ldrh	r2, [r7, #2]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e40:	e003      	b.n	8001e4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e42:	887b      	ldrh	r3, [r7, #2]
 8001e44:	041a      	lsls	r2, r3, #16
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	619a      	str	r2, [r3, #24]
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b085      	sub	sp, #20
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e68:	887a      	ldrh	r2, [r7, #2]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	041a      	lsls	r2, r3, #16
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	887b      	ldrh	r3, [r7, #2]
 8001e76:	400b      	ands	r3, r1
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	619a      	str	r2, [r3, #24]
}
 8001e7e:	bf00      	nop
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e8c:	b08f      	sub	sp, #60	; 0x3c
 8001e8e:	af0a      	add	r7, sp, #40	; 0x28
 8001e90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e116      	b.n	80020ca <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d106      	bne.n	8001ebc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f006 fe52 	bl	8008b60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d102      	bne.n	8001ed6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f003 fccf 	bl	800587e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	603b      	str	r3, [r7, #0]
 8001ee6:	687e      	ldr	r6, [r7, #4]
 8001ee8:	466d      	mov	r5, sp
 8001eea:	f106 0410 	add.w	r4, r6, #16
 8001eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ef2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ef6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001efa:	e885 0003 	stmia.w	r5, {r0, r1}
 8001efe:	1d33      	adds	r3, r6, #4
 8001f00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f02:	6838      	ldr	r0, [r7, #0]
 8001f04:	f003 fb80 	bl	8005608 <USB_CoreInit>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d005      	beq.n	8001f1a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2202      	movs	r2, #2
 8001f12:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e0d7      	b.n	80020ca <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2100      	movs	r1, #0
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 fcbd 	bl	80058a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	73fb      	strb	r3, [r7, #15]
 8001f2a:	e04a      	b.n	8001fc2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f2c:	7bfa      	ldrb	r2, [r7, #15]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	1a9b      	subs	r3, r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	333d      	adds	r3, #61	; 0x3d
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f40:	7bfa      	ldrb	r2, [r7, #15]
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	1a9b      	subs	r3, r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	333c      	adds	r3, #60	; 0x3c
 8001f50:	7bfa      	ldrb	r2, [r7, #15]
 8001f52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f54:	7bfa      	ldrb	r2, [r7, #15]
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	b298      	uxth	r0, r3
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	1a9b      	subs	r3, r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	3342      	adds	r3, #66	; 0x42
 8001f68:	4602      	mov	r2, r0
 8001f6a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f6c:	7bfa      	ldrb	r2, [r7, #15]
 8001f6e:	6879      	ldr	r1, [r7, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	1a9b      	subs	r3, r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	333f      	adds	r3, #63	; 0x3f
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f80:	7bfa      	ldrb	r2, [r7, #15]
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	1a9b      	subs	r3, r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3344      	adds	r3, #68	; 0x44
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f94:	7bfa      	ldrb	r2, [r7, #15]
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	1a9b      	subs	r3, r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3348      	adds	r3, #72	; 0x48
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fa8:	7bfa      	ldrb	r2, [r7, #15]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	3350      	adds	r3, #80	; 0x50
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
 8001fc2:	7bfa      	ldrb	r2, [r7, #15]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d3af      	bcc.n	8001f2c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	73fb      	strb	r3, [r7, #15]
 8001fd0:	e044      	b.n	800205c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001fd2:	7bfa      	ldrb	r2, [r7, #15]
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001ffa:	7bfa      	ldrb	r2, [r7, #15]
 8001ffc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ffe:	7bfa      	ldrb	r2, [r7, #15]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	1a9b      	subs	r3, r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002010:	2200      	movs	r2, #0
 8002012:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	1a9b      	subs	r3, r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800202a:	7bfa      	ldrb	r2, [r7, #15]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	1a9b      	subs	r3, r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	440b      	add	r3, r1
 8002038:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	1a9b      	subs	r3, r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	440b      	add	r3, r1
 800204e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	3301      	adds	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	d3b5      	bcc.n	8001fd2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	687e      	ldr	r6, [r7, #4]
 800206e:	466d      	mov	r5, sp
 8002070:	f106 0410 	add.w	r4, r6, #16
 8002074:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002076:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002078:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800207a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800207c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002080:	e885 0003 	stmia.w	r5, {r0, r1}
 8002084:	1d33      	adds	r3, r6, #4
 8002086:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002088:	6838      	ldr	r0, [r7, #0]
 800208a:	f003 fc55 	bl	8005938 <USB_DevInit>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2202      	movs	r2, #2
 8002098:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e014      	b.n	80020ca <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d102      	bne.n	80020be <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f001 f871 	bl	80031a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f004 fcfd 	bl	8006ac2 <USB_DevDisconnect>

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020d2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_PCD_Start+0x16>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e012      	b.n	800210e <HAL_PCD_Start+0x3c>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fbb1 	bl	800585c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f004 fcbe 	bl	8006a80 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002116:	b590      	push	{r4, r7, lr}
 8002118:	b08d      	sub	sp, #52	; 0x34
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f004 fd7c 	bl	8006c2a <USB_GetMode>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	f040 83ba 	bne.w	80028ae <HAL_PCD_IRQHandler+0x798>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f004 fce0 	bl	8006b04 <USB_ReadInterrupts>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 83b0 	beq.w	80028ac <HAL_PCD_IRQHandler+0x796>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	f004 fcd7 	bl	8006b04 <USB_ReadInterrupts>
 8002156:	4603      	mov	r3, r0
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b02      	cmp	r3, #2
 800215e:	d107      	bne.n	8002170 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695a      	ldr	r2, [r3, #20]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f002 0202 	and.w	r2, r2, #2
 800216e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f004 fcc5 	bl	8006b04 <USB_ReadInterrupts>
 800217a:	4603      	mov	r3, r0
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	2b10      	cmp	r3, #16
 8002182:	d161      	bne.n	8002248 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	699a      	ldr	r2, [r3, #24]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0210 	bic.w	r2, r2, #16
 8002192:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f003 020f 	and.w	r2, r3, #15
 80021a0:	4613      	mov	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	1a9b      	subs	r3, r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	3304      	adds	r3, #4
 80021b2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	0c5b      	lsrs	r3, r3, #17
 80021b8:	f003 030f 	and.w	r3, r3, #15
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d124      	bne.n	800220a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d035      	beq.n	8002238 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	091b      	lsrs	r3, r3, #4
 80021d4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80021d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021da:	b29b      	uxth	r3, r3
 80021dc:	461a      	mov	r2, r3
 80021de:	6a38      	ldr	r0, [r7, #32]
 80021e0:	f004 fafc 	bl	80067dc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021f0:	441a      	add	r2, r3
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	699a      	ldr	r2, [r3, #24]
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	091b      	lsrs	r3, r3, #4
 80021fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002202:	441a      	add	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	619a      	str	r2, [r3, #24]
 8002208:	e016      	b.n	8002238 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	0c5b      	lsrs	r3, r3, #17
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	2b06      	cmp	r3, #6
 8002214:	d110      	bne.n	8002238 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800221c:	2208      	movs	r2, #8
 800221e:	4619      	mov	r1, r3
 8002220:	6a38      	ldr	r0, [r7, #32]
 8002222:	f004 fadb 	bl	80067dc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	699a      	ldr	r2, [r3, #24]
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	091b      	lsrs	r3, r3, #4
 800222e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002232:	441a      	add	r2, r3
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	619a      	str	r2, [r3, #24]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699a      	ldr	r2, [r3, #24]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0210 	orr.w	r2, r2, #16
 8002246:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f004 fc59 	bl	8006b04 <USB_ReadInterrupts>
 8002252:	4603      	mov	r3, r0
 8002254:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002258:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800225c:	d16e      	bne.n	800233c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800225e:	2300      	movs	r3, #0
 8002260:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f004 fc5f 	bl	8006b2a <USB_ReadDevAllOutEpInterrupt>
 800226c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800226e:	e062      	b.n	8002336 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d057      	beq.n	800232a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f004 fc84 	bl	8006b92 <USB_ReadDevOutEPInterrupt>
 800228a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00c      	beq.n	80022b0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	015a      	lsls	r2, r3, #5
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	4413      	add	r3, r2
 800229e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022a2:	461a      	mov	r2, r3
 80022a4:	2301      	movs	r3, #1
 80022a6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80022a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fdce 	bl	8002e4c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00c      	beq.n	80022d4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80022ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022bc:	015a      	lsls	r2, r3, #5
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022c6:	461a      	mov	r2, r3
 80022c8:	2308      	movs	r3, #8
 80022ca:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80022cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 fec8 	bl	8003064 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	f003 0310 	and.w	r3, r3, #16
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d008      	beq.n	80022f0 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80022de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e0:	015a      	lsls	r2, r3, #5
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	4413      	add	r3, r2
 80022e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022ea:	461a      	mov	r2, r3
 80022ec:	2310      	movs	r3, #16
 80022ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f003 0320 	and.w	r3, r3, #32
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d008      	beq.n	800230c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	015a      	lsls	r2, r3, #5
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	4413      	add	r3, r2
 8002302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002306:	461a      	mov	r2, r3
 8002308:	2320      	movs	r3, #32
 800230a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d009      	beq.n	800232a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	4413      	add	r3, r2
 800231e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002322:	461a      	mov	r2, r3
 8002324:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002328:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	3301      	adds	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002332:	085b      	lsrs	r3, r3, #1
 8002334:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	d199      	bne.n	8002270 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f004 fbdf 	bl	8006b04 <USB_ReadInterrupts>
 8002346:	4603      	mov	r3, r0
 8002348:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800234c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002350:	f040 80c0 	bne.w	80024d4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f004 fc00 	bl	8006b5e <USB_ReadDevAllInEpInterrupt>
 800235e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002364:	e0b2      	b.n	80024cc <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80a7 	beq.w	80024c0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f004 fc26 	bl	8006bce <USB_ReadDevInEPInterrupt>
 8002382:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d057      	beq.n	800243e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	2201      	movs	r2, #1
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80023a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69f9      	ldr	r1, [r7, #28]
 80023aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80023ae:	4013      	ands	r3, r2
 80023b0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	015a      	lsls	r2, r3, #5
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	4413      	add	r3, r2
 80023ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80023be:	461a      	mov	r2, r3
 80023c0:	2301      	movs	r3, #1
 80023c2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d132      	bne.n	8002432 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023d0:	4613      	mov	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	3348      	adds	r3, #72	; 0x48
 80023dc:	6819      	ldr	r1, [r3, #0]
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e2:	4613      	mov	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4403      	add	r3, r0
 80023ec:	3344      	adds	r3, #68	; 0x44
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4419      	add	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023f6:	4613      	mov	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	1a9b      	subs	r3, r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4403      	add	r3, r0
 8002400:	3348      	adds	r3, #72	; 0x48
 8002402:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	2b00      	cmp	r3, #0
 8002408:	d113      	bne.n	8002432 <HAL_PCD_IRQHandler+0x31c>
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	1a9b      	subs	r3, r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3350      	adds	r3, #80	; 0x50
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d108      	bne.n	8002432 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6818      	ldr	r0, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800242a:	461a      	mov	r2, r3
 800242c:	2101      	movs	r1, #1
 800242e:	f004 fc2f 	bl	8006c90 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	b2db      	uxtb	r3, r3
 8002436:	4619      	mov	r1, r3
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f006 fc22 	bl	8008c82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b00      	cmp	r3, #0
 8002446:	d008      	beq.n	800245a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	015a      	lsls	r2, r3, #5
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	4413      	add	r3, r2
 8002450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002454:	461a      	mov	r2, r3
 8002456:	2308      	movs	r3, #8
 8002458:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	015a      	lsls	r2, r3, #5
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	4413      	add	r3, r2
 800246c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002470:	461a      	mov	r2, r3
 8002472:	2310      	movs	r3, #16
 8002474:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	015a      	lsls	r2, r3, #5
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	4413      	add	r3, r2
 8002488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800248c:	461a      	mov	r2, r3
 800248e:	2340      	movs	r3, #64	; 0x40
 8002490:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800249c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249e:	015a      	lsls	r2, r3, #5
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	4413      	add	r3, r2
 80024a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80024a8:	461a      	mov	r2, r3
 80024aa:	2302      	movs	r3, #2
 80024ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80024b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 fc38 	bl	8002d30 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	3301      	adds	r3, #1
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80024c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c8:	085b      	lsrs	r3, r3, #1
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80024cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f47f af49 	bne.w	8002366 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f004 fb13 	bl	8006b04 <USB_ReadInterrupts>
 80024de:	4603      	mov	r3, r0
 80024e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80024e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024e8:	d122      	bne.n	8002530 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	69fa      	ldr	r2, [r7, #28]
 80024f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024f8:	f023 0301 	bic.w	r3, r3, #1
 80024fc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002504:	2b01      	cmp	r3, #1
 8002506:	d108      	bne.n	800251a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002510:	2100      	movs	r1, #0
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f006 fe04 	bl	8009120 <HAL_PCDEx_LPM_Callback>
 8002518:	e002      	b.n	8002520 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f006 fc28 	bl	8008d70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695a      	ldr	r2, [r3, #20]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800252e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f004 fae5 	bl	8006b04 <USB_ReadInterrupts>
 800253a:	4603      	mov	r3, r0
 800253c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002540:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002544:	d112      	bne.n	800256c <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b01      	cmp	r3, #1
 8002554:	d102      	bne.n	800255c <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f006 fbe4 	bl	8008d24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695a      	ldr	r2, [r3, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800256a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f004 fac7 	bl	8006b04 <USB_ReadInterrupts>
 8002576:	4603      	mov	r3, r0
 8002578:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800257c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002580:	d121      	bne.n	80025c6 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695a      	ldr	r2, [r3, #20]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002590:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d111      	bne.n	80025c0 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025aa:	089b      	lsrs	r3, r3, #2
 80025ac:	f003 020f 	and.w	r2, r3, #15
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80025b6:	2101      	movs	r1, #1
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f006 fdb1 	bl	8009120 <HAL_PCDEx_LPM_Callback>
 80025be:	e002      	b.n	80025c6 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f006 fbaf 	bl	8008d24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f004 fa9a 	bl	8006b04 <USB_ReadInterrupts>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025da:	f040 80b7 	bne.w	800274c <HAL_PCD_IRQHandler+0x636>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	69fa      	ldr	r2, [r7, #28]
 80025e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80025ec:	f023 0301 	bic.w	r3, r3, #1
 80025f0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2110      	movs	r1, #16
 80025f8:	4618      	mov	r0, r3
 80025fa:	f003 fb0b 	bl	8005c14 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025fe:	2300      	movs	r3, #0
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002602:	e046      	b.n	8002692 <HAL_PCD_IRQHandler+0x57c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002606:	015a      	lsls	r2, r3, #5
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	4413      	add	r3, r2
 800260c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002610:	461a      	mov	r2, r3
 8002612:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002616:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261a:	015a      	lsls	r2, r3, #5
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	4413      	add	r3, r2
 8002620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002628:	0151      	lsls	r1, r2, #5
 800262a:	69fa      	ldr	r2, [r7, #28]
 800262c:	440a      	add	r2, r1
 800262e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002632:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002636:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263a:	015a      	lsls	r2, r3, #5
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	4413      	add	r3, r2
 8002640:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002644:	461a      	mov	r2, r3
 8002646:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800264a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800264c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264e:	015a      	lsls	r2, r3, #5
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	4413      	add	r3, r2
 8002654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800265c:	0151      	lsls	r1, r2, #5
 800265e:	69fa      	ldr	r2, [r7, #28]
 8002660:	440a      	add	r2, r1
 8002662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002666:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800266a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800266c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800266e:	015a      	lsls	r2, r3, #5
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	4413      	add	r3, r2
 8002674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800267c:	0151      	lsls	r1, r2, #5
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	440a      	add	r2, r1
 8002682:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002686:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800268a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800268c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800268e:	3301      	adds	r3, #1
 8002690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002698:	429a      	cmp	r2, r3
 800269a:	d3b3      	bcc.n	8002604 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	69fa      	ldr	r2, [r7, #28]
 80026a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80026aa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80026ae:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d016      	beq.n	80026e6 <HAL_PCD_IRQHandler+0x5d0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026c2:	69fa      	ldr	r2, [r7, #28]
 80026c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80026c8:	f043 030b 	orr.w	r3, r3, #11
 80026cc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80026de:	f043 030b 	orr.w	r3, r3, #11
 80026e2:	6453      	str	r3, [r2, #68]	; 0x44
 80026e4:	e015      	b.n	8002712 <HAL_PCD_IRQHandler+0x5fc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026ec:	695a      	ldr	r2, [r3, #20]
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026f4:	4619      	mov	r1, r3
 80026f6:	f242 032b 	movw	r3, #8235	; 0x202b
 80026fa:	4313      	orrs	r3, r2
 80026fc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	69fa      	ldr	r2, [r7, #28]
 8002708:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800270c:	f043 030b 	orr.w	r3, r3, #11
 8002710:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002720:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002724:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002736:	461a      	mov	r2, r3
 8002738:	f004 faaa 	bl	8006c90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	695a      	ldr	r2, [r3, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800274a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f004 f9d7 	bl	8006b04 <USB_ReadInterrupts>
 8002756:	4603      	mov	r3, r0
 8002758:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800275c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002760:	d124      	bne.n	80027ac <HAL_PCD_IRQHandler+0x696>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f004 fa6e 	bl	8006c48 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f003 fac8 	bl	8005d06 <USB_GetDevSpeed>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681c      	ldr	r4, [r3, #0]
 8002782:	f001 fa03 	bl	8003b8c <HAL_RCC_GetHCLKFreq>
 8002786:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800278c:	b2db      	uxtb	r3, r3
 800278e:	461a      	mov	r2, r3
 8002790:	4620      	mov	r0, r4
 8002792:	f002 ffc1 	bl	8005718 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f006 fa9b 	bl	8008cd2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80027aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f004 f9a7 	bl	8006b04 <USB_ReadInterrupts>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f003 0308 	and.w	r3, r3, #8
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d10a      	bne.n	80027d6 <HAL_PCD_IRQHandler+0x6c0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f006 fa78 	bl	8008cb6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f002 0208 	and.w	r2, r2, #8
 80027d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f004 f992 	bl	8006b04 <USB_ReadInterrupts>
 80027e0:	4603      	mov	r3, r0
 80027e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027ea:	d10f      	bne.n	800280c <HAL_PCD_IRQHandler+0x6f6>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	4619      	mov	r1, r3
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f006 fada 	bl	8008db0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695a      	ldr	r2, [r3, #20]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800280a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4618      	mov	r0, r3
 8002812:	f004 f977 	bl	8006b04 <USB_ReadInterrupts>
 8002816:	4603      	mov	r3, r0
 8002818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800281c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002820:	d10f      	bne.n	8002842 <HAL_PCD_IRQHandler+0x72c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	b2db      	uxtb	r3, r3
 800282a:	4619      	mov	r1, r3
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f006 faad 	bl	8008d8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695a      	ldr	r2, [r3, #20]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002840:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f004 f95c 	bl	8006b04 <USB_ReadInterrupts>
 800284c:	4603      	mov	r3, r0
 800284e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002856:	d10a      	bne.n	800286e <HAL_PCD_IRQHandler+0x758>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f006 fabb 	bl	8008dd4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800286c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f004 f946 	bl	8006b04 <USB_ReadInterrupts>
 8002878:	4603      	mov	r3, r0
 800287a:	f003 0304 	and.w	r3, r3, #4
 800287e:	2b04      	cmp	r3, #4
 8002880:	d115      	bne.n	80028ae <HAL_PCD_IRQHandler+0x798>
    {
      temp = hpcd->Instance->GOTGINT;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <HAL_PCD_IRQHandler+0x784>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f006 faab 	bl	8008df0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	e000      	b.n	80028ae <HAL_PCD_IRQHandler+0x798>
      return;
 80028ac:	bf00      	nop
    }
  }
}
 80028ae:	3734      	adds	r7, #52	; 0x34
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd90      	pop	{r4, r7, pc}

080028b4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_PCD_SetAddress+0x1a>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e013      	b.n	80028f6 <HAL_PCD_SetAddress+0x42>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f004 f8a4 	bl	8006a34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b084      	sub	sp, #16
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	4608      	mov	r0, r1
 8002908:	4611      	mov	r1, r2
 800290a:	461a      	mov	r2, r3
 800290c:	4603      	mov	r3, r0
 800290e:	70fb      	strb	r3, [r7, #3]
 8002910:	460b      	mov	r3, r1
 8002912:	803b      	strh	r3, [r7, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800291c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002920:	2b00      	cmp	r3, #0
 8002922:	da0f      	bge.n	8002944 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	f003 020f 	and.w	r2, r3, #15
 800292a:	4613      	mov	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	1a9b      	subs	r3, r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	3338      	adds	r3, #56	; 0x38
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	4413      	add	r3, r2
 8002938:	3304      	adds	r3, #4
 800293a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2201      	movs	r2, #1
 8002940:	705a      	strb	r2, [r3, #1]
 8002942:	e00f      	b.n	8002964 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002944:	78fb      	ldrb	r3, [r7, #3]
 8002946:	f003 020f 	and.w	r2, r3, #15
 800294a:	4613      	mov	r3, r2
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	1a9b      	subs	r3, r3, r2
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	3304      	adds	r3, #4
 800295c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	b2da      	uxtb	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002970:	883a      	ldrh	r2, [r7, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	78ba      	ldrb	r2, [r7, #2]
 800297a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	785b      	ldrb	r3, [r3, #1]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800298e:	78bb      	ldrb	r3, [r7, #2]
 8002990:	2b02      	cmp	r3, #2
 8002992:	d102      	bne.n	800299a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_PCD_EP_Open+0xaa>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e00e      	b.n	80029c6 <HAL_PCD_EP_Open+0xc8>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68f9      	ldr	r1, [r7, #12]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f003 f9ca 	bl	8005d50 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80029c4:	7afb      	ldrb	r3, [r7, #11]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b084      	sub	sp, #16
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	da0f      	bge.n	8002a02 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	f003 020f 	and.w	r2, r3, #15
 80029e8:	4613      	mov	r3, r2
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	1a9b      	subs	r3, r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	3338      	adds	r3, #56	; 0x38
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	3304      	adds	r3, #4
 80029f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2201      	movs	r2, #1
 80029fe:	705a      	strb	r2, [r3, #1]
 8002a00:	e00f      	b.n	8002a22 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a02:	78fb      	ldrb	r3, [r7, #3]
 8002a04:	f003 020f 	and.w	r2, r3, #15
 8002a08:	4613      	mov	r3, r2
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	4413      	add	r3, r2
 8002a18:	3304      	adds	r3, #4
 8002a1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002a22:	78fb      	ldrb	r3, [r7, #3]
 8002a24:	f003 030f 	and.w	r3, r3, #15
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d101      	bne.n	8002a3c <HAL_PCD_EP_Close+0x6e>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	e00e      	b.n	8002a5a <HAL_PCD_EP_Close+0x8c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68f9      	ldr	r1, [r7, #12]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f003 fa08 	bl	8005e60 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	607a      	str	r2, [r7, #4]
 8002a6c:	603b      	str	r3, [r7, #0]
 8002a6e:	460b      	mov	r3, r1
 8002a70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a72:	7afb      	ldrb	r3, [r7, #11]
 8002a74:	f003 020f 	and.w	r2, r3, #15
 8002a78:	4613      	mov	r3, r2
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	1a9b      	subs	r3, r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	4413      	add	r3, r2
 8002a88:	3304      	adds	r3, #4
 8002a8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aa4:	7afb      	ldrb	r3, [r7, #11]
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d102      	bne.n	8002abe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002abe:	7afb      	ldrb	r3, [r7, #11]
 8002ac0:	f003 030f 	and.w	r3, r3, #15
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d109      	bne.n	8002adc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	6979      	ldr	r1, [r7, #20]
 8002ad6:	f003 fceb 	bl	80064b0 <USB_EP0StartXfer>
 8002ada:	e008      	b.n	8002aee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6818      	ldr	r0, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	6979      	ldr	r1, [r7, #20]
 8002aea:	f003 fa95 	bl	8006018 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002b04:	78fb      	ldrb	r3, [r7, #3]
 8002b06:	f003 020f 	and.w	r2, r3, #15
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	00db      	lsls	r3, r3, #3
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002b1a:	681b      	ldr	r3, [r3, #0]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	460b      	mov	r3, r1
 8002b36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b38:	7afb      	ldrb	r3, [r7, #11]
 8002b3a:	f003 020f 	and.w	r2, r3, #15
 8002b3e:	4613      	mov	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	3338      	adds	r3, #56	; 0x38
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2201      	movs	r2, #1
 8002b66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b68:	7afb      	ldrb	r3, [r7, #11]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	b2da      	uxtb	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d102      	bne.n	8002b82 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b82:	7afb      	ldrb	r3, [r7, #11]
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d109      	bne.n	8002ba0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6818      	ldr	r0, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	461a      	mov	r2, r3
 8002b98:	6979      	ldr	r1, [r7, #20]
 8002b9a:	f003 fc89 	bl	80064b0 <USB_EP0StartXfer>
 8002b9e:	e008      	b.n	8002bb2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6818      	ldr	r0, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	6979      	ldr	r1, [r7, #20]
 8002bae:	f003 fa33 	bl	8006018 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	f003 020f 	and.w	r2, r3, #15
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d901      	bls.n	8002bda <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e050      	b.n	8002c7c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002bda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	da0f      	bge.n	8002c02 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	f003 020f 	and.w	r2, r3, #15
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	3338      	adds	r3, #56	; 0x38
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	705a      	strb	r2, [r3, #1]
 8002c00:	e00d      	b.n	8002c1e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	4613      	mov	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	4413      	add	r3, r2
 8002c14:	3304      	adds	r3, #4
 8002c16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2201      	movs	r2, #1
 8002c22:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_PCD_EP_SetStall+0x82>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e01e      	b.n	8002c7c <HAL_PCD_EP_SetStall+0xc0>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68f9      	ldr	r1, [r7, #12]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f003 fe1d 	bl	800688c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	f003 030f 	and.w	r3, r3, #15
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10a      	bne.n	8002c72 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	b2d9      	uxtb	r1, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	f004 f80f 	bl	8006c90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002c90:	78fb      	ldrb	r3, [r7, #3]
 8002c92:	f003 020f 	and.w	r2, r3, #15
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d901      	bls.n	8002ca2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e042      	b.n	8002d28 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ca2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	da0f      	bge.n	8002cca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002caa:	78fb      	ldrb	r3, [r7, #3]
 8002cac:	f003 020f 	and.w	r2, r3, #15
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	1a9b      	subs	r3, r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	3338      	adds	r3, #56	; 0x38
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	705a      	strb	r2, [r3, #1]
 8002cc8:	e00f      	b.n	8002cea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	f003 020f 	and.w	r2, r3, #15
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	4413      	add	r3, r2
 8002ce0:	3304      	adds	r3, #4
 8002ce2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	b2da      	uxtb	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_PCD_EP_ClrStall+0x86>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e00e      	b.n	8002d28 <HAL_PCD_EP_ClrStall+0xa4>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68f9      	ldr	r1, [r7, #12]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f003 fe25 	bl	8006968 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	; 0x28
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	4613      	mov	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	3338      	adds	r3, #56	; 0x38
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	4413      	add	r3, r2
 8002d54:	3304      	adds	r3, #4
 8002d56:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	699a      	ldr	r2, [r3, #24]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d901      	bls.n	8002d68 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e06c      	b.n	8002e42 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	695a      	ldr	r2, [r3, #20]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	69fa      	ldr	r2, [r7, #28]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d902      	bls.n	8002d84 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	3303      	adds	r3, #3
 8002d88:	089b      	lsrs	r3, r3, #2
 8002d8a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d8c:	e02b      	b.n	8002de6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	69fa      	ldr	r2, [r7, #28]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d902      	bls.n	8002daa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3303      	adds	r3, #3
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	68d9      	ldr	r1, [r3, #12]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6978      	ldr	r0, [r7, #20]
 8002dca:	f003 fcc9 	bl	8006760 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	441a      	add	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	699a      	ldr	r2, [r3, #24]
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	441a      	add	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	015a      	lsls	r2, r3, #5
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4413      	add	r3, r2
 8002dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d809      	bhi.n	8002e10 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	699a      	ldr	r2, [r3, #24]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d203      	bcs.n	8002e10 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1be      	bne.n	8002d8e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	695a      	ldr	r2, [r3, #20]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d811      	bhi.n	8002e40 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	2201      	movs	r2, #1
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	43db      	mvns	r3, r3
 8002e36:	6939      	ldr	r1, [r7, #16]
 8002e38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	333c      	adds	r3, #60	; 0x3c
 8002e64:	3304      	adds	r3, #4
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	015a      	lsls	r2, r3, #5
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	4413      	add	r3, r2
 8002e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	f040 80a0 	bne.w	8002fc4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d015      	beq.n	8002eba <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4a72      	ldr	r2, [pc, #456]	; (800305c <PCD_EP_OutXfrComplete_int+0x210>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	f240 80dd 	bls.w	8003052 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 80d7 	beq.w	8003052 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	015a      	lsls	r2, r3, #5
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	4413      	add	r3, r2
 8002eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002eb6:	6093      	str	r3, [r2, #8]
 8002eb8:	e0cb      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	015a      	lsls	r2, r3, #5
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	4413      	add	r3, r2
 8002ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	2320      	movs	r3, #32
 8002ed4:	6093      	str	r3, [r2, #8]
 8002ed6:	e0bc      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 80b7 	bne.w	8003052 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4a5d      	ldr	r2, [pc, #372]	; (800305c <PCD_EP_OutXfrComplete_int+0x210>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d90f      	bls.n	8002f0c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00a      	beq.n	8002f0c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f02:	461a      	mov	r2, r3
 8002f04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f08:	6093      	str	r3, [r2, #8]
 8002f0a:	e0a2      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002f1e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	0159      	lsls	r1, r3, #5
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	440b      	add	r3, r1
 8002f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002f32:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4403      	add	r3, r0
 8002f42:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002f46:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002f5a:	6819      	ldr	r1, [r3, #0]
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	4613      	mov	r3, r2
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4403      	add	r3, r0
 8002f6a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4419      	add	r1, r3
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	4613      	mov	r3, r2
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4403      	add	r3, r0
 8002f80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002f84:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d114      	bne.n	8002fb6 <PCD_EP_OutXfrComplete_int+0x16a>
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	4613      	mov	r3, r2
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d108      	bne.n	8002fb6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6818      	ldr	r0, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002fae:	461a      	mov	r2, r3
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	f003 fe6d 	bl	8006c90 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	4619      	mov	r1, r3
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f005 fe45 	bl	8008c4c <HAL_PCD_DataOutStageCallback>
 8002fc2:	e046      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4a26      	ldr	r2, [pc, #152]	; (8003060 <PCD_EP_OutXfrComplete_int+0x214>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d124      	bne.n	8003016 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	015a      	lsls	r2, r3, #5
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	4413      	add	r3, r2
 8002fde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fe8:	6093      	str	r3, [r2, #8]
 8002fea:	e032      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d008      	beq.n	8003008 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	015a      	lsls	r2, r3, #5
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003002:	461a      	mov	r2, r3
 8003004:	2320      	movs	r3, #32
 8003006:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	4619      	mov	r1, r3
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f005 fe1c 	bl	8008c4c <HAL_PCD_DataOutStageCallback>
 8003014:	e01d      	b.n	8003052 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d114      	bne.n	8003046 <PCD_EP_OutXfrComplete_int+0x1fa>
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d108      	bne.n	8003046 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6818      	ldr	r0, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800303e:	461a      	mov	r2, r3
 8003040:	2100      	movs	r1, #0
 8003042:	f003 fe25 	bl	8006c90 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	4619      	mov	r1, r3
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f005 fdfd 	bl	8008c4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	4f54300a 	.word	0x4f54300a
 8003060:	4f54310a 	.word	0x4f54310a

08003064 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	333c      	adds	r3, #60	; 0x3c
 800307c:	3304      	adds	r3, #4
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4413      	add	r3, r2
 800308a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4a15      	ldr	r2, [pc, #84]	; (80030ec <PCD_EP_OutSetupPacket_int+0x88>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d90e      	bls.n	80030b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d009      	beq.n	80030b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	015a      	lsls	r2, r3, #5
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	4413      	add	r3, r2
 80030ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b0:	461a      	mov	r2, r3
 80030b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f005 fdb5 	bl	8008c28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	4a0a      	ldr	r2, [pc, #40]	; (80030ec <PCD_EP_OutSetupPacket_int+0x88>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d90c      	bls.n	80030e0 <PCD_EP_OutSetupPacket_int+0x7c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d108      	bne.n	80030e0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80030d8:	461a      	mov	r2, r3
 80030da:	2101      	movs	r1, #1
 80030dc:	f003 fdd8 	bl	8006c90 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	4f54300a 	.word	0x4f54300a

080030f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	70fb      	strb	r3, [r7, #3]
 80030fc:	4613      	mov	r3, r2
 80030fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003106:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003108:	78fb      	ldrb	r3, [r7, #3]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d107      	bne.n	800311e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800310e:	883b      	ldrh	r3, [r7, #0]
 8003110:	0419      	lsls	r1, r3, #16
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	430a      	orrs	r2, r1
 800311a:	629a      	str	r2, [r3, #40]	; 0x28
 800311c:	e028      	b.n	8003170 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003124:	0c1b      	lsrs	r3, r3, #16
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	4413      	add	r3, r2
 800312a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800312c:	2300      	movs	r3, #0
 800312e:	73fb      	strb	r3, [r7, #15]
 8003130:	e00d      	b.n	800314e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	3340      	adds	r3, #64	; 0x40
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	0c1b      	lsrs	r3, r3, #16
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	4413      	add	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003148:	7bfb      	ldrb	r3, [r7, #15]
 800314a:	3301      	adds	r3, #1
 800314c:	73fb      	strb	r3, [r7, #15]
 800314e:	7bfa      	ldrb	r2, [r7, #15]
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	3b01      	subs	r3, #1
 8003154:	429a      	cmp	r2, r3
 8003156:	d3ec      	bcc.n	8003132 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003158:	883b      	ldrh	r3, [r7, #0]
 800315a:	0418      	lsls	r0, r3, #16
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6819      	ldr	r1, [r3, #0]
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	3b01      	subs	r3, #1
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	4302      	orrs	r2, r0
 8003168:	3340      	adds	r3, #64	; 0x40
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800317e:	b480      	push	{r7}
 8003180:	b083      	sub	sp, #12
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
 8003186:	460b      	mov	r3, r1
 8003188:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031ce:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	10000003 	.word	0x10000003

080031e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031ec:	4b05      	ldr	r3, [pc, #20]	; (8003204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a04      	ldr	r2, [pc, #16]	; (8003204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f6:	6013      	str	r3, [r2, #0]
}
 80031f8:	bf00      	nop
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	40007000 	.word	0x40007000

08003208 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003212:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	4a22      	ldr	r2, [pc, #136]	; (80032a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800321c:	6413      	str	r3, [r2, #64]	; 0x40
 800321e:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800322a:	4b1e      	ldr	r3, [pc, #120]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a1d      	ldr	r2, [pc, #116]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003234:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003236:	f7fe fb17 	bl	8001868 <HAL_GetTick>
 800323a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800323c:	e009      	b.n	8003252 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800323e:	f7fe fb13 	bl	8001868 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800324c:	d901      	bls.n	8003252 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e022      	b.n	8003298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003252:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800325e:	d1ee      	bne.n	800323e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003260:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a0f      	ldr	r2, [pc, #60]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003266:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800326a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800326c:	f7fe fafc 	bl	8001868 <HAL_GetTick>
 8003270:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003272:	e009      	b.n	8003288 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003274:	f7fe faf8 	bl	8001868 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003282:	d901      	bls.n	8003288 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e007      	b.n	8003298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003288:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003290:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003294:	d1ee      	bne.n	8003274 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40023800 	.word	0x40023800
 80032a4:	40007000 	.word	0x40007000

080032a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80032b0:	2300      	movs	r3, #0
 80032b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e291      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 8087 	beq.w	80033da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032cc:	4b96      	ldr	r3, [pc, #600]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 030c 	and.w	r3, r3, #12
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d00c      	beq.n	80032f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032d8:	4b93      	ldr	r3, [pc, #588]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 030c 	and.w	r3, r3, #12
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d112      	bne.n	800330a <HAL_RCC_OscConfig+0x62>
 80032e4:	4b90      	ldr	r3, [pc, #576]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032f0:	d10b      	bne.n	800330a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f2:	4b8d      	ldr	r3, [pc, #564]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d06c      	beq.n	80033d8 <HAL_RCC_OscConfig+0x130>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d168      	bne.n	80033d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e26b      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003312:	d106      	bne.n	8003322 <HAL_RCC_OscConfig+0x7a>
 8003314:	4b84      	ldr	r3, [pc, #528]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a83      	ldr	r2, [pc, #524]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800331a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	e02e      	b.n	8003380 <HAL_RCC_OscConfig+0xd8>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10c      	bne.n	8003344 <HAL_RCC_OscConfig+0x9c>
 800332a:	4b7f      	ldr	r3, [pc, #508]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a7e      	ldr	r2, [pc, #504]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	4b7c      	ldr	r3, [pc, #496]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a7b      	ldr	r2, [pc, #492]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800333c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003340:	6013      	str	r3, [r2, #0]
 8003342:	e01d      	b.n	8003380 <HAL_RCC_OscConfig+0xd8>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800334c:	d10c      	bne.n	8003368 <HAL_RCC_OscConfig+0xc0>
 800334e:	4b76      	ldr	r3, [pc, #472]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a75      	ldr	r2, [pc, #468]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003354:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	4b73      	ldr	r3, [pc, #460]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a72      	ldr	r2, [pc, #456]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	e00b      	b.n	8003380 <HAL_RCC_OscConfig+0xd8>
 8003368:	4b6f      	ldr	r3, [pc, #444]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a6e      	ldr	r2, [pc, #440]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800336e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	4b6c      	ldr	r3, [pc, #432]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a6b      	ldr	r2, [pc, #428]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800337a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800337e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d013      	beq.n	80033b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003388:	f7fe fa6e 	bl	8001868 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003390:	f7fe fa6a 	bl	8001868 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e21f      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a2:	4b61      	ldr	r3, [pc, #388]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f0      	beq.n	8003390 <HAL_RCC_OscConfig+0xe8>
 80033ae:	e014      	b.n	80033da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b0:	f7fe fa5a 	bl	8001868 <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b8:	f7fe fa56 	bl	8001868 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b64      	cmp	r3, #100	; 0x64
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e20b      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ca:	4b57      	ldr	r3, [pc, #348]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f0      	bne.n	80033b8 <HAL_RCC_OscConfig+0x110>
 80033d6:	e000      	b.n	80033da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d069      	beq.n	80034ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033e6:	4b50      	ldr	r3, [pc, #320]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 030c 	and.w	r3, r3, #12
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00b      	beq.n	800340a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033f2:	4b4d      	ldr	r3, [pc, #308]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d11c      	bne.n	8003438 <HAL_RCC_OscConfig+0x190>
 80033fe:	4b4a      	ldr	r3, [pc, #296]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d116      	bne.n	8003438 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800340a:	4b47      	ldr	r3, [pc, #284]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d005      	beq.n	8003422 <HAL_RCC_OscConfig+0x17a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d001      	beq.n	8003422 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e1df      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003422:	4b41      	ldr	r3, [pc, #260]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	493d      	ldr	r1, [pc, #244]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003436:	e040      	b.n	80034ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d023      	beq.n	8003488 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003440:	4b39      	ldr	r3, [pc, #228]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a38      	ldr	r2, [pc, #224]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003446:	f043 0301 	orr.w	r3, r3, #1
 800344a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344c:	f7fe fa0c 	bl	8001868 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003454:	f7fe fa08 	bl	8001868 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e1bd      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003466:	4b30      	ldr	r3, [pc, #192]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003472:	4b2d      	ldr	r3, [pc, #180]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	4929      	ldr	r1, [pc, #164]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003482:	4313      	orrs	r3, r2
 8003484:	600b      	str	r3, [r1, #0]
 8003486:	e018      	b.n	80034ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003488:	4b27      	ldr	r3, [pc, #156]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a26      	ldr	r2, [pc, #152]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 800348e:	f023 0301 	bic.w	r3, r3, #1
 8003492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003494:	f7fe f9e8 	bl	8001868 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349c:	f7fe f9e4 	bl	8001868 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e199      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f0      	bne.n	800349c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d038      	beq.n	8003538 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d019      	beq.n	8003502 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80034d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034d2:	4a15      	ldr	r2, [pc, #84]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034da:	f7fe f9c5 	bl	8001868 <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e2:	f7fe f9c1 	bl	8001868 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e176      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f4:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 80034f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f0      	beq.n	80034e2 <HAL_RCC_OscConfig+0x23a>
 8003500:	e01a      	b.n	8003538 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003502:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003506:	4a08      	ldr	r2, [pc, #32]	; (8003528 <HAL_RCC_OscConfig+0x280>)
 8003508:	f023 0301 	bic.w	r3, r3, #1
 800350c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800350e:	f7fe f9ab 	bl	8001868 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003514:	e00a      	b.n	800352c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003516:	f7fe f9a7 	bl	8001868 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d903      	bls.n	800352c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e15c      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
 8003528:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800352c:	4b91      	ldr	r3, [pc, #580]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 800352e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1ee      	bne.n	8003516 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80a4 	beq.w	800368e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003546:	4b8b      	ldr	r3, [pc, #556]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10d      	bne.n	800356e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003552:	4b88      	ldr	r3, [pc, #544]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003556:	4a87      	ldr	r2, [pc, #540]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800355c:	6413      	str	r3, [r2, #64]	; 0x40
 800355e:	4b85      	ldr	r3, [pc, #532]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003566:	60bb      	str	r3, [r7, #8]
 8003568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800356a:	2301      	movs	r3, #1
 800356c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800356e:	4b82      	ldr	r3, [pc, #520]	; (8003778 <HAL_RCC_OscConfig+0x4d0>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003576:	2b00      	cmp	r3, #0
 8003578:	d118      	bne.n	80035ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800357a:	4b7f      	ldr	r3, [pc, #508]	; (8003778 <HAL_RCC_OscConfig+0x4d0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a7e      	ldr	r2, [pc, #504]	; (8003778 <HAL_RCC_OscConfig+0x4d0>)
 8003580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003586:	f7fe f96f 	bl	8001868 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800358e:	f7fe f96b 	bl	8001868 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b64      	cmp	r3, #100	; 0x64
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e120      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035a0:	4b75      	ldr	r3, [pc, #468]	; (8003778 <HAL_RCC_OscConfig+0x4d0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0f0      	beq.n	800358e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d106      	bne.n	80035c2 <HAL_RCC_OscConfig+0x31a>
 80035b4:	4b6f      	ldr	r3, [pc, #444]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035b8:	4a6e      	ldr	r2, [pc, #440]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035ba:	f043 0301 	orr.w	r3, r3, #1
 80035be:	6713      	str	r3, [r2, #112]	; 0x70
 80035c0:	e02d      	b.n	800361e <HAL_RCC_OscConfig+0x376>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10c      	bne.n	80035e4 <HAL_RCC_OscConfig+0x33c>
 80035ca:	4b6a      	ldr	r3, [pc, #424]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ce:	4a69      	ldr	r2, [pc, #420]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035d0:	f023 0301 	bic.w	r3, r3, #1
 80035d4:	6713      	str	r3, [r2, #112]	; 0x70
 80035d6:	4b67      	ldr	r3, [pc, #412]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035da:	4a66      	ldr	r2, [pc, #408]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035dc:	f023 0304 	bic.w	r3, r3, #4
 80035e0:	6713      	str	r3, [r2, #112]	; 0x70
 80035e2:	e01c      	b.n	800361e <HAL_RCC_OscConfig+0x376>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b05      	cmp	r3, #5
 80035ea:	d10c      	bne.n	8003606 <HAL_RCC_OscConfig+0x35e>
 80035ec:	4b61      	ldr	r3, [pc, #388]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f0:	4a60      	ldr	r2, [pc, #384]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035f2:	f043 0304 	orr.w	r3, r3, #4
 80035f6:	6713      	str	r3, [r2, #112]	; 0x70
 80035f8:	4b5e      	ldr	r3, [pc, #376]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fc:	4a5d      	ldr	r2, [pc, #372]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80035fe:	f043 0301 	orr.w	r3, r3, #1
 8003602:	6713      	str	r3, [r2, #112]	; 0x70
 8003604:	e00b      	b.n	800361e <HAL_RCC_OscConfig+0x376>
 8003606:	4b5b      	ldr	r3, [pc, #364]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800360a:	4a5a      	ldr	r2, [pc, #360]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 800360c:	f023 0301 	bic.w	r3, r3, #1
 8003610:	6713      	str	r3, [r2, #112]	; 0x70
 8003612:	4b58      	ldr	r3, [pc, #352]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003616:	4a57      	ldr	r2, [pc, #348]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003618:	f023 0304 	bic.w	r3, r3, #4
 800361c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d015      	beq.n	8003652 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003626:	f7fe f91f 	bl	8001868 <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800362c:	e00a      	b.n	8003644 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fe f91b 	bl	8001868 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f241 3288 	movw	r2, #5000	; 0x1388
 800363c:	4293      	cmp	r3, r2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e0ce      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003644:	4b4b      	ldr	r3, [pc, #300]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0ee      	beq.n	800362e <HAL_RCC_OscConfig+0x386>
 8003650:	e014      	b.n	800367c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003652:	f7fe f909 	bl	8001868 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003658:	e00a      	b.n	8003670 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe f905 	bl	8001868 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e0b8      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003670:	4b40      	ldr	r3, [pc, #256]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1ee      	bne.n	800365a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800367c:	7dfb      	ldrb	r3, [r7, #23]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d105      	bne.n	800368e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003682:	4b3c      	ldr	r3, [pc, #240]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	4a3b      	ldr	r2, [pc, #236]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003688:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800368c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 80a4 	beq.w	80037e0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003698:	4b36      	ldr	r3, [pc, #216]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d06b      	beq.n	800377c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d149      	bne.n	8003740 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ac:	4b31      	ldr	r3, [pc, #196]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a30      	ldr	r2, [pc, #192]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80036b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b8:	f7fe f8d6 	bl	8001868 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c0:	f7fe f8d2 	bl	8001868 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e087      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d2:	4b28      	ldr	r3, [pc, #160]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	69da      	ldr	r2, [r3, #28]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	019b      	lsls	r3, r3, #6
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	3b01      	subs	r3, #1
 80036f8:	041b      	lsls	r3, r3, #16
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003700:	061b      	lsls	r3, r3, #24
 8003702:	4313      	orrs	r3, r2
 8003704:	4a1b      	ldr	r2, [pc, #108]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003706:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800370a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370c:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a18      	ldr	r2, [pc, #96]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003716:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003718:	f7fe f8a6 	bl	8001868 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003720:	f7fe f8a2 	bl	8001868 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e057      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003732:	4b10      	ldr	r3, [pc, #64]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCC_OscConfig+0x478>
 800373e:	e04f      	b.n	80037e0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003740:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a0b      	ldr	r2, [pc, #44]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003746:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800374a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374c:	f7fe f88c 	bl	8001868 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003754:	f7fe f888 	bl	8001868 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e03d      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003766:	4b03      	ldr	r3, [pc, #12]	; (8003774 <HAL_RCC_OscConfig+0x4cc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x4ac>
 8003772:	e035      	b.n	80037e0 <HAL_RCC_OscConfig+0x538>
 8003774:	40023800 	.word	0x40023800
 8003778:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800377c:	4b1b      	ldr	r3, [pc, #108]	; (80037ec <HAL_RCC_OscConfig+0x544>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d028      	beq.n	80037dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d121      	bne.n	80037dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d11a      	bne.n	80037dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80037ac:	4013      	ands	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80037b2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d111      	bne.n	80037dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c2:	085b      	lsrs	r3, r3, #1
 80037c4:	3b01      	subs	r3, #1
 80037c6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d107      	bne.n	80037dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037d8:	429a      	cmp	r2, r3
 80037da:	d001      	beq.n	80037e0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40023800 	.word	0x40023800

080037f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e0d0      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003808:	4b6a      	ldr	r3, [pc, #424]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 030f 	and.w	r3, r3, #15
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d910      	bls.n	8003838 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003816:	4b67      	ldr	r3, [pc, #412]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 020f 	bic.w	r2, r3, #15
 800381e:	4965      	ldr	r1, [pc, #404]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	4313      	orrs	r3, r2
 8003824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b63      	ldr	r3, [pc, #396]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0b8      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d020      	beq.n	8003886 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003850:	4b59      	ldr	r3, [pc, #356]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	4a58      	ldr	r2, [pc, #352]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003856:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800385a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0308 	and.w	r3, r3, #8
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003868:	4b53      	ldr	r3, [pc, #332]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	4a52      	ldr	r2, [pc, #328]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800386e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003872:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003874:	4b50      	ldr	r3, [pc, #320]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	494d      	ldr	r1, [pc, #308]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003882:	4313      	orrs	r3, r2
 8003884:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d040      	beq.n	8003914 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d107      	bne.n	80038aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389a:	4b47      	ldr	r3, [pc, #284]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d115      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e07f      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d107      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b2:	4b41      	ldr	r3, [pc, #260]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d109      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e073      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c2:	4b3d      	ldr	r3, [pc, #244]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e06b      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038d2:	4b39      	ldr	r3, [pc, #228]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f023 0203 	bic.w	r2, r3, #3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	4936      	ldr	r1, [pc, #216]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038e4:	f7fd ffc0 	bl	8001868 <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ea:	e00a      	b.n	8003902 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ec:	f7fd ffbc 	bl	8001868 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e053      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003902:	4b2d      	ldr	r3, [pc, #180]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 020c 	and.w	r2, r3, #12
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	429a      	cmp	r2, r3
 8003912:	d1eb      	bne.n	80038ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003914:	4b27      	ldr	r3, [pc, #156]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	429a      	cmp	r2, r3
 8003920:	d210      	bcs.n	8003944 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003922:	4b24      	ldr	r3, [pc, #144]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f023 020f 	bic.w	r2, r3, #15
 800392a:	4922      	ldr	r1, [pc, #136]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	4313      	orrs	r3, r2
 8003930:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003932:	4b20      	ldr	r3, [pc, #128]	; (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 030f 	and.w	r3, r3, #15
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d001      	beq.n	8003944 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e032      	b.n	80039aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003950:	4b19      	ldr	r3, [pc, #100]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	4916      	ldr	r1, [pc, #88]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800395e:	4313      	orrs	r3, r2
 8003960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d009      	beq.n	8003982 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800396e:	4b12      	ldr	r3, [pc, #72]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	00db      	lsls	r3, r3, #3
 800397c:	490e      	ldr	r1, [pc, #56]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800397e:	4313      	orrs	r3, r2
 8003980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003982:	f000 f821 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 8003986:	4602      	mov	r2, r0
 8003988:	4b0b      	ldr	r3, [pc, #44]	; (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	091b      	lsrs	r3, r3, #4
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	490a      	ldr	r1, [pc, #40]	; (80039bc <HAL_RCC_ClockConfig+0x1cc>)
 8003994:	5ccb      	ldrb	r3, [r1, r3]
 8003996:	fa22 f303 	lsr.w	r3, r2, r3
 800399a:	4a09      	ldr	r2, [pc, #36]	; (80039c0 <HAL_RCC_ClockConfig+0x1d0>)
 800399c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800399e:	4b09      	ldr	r3, [pc, #36]	; (80039c4 <HAL_RCC_ClockConfig+0x1d4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fd ff1c 	bl	80017e0 <HAL_InitTick>

  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40023c00 	.word	0x40023c00
 80039b8:	40023800 	.word	0x40023800
 80039bc:	08009510 	.word	0x08009510
 80039c0:	20000000 	.word	0x20000000
 80039c4:	20000004 	.word	0x20000004

080039c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80039cc:	b084      	sub	sp, #16
 80039ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80039d0:	2300      	movs	r3, #0
 80039d2:	607b      	str	r3, [r7, #4]
 80039d4:	2300      	movs	r3, #0
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	2300      	movs	r3, #0
 80039da:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80039dc:	2300      	movs	r3, #0
 80039de:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039e0:	4b67      	ldr	r3, [pc, #412]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 030c 	and.w	r3, r3, #12
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d00d      	beq.n	8003a08 <HAL_RCC_GetSysClockFreq+0x40>
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	f200 80bd 	bhi.w	8003b6c <HAL_RCC_GetSysClockFreq+0x1a4>
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d002      	beq.n	80039fc <HAL_RCC_GetSysClockFreq+0x34>
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d003      	beq.n	8003a02 <HAL_RCC_GetSysClockFreq+0x3a>
 80039fa:	e0b7      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039fc:	4b61      	ldr	r3, [pc, #388]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80039fe:	60bb      	str	r3, [r7, #8]
      break;
 8003a00:	e0b7      	b.n	8003b72 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a02:	4b61      	ldr	r3, [pc, #388]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003a04:	60bb      	str	r3, [r7, #8]
      break;
 8003a06:	e0b4      	b.n	8003b72 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a08:	4b5d      	ldr	r3, [pc, #372]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a10:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003a12:	4b5b      	ldr	r3, [pc, #364]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d04d      	beq.n	8003aba <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a1e:	4b58      	ldr	r3, [pc, #352]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	099b      	lsrs	r3, r3, #6
 8003a24:	461a      	mov	r2, r3
 8003a26:	f04f 0300 	mov.w	r3, #0
 8003a2a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a2e:	f04f 0100 	mov.w	r1, #0
 8003a32:	ea02 0800 	and.w	r8, r2, r0
 8003a36:	ea03 0901 	and.w	r9, r3, r1
 8003a3a:	4640      	mov	r0, r8
 8003a3c:	4649      	mov	r1, r9
 8003a3e:	f04f 0200 	mov.w	r2, #0
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	014b      	lsls	r3, r1, #5
 8003a48:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a4c:	0142      	lsls	r2, r0, #5
 8003a4e:	4610      	mov	r0, r2
 8003a50:	4619      	mov	r1, r3
 8003a52:	ebb0 0008 	subs.w	r0, r0, r8
 8003a56:	eb61 0109 	sbc.w	r1, r1, r9
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	018b      	lsls	r3, r1, #6
 8003a64:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a68:	0182      	lsls	r2, r0, #6
 8003a6a:	1a12      	subs	r2, r2, r0
 8003a6c:	eb63 0301 	sbc.w	r3, r3, r1
 8003a70:	f04f 0000 	mov.w	r0, #0
 8003a74:	f04f 0100 	mov.w	r1, #0
 8003a78:	00d9      	lsls	r1, r3, #3
 8003a7a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a7e:	00d0      	lsls	r0, r2, #3
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	eb12 0208 	adds.w	r2, r2, r8
 8003a88:	eb43 0309 	adc.w	r3, r3, r9
 8003a8c:	f04f 0000 	mov.w	r0, #0
 8003a90:	f04f 0100 	mov.w	r1, #0
 8003a94:	0259      	lsls	r1, r3, #9
 8003a96:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003a9a:	0250      	lsls	r0, r2, #9
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4610      	mov	r0, r2
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	f7fc fea6 	bl	80007fc <__aeabi_uldivmod>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e04a      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aba:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	099b      	lsrs	r3, r3, #6
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003aca:	f04f 0100 	mov.w	r1, #0
 8003ace:	ea02 0400 	and.w	r4, r2, r0
 8003ad2:	ea03 0501 	and.w	r5, r3, r1
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	4629      	mov	r1, r5
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	f04f 0300 	mov.w	r3, #0
 8003ae2:	014b      	lsls	r3, r1, #5
 8003ae4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ae8:	0142      	lsls	r2, r0, #5
 8003aea:	4610      	mov	r0, r2
 8003aec:	4619      	mov	r1, r3
 8003aee:	1b00      	subs	r0, r0, r4
 8003af0:	eb61 0105 	sbc.w	r1, r1, r5
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	018b      	lsls	r3, r1, #6
 8003afe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b02:	0182      	lsls	r2, r0, #6
 8003b04:	1a12      	subs	r2, r2, r0
 8003b06:	eb63 0301 	sbc.w	r3, r3, r1
 8003b0a:	f04f 0000 	mov.w	r0, #0
 8003b0e:	f04f 0100 	mov.w	r1, #0
 8003b12:	00d9      	lsls	r1, r3, #3
 8003b14:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b18:	00d0      	lsls	r0, r2, #3
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	1912      	adds	r2, r2, r4
 8003b20:	eb45 0303 	adc.w	r3, r5, r3
 8003b24:	f04f 0000 	mov.w	r0, #0
 8003b28:	f04f 0100 	mov.w	r1, #0
 8003b2c:	0299      	lsls	r1, r3, #10
 8003b2e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003b32:	0290      	lsls	r0, r2, #10
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	4610      	mov	r0, r2
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f04f 0300 	mov.w	r3, #0
 8003b44:	f7fc fe5a 	bl	80007fc <__aeabi_uldivmod>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003b50:	4b0b      	ldr	r3, [pc, #44]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	0c1b      	lsrs	r3, r3, #16
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b68:	60bb      	str	r3, [r7, #8]
      break;
 8003b6a:	e002      	b.n	8003b72 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b6e:	60bb      	str	r3, [r7, #8]
      break;
 8003b70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b72:	68bb      	ldr	r3, [r7, #8]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800
 8003b84:	00f42400 	.word	0x00f42400
 8003b88:	007a1200 	.word	0x007a1200

08003b8c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b90:	4b03      	ldr	r3, [pc, #12]	; (8003ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b92:	681b      	ldr	r3, [r3, #0]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	20000000 	.word	0x20000000

08003ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ba8:	f7ff fff0 	bl	8003b8c <HAL_RCC_GetHCLKFreq>
 8003bac:	4602      	mov	r2, r0
 8003bae:	4b05      	ldr	r3, [pc, #20]	; (8003bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	0a9b      	lsrs	r3, r3, #10
 8003bb4:	f003 0307 	and.w	r3, r3, #7
 8003bb8:	4903      	ldr	r1, [pc, #12]	; (8003bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bba:	5ccb      	ldrb	r3, [r1, r3]
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	08009520 	.word	0x08009520

08003bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bd0:	f7ff ffdc 	bl	8003b8c <HAL_RCC_GetHCLKFreq>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	4b05      	ldr	r3, [pc, #20]	; (8003bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	0b5b      	lsrs	r3, r3, #13
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	4903      	ldr	r1, [pc, #12]	; (8003bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003be2:	5ccb      	ldrb	r3, [r1, r3]
 8003be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	08009520 	.word	0x08009520

08003bf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b088      	sub	sp, #32
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d012      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c18:	4b65      	ldr	r3, [pc, #404]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	4a64      	ldr	r2, [pc, #400]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c1e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003c22:	6093      	str	r3, [r2, #8]
 8003c24:	4b62      	ldr	r3, [pc, #392]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	4960      	ldr	r1, [pc, #384]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d017      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c4a:	4b59      	ldr	r3, [pc, #356]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c58:	4955      	ldr	r1, [pc, #340]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c68:	d101      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d017      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c86:	4b4a      	ldr	r3, [pc, #296]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c8c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c94:	4946      	ldr	r1, [pc, #280]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ca4:	d101      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 808b 	beq.w	8003dda <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cc4:	4b3a      	ldr	r3, [pc, #232]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	4a39      	ldr	r2, [pc, #228]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cce:	6413      	str	r3, [r2, #64]	; 0x40
 8003cd0:	4b37      	ldr	r3, [pc, #220]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003cdc:	4b35      	ldr	r3, [pc, #212]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a34      	ldr	r2, [pc, #208]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ce8:	f7fd fdbe 	bl	8001868 <HAL_GetTick>
 8003cec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf0:	f7fd fdba 	bl	8001868 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b64      	cmp	r3, #100	; 0x64
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e2bc      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003d02:	4b2c      	ldr	r3, [pc, #176]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d0e:	4b28      	ldr	r3, [pc, #160]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d16:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d035      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d02e      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d2c:	4b20      	ldr	r3, [pc, #128]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d34:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d36:	4b1e      	ldr	r3, [pc, #120]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3a:	4a1d      	ldr	r2, [pc, #116]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d40:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d42:	4b1b      	ldr	r3, [pc, #108]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	4a1a      	ldr	r2, [pc, #104]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d4c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003d4e:	4a18      	ldr	r2, [pc, #96]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003d54:	4b16      	ldr	r3, [pc, #88]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d114      	bne.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d60:	f7fd fd82 	bl	8001868 <HAL_GetTick>
 8003d64:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fd fd7e 	bl	8001868 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e27e      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0ee      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d96:	d111      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003da4:	4b04      	ldr	r3, [pc, #16]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003da6:	400b      	ands	r3, r1
 8003da8:	4901      	ldr	r1, [pc, #4]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	608b      	str	r3, [r1, #8]
 8003dae:	e00b      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40007000 	.word	0x40007000
 8003db8:	0ffffcff 	.word	0x0ffffcff
 8003dbc:	4ba4      	ldr	r3, [pc, #656]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	4aa3      	ldr	r2, [pc, #652]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dc2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003dc6:	6093      	str	r3, [r2, #8]
 8003dc8:	4ba1      	ldr	r3, [pc, #644]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd4:	499e      	ldr	r1, [pc, #632]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d010      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003de6:	4b9a      	ldr	r3, [pc, #616]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003de8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dec:	4a98      	ldr	r2, [pc, #608]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003df2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003df6:	4b96      	ldr	r3, [pc, #600]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003df8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e00:	4993      	ldr	r1, [pc, #588]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e14:	4b8e      	ldr	r3, [pc, #568]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e22:	498b      	ldr	r1, [pc, #556]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e36:	4b86      	ldr	r3, [pc, #536]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e44:	4982      	ldr	r1, [pc, #520]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00a      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e58:	4b7d      	ldr	r3, [pc, #500]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e66:	497a      	ldr	r1, [pc, #488]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00a      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e7a:	4b75      	ldr	r3, [pc, #468]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e80:	f023 0203 	bic.w	r2, r3, #3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e88:	4971      	ldr	r1, [pc, #452]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00a      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e9c:	4b6c      	ldr	r3, [pc, #432]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea2:	f023 020c 	bic.w	r2, r3, #12
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	4969      	ldr	r1, [pc, #420]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ebe:	4b64      	ldr	r3, [pc, #400]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ecc:	4960      	ldr	r1, [pc, #384]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00a      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ee0:	4b5b      	ldr	r3, [pc, #364]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eee:	4958      	ldr	r1, [pc, #352]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00a      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f02:	4b53      	ldr	r3, [pc, #332]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f10:	494f      	ldr	r1, [pc, #316]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003f24:	4b4a      	ldr	r3, [pc, #296]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f32:	4947      	ldr	r1, [pc, #284]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003f46:	4b42      	ldr	r3, [pc, #264]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f54:	493e      	ldr	r1, [pc, #248]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00a      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003f68:	4b39      	ldr	r3, [pc, #228]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f76:	4936      	ldr	r1, [pc, #216]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d011      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f8a:	4b31      	ldr	r3, [pc, #196]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f90:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f98:	492d      	ldr	r1, [pc, #180]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fa8:	d101      	bne.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003faa:	2301      	movs	r3, #1
 8003fac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fba:	4b25      	ldr	r3, [pc, #148]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fc8:	4921      	ldr	r1, [pc, #132]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003fdc:	4b1c      	ldr	r3, [pc, #112]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fea:	4919      	ldr	r1, [pc, #100]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003ffe:	4b14      	ldr	r3, [pc, #80]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004004:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800400c:	4910      	ldr	r1, [pc, #64]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d006      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 809d 	beq.w	8004162 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004028:	4b09      	ldr	r3, [pc, #36]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a08      	ldr	r2, [pc, #32]	; (8004050 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800402e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004032:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004034:	f7fd fc18 	bl	8001868 <HAL_GetTick>
 8004038:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800403a:	e00b      	b.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800403c:	f7fd fc14 	bl	8001868 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	; 0x64
 8004048:	d904      	bls.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e116      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
 800404e:	bf00      	nop
 8004050:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004054:	4b8b      	ldr	r3, [pc, #556]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1ed      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d017      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d113      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004074:	4b83      	ldr	r3, [pc, #524]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004076:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800407a:	0e1b      	lsrs	r3, r3, #24
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	019a      	lsls	r2, r3, #6
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	431a      	orrs	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	071b      	lsls	r3, r3, #28
 8004094:	497b      	ldr	r1, [pc, #492]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d004      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d024      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040c6:	d11f      	bne.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040c8:	4b6e      	ldr	r3, [pc, #440]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040ce:	0f1b      	lsrs	r3, r3, #28
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	019a      	lsls	r2, r3, #6
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	061b      	lsls	r3, r3, #24
 80040e2:	431a      	orrs	r2, r3
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	071b      	lsls	r3, r3, #28
 80040e8:	4966      	ldr	r1, [pc, #408]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80040f0:	4b64      	ldr	r3, [pc, #400]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040f6:	f023 021f 	bic.w	r2, r3, #31
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	3b01      	subs	r3, #1
 8004100:	4960      	ldr	r1, [pc, #384]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00d      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	019a      	lsls	r2, r3, #6
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	061b      	lsls	r3, r3, #24
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	071b      	lsls	r3, r3, #28
 8004128:	4956      	ldr	r1, [pc, #344]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800412a:	4313      	orrs	r3, r2
 800412c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004130:	4b54      	ldr	r3, [pc, #336]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a53      	ldr	r2, [pc, #332]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004136:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800413a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800413c:	f7fd fb94 	bl	8001868 <HAL_GetTick>
 8004140:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004144:	f7fd fb90 	bl	8001868 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b64      	cmp	r3, #100	; 0x64
 8004150:	d901      	bls.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e092      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004156:	4b4b      	ldr	r3, [pc, #300]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0f0      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	2b01      	cmp	r3, #1
 8004166:	f040 8088 	bne.w	800427a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800416a:	4b46      	ldr	r3, [pc, #280]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a45      	ldr	r2, [pc, #276]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004174:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004176:	f7fd fb77 	bl	8001868 <HAL_GetTick>
 800417a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800417c:	e008      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800417e:	f7fd fb73 	bl	8001868 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b64      	cmp	r3, #100	; 0x64
 800418a:	d901      	bls.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e075      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004190:	4b3c      	ldr	r3, [pc, #240]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800419c:	d0ef      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d009      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d024      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d120      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041c6:	4b2f      	ldr	r3, [pc, #188]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041cc:	0c1b      	lsrs	r3, r3, #16
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	019a      	lsls	r2, r3, #6
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	041b      	lsls	r3, r3, #16
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	061b      	lsls	r3, r3, #24
 80041e6:	4927      	ldr	r1, [pc, #156]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80041ee:	4b25      	ldr	r3, [pc, #148]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	3b01      	subs	r3, #1
 80041fe:	021b      	lsls	r3, r3, #8
 8004200:	4920      	ldr	r1, [pc, #128]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004202:	4313      	orrs	r3, r2
 8004204:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d018      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004218:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800421c:	d113      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800421e:	4b19      	ldr	r3, [pc, #100]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004224:	0e1b      	lsrs	r3, r3, #24
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	019a      	lsls	r2, r3, #6
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	041b      	lsls	r3, r3, #16
 8004238:	431a      	orrs	r2, r3
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	061b      	lsls	r3, r3, #24
 800423e:	4911      	ldr	r1, [pc, #68]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004246:	4b0f      	ldr	r3, [pc, #60]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a0e      	ldr	r2, [pc, #56]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800424c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004250:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004252:	f7fd fb09 	bl	8001868 <HAL_GetTick>
 8004256:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004258:	e008      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800425a:	f7fd fb05 	bl	8001868 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b64      	cmp	r3, #100	; 0x64
 8004266:	d901      	bls.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e007      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004274:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004278:	d1ef      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3720      	adds	r7, #32
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40023800 	.word	0x40023800

08004288 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e09d      	b.n	80043d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d108      	bne.n	80042b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042aa:	d009      	beq.n	80042c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	61da      	str	r2, [r3, #28]
 80042b2:	e005      	b.n	80042c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d106      	bne.n	80042e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f7fd f8f2 	bl	80014c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004300:	d902      	bls.n	8004308 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004302:	2300      	movs	r3, #0
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	e002      	b.n	800430e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800430c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004316:	d007      	beq.n	8004328 <HAL_SPI_Init+0xa0>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004320:	d002      	beq.n	8004328 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004338:	431a      	orrs	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	431a      	orrs	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	69db      	ldr	r3, [r3, #28]
 800435c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436a:	ea42 0103 	orr.w	r1, r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004372:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	0c1b      	lsrs	r3, r3, #16
 8004384:	f003 0204 	and.w	r2, r3, #4
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80043a4:	ea42 0103 	orr.w	r1, r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69da      	ldr	r2, [r3, #28]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b082      	sub	sp, #8
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e049      	b.n	8004484 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d106      	bne.n	800440a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7fd f8a1 	bl	800154c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2202      	movs	r2, #2
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3304      	adds	r3, #4
 800441a:	4619      	mov	r1, r3
 800441c:	4610      	mov	r0, r2
 800441e:	f000 fac3 	bl	80049a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004482:	2300      	movs	r3, #0
}
 8004484:	4618      	mov	r0, r3
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b01      	cmp	r3, #1
 800449e:	d001      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e054      	b.n	800454e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2202      	movs	r2, #2
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68da      	ldr	r2, [r3, #12]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0201 	orr.w	r2, r2, #1
 80044ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a26      	ldr	r2, [pc, #152]	; (800455c <HAL_TIM_Base_Start_IT+0xd0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d022      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ce:	d01d      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a22      	ldr	r2, [pc, #136]	; (8004560 <HAL_TIM_Base_Start_IT+0xd4>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d018      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a21      	ldr	r2, [pc, #132]	; (8004564 <HAL_TIM_Base_Start_IT+0xd8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d013      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a1f      	ldr	r2, [pc, #124]	; (8004568 <HAL_TIM_Base_Start_IT+0xdc>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00e      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a1e      	ldr	r2, [pc, #120]	; (800456c <HAL_TIM_Base_Start_IT+0xe0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d009      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1c      	ldr	r2, [pc, #112]	; (8004570 <HAL_TIM_Base_Start_IT+0xe4>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d004      	beq.n	800450c <HAL_TIM_Base_Start_IT+0x80>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a1b      	ldr	r2, [pc, #108]	; (8004574 <HAL_TIM_Base_Start_IT+0xe8>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d115      	bne.n	8004538 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	4b19      	ldr	r3, [pc, #100]	; (8004578 <HAL_TIM_Base_Start_IT+0xec>)
 8004514:	4013      	ands	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b06      	cmp	r3, #6
 800451c:	d015      	beq.n	800454a <HAL_TIM_Base_Start_IT+0xbe>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004524:	d011      	beq.n	800454a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f042 0201 	orr.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004536:	e008      	b.n	800454a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f042 0201 	orr.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	e000      	b.n	800454c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40010000 	.word	0x40010000
 8004560:	40000400 	.word	0x40000400
 8004564:	40000800 	.word	0x40000800
 8004568:	40000c00 	.word	0x40000c00
 800456c:	40010400 	.word	0x40010400
 8004570:	40014000 	.word	0x40014000
 8004574:	40001800 	.word	0x40001800
 8004578:	00010007 	.word	0x00010007

0800457c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b02      	cmp	r3, #2
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0202 	mvn.w	r2, #2
 80045a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f9c6 	bl	8004950 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fc ff48 	bl	800145c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f9c9 	bl	8004964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d122      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d11b      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0204 	mvn.w	r2, #4
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f99c 	bl	8004950 <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fc ff1e 	bl	800145c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f99f 	bl	8004964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b08      	cmp	r3, #8
 8004638:	d122      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b08      	cmp	r3, #8
 8004646:	d11b      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0208 	mvn.w	r2, #8
 8004650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2204      	movs	r2, #4
 8004656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f972 	bl	8004950 <HAL_TIM_IC_CaptureCallback>
 800466c:	e005      	b.n	800467a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f7fc fef4 	bl	800145c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f975 	bl	8004964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b10      	cmp	r3, #16
 800468c:	d122      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d11b      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0210 	mvn.w	r2, #16
 80046a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2208      	movs	r2, #8
 80046aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f948 	bl	8004950 <HAL_TIM_IC_CaptureCallback>
 80046c0:	e005      	b.n	80046ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fc feca 	bl	800145c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 f94b 	bl	8004964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d10e      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d107      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0201 	mvn.w	r2, #1
 80046f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fc fe76 	bl	80013ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800470a:	2b80      	cmp	r3, #128	; 0x80
 800470c:	d10e      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004718:	2b80      	cmp	r3, #128	; 0x80
 800471a:	d107      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fb10 	bl	8004d4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800473a:	d10e      	bne.n	800475a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004746:	2b80      	cmp	r3, #128	; 0x80
 8004748:	d107      	bne.n	800475a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f000 fb03 	bl	8004d60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004764:	2b40      	cmp	r3, #64	; 0x40
 8004766:	d10e      	bne.n	8004786 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004772:	2b40      	cmp	r3, #64	; 0x40
 8004774:	d107      	bne.n	8004786 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800477e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f8f9 	bl	8004978 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b20      	cmp	r3, #32
 8004792:	d10e      	bne.n	80047b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d107      	bne.n	80047b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f06f 0220 	mvn.w	r2, #32
 80047aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 fac3 	bl	8004d38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047b2:	bf00      	nop
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d101      	bne.n	80047d8 <HAL_TIM_ConfigClockSource+0x1c>
 80047d4:	2302      	movs	r3, #2
 80047d6:	e0b4      	b.n	8004942 <HAL_TIM_ConfigClockSource+0x186>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	4b56      	ldr	r3, [pc, #344]	; (800494c <HAL_TIM_ConfigClockSource+0x190>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004810:	d03e      	beq.n	8004890 <HAL_TIM_ConfigClockSource+0xd4>
 8004812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004816:	f200 8087 	bhi.w	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 800481a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800481e:	f000 8086 	beq.w	800492e <HAL_TIM_ConfigClockSource+0x172>
 8004822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004826:	d87f      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b70      	cmp	r3, #112	; 0x70
 800482a:	d01a      	beq.n	8004862 <HAL_TIM_ConfigClockSource+0xa6>
 800482c:	2b70      	cmp	r3, #112	; 0x70
 800482e:	d87b      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004830:	2b60      	cmp	r3, #96	; 0x60
 8004832:	d050      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x11a>
 8004834:	2b60      	cmp	r3, #96	; 0x60
 8004836:	d877      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004838:	2b50      	cmp	r3, #80	; 0x50
 800483a:	d03c      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0xfa>
 800483c:	2b50      	cmp	r3, #80	; 0x50
 800483e:	d873      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004840:	2b40      	cmp	r3, #64	; 0x40
 8004842:	d058      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x13a>
 8004844:	2b40      	cmp	r3, #64	; 0x40
 8004846:	d86f      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004848:	2b30      	cmp	r3, #48	; 0x30
 800484a:	d064      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x15a>
 800484c:	2b30      	cmp	r3, #48	; 0x30
 800484e:	d86b      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004850:	2b20      	cmp	r3, #32
 8004852:	d060      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x15a>
 8004854:	2b20      	cmp	r3, #32
 8004856:	d867      	bhi.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
 8004858:	2b00      	cmp	r3, #0
 800485a:	d05c      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x15a>
 800485c:	2b10      	cmp	r3, #16
 800485e:	d05a      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x15a>
 8004860:	e062      	b.n	8004928 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6899      	ldr	r1, [r3, #8]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f000 f9b3 	bl	8004bdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004884:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	609a      	str	r2, [r3, #8]
      break;
 800488e:	e04f      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6818      	ldr	r0, [r3, #0]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	6899      	ldr	r1, [r3, #8]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f000 f99c 	bl	8004bdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048b2:	609a      	str	r2, [r3, #8]
      break;
 80048b4:	e03c      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6818      	ldr	r0, [r3, #0]
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	461a      	mov	r2, r3
 80048c4:	f000 f910 	bl	8004ae8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2150      	movs	r1, #80	; 0x50
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f969 	bl	8004ba6 <TIM_ITRx_SetConfig>
      break;
 80048d4:	e02c      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6859      	ldr	r1, [r3, #4]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	461a      	mov	r2, r3
 80048e4:	f000 f92f 	bl	8004b46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2160      	movs	r1, #96	; 0x60
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 f959 	bl	8004ba6 <TIM_ITRx_SetConfig>
      break;
 80048f4:	e01c      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6818      	ldr	r0, [r3, #0]
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	6859      	ldr	r1, [r3, #4]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	461a      	mov	r2, r3
 8004904:	f000 f8f0 	bl	8004ae8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2140      	movs	r1, #64	; 0x40
 800490e:	4618      	mov	r0, r3
 8004910:	f000 f949 	bl	8004ba6 <TIM_ITRx_SetConfig>
      break;
 8004914:	e00c      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4619      	mov	r1, r3
 8004920:	4610      	mov	r0, r2
 8004922:	f000 f940 	bl	8004ba6 <TIM_ITRx_SetConfig>
      break;
 8004926:	e003      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	73fb      	strb	r3, [r7, #15]
      break;
 800492c:	e000      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800492e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004940:	7bfb      	ldrb	r3, [r7, #15]
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	fffeff88 	.word	0xfffeff88

08004950 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  return htim->State;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499a:	b2db      	uxtb	r3, r3
}
 800499c:	4618      	mov	r0, r3
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a40      	ldr	r2, [pc, #256]	; (8004abc <TIM_Base_SetConfig+0x114>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d013      	beq.n	80049e8 <TIM_Base_SetConfig+0x40>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c6:	d00f      	beq.n	80049e8 <TIM_Base_SetConfig+0x40>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a3d      	ldr	r2, [pc, #244]	; (8004ac0 <TIM_Base_SetConfig+0x118>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d00b      	beq.n	80049e8 <TIM_Base_SetConfig+0x40>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a3c      	ldr	r2, [pc, #240]	; (8004ac4 <TIM_Base_SetConfig+0x11c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d007      	beq.n	80049e8 <TIM_Base_SetConfig+0x40>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a3b      	ldr	r2, [pc, #236]	; (8004ac8 <TIM_Base_SetConfig+0x120>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d003      	beq.n	80049e8 <TIM_Base_SetConfig+0x40>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a3a      	ldr	r2, [pc, #232]	; (8004acc <TIM_Base_SetConfig+0x124>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d108      	bne.n	80049fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2f      	ldr	r2, [pc, #188]	; (8004abc <TIM_Base_SetConfig+0x114>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d02b      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a08:	d027      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a2c      	ldr	r2, [pc, #176]	; (8004ac0 <TIM_Base_SetConfig+0x118>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d023      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a2b      	ldr	r2, [pc, #172]	; (8004ac4 <TIM_Base_SetConfig+0x11c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d01f      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a2a      	ldr	r2, [pc, #168]	; (8004ac8 <TIM_Base_SetConfig+0x120>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d01b      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a29      	ldr	r2, [pc, #164]	; (8004acc <TIM_Base_SetConfig+0x124>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d017      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a28      	ldr	r2, [pc, #160]	; (8004ad0 <TIM_Base_SetConfig+0x128>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d013      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a27      	ldr	r2, [pc, #156]	; (8004ad4 <TIM_Base_SetConfig+0x12c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00f      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a26      	ldr	r2, [pc, #152]	; (8004ad8 <TIM_Base_SetConfig+0x130>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00b      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a25      	ldr	r2, [pc, #148]	; (8004adc <TIM_Base_SetConfig+0x134>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d007      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a24      	ldr	r2, [pc, #144]	; (8004ae0 <TIM_Base_SetConfig+0x138>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d003      	beq.n	8004a5a <TIM_Base_SetConfig+0xb2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a23      	ldr	r2, [pc, #140]	; (8004ae4 <TIM_Base_SetConfig+0x13c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d108      	bne.n	8004a6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a0a      	ldr	r2, [pc, #40]	; (8004abc <TIM_Base_SetConfig+0x114>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d003      	beq.n	8004aa0 <TIM_Base_SetConfig+0xf8>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a0c      	ldr	r2, [pc, #48]	; (8004acc <TIM_Base_SetConfig+0x124>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d103      	bne.n	8004aa8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	691a      	ldr	r2, [r3, #16]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	615a      	str	r2, [r3, #20]
}
 8004aae:	bf00      	nop
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40000400 	.word	0x40000400
 8004ac4:	40000800 	.word	0x40000800
 8004ac8:	40000c00 	.word	0x40000c00
 8004acc:	40010400 	.word	0x40010400
 8004ad0:	40014000 	.word	0x40014000
 8004ad4:	40014400 	.word	0x40014400
 8004ad8:	40014800 	.word	0x40014800
 8004adc:	40001800 	.word	0x40001800
 8004ae0:	40001c00 	.word	0x40001c00
 8004ae4:	40002000 	.word	0x40002000

08004ae8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b087      	sub	sp, #28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	f023 0201 	bic.w	r2, r3, #1
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f023 030a 	bic.w	r3, r3, #10
 8004b24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	621a      	str	r2, [r3, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b087      	sub	sp, #28
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	60f8      	str	r0, [r7, #12]
 8004b4e:	60b9      	str	r1, [r7, #8]
 8004b50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	f023 0210 	bic.w	r2, r3, #16
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	031b      	lsls	r3, r3, #12
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	621a      	str	r2, [r3, #32]
}
 8004b9a:	bf00      	nop
 8004b9c:	371c      	adds	r7, #28
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b085      	sub	sp, #20
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
 8004bae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	f043 0307 	orr.w	r3, r3, #7
 8004bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	021a      	lsls	r2, r3, #8
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	609a      	str	r2, [r3, #8]
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e06d      	b.n	8004d10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a30      	ldr	r2, [pc, #192]	; (8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d004      	beq.n	8004c68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a2f      	ldr	r2, [pc, #188]	; (8004d20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d108      	bne.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a20      	ldr	r2, [pc, #128]	; (8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d022      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca6:	d01d      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a1d      	ldr	r2, [pc, #116]	; (8004d24 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d018      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a1c      	ldr	r2, [pc, #112]	; (8004d28 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d013      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a1a      	ldr	r2, [pc, #104]	; (8004d2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00e      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a15      	ldr	r2, [pc, #84]	; (8004d20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d009      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a16      	ldr	r2, [pc, #88]	; (8004d30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d004      	beq.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a15      	ldr	r2, [pc, #84]	; (8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d10c      	bne.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010000 	.word	0x40010000
 8004d20:	40010400 	.word	0x40010400
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800
 8004d2c:	40000c00 	.word	0x40000c00
 8004d30:	40014000 	.word	0x40014000
 8004d34:	40001800 	.word	0x40001800

08004d38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e040      	b.n	8004e08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7fc fc18 	bl	80015cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2224      	movs	r2, #36	; 0x24
 8004da0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0201 	bic.w	r2, r2, #1
 8004db0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f82c 	bl	8004e10 <UART_SetConfig>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e022      	b.n	8004e08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fa82 	bl	80052d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0201 	orr.w	r2, r2, #1
 8004dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fb09 	bl	8005418 <UART_CheckIdleState>
 8004e06:	4603      	mov	r3, r0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689a      	ldr	r2, [r3, #8]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	4ba7      	ldr	r3, [pc, #668]	; (80050d8 <UART_SetConfig+0x2c8>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	6812      	ldr	r2, [r2, #0]
 8004e42:	6979      	ldr	r1, [r7, #20]
 8004e44:	430b      	orrs	r3, r1
 8004e46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a95      	ldr	r2, [pc, #596]	; (80050dc <UART_SetConfig+0x2cc>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d120      	bne.n	8004ece <UART_SetConfig+0xbe>
 8004e8c:	4b94      	ldr	r3, [pc, #592]	; (80050e0 <UART_SetConfig+0x2d0>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	2b03      	cmp	r3, #3
 8004e98:	d816      	bhi.n	8004ec8 <UART_SetConfig+0xb8>
 8004e9a:	a201      	add	r2, pc, #4	; (adr r2, 8004ea0 <UART_SetConfig+0x90>)
 8004e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea0:	08004eb1 	.word	0x08004eb1
 8004ea4:	08004ebd 	.word	0x08004ebd
 8004ea8:	08004eb7 	.word	0x08004eb7
 8004eac:	08004ec3 	.word	0x08004ec3
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	77fb      	strb	r3, [r7, #31]
 8004eb4:	e14f      	b.n	8005156 <UART_SetConfig+0x346>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	77fb      	strb	r3, [r7, #31]
 8004eba:	e14c      	b.n	8005156 <UART_SetConfig+0x346>
 8004ebc:	2304      	movs	r3, #4
 8004ebe:	77fb      	strb	r3, [r7, #31]
 8004ec0:	e149      	b.n	8005156 <UART_SetConfig+0x346>
 8004ec2:	2308      	movs	r3, #8
 8004ec4:	77fb      	strb	r3, [r7, #31]
 8004ec6:	e146      	b.n	8005156 <UART_SetConfig+0x346>
 8004ec8:	2310      	movs	r3, #16
 8004eca:	77fb      	strb	r3, [r7, #31]
 8004ecc:	e143      	b.n	8005156 <UART_SetConfig+0x346>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a84      	ldr	r2, [pc, #528]	; (80050e4 <UART_SetConfig+0x2d4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d132      	bne.n	8004f3e <UART_SetConfig+0x12e>
 8004ed8:	4b81      	ldr	r3, [pc, #516]	; (80050e0 <UART_SetConfig+0x2d0>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ede:	f003 030c 	and.w	r3, r3, #12
 8004ee2:	2b0c      	cmp	r3, #12
 8004ee4:	d828      	bhi.n	8004f38 <UART_SetConfig+0x128>
 8004ee6:	a201      	add	r2, pc, #4	; (adr r2, 8004eec <UART_SetConfig+0xdc>)
 8004ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eec:	08004f21 	.word	0x08004f21
 8004ef0:	08004f39 	.word	0x08004f39
 8004ef4:	08004f39 	.word	0x08004f39
 8004ef8:	08004f39 	.word	0x08004f39
 8004efc:	08004f2d 	.word	0x08004f2d
 8004f00:	08004f39 	.word	0x08004f39
 8004f04:	08004f39 	.word	0x08004f39
 8004f08:	08004f39 	.word	0x08004f39
 8004f0c:	08004f27 	.word	0x08004f27
 8004f10:	08004f39 	.word	0x08004f39
 8004f14:	08004f39 	.word	0x08004f39
 8004f18:	08004f39 	.word	0x08004f39
 8004f1c:	08004f33 	.word	0x08004f33
 8004f20:	2300      	movs	r3, #0
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e117      	b.n	8005156 <UART_SetConfig+0x346>
 8004f26:	2302      	movs	r3, #2
 8004f28:	77fb      	strb	r3, [r7, #31]
 8004f2a:	e114      	b.n	8005156 <UART_SetConfig+0x346>
 8004f2c:	2304      	movs	r3, #4
 8004f2e:	77fb      	strb	r3, [r7, #31]
 8004f30:	e111      	b.n	8005156 <UART_SetConfig+0x346>
 8004f32:	2308      	movs	r3, #8
 8004f34:	77fb      	strb	r3, [r7, #31]
 8004f36:	e10e      	b.n	8005156 <UART_SetConfig+0x346>
 8004f38:	2310      	movs	r3, #16
 8004f3a:	77fb      	strb	r3, [r7, #31]
 8004f3c:	e10b      	b.n	8005156 <UART_SetConfig+0x346>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a69      	ldr	r2, [pc, #420]	; (80050e8 <UART_SetConfig+0x2d8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d120      	bne.n	8004f8a <UART_SetConfig+0x17a>
 8004f48:	4b65      	ldr	r3, [pc, #404]	; (80050e0 <UART_SetConfig+0x2d0>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f52:	2b30      	cmp	r3, #48	; 0x30
 8004f54:	d013      	beq.n	8004f7e <UART_SetConfig+0x16e>
 8004f56:	2b30      	cmp	r3, #48	; 0x30
 8004f58:	d814      	bhi.n	8004f84 <UART_SetConfig+0x174>
 8004f5a:	2b20      	cmp	r3, #32
 8004f5c:	d009      	beq.n	8004f72 <UART_SetConfig+0x162>
 8004f5e:	2b20      	cmp	r3, #32
 8004f60:	d810      	bhi.n	8004f84 <UART_SetConfig+0x174>
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <UART_SetConfig+0x15c>
 8004f66:	2b10      	cmp	r3, #16
 8004f68:	d006      	beq.n	8004f78 <UART_SetConfig+0x168>
 8004f6a:	e00b      	b.n	8004f84 <UART_SetConfig+0x174>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	77fb      	strb	r3, [r7, #31]
 8004f70:	e0f1      	b.n	8005156 <UART_SetConfig+0x346>
 8004f72:	2302      	movs	r3, #2
 8004f74:	77fb      	strb	r3, [r7, #31]
 8004f76:	e0ee      	b.n	8005156 <UART_SetConfig+0x346>
 8004f78:	2304      	movs	r3, #4
 8004f7a:	77fb      	strb	r3, [r7, #31]
 8004f7c:	e0eb      	b.n	8005156 <UART_SetConfig+0x346>
 8004f7e:	2308      	movs	r3, #8
 8004f80:	77fb      	strb	r3, [r7, #31]
 8004f82:	e0e8      	b.n	8005156 <UART_SetConfig+0x346>
 8004f84:	2310      	movs	r3, #16
 8004f86:	77fb      	strb	r3, [r7, #31]
 8004f88:	e0e5      	b.n	8005156 <UART_SetConfig+0x346>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a57      	ldr	r2, [pc, #348]	; (80050ec <UART_SetConfig+0x2dc>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d120      	bne.n	8004fd6 <UART_SetConfig+0x1c6>
 8004f94:	4b52      	ldr	r3, [pc, #328]	; (80050e0 <UART_SetConfig+0x2d0>)
 8004f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f9e:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa0:	d013      	beq.n	8004fca <UART_SetConfig+0x1ba>
 8004fa2:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa4:	d814      	bhi.n	8004fd0 <UART_SetConfig+0x1c0>
 8004fa6:	2b80      	cmp	r3, #128	; 0x80
 8004fa8:	d009      	beq.n	8004fbe <UART_SetConfig+0x1ae>
 8004faa:	2b80      	cmp	r3, #128	; 0x80
 8004fac:	d810      	bhi.n	8004fd0 <UART_SetConfig+0x1c0>
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <UART_SetConfig+0x1a8>
 8004fb2:	2b40      	cmp	r3, #64	; 0x40
 8004fb4:	d006      	beq.n	8004fc4 <UART_SetConfig+0x1b4>
 8004fb6:	e00b      	b.n	8004fd0 <UART_SetConfig+0x1c0>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	77fb      	strb	r3, [r7, #31]
 8004fbc:	e0cb      	b.n	8005156 <UART_SetConfig+0x346>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	77fb      	strb	r3, [r7, #31]
 8004fc2:	e0c8      	b.n	8005156 <UART_SetConfig+0x346>
 8004fc4:	2304      	movs	r3, #4
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e0c5      	b.n	8005156 <UART_SetConfig+0x346>
 8004fca:	2308      	movs	r3, #8
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	e0c2      	b.n	8005156 <UART_SetConfig+0x346>
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e0bf      	b.n	8005156 <UART_SetConfig+0x346>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a45      	ldr	r2, [pc, #276]	; (80050f0 <UART_SetConfig+0x2e0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d125      	bne.n	800502c <UART_SetConfig+0x21c>
 8004fe0:	4b3f      	ldr	r3, [pc, #252]	; (80050e0 <UART_SetConfig+0x2d0>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fee:	d017      	beq.n	8005020 <UART_SetConfig+0x210>
 8004ff0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff4:	d817      	bhi.n	8005026 <UART_SetConfig+0x216>
 8004ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ffa:	d00b      	beq.n	8005014 <UART_SetConfig+0x204>
 8004ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005000:	d811      	bhi.n	8005026 <UART_SetConfig+0x216>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d003      	beq.n	800500e <UART_SetConfig+0x1fe>
 8005006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800500a:	d006      	beq.n	800501a <UART_SetConfig+0x20a>
 800500c:	e00b      	b.n	8005026 <UART_SetConfig+0x216>
 800500e:	2300      	movs	r3, #0
 8005010:	77fb      	strb	r3, [r7, #31]
 8005012:	e0a0      	b.n	8005156 <UART_SetConfig+0x346>
 8005014:	2302      	movs	r3, #2
 8005016:	77fb      	strb	r3, [r7, #31]
 8005018:	e09d      	b.n	8005156 <UART_SetConfig+0x346>
 800501a:	2304      	movs	r3, #4
 800501c:	77fb      	strb	r3, [r7, #31]
 800501e:	e09a      	b.n	8005156 <UART_SetConfig+0x346>
 8005020:	2308      	movs	r3, #8
 8005022:	77fb      	strb	r3, [r7, #31]
 8005024:	e097      	b.n	8005156 <UART_SetConfig+0x346>
 8005026:	2310      	movs	r3, #16
 8005028:	77fb      	strb	r3, [r7, #31]
 800502a:	e094      	b.n	8005156 <UART_SetConfig+0x346>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a30      	ldr	r2, [pc, #192]	; (80050f4 <UART_SetConfig+0x2e4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d125      	bne.n	8005082 <UART_SetConfig+0x272>
 8005036:	4b2a      	ldr	r3, [pc, #168]	; (80050e0 <UART_SetConfig+0x2d0>)
 8005038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005040:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005044:	d017      	beq.n	8005076 <UART_SetConfig+0x266>
 8005046:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800504a:	d817      	bhi.n	800507c <UART_SetConfig+0x26c>
 800504c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005050:	d00b      	beq.n	800506a <UART_SetConfig+0x25a>
 8005052:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005056:	d811      	bhi.n	800507c <UART_SetConfig+0x26c>
 8005058:	2b00      	cmp	r3, #0
 800505a:	d003      	beq.n	8005064 <UART_SetConfig+0x254>
 800505c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005060:	d006      	beq.n	8005070 <UART_SetConfig+0x260>
 8005062:	e00b      	b.n	800507c <UART_SetConfig+0x26c>
 8005064:	2301      	movs	r3, #1
 8005066:	77fb      	strb	r3, [r7, #31]
 8005068:	e075      	b.n	8005156 <UART_SetConfig+0x346>
 800506a:	2302      	movs	r3, #2
 800506c:	77fb      	strb	r3, [r7, #31]
 800506e:	e072      	b.n	8005156 <UART_SetConfig+0x346>
 8005070:	2304      	movs	r3, #4
 8005072:	77fb      	strb	r3, [r7, #31]
 8005074:	e06f      	b.n	8005156 <UART_SetConfig+0x346>
 8005076:	2308      	movs	r3, #8
 8005078:	77fb      	strb	r3, [r7, #31]
 800507a:	e06c      	b.n	8005156 <UART_SetConfig+0x346>
 800507c:	2310      	movs	r3, #16
 800507e:	77fb      	strb	r3, [r7, #31]
 8005080:	e069      	b.n	8005156 <UART_SetConfig+0x346>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1c      	ldr	r2, [pc, #112]	; (80050f8 <UART_SetConfig+0x2e8>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d137      	bne.n	80050fc <UART_SetConfig+0x2ec>
 800508c:	4b14      	ldr	r3, [pc, #80]	; (80050e0 <UART_SetConfig+0x2d0>)
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005092:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005096:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800509a:	d017      	beq.n	80050cc <UART_SetConfig+0x2bc>
 800509c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80050a0:	d817      	bhi.n	80050d2 <UART_SetConfig+0x2c2>
 80050a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050a6:	d00b      	beq.n	80050c0 <UART_SetConfig+0x2b0>
 80050a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ac:	d811      	bhi.n	80050d2 <UART_SetConfig+0x2c2>
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d003      	beq.n	80050ba <UART_SetConfig+0x2aa>
 80050b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050b6:	d006      	beq.n	80050c6 <UART_SetConfig+0x2b6>
 80050b8:	e00b      	b.n	80050d2 <UART_SetConfig+0x2c2>
 80050ba:	2300      	movs	r3, #0
 80050bc:	77fb      	strb	r3, [r7, #31]
 80050be:	e04a      	b.n	8005156 <UART_SetConfig+0x346>
 80050c0:	2302      	movs	r3, #2
 80050c2:	77fb      	strb	r3, [r7, #31]
 80050c4:	e047      	b.n	8005156 <UART_SetConfig+0x346>
 80050c6:	2304      	movs	r3, #4
 80050c8:	77fb      	strb	r3, [r7, #31]
 80050ca:	e044      	b.n	8005156 <UART_SetConfig+0x346>
 80050cc:	2308      	movs	r3, #8
 80050ce:	77fb      	strb	r3, [r7, #31]
 80050d0:	e041      	b.n	8005156 <UART_SetConfig+0x346>
 80050d2:	2310      	movs	r3, #16
 80050d4:	77fb      	strb	r3, [r7, #31]
 80050d6:	e03e      	b.n	8005156 <UART_SetConfig+0x346>
 80050d8:	efff69f3 	.word	0xefff69f3
 80050dc:	40011000 	.word	0x40011000
 80050e0:	40023800 	.word	0x40023800
 80050e4:	40004400 	.word	0x40004400
 80050e8:	40004800 	.word	0x40004800
 80050ec:	40004c00 	.word	0x40004c00
 80050f0:	40005000 	.word	0x40005000
 80050f4:	40011400 	.word	0x40011400
 80050f8:	40007800 	.word	0x40007800
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a71      	ldr	r2, [pc, #452]	; (80052c8 <UART_SetConfig+0x4b8>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d125      	bne.n	8005152 <UART_SetConfig+0x342>
 8005106:	4b71      	ldr	r3, [pc, #452]	; (80052cc <UART_SetConfig+0x4bc>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005110:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005114:	d017      	beq.n	8005146 <UART_SetConfig+0x336>
 8005116:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800511a:	d817      	bhi.n	800514c <UART_SetConfig+0x33c>
 800511c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005120:	d00b      	beq.n	800513a <UART_SetConfig+0x32a>
 8005122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005126:	d811      	bhi.n	800514c <UART_SetConfig+0x33c>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d003      	beq.n	8005134 <UART_SetConfig+0x324>
 800512c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005130:	d006      	beq.n	8005140 <UART_SetConfig+0x330>
 8005132:	e00b      	b.n	800514c <UART_SetConfig+0x33c>
 8005134:	2300      	movs	r3, #0
 8005136:	77fb      	strb	r3, [r7, #31]
 8005138:	e00d      	b.n	8005156 <UART_SetConfig+0x346>
 800513a:	2302      	movs	r3, #2
 800513c:	77fb      	strb	r3, [r7, #31]
 800513e:	e00a      	b.n	8005156 <UART_SetConfig+0x346>
 8005140:	2304      	movs	r3, #4
 8005142:	77fb      	strb	r3, [r7, #31]
 8005144:	e007      	b.n	8005156 <UART_SetConfig+0x346>
 8005146:	2308      	movs	r3, #8
 8005148:	77fb      	strb	r3, [r7, #31]
 800514a:	e004      	b.n	8005156 <UART_SetConfig+0x346>
 800514c:	2310      	movs	r3, #16
 800514e:	77fb      	strb	r3, [r7, #31]
 8005150:	e001      	b.n	8005156 <UART_SetConfig+0x346>
 8005152:	2310      	movs	r3, #16
 8005154:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800515e:	d15a      	bne.n	8005216 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005160:	7ffb      	ldrb	r3, [r7, #31]
 8005162:	2b08      	cmp	r3, #8
 8005164:	d827      	bhi.n	80051b6 <UART_SetConfig+0x3a6>
 8005166:	a201      	add	r2, pc, #4	; (adr r2, 800516c <UART_SetConfig+0x35c>)
 8005168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516c:	08005191 	.word	0x08005191
 8005170:	08005199 	.word	0x08005199
 8005174:	080051a1 	.word	0x080051a1
 8005178:	080051b7 	.word	0x080051b7
 800517c:	080051a7 	.word	0x080051a7
 8005180:	080051b7 	.word	0x080051b7
 8005184:	080051b7 	.word	0x080051b7
 8005188:	080051b7 	.word	0x080051b7
 800518c:	080051af 	.word	0x080051af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005190:	f7fe fd08 	bl	8003ba4 <HAL_RCC_GetPCLK1Freq>
 8005194:	61b8      	str	r0, [r7, #24]
        break;
 8005196:	e013      	b.n	80051c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005198:	f7fe fd18 	bl	8003bcc <HAL_RCC_GetPCLK2Freq>
 800519c:	61b8      	str	r0, [r7, #24]
        break;
 800519e:	e00f      	b.n	80051c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a0:	4b4b      	ldr	r3, [pc, #300]	; (80052d0 <UART_SetConfig+0x4c0>)
 80051a2:	61bb      	str	r3, [r7, #24]
        break;
 80051a4:	e00c      	b.n	80051c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a6:	f7fe fc0f 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 80051aa:	61b8      	str	r0, [r7, #24]
        break;
 80051ac:	e008      	b.n	80051c0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051b2:	61bb      	str	r3, [r7, #24]
        break;
 80051b4:	e004      	b.n	80051c0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	77bb      	strb	r3, [r7, #30]
        break;
 80051be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d074      	beq.n	80052b0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	005a      	lsls	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	085b      	lsrs	r3, r3, #1
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	2b0f      	cmp	r3, #15
 80051e0:	d916      	bls.n	8005210 <UART_SetConfig+0x400>
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e8:	d212      	bcs.n	8005210 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	f023 030f 	bic.w	r3, r3, #15
 80051f2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	f003 0307 	and.w	r3, r3, #7
 80051fe:	b29a      	uxth	r2, r3
 8005200:	89fb      	ldrh	r3, [r7, #14]
 8005202:	4313      	orrs	r3, r2
 8005204:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	89fa      	ldrh	r2, [r7, #14]
 800520c:	60da      	str	r2, [r3, #12]
 800520e:	e04f      	b.n	80052b0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	77bb      	strb	r3, [r7, #30]
 8005214:	e04c      	b.n	80052b0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005216:	7ffb      	ldrb	r3, [r7, #31]
 8005218:	2b08      	cmp	r3, #8
 800521a:	d828      	bhi.n	800526e <UART_SetConfig+0x45e>
 800521c:	a201      	add	r2, pc, #4	; (adr r2, 8005224 <UART_SetConfig+0x414>)
 800521e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005222:	bf00      	nop
 8005224:	08005249 	.word	0x08005249
 8005228:	08005251 	.word	0x08005251
 800522c:	08005259 	.word	0x08005259
 8005230:	0800526f 	.word	0x0800526f
 8005234:	0800525f 	.word	0x0800525f
 8005238:	0800526f 	.word	0x0800526f
 800523c:	0800526f 	.word	0x0800526f
 8005240:	0800526f 	.word	0x0800526f
 8005244:	08005267 	.word	0x08005267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005248:	f7fe fcac 	bl	8003ba4 <HAL_RCC_GetPCLK1Freq>
 800524c:	61b8      	str	r0, [r7, #24]
        break;
 800524e:	e013      	b.n	8005278 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005250:	f7fe fcbc 	bl	8003bcc <HAL_RCC_GetPCLK2Freq>
 8005254:	61b8      	str	r0, [r7, #24]
        break;
 8005256:	e00f      	b.n	8005278 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005258:	4b1d      	ldr	r3, [pc, #116]	; (80052d0 <UART_SetConfig+0x4c0>)
 800525a:	61bb      	str	r3, [r7, #24]
        break;
 800525c:	e00c      	b.n	8005278 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800525e:	f7fe fbb3 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 8005262:	61b8      	str	r0, [r7, #24]
        break;
 8005264:	e008      	b.n	8005278 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800526a:	61bb      	str	r3, [r7, #24]
        break;
 800526c:	e004      	b.n	8005278 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	77bb      	strb	r3, [r7, #30]
        break;
 8005276:	bf00      	nop
    }

    if (pclk != 0U)
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d018      	beq.n	80052b0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	085a      	lsrs	r2, r3, #1
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	441a      	add	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005290:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	2b0f      	cmp	r3, #15
 8005296:	d909      	bls.n	80052ac <UART_SetConfig+0x49c>
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800529e:	d205      	bcs.n	80052ac <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60da      	str	r2, [r3, #12]
 80052aa:	e001      	b.n	80052b0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80052bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3720      	adds	r7, #32
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40007c00 	.word	0x40007c00
 80052cc:	40023800 	.word	0x40023800
 80052d0:	00f42400 	.word	0x00f42400

080052d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d01a      	beq.n	80053ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053d2:	d10a      	bne.n	80053ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	605a      	str	r2, [r3, #4]
  }
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af02      	add	r7, sp, #8
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005428:	f7fc fa1e 	bl	8001868 <HAL_GetTick>
 800542c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b08      	cmp	r3, #8
 800543a:	d10e      	bne.n	800545a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800543c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f817 	bl	800547e <UART_WaitOnFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e00d      	b.n	8005476 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2220      	movs	r2, #32
 800545e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2220      	movs	r2, #32
 8005464:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b09c      	sub	sp, #112	; 0x70
 8005482:	af00      	add	r7, sp, #0
 8005484:	60f8      	str	r0, [r7, #12]
 8005486:	60b9      	str	r1, [r7, #8]
 8005488:	603b      	str	r3, [r7, #0]
 800548a:	4613      	mov	r3, r2
 800548c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800548e:	e0a5      	b.n	80055dc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005496:	f000 80a1 	beq.w	80055dc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549a:	f7fc f9e5 	bl	8001868 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d302      	bcc.n	80054b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80054aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d13e      	bne.n	800552e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80054be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054c4:	667b      	str	r3, [r7, #100]	; 0x64
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80054d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80054dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e6      	bne.n	80054b0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3308      	adds	r3, #8
 80054e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f4:	f023 0301 	bic.w	r3, r3, #1
 80054f8:	663b      	str	r3, [r7, #96]	; 0x60
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3308      	adds	r3, #8
 8005500:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005502:	64ba      	str	r2, [r7, #72]	; 0x48
 8005504:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005508:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e5      	bne.n	80054e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2220      	movs	r2, #32
 800551a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e067      	b.n	80055fe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0304 	and.w	r3, r3, #4
 8005538:	2b00      	cmp	r3, #0
 800553a:	d04f      	beq.n	80055dc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005546:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800554a:	d147      	bne.n	80055dc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005554:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555e:	e853 3f00 	ldrex	r3, [r3]
 8005562:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800556a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	461a      	mov	r2, r3
 8005572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005574:	637b      	str	r3, [r7, #52]	; 0x34
 8005576:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005578:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800557a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800557c:	e841 2300 	strex	r3, r2, [r1]
 8005580:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1e6      	bne.n	8005556 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	3308      	adds	r3, #8
 800558e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	613b      	str	r3, [r7, #16]
   return(result);
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f023 0301 	bic.w	r3, r3, #1
 800559e:	66bb      	str	r3, [r7, #104]	; 0x68
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80055a8:	623a      	str	r2, [r7, #32]
 80055aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	69f9      	ldr	r1, [r7, #28]
 80055ae:	6a3a      	ldr	r2, [r7, #32]
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e5      	bne.n	8005588 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2220      	movs	r2, #32
 80055c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e010      	b.n	80055fe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	69da      	ldr	r2, [r3, #28]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	4013      	ands	r3, r2
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	bf0c      	ite	eq
 80055ec:	2301      	moveq	r3, #1
 80055ee:	2300      	movne	r3, #0
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	461a      	mov	r2, r3
 80055f4:	79fb      	ldrb	r3, [r7, #7]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	f43f af4a 	beq.w	8005490 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055fc:	2300      	movs	r3, #0
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3770      	adds	r7, #112	; 0x70
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
	...

08005608 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005608:	b084      	sub	sp, #16
 800560a:	b580      	push	{r7, lr}
 800560c:	b084      	sub	sp, #16
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	f107 001c 	add.w	r0, r7, #28
 8005616:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800561a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561c:	2b01      	cmp	r3, #1
 800561e:	d126      	bne.n	800566e <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005624:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68da      	ldr	r2, [r3, #12]
 8005630:	4b38      	ldr	r3, [pc, #224]	; (8005714 <USB_CoreInit+0x10c>)
 8005632:	4013      	ands	r3, r2
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	f043 0210 	orr.w	r2, r3, #16
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005652:	2b01      	cmp	r3, #1
 8005654:	d105      	bne.n	8005662 <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f001 fb72 	bl	8006d4c <USB_CoreReset>
 8005668:	4603      	mov	r3, r0
 800566a:	73fb      	strb	r3, [r7, #15]
 800566c:	e03a      	b.n	80056e4 <USB_CoreInit+0xdc>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800566e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005670:	2b03      	cmp	r3, #3
 8005672:	d126      	bne.n	80056c2 <USB_CoreInit+0xba>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005678:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	4b23      	ldr	r3, [pc, #140]	; (8005714 <USB_CoreInit+0x10c>)
 8005686:	4013      	ands	r3, r2
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f023 0210 	bic.w	r2, r3, #16
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80056a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d105      	bne.n	80056b6 <USB_CoreInit+0xae>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f001 fb48 	bl	8006d4c <USB_CoreReset>
 80056bc:	4603      	mov	r3, r0
 80056be:	73fb      	strb	r3, [r7, #15]
 80056c0:	e010      	b.n	80056e4 <USB_CoreInit+0xdc>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f001 fb3c 	bl	8006d4c <USB_CoreReset>
 80056d4:	4603      	mov	r3, r0
 80056d6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056dc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80056e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d10b      	bne.n	8005702 <USB_CoreInit+0xfa>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f043 0206 	orr.w	r2, r3, #6
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f043 0220 	orr.w	r2, r3, #32
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005702:	7bfb      	ldrb	r3, [r7, #15]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800570e:	b004      	add	sp, #16
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	ffbdffbf 	.word	0xffbdffbf

08005718 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	4613      	mov	r3, r2
 8005724:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005726:	79fb      	ldrb	r3, [r7, #7]
 8005728:	2b02      	cmp	r3, #2
 800572a:	d165      	bne.n	80057f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	4a41      	ldr	r2, [pc, #260]	; (8005834 <USB_SetTurnaroundTime+0x11c>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d906      	bls.n	8005742 <USB_SetTurnaroundTime+0x2a>
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	4a40      	ldr	r2, [pc, #256]	; (8005838 <USB_SetTurnaroundTime+0x120>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d202      	bcs.n	8005742 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800573c:	230f      	movs	r3, #15
 800573e:	617b      	str	r3, [r7, #20]
 8005740:	e062      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	4a3c      	ldr	r2, [pc, #240]	; (8005838 <USB_SetTurnaroundTime+0x120>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d306      	bcc.n	8005758 <USB_SetTurnaroundTime+0x40>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	4a3b      	ldr	r2, [pc, #236]	; (800583c <USB_SetTurnaroundTime+0x124>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d202      	bcs.n	8005758 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005752:	230e      	movs	r3, #14
 8005754:	617b      	str	r3, [r7, #20]
 8005756:	e057      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4a38      	ldr	r2, [pc, #224]	; (800583c <USB_SetTurnaroundTime+0x124>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d306      	bcc.n	800576e <USB_SetTurnaroundTime+0x56>
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4a37      	ldr	r2, [pc, #220]	; (8005840 <USB_SetTurnaroundTime+0x128>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d202      	bcs.n	800576e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005768:	230d      	movs	r3, #13
 800576a:	617b      	str	r3, [r7, #20]
 800576c:	e04c      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	4a33      	ldr	r2, [pc, #204]	; (8005840 <USB_SetTurnaroundTime+0x128>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d306      	bcc.n	8005784 <USB_SetTurnaroundTime+0x6c>
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	4a32      	ldr	r2, [pc, #200]	; (8005844 <USB_SetTurnaroundTime+0x12c>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d802      	bhi.n	8005784 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800577e:	230c      	movs	r3, #12
 8005780:	617b      	str	r3, [r7, #20]
 8005782:	e041      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	4a2f      	ldr	r2, [pc, #188]	; (8005844 <USB_SetTurnaroundTime+0x12c>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d906      	bls.n	800579a <USB_SetTurnaroundTime+0x82>
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4a2e      	ldr	r2, [pc, #184]	; (8005848 <USB_SetTurnaroundTime+0x130>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d802      	bhi.n	800579a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005794:	230b      	movs	r3, #11
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	e036      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	4a2a      	ldr	r2, [pc, #168]	; (8005848 <USB_SetTurnaroundTime+0x130>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d906      	bls.n	80057b0 <USB_SetTurnaroundTime+0x98>
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	4a29      	ldr	r2, [pc, #164]	; (800584c <USB_SetTurnaroundTime+0x134>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d802      	bhi.n	80057b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80057aa:	230a      	movs	r3, #10
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	e02b      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4a26      	ldr	r2, [pc, #152]	; (800584c <USB_SetTurnaroundTime+0x134>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d906      	bls.n	80057c6 <USB_SetTurnaroundTime+0xae>
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4a25      	ldr	r2, [pc, #148]	; (8005850 <USB_SetTurnaroundTime+0x138>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d202      	bcs.n	80057c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80057c0:	2309      	movs	r3, #9
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e020      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4a21      	ldr	r2, [pc, #132]	; (8005850 <USB_SetTurnaroundTime+0x138>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d306      	bcc.n	80057dc <USB_SetTurnaroundTime+0xc4>
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	4a20      	ldr	r2, [pc, #128]	; (8005854 <USB_SetTurnaroundTime+0x13c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d802      	bhi.n	80057dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80057d6:	2308      	movs	r3, #8
 80057d8:	617b      	str	r3, [r7, #20]
 80057da:	e015      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4a1d      	ldr	r2, [pc, #116]	; (8005854 <USB_SetTurnaroundTime+0x13c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d906      	bls.n	80057f2 <USB_SetTurnaroundTime+0xda>
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	4a1c      	ldr	r2, [pc, #112]	; (8005858 <USB_SetTurnaroundTime+0x140>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d202      	bcs.n	80057f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80057ec:	2307      	movs	r3, #7
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	e00a      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80057f2:	2306      	movs	r3, #6
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	e007      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80057f8:	79fb      	ldrb	r3, [r7, #7]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80057fe:	2309      	movs	r3, #9
 8005800:	617b      	str	r3, [r7, #20]
 8005802:	e001      	b.n	8005808 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005804:	2309      	movs	r3, #9
 8005806:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	68da      	ldr	r2, [r3, #12]
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	029b      	lsls	r3, r3, #10
 800581c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	00d8acbf 	.word	0x00d8acbf
 8005838:	00e4e1c0 	.word	0x00e4e1c0
 800583c:	00f42400 	.word	0x00f42400
 8005840:	01067380 	.word	0x01067380
 8005844:	011a499f 	.word	0x011a499f
 8005848:	01312cff 	.word	0x01312cff
 800584c:	014ca43f 	.word	0x014ca43f
 8005850:	016e3600 	.word	0x016e3600
 8005854:	01a6ab1f 	.word	0x01a6ab1f
 8005858:	01e84800 	.word	0x01e84800

0800585c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f043 0201 	orr.w	r2, r3, #1
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800587e:	b480      	push	{r7}
 8005880:	b083      	sub	sp, #12
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f023 0201 	bic.w	r2, r3, #1
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80058ac:	2300      	movs	r3, #0
 80058ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80058bc:	78fb      	ldrb	r3, [r7, #3]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d115      	bne.n	80058ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80058ce:	2001      	movs	r0, #1
 80058d0:	f7fb ffd6 	bl	8001880 <HAL_Delay>
      ms++;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3301      	adds	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f001 f9a5 	bl	8006c2a <USB_GetMode>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d01e      	beq.n	8005924 <USB_SetCurrentMode+0x84>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2b31      	cmp	r3, #49	; 0x31
 80058ea:	d9f0      	bls.n	80058ce <USB_SetCurrentMode+0x2e>
 80058ec:	e01a      	b.n	8005924 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80058ee:	78fb      	ldrb	r3, [r7, #3]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d115      	bne.n	8005920 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005900:	2001      	movs	r0, #1
 8005902:	f7fb ffbd 	bl	8001880 <HAL_Delay>
      ms++;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	3301      	adds	r3, #1
 800590a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f001 f98c 	bl	8006c2a <USB_GetMode>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d005      	beq.n	8005924 <USB_SetCurrentMode+0x84>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2b31      	cmp	r3, #49	; 0x31
 800591c:	d9f0      	bls.n	8005900 <USB_SetCurrentMode+0x60>
 800591e:	e001      	b.n	8005924 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e005      	b.n	8005930 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b32      	cmp	r3, #50	; 0x32
 8005928:	d101      	bne.n	800592e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e000      	b.n	8005930 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005938:	b084      	sub	sp, #16
 800593a:	b580      	push	{r7, lr}
 800593c:	b086      	sub	sp, #24
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
 8005942:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005946:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005952:	2300      	movs	r3, #0
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	e009      	b.n	800596c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	3340      	adds	r3, #64	; 0x40
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	2200      	movs	r2, #0
 8005964:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	3301      	adds	r3, #1
 800596a:	613b      	str	r3, [r7, #16]
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	2b0e      	cmp	r3, #14
 8005970:	d9f2      	bls.n	8005958 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005972:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005974:	2b00      	cmp	r3, #0
 8005976:	d11c      	bne.n	80059b2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005986:	f043 0302 	orr.w	r3, r3, #2
 800598a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005990:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	e005      	b.n	80059be <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80059c4:	461a      	mov	r2, r3
 80059c6:	2300      	movs	r3, #0
 80059c8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d0:	4619      	mov	r1, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d8:	461a      	mov	r2, r3
 80059da:	680b      	ldr	r3, [r1, #0]
 80059dc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80059de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d10c      	bne.n	80059fe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d104      	bne.n	80059f4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80059ea:	2100      	movs	r1, #0
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f971 	bl	8005cd4 <USB_SetDevSpeed>
 80059f2:	e018      	b.n	8005a26 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80059f4:	2101      	movs	r1, #1
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 f96c 	bl	8005cd4 <USB_SetDevSpeed>
 80059fc:	e013      	b.n	8005a26 <USB_DevInit+0xee>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80059fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d10c      	bne.n	8005a1e <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d104      	bne.n	8005a14 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f961 	bl	8005cd4 <USB_SetDevSpeed>
 8005a12:	e008      	b.n	8005a26 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005a14:	2101      	movs	r1, #1
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f95c 	bl	8005cd4 <USB_SetDevSpeed>
 8005a1c:	e003      	b.n	8005a26 <USB_DevInit+0xee>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a1e:	2103      	movs	r1, #3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f957 	bl	8005cd4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a26:	2110      	movs	r1, #16
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 f8f3 	bl	8005c14 <USB_FlushTxFifo>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f91d 	bl	8005c78 <USB_FlushRxFifo>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	461a      	mov	r2, r3
 8005a50:	2300      	movs	r3, #0
 8005a52:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a66:	461a      	mov	r2, r3
 8005a68:	2300      	movs	r3, #0
 8005a6a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	613b      	str	r3, [r7, #16]
 8005a70:	e043      	b.n	8005afa <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	015a      	lsls	r2, r3, #5
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	4413      	add	r3, r2
 8005a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a88:	d118      	bne.n	8005abc <USB_DevInit+0x184>
    {
      if (i == 0U)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10a      	bne.n	8005aa6 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	e013      	b.n	8005ace <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	e008      	b.n	8005ace <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ac8:	461a      	mov	r2, r3
 8005aca:	2300      	movs	r3, #0
 8005acc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	015a      	lsls	r2, r3, #5
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ada:	461a      	mov	r2, r3
 8005adc:	2300      	movs	r3, #0
 8005ade:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aec:	461a      	mov	r2, r3
 8005aee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005af2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	3301      	adds	r3, #1
 8005af8:	613b      	str	r3, [r7, #16]
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d3b7      	bcc.n	8005a72 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b02:	2300      	movs	r3, #0
 8005b04:	613b      	str	r3, [r7, #16]
 8005b06:	e043      	b.n	8005b90 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b1e:	d118      	bne.n	8005b52 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10a      	bne.n	8005b3c <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b32:	461a      	mov	r2, r3
 8005b34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	e013      	b.n	8005b64 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	015a      	lsls	r2, r3, #5
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4413      	add	r3, r2
 8005b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b4e:	6013      	str	r3, [r2, #0]
 8005b50:	e008      	b.n	8005b64 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b5e:	461a      	mov	r2, r3
 8005b60:	2300      	movs	r3, #0
 8005b62:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	015a      	lsls	r2, r3, #5
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b70:	461a      	mov	r2, r3
 8005b72:	2300      	movs	r3, #0
 8005b74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b82:	461a      	mov	r2, r3
 8005b84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	613b      	str	r3, [r7, #16]
 8005b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d3b7      	bcc.n	8005b08 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ba6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005baa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005bb8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d105      	bne.n	8005bcc <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	f043 0210 	orr.w	r2, r3, #16
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	699a      	ldr	r2, [r3, #24]
 8005bd0:	4b0e      	ldr	r3, [pc, #56]	; (8005c0c <USB_DevInit+0x2d4>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d005      	beq.n	8005bea <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f043 0208 	orr.w	r2, r3, #8
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d105      	bne.n	8005bfc <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699a      	ldr	r2, [r3, #24]
 8005bf4:	4b06      	ldr	r3, [pc, #24]	; (8005c10 <USB_DevInit+0x2d8>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3718      	adds	r7, #24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c08:	b004      	add	sp, #16
 8005c0a:	4770      	bx	lr
 8005c0c:	803c3800 	.word	0x803c3800
 8005c10:	40000004 	.word	0x40000004

08005c14 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	3301      	adds	r3, #1
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	4a12      	ldr	r2, [pc, #72]	; (8005c74 <USB_FlushTxFifo+0x60>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d901      	bls.n	8005c32 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e01a      	b.n	8005c68 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	daf3      	bge.n	8005c22 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	019b      	lsls	r3, r3, #6
 8005c42:	f043 0220 	orr.w	r2, r3, #32
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	4a08      	ldr	r2, [pc, #32]	; (8005c74 <USB_FlushTxFifo+0x60>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d901      	bls.n	8005c5a <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e006      	b.n	8005c68 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	f003 0320 	and.w	r3, r3, #32
 8005c62:	2b20      	cmp	r3, #32
 8005c64:	d0f1      	beq.n	8005c4a <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	00030d40 	.word	0x00030d40

08005c78 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	3301      	adds	r3, #1
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <USB_FlushRxFifo+0x58>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d901      	bls.n	8005c94 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e017      	b.n	8005cc4 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	daf3      	bge.n	8005c84 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2210      	movs	r2, #16
 8005ca4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	4a08      	ldr	r2, [pc, #32]	; (8005cd0 <USB_FlushRxFifo+0x58>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d901      	bls.n	8005cb6 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e006      	b.n	8005cc4 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	f003 0310 	and.w	r3, r3, #16
 8005cbe:	2b10      	cmp	r3, #16
 8005cc0:	d0f1      	beq.n	8005ca6 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	00030d40 	.word	0x00030d40

08005cd4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	460b      	mov	r3, r1
 8005cde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	78fb      	ldrb	r3, [r7, #3]
 8005cee:	68f9      	ldr	r1, [r7, #12]
 8005cf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b087      	sub	sp, #28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 0306 	and.w	r3, r3, #6
 8005d1e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d102      	bne.n	8005d2c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005d26:	2300      	movs	r3, #0
 8005d28:	75fb      	strb	r3, [r7, #23]
 8005d2a:	e00a      	b.n	8005d42 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d002      	beq.n	8005d38 <USB_GetDevSpeed+0x32>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2b06      	cmp	r3, #6
 8005d36:	d102      	bne.n	8005d3e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005d38:	2302      	movs	r3, #2
 8005d3a:	75fb      	strb	r3, [r7, #23]
 8005d3c:	e001      	b.n	8005d42 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005d3e:	230f      	movs	r3, #15
 8005d40:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	785b      	ldrb	r3, [r3, #1]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d139      	bne.n	8005de0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d72:	69da      	ldr	r2, [r3, #28]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	f003 030f 	and.w	r3, r3, #15
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	68f9      	ldr	r1, [r7, #12]
 8005d86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	015a      	lsls	r2, r3, #5
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	4413      	add	r3, r2
 8005d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d153      	bne.n	8005e4c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	78db      	ldrb	r3, [r3, #3]
 8005dbe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005dc0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	059b      	lsls	r3, r3, #22
 8005dc6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	0159      	lsls	r1, r3, #5
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	440b      	add	r3, r1
 8005dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4b20      	ldr	r3, [pc, #128]	; (8005e5c <USB_ActivateEndpoint+0x10c>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	600b      	str	r3, [r1, #0]
 8005dde:	e035      	b.n	8005e4c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	f003 030f 	and.w	r3, r3, #15
 8005df0:	2101      	movs	r1, #1
 8005df2:	fa01 f303 	lsl.w	r3, r1, r3
 8005df6:	041b      	lsls	r3, r3, #16
 8005df8:	68f9      	ldr	r1, [r7, #12]
 8005dfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d119      	bne.n	8005e4c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	78db      	ldrb	r3, [r3, #3]
 8005e32:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e34:	430b      	orrs	r3, r1
 8005e36:	431a      	orrs	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	0159      	lsls	r1, r3, #5
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	440b      	add	r3, r1
 8005e40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e44:	4619      	mov	r1, r3
 8005e46:	4b05      	ldr	r3, [pc, #20]	; (8005e5c <USB_ActivateEndpoint+0x10c>)
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	10008000 	.word	0x10008000

08005e60 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	785b      	ldrb	r3, [r3, #1]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d161      	bne.n	8005f40 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e92:	d11f      	bne.n	8005ed4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	0151      	lsls	r1, r2, #5
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	440a      	add	r2, r1
 8005eaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005eae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005eb2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	0151      	lsls	r1, r2, #5
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	440a      	add	r2, r1
 8005eca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ece:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ed2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	43db      	mvns	r3, r3
 8005eee:	68f9      	ldr	r1, [r7, #12]
 8005ef0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	f003 030f 	and.w	r3, r3, #15
 8005f08:	2101      	movs	r1, #1
 8005f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	43db      	mvns	r3, r3
 8005f12:	68f9      	ldr	r1, [r7, #12]
 8005f14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f18:	4013      	ands	r3, r2
 8005f1a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	015a      	lsls	r2, r3, #5
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	4413      	add	r3, r2
 8005f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	0159      	lsls	r1, r3, #5
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	440b      	add	r3, r1
 8005f32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f36:	4619      	mov	r1, r3
 8005f38:	4b35      	ldr	r3, [pc, #212]	; (8006010 <USB_DeactivateEndpoint+0x1b0>)
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	600b      	str	r3, [r1, #0]
 8005f3e:	e060      	b.n	8006002 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	015a      	lsls	r2, r3, #5
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	4413      	add	r3, r2
 8005f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f56:	d11f      	bne.n	8005f98 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	0151      	lsls	r1, r2, #5
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	440a      	add	r2, r1
 8005f6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005f76:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	0151      	lsls	r1, r2, #5
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	440a      	add	r2, r1
 8005f8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	2101      	movs	r1, #1
 8005faa:	fa01 f303 	lsl.w	r3, r1, r3
 8005fae:	041b      	lsls	r3, r3, #16
 8005fb0:	43db      	mvns	r3, r3
 8005fb2:	68f9      	ldr	r1, [r7, #12]
 8005fb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005fb8:	4013      	ands	r3, r2
 8005fba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fc2:	69da      	ldr	r2, [r3, #28]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	f003 030f 	and.w	r3, r3, #15
 8005fcc:	2101      	movs	r1, #1
 8005fce:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd2:	041b      	lsls	r3, r3, #16
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	68f9      	ldr	r1, [r7, #12]
 8005fd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005fdc:	4013      	ands	r3, r2
 8005fde:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	0159      	lsls	r1, r3, #5
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	440b      	add	r3, r1
 8005ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4b05      	ldr	r3, [pc, #20]	; (8006014 <USB_DeactivateEndpoint+0x1b4>)
 8005ffe:	4013      	ands	r3, r2
 8006000:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	ec337800 	.word	0xec337800
 8006014:	eff37800 	.word	0xeff37800

08006018 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	; 0x28
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	4613      	mov	r3, r2
 8006024:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	785b      	ldrb	r3, [r3, #1]
 8006034:	2b01      	cmp	r3, #1
 8006036:	f040 8163 	bne.w	8006300 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d132      	bne.n	80060a8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800604e:	691a      	ldr	r2, [r3, #16]
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	0159      	lsls	r1, r3, #5
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	440b      	add	r3, r1
 8006058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800605c:	4619      	mov	r1, r3
 800605e:	4ba5      	ldr	r3, [pc, #660]	; (80062f4 <USB_EPStartXfer+0x2dc>)
 8006060:	4013      	ands	r3, r2
 8006062:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	015a      	lsls	r2, r3, #5
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	4413      	add	r3, r2
 800606c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	0151      	lsls	r1, r2, #5
 8006076:	69fa      	ldr	r2, [r7, #28]
 8006078:	440a      	add	r2, r1
 800607a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800607e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006082:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006084:	69bb      	ldr	r3, [r7, #24]
 8006086:	015a      	lsls	r2, r3, #5
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	4413      	add	r3, r2
 800608c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	0159      	lsls	r1, r3, #5
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	440b      	add	r3, r1
 800609a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800609e:	4619      	mov	r1, r3
 80060a0:	4b95      	ldr	r3, [pc, #596]	; (80062f8 <USB_EPStartXfer+0x2e0>)
 80060a2:	4013      	ands	r3, r2
 80060a4:	610b      	str	r3, [r1, #16]
 80060a6:	e074      	b.n	8006192 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	0159      	lsls	r1, r3, #5
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	440b      	add	r3, r1
 80060be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060c2:	4619      	mov	r1, r3
 80060c4:	4b8c      	ldr	r3, [pc, #560]	; (80062f8 <USB_EPStartXfer+0x2e0>)
 80060c6:	4013      	ands	r3, r2
 80060c8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	0159      	lsls	r1, r3, #5
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	440b      	add	r3, r1
 80060e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060e4:	4619      	mov	r1, r3
 80060e6:	4b83      	ldr	r3, [pc, #524]	; (80062f4 <USB_EPStartXfer+0x2dc>)
 80060e8:	4013      	ands	r3, r2
 80060ea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	015a      	lsls	r2, r3, #5
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	4413      	add	r3, r2
 80060f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060f8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	6959      	ldr	r1, [r3, #20]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	440b      	add	r3, r1
 8006104:	1e59      	subs	r1, r3, #1
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	fbb1 f3f3 	udiv	r3, r1, r3
 800610e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006110:	4b7a      	ldr	r3, [pc, #488]	; (80062fc <USB_EPStartXfer+0x2e4>)
 8006112:	400b      	ands	r3, r1
 8006114:	69b9      	ldr	r1, [r7, #24]
 8006116:	0148      	lsls	r0, r1, #5
 8006118:	69f9      	ldr	r1, [r7, #28]
 800611a:	4401      	add	r1, r0
 800611c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006120:	4313      	orrs	r3, r2
 8006122:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	4413      	add	r3, r2
 800612c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006130:	691a      	ldr	r2, [r3, #16]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800613a:	69b9      	ldr	r1, [r7, #24]
 800613c:	0148      	lsls	r0, r1, #5
 800613e:	69f9      	ldr	r1, [r7, #28]
 8006140:	4401      	add	r1, r0
 8006142:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006146:	4313      	orrs	r3, r2
 8006148:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	78db      	ldrb	r3, [r3, #3]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d11f      	bne.n	8006192 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	015a      	lsls	r2, r3, #5
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	4413      	add	r3, r2
 800615a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	0151      	lsls	r1, r2, #5
 8006164:	69fa      	ldr	r2, [r7, #28]
 8006166:	440a      	add	r2, r1
 8006168:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800616c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006170:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	4413      	add	r3, r2
 800617a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	0151      	lsls	r1, r2, #5
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	440a      	add	r2, r1
 8006188:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800618c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006190:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006192:	79fb      	ldrb	r3, [r7, #7]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d14b      	bne.n	8006230 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d009      	beq.n	80061b4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	015a      	lsls	r2, r3, #5
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ac:	461a      	mov	r2, r3
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	78db      	ldrb	r3, [r3, #3]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d128      	bne.n	800620e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d110      	bne.n	80061ee <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	015a      	lsls	r2, r3, #5
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	4413      	add	r3, r2
 80061d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	0151      	lsls	r1, r2, #5
 80061de:	69fa      	ldr	r2, [r7, #28]
 80061e0:	440a      	add	r2, r1
 80061e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80061ea:	6013      	str	r3, [r2, #0]
 80061ec:	e00f      	b.n	800620e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	015a      	lsls	r2, r3, #5
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	4413      	add	r3, r2
 80061f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	0151      	lsls	r1, r2, #5
 8006200:	69fa      	ldr	r2, [r7, #28]
 8006202:	440a      	add	r2, r1
 8006204:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	4413      	add	r3, r2
 8006216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	0151      	lsls	r1, r2, #5
 8006220:	69fa      	ldr	r2, [r7, #28]
 8006222:	440a      	add	r2, r1
 8006224:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006228:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800622c:	6013      	str	r3, [r2, #0]
 800622e:	e133      	b.n	8006498 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	69ba      	ldr	r2, [r7, #24]
 8006240:	0151      	lsls	r1, r2, #5
 8006242:	69fa      	ldr	r2, [r7, #28]
 8006244:	440a      	add	r2, r1
 8006246:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800624a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800624e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	78db      	ldrb	r3, [r3, #3]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d015      	beq.n	8006284 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 811b 	beq.w	8006498 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006268:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	f003 030f 	and.w	r3, r3, #15
 8006272:	2101      	movs	r1, #1
 8006274:	fa01 f303 	lsl.w	r3, r1, r3
 8006278:	69f9      	ldr	r1, [r7, #28]
 800627a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800627e:	4313      	orrs	r3, r2
 8006280:	634b      	str	r3, [r1, #52]	; 0x34
 8006282:	e109      	b.n	8006498 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d110      	bne.n	80062b6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	4413      	add	r3, r2
 800629c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	0151      	lsls	r1, r2, #5
 80062a6:	69fa      	ldr	r2, [r7, #28]
 80062a8:	440a      	add	r2, r1
 80062aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	e00f      	b.n	80062d6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	015a      	lsls	r2, r3, #5
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	4413      	add	r3, r2
 80062be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69ba      	ldr	r2, [r7, #24]
 80062c6:	0151      	lsls	r1, r2, #5
 80062c8:	69fa      	ldr	r2, [r7, #28]
 80062ca:	440a      	add	r2, r1
 80062cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062d4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	68d9      	ldr	r1, [r3, #12]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	781a      	ldrb	r2, [r3, #0]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	b298      	uxth	r0, r3
 80062e4:	79fb      	ldrb	r3, [r7, #7]
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	4603      	mov	r3, r0
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fa38 	bl	8006760 <USB_WritePacket>
 80062f0:	e0d2      	b.n	8006498 <USB_EPStartXfer+0x480>
 80062f2:	bf00      	nop
 80062f4:	e007ffff 	.word	0xe007ffff
 80062f8:	fff80000 	.word	0xfff80000
 80062fc:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800630c:	691a      	ldr	r2, [r3, #16]
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	0159      	lsls	r1, r3, #5
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	440b      	add	r3, r1
 8006316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800631a:	4619      	mov	r1, r3
 800631c:	4b61      	ldr	r3, [pc, #388]	; (80064a4 <USB_EPStartXfer+0x48c>)
 800631e:	4013      	ands	r3, r2
 8006320:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800632e:	691a      	ldr	r2, [r3, #16]
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	0159      	lsls	r1, r3, #5
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	440b      	add	r3, r1
 8006338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800633c:	4619      	mov	r1, r3
 800633e:	4b5a      	ldr	r3, [pc, #360]	; (80064a8 <USB_EPStartXfer+0x490>)
 8006340:	4013      	ands	r3, r2
 8006342:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d123      	bne.n	8006394 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	015a      	lsls	r2, r3, #5
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	4413      	add	r3, r2
 8006354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006358:	691a      	ldr	r2, [r3, #16]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006362:	69b9      	ldr	r1, [r7, #24]
 8006364:	0148      	lsls	r0, r1, #5
 8006366:	69f9      	ldr	r1, [r7, #28]
 8006368:	4401      	add	r1, r0
 800636a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800636e:	4313      	orrs	r3, r2
 8006370:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	015a      	lsls	r2, r3, #5
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	4413      	add	r3, r2
 800637a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	0151      	lsls	r1, r2, #5
 8006384:	69fa      	ldr	r2, [r7, #28]
 8006386:	440a      	add	r2, r1
 8006388:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800638c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006390:	6113      	str	r3, [r2, #16]
 8006392:	e033      	b.n	80063fc <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	695a      	ldr	r2, [r3, #20]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	4413      	add	r3, r2
 800639e:	1e5a      	subs	r2, r3, #1
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063a8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	015a      	lsls	r2, r3, #5
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	4413      	add	r3, r2
 80063b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	8afb      	ldrh	r3, [r7, #22]
 80063ba:	04d9      	lsls	r1, r3, #19
 80063bc:	4b3b      	ldr	r3, [pc, #236]	; (80064ac <USB_EPStartXfer+0x494>)
 80063be:	400b      	ands	r3, r1
 80063c0:	69b9      	ldr	r1, [r7, #24]
 80063c2:	0148      	lsls	r0, r1, #5
 80063c4:	69f9      	ldr	r1, [r7, #28]
 80063c6:	4401      	add	r1, r0
 80063c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80063cc:	4313      	orrs	r3, r2
 80063ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	8af9      	ldrh	r1, [r7, #22]
 80063e4:	fb01 f303 	mul.w	r3, r1, r3
 80063e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	0148      	lsls	r0, r1, #5
 80063f0:	69f9      	ldr	r1, [r7, #28]
 80063f2:	4401      	add	r1, r0
 80063f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80063f8:	4313      	orrs	r3, r2
 80063fa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80063fc:	79fb      	ldrb	r3, [r7, #7]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d10d      	bne.n	800641e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	68d9      	ldr	r1, [r3, #12]
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	015a      	lsls	r2, r3, #5
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	4413      	add	r3, r2
 8006416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800641a:	460a      	mov	r2, r1
 800641c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	78db      	ldrb	r3, [r3, #3]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d128      	bne.n	8006478 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006432:	2b00      	cmp	r3, #0
 8006434:	d110      	bne.n	8006458 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	015a      	lsls	r2, r3, #5
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	4413      	add	r3, r2
 800643e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	0151      	lsls	r1, r2, #5
 8006448:	69fa      	ldr	r2, [r7, #28]
 800644a:	440a      	add	r2, r1
 800644c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006450:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006454:	6013      	str	r3, [r2, #0]
 8006456:	e00f      	b.n	8006478 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	4413      	add	r3, r2
 8006460:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	69fa      	ldr	r2, [r7, #28]
 800646c:	440a      	add	r2, r1
 800646e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006476:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	015a      	lsls	r2, r3, #5
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	4413      	add	r3, r2
 8006480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	69ba      	ldr	r2, [r7, #24]
 8006488:	0151      	lsls	r1, r2, #5
 800648a:	69fa      	ldr	r2, [r7, #28]
 800648c:	440a      	add	r2, r1
 800648e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006492:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006496:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3720      	adds	r7, #32
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	fff80000 	.word	0xfff80000
 80064a8:	e007ffff 	.word	0xe007ffff
 80064ac:	1ff80000 	.word	0x1ff80000

080064b0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b087      	sub	sp, #28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	4613      	mov	r3, r2
 80064bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	785b      	ldrb	r3, [r3, #1]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	f040 80cd 	bne.w	800666c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d132      	bne.n	8006540 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	015a      	lsls	r2, r3, #5
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	4413      	add	r3, r2
 80064e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064e6:	691a      	ldr	r2, [r3, #16]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	0159      	lsls	r1, r3, #5
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	440b      	add	r3, r1
 80064f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064f4:	4619      	mov	r1, r3
 80064f6:	4b98      	ldr	r3, [pc, #608]	; (8006758 <USB_EP0StartXfer+0x2a8>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	0151      	lsls	r1, r2, #5
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	440a      	add	r2, r1
 8006512:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006516:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800651a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006528:	691a      	ldr	r2, [r3, #16]
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	0159      	lsls	r1, r3, #5
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	440b      	add	r3, r1
 8006532:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006536:	4619      	mov	r1, r3
 8006538:	4b88      	ldr	r3, [pc, #544]	; (800675c <USB_EP0StartXfer+0x2ac>)
 800653a:	4013      	ands	r3, r2
 800653c:	610b      	str	r3, [r1, #16]
 800653e:	e04e      	b.n	80065de <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	015a      	lsls	r2, r3, #5
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	4413      	add	r3, r2
 8006548:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800654c:	691a      	ldr	r2, [r3, #16]
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	0159      	lsls	r1, r3, #5
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	440b      	add	r3, r1
 8006556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800655a:	4619      	mov	r1, r3
 800655c:	4b7f      	ldr	r3, [pc, #508]	; (800675c <USB_EP0StartXfer+0x2ac>)
 800655e:	4013      	ands	r3, r2
 8006560:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	4413      	add	r3, r2
 800656a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800656e:	691a      	ldr	r2, [r3, #16]
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	0159      	lsls	r1, r3, #5
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	440b      	add	r3, r1
 8006578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800657c:	4619      	mov	r1, r3
 800657e:	4b76      	ldr	r3, [pc, #472]	; (8006758 <USB_EP0StartXfer+0x2a8>)
 8006580:	4013      	ands	r3, r2
 8006582:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	695a      	ldr	r2, [r3, #20]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	429a      	cmp	r2, r3
 800658e:	d903      	bls.n	8006598 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	689a      	ldr	r2, [r3, #8]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	693a      	ldr	r2, [r7, #16]
 80065a8:	0151      	lsls	r1, r2, #5
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	440a      	add	r2, r1
 80065ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80065b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	015a      	lsls	r2, r3, #5
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	4413      	add	r3, r2
 80065c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065c4:	691a      	ldr	r2, [r3, #16]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065ce:	6939      	ldr	r1, [r7, #16]
 80065d0:	0148      	lsls	r0, r1, #5
 80065d2:	6979      	ldr	r1, [r7, #20]
 80065d4:	4401      	add	r1, r0
 80065d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80065da:	4313      	orrs	r3, r2
 80065dc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80065de:	79fb      	ldrb	r3, [r7, #7]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d11e      	bne.n	8006622 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d009      	beq.n	8006600 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	015a      	lsls	r2, r3, #5
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	4413      	add	r3, r2
 80065f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065f8:	461a      	mov	r2, r3
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	0151      	lsls	r1, r2, #5
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	440a      	add	r2, r1
 8006616:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800661a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800661e:	6013      	str	r3, [r2, #0]
 8006620:	e092      	b.n	8006748 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	0151      	lsls	r1, r2, #5
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	440a      	add	r2, r1
 8006638:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800663c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006640:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d07e      	beq.n	8006748 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	f003 030f 	and.w	r3, r3, #15
 800665a:	2101      	movs	r1, #1
 800665c:	fa01 f303 	lsl.w	r3, r1, r3
 8006660:	6979      	ldr	r1, [r7, #20]
 8006662:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006666:	4313      	orrs	r3, r2
 8006668:	634b      	str	r3, [r1, #52]	; 0x34
 800666a:	e06d      	b.n	8006748 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	4413      	add	r3, r2
 8006674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006678:	691a      	ldr	r2, [r3, #16]
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	0159      	lsls	r1, r3, #5
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	440b      	add	r3, r1
 8006682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006686:	4619      	mov	r1, r3
 8006688:	4b34      	ldr	r3, [pc, #208]	; (800675c <USB_EP0StartXfer+0x2ac>)
 800668a:	4013      	ands	r3, r2
 800668c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	015a      	lsls	r2, r3, #5
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	4413      	add	r3, r2
 8006696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800669a:	691a      	ldr	r2, [r3, #16]
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	0159      	lsls	r1, r3, #5
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	440b      	add	r3, r1
 80066a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a8:	4619      	mov	r1, r3
 80066aa:	4b2b      	ldr	r3, [pc, #172]	; (8006758 <USB_EP0StartXfer+0x2a8>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	695b      	ldr	r3, [r3, #20]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d003      	beq.n	80066c0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	689a      	ldr	r2, [r3, #8]
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	0151      	lsls	r1, r2, #5
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	440a      	add	r2, r1
 80066d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ec:	691a      	ldr	r2, [r3, #16]
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066f6:	6939      	ldr	r1, [r7, #16]
 80066f8:	0148      	lsls	r0, r1, #5
 80066fa:	6979      	ldr	r1, [r7, #20]
 80066fc:	4401      	add	r1, r0
 80066fe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006702:	4313      	orrs	r3, r2
 8006704:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006706:	79fb      	ldrb	r3, [r7, #7]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d10d      	bne.n	8006728 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d009      	beq.n	8006728 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	68d9      	ldr	r1, [r3, #12]
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006724:	460a      	mov	r2, r1
 8006726:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	015a      	lsls	r2, r3, #5
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	4413      	add	r3, r2
 8006730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	0151      	lsls	r1, r2, #5
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	440a      	add	r2, r1
 800673e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006742:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006746:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	371c      	adds	r7, #28
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	e007ffff 	.word	0xe007ffff
 800675c:	fff80000 	.word	0xfff80000

08006760 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006760:	b480      	push	{r7}
 8006762:	b089      	sub	sp, #36	; 0x24
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	4611      	mov	r1, r2
 800676c:	461a      	mov	r2, r3
 800676e:	460b      	mov	r3, r1
 8006770:	71fb      	strb	r3, [r7, #7]
 8006772:	4613      	mov	r3, r2
 8006774:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800677e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006782:	2b00      	cmp	r3, #0
 8006784:	d123      	bne.n	80067ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006786:	88bb      	ldrh	r3, [r7, #4]
 8006788:	3303      	adds	r3, #3
 800678a:	089b      	lsrs	r3, r3, #2
 800678c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800678e:	2300      	movs	r3, #0
 8006790:	61bb      	str	r3, [r7, #24]
 8006792:	e018      	b.n	80067c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006794:	79fb      	ldrb	r3, [r7, #7]
 8006796:	031a      	lsls	r2, r3, #12
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	4413      	add	r3, r2
 800679c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067a0:	461a      	mov	r2, r3
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	3301      	adds	r3, #1
 80067ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	3301      	adds	r3, #1
 80067b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	3301      	adds	r3, #1
 80067b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	3301      	adds	r3, #1
 80067be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	3301      	adds	r3, #1
 80067c4:	61bb      	str	r3, [r7, #24]
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d3e2      	bcc.n	8006794 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3724      	adds	r7, #36	; 0x24
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80067dc:	b480      	push	{r7}
 80067de:	b08b      	sub	sp, #44	; 0x2c
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	4613      	mov	r3, r2
 80067e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80067f2:	88fb      	ldrh	r3, [r7, #6]
 80067f4:	089b      	lsrs	r3, r3, #2
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80067fa:	88fb      	ldrh	r3, [r7, #6]
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006802:	2300      	movs	r3, #0
 8006804:	623b      	str	r3, [r7, #32]
 8006806:	e014      	b.n	8006832 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006812:	601a      	str	r2, [r3, #0]
    pDest++;
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	3301      	adds	r3, #1
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	3301      	adds	r3, #1
 800681e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006822:	3301      	adds	r3, #1
 8006824:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006828:	3301      	adds	r3, #1
 800682a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	3301      	adds	r3, #1
 8006830:	623b      	str	r3, [r7, #32]
 8006832:	6a3a      	ldr	r2, [r7, #32]
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	429a      	cmp	r2, r3
 8006838:	d3e6      	bcc.n	8006808 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800683a:	8bfb      	ldrh	r3, [r7, #30]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01e      	beq.n	800687e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006840:	2300      	movs	r3, #0
 8006842:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800684a:	461a      	mov	r2, r3
 800684c:	f107 0310 	add.w	r3, r7, #16
 8006850:	6812      	ldr	r2, [r2, #0]
 8006852:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	6a3b      	ldr	r3, [r7, #32]
 8006858:	b2db      	uxtb	r3, r3
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	fa22 f303 	lsr.w	r3, r2, r3
 8006860:	b2da      	uxtb	r2, r3
 8006862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006864:	701a      	strb	r2, [r3, #0]
      i++;
 8006866:	6a3b      	ldr	r3, [r7, #32]
 8006868:	3301      	adds	r3, #1
 800686a:	623b      	str	r3, [r7, #32]
      pDest++;
 800686c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686e:	3301      	adds	r3, #1
 8006870:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006872:	8bfb      	ldrh	r3, [r7, #30]
 8006874:	3b01      	subs	r3, #1
 8006876:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006878:	8bfb      	ldrh	r3, [r7, #30]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1ea      	bne.n	8006854 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006880:	4618      	mov	r0, r3
 8006882:	372c      	adds	r7, #44	; 0x2c
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	785b      	ldrb	r3, [r3, #1]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d12c      	bne.n	8006902 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	015a      	lsls	r2, r3, #5
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	4413      	add	r3, r2
 80068b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	db12      	blt.n	80068e0 <USB_EPSetStall+0x54>
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00f      	beq.n	80068e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	015a      	lsls	r2, r3, #5
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4413      	add	r3, r2
 80068c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	0151      	lsls	r1, r2, #5
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	440a      	add	r2, r1
 80068d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80068de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	015a      	lsls	r2, r3, #5
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	4413      	add	r3, r2
 80068e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68ba      	ldr	r2, [r7, #8]
 80068f0:	0151      	lsls	r1, r2, #5
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	440a      	add	r2, r1
 80068f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	e02b      	b.n	800695a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	015a      	lsls	r2, r3, #5
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	4413      	add	r3, r2
 800690a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	db12      	blt.n	800693a <USB_EPSetStall+0xae>
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00f      	beq.n	800693a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	015a      	lsls	r2, r3, #5
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	4413      	add	r3, r2
 8006922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	0151      	lsls	r1, r2, #5
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	440a      	add	r2, r1
 8006930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006934:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006938:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	0151      	lsls	r1, r2, #5
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	440a      	add	r2, r1
 8006950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006954:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006958:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	785b      	ldrb	r3, [r3, #1]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d128      	bne.n	80069d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	0151      	lsls	r1, r2, #5
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	440a      	add	r2, r1
 800699a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800699e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80069a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	78db      	ldrb	r3, [r3, #3]
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d003      	beq.n	80069b4 <USB_EPClearStall+0x4c>
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	78db      	ldrb	r3, [r3, #3]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d138      	bne.n	8006a26 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	0151      	lsls	r1, r2, #5
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	440a      	add	r2, r1
 80069ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	e027      	b.n	8006a26 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	0151      	lsls	r1, r2, #5
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	440a      	add	r2, r1
 80069ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80069f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	78db      	ldrb	r3, [r3, #3]
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d003      	beq.n	8006a06 <USB_EPClearStall+0x9e>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	78db      	ldrb	r3, [r3, #3]
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d10f      	bne.n	8006a26 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	015a      	lsls	r2, r3, #5
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	0151      	lsls	r1, r2, #5
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	440a      	add	r2, r1
 8006a1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a24:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a52:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006a56:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	78fb      	ldrb	r3, [r7, #3]
 8006a62:	011b      	lsls	r3, r3, #4
 8006a64:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006a68:	68f9      	ldr	r1, [r7, #12]
 8006a6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006a9a:	f023 0303 	bic.w	r3, r3, #3
 8006a9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006aae:	f023 0302 	bic.w	r3, r3, #2
 8006ab2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006adc:	f023 0303 	bic.w	r3, r3, #3
 8006ae0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006af0:	f043 0302 	orr.w	r3, r3, #2
 8006af4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3714      	adds	r7, #20
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	4013      	ands	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr

08006b2a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b085      	sub	sp, #20
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	0c1b      	lsrs	r3, r3, #16
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3714      	adds	r7, #20
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b085      	sub	sp, #20
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b7a:	69db      	ldr	r3, [r3, #28]
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	4013      	ands	r3, r2
 8006b80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	b29b      	uxth	r3, r3
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b085      	sub	sp, #20
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006ba2:	78fb      	ldrb	r3, [r7, #3]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006bc0:	68bb      	ldr	r3, [r7, #8]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b087      	sub	sp, #28
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bf0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006bf2:	78fb      	ldrb	r3, [r7, #3]
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfe:	01db      	lsls	r3, r3, #7
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4413      	add	r3, r2
 8006c10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	693a      	ldr	r2, [r7, #16]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	371c      	adds	r7, #28
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr

08006c2a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006c2a:	b480      	push	{r7}
 8006c2c:	b083      	sub	sp, #12
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	f003 0301 	and.w	r3, r3, #1
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
	...

08006c48 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b085      	sub	sp, #20
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c62:	4619      	mov	r1, r3
 8006c64:	4b09      	ldr	r3, [pc, #36]	; (8006c8c <USB_ActivateSetup+0x44>)
 8006c66:	4013      	ands	r3, r2
 8006c68:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr
 8006c8c:	fffff800 	.word	0xfffff800

08006c90 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b087      	sub	sp, #28
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	333c      	adds	r3, #60	; 0x3c
 8006ca6:	3304      	adds	r3, #4
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	4a26      	ldr	r2, [pc, #152]	; (8006d48 <USB_EP0_OutStart+0xb8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d90a      	bls.n	8006cca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cc4:	d101      	bne.n	8006cca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	e037      	b.n	8006d3a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ce4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006ce8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cf8:	f043 0318 	orr.w	r3, r3, #24
 8006cfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d0c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006d10:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006d12:	7afb      	ldrb	r3, [r7, #11]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d10f      	bne.n	8006d38 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d1e:	461a      	mov	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d32:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006d36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	371c      	adds	r7, #28
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	4f54300a 	.word	0x4f54300a

08006d4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	60fb      	str	r3, [r7, #12]
 8006d5e:	4a13      	ldr	r2, [pc, #76]	; (8006dac <USB_CoreReset+0x60>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d901      	bls.n	8006d68 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e01a      	b.n	8006d9e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	691b      	ldr	r3, [r3, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	daf3      	bge.n	8006d58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006d70:	2300      	movs	r3, #0
 8006d72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	f043 0201 	orr.w	r2, r3, #1
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3301      	adds	r3, #1
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	4a09      	ldr	r2, [pc, #36]	; (8006dac <USB_CoreReset+0x60>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d901      	bls.n	8006d90 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e006      	b.n	8006d9e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d0f1      	beq.n	8006d80 <USB_CoreReset+0x34>

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	00030d40 	.word	0x00030d40

08006db0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	460b      	mov	r3, r1
 8006dba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006dbc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006dc0:	f002 fa58 	bl	8009274 <malloc>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d105      	bne.n	8006dda <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	e066      	b.n	8006ea8 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	7c1b      	ldrb	r3, [r3, #16]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d119      	bne.n	8006e1e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006dea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dee:	2202      	movs	r2, #2
 8006df0:	2181      	movs	r1, #129	; 0x81
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f002 f871 	bl	8008eda <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e02:	2202      	movs	r2, #2
 8006e04:	2101      	movs	r1, #1
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f002 f867 	bl	8008eda <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2210      	movs	r2, #16
 8006e18:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8006e1c:	e016      	b.n	8006e4c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e1e:	2340      	movs	r3, #64	; 0x40
 8006e20:	2202      	movs	r2, #2
 8006e22:	2181      	movs	r1, #129	; 0x81
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f002 f858 	bl	8008eda <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e30:	2340      	movs	r3, #64	; 0x40
 8006e32:	2202      	movs	r2, #2
 8006e34:	2101      	movs	r1, #1
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f002 f84f 	bl	8008eda <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2210      	movs	r2, #16
 8006e48:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006e4c:	2308      	movs	r3, #8
 8006e4e:	2203      	movs	r2, #3
 8006e50:	2182      	movs	r1, #130	; 0x82
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f002 f841 	bl	8008eda <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	7c1b      	ldrb	r3, [r3, #16]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d109      	bne.n	8006e96 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e8c:	2101      	movs	r1, #1
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f002 f912 	bl	80090b8 <USBD_LL_PrepareReceive>
 8006e94:	e007      	b.n	8006ea6 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e9c:	2340      	movs	r3, #64	; 0x40
 8006e9e:	2101      	movs	r1, #1
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f002 f909 	bl	80090b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3710      	adds	r7, #16
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006ec0:	2181      	movs	r1, #129	; 0x81
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f002 f82f 	bl	8008f26 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006ece:	2101      	movs	r1, #1
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f002 f828 	bl	8008f26 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006ede:	2182      	movs	r1, #130	; 0x82
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f002 f820 	bl	8008f26 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00e      	beq.n	8006f1e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f10:	4618      	mov	r0, r3
 8006f12:	f002 f9b7 	bl	8009284 <free>
    pdev->pClassData = NULL;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3710      	adds	r7, #16
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b086      	sub	sp, #24
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f38:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f42:	2300      	movs	r3, #0
 8006f44:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d03a      	beq.n	8006fc8 <USBD_CDC_Setup+0xa0>
 8006f52:	2b20      	cmp	r3, #32
 8006f54:	f040 8097 	bne.w	8007086 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	88db      	ldrh	r3, [r3, #6]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d029      	beq.n	8006fb4 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b25b      	sxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	da11      	bge.n	8006f8e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8006f76:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	88d2      	ldrh	r2, [r2, #6]
 8006f7c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006f7e:	6939      	ldr	r1, [r7, #16]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	88db      	ldrh	r3, [r3, #6]
 8006f84:	461a      	mov	r2, r3
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f001 fad6 	bl	8008538 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8006f8c:	e082      	b.n	8007094 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	785a      	ldrb	r2, [r3, #1]
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	88db      	ldrh	r3, [r3, #6]
 8006f9c:	b2da      	uxtb	r2, r3
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006fa4:	6939      	ldr	r1, [r7, #16]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	88db      	ldrh	r3, [r3, #6]
 8006faa:	461a      	mov	r2, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 faef 	bl	8008590 <USBD_CtlPrepareRx>
    break;
 8006fb2:	e06f      	b.n	8007094 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	683a      	ldr	r2, [r7, #0]
 8006fbe:	7850      	ldrb	r0, [r2, #1]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	4798      	blx	r3
    break;
 8006fc6:	e065      	b.n	8007094 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	785b      	ldrb	r3, [r3, #1]
 8006fcc:	2b0b      	cmp	r3, #11
 8006fce:	d84f      	bhi.n	8007070 <USBD_CDC_Setup+0x148>
 8006fd0:	a201      	add	r2, pc, #4	; (adr r2, 8006fd8 <USBD_CDC_Setup+0xb0>)
 8006fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd6:	bf00      	nop
 8006fd8:	08007009 	.word	0x08007009
 8006fdc:	0800707f 	.word	0x0800707f
 8006fe0:	08007071 	.word	0x08007071
 8006fe4:	08007071 	.word	0x08007071
 8006fe8:	08007071 	.word	0x08007071
 8006fec:	08007071 	.word	0x08007071
 8006ff0:	08007071 	.word	0x08007071
 8006ff4:	08007071 	.word	0x08007071
 8006ff8:	08007071 	.word	0x08007071
 8006ffc:	08007071 	.word	0x08007071
 8007000:	08007031 	.word	0x08007031
 8007004:	08007059 	.word	0x08007059
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800700e:	2b03      	cmp	r3, #3
 8007010:	d107      	bne.n	8007022 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007012:	f107 030c 	add.w	r3, r7, #12
 8007016:	2202      	movs	r2, #2
 8007018:	4619      	mov	r1, r3
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f001 fa8c 	bl	8008538 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007020:	e030      	b.n	8007084 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f001 fa16 	bl	8008456 <USBD_CtlError>
        ret = USBD_FAIL;
 800702a:	2303      	movs	r3, #3
 800702c:	75fb      	strb	r3, [r7, #23]
      break;
 800702e:	e029      	b.n	8007084 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007036:	2b03      	cmp	r3, #3
 8007038:	d107      	bne.n	800704a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800703a:	f107 030f 	add.w	r3, r7, #15
 800703e:	2201      	movs	r2, #1
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f001 fa78 	bl	8008538 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007048:	e01c      	b.n	8007084 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f001 fa02 	bl	8008456 <USBD_CtlError>
        ret = USBD_FAIL;
 8007052:	2303      	movs	r3, #3
 8007054:	75fb      	strb	r3, [r7, #23]
      break;
 8007056:	e015      	b.n	8007084 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800705e:	2b03      	cmp	r3, #3
 8007060:	d00f      	beq.n	8007082 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8007062:	6839      	ldr	r1, [r7, #0]
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f001 f9f6 	bl	8008456 <USBD_CtlError>
        ret = USBD_FAIL;
 800706a:	2303      	movs	r3, #3
 800706c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800706e:	e008      	b.n	8007082 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8007070:	6839      	ldr	r1, [r7, #0]
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f001 f9ef 	bl	8008456 <USBD_CtlError>
      ret = USBD_FAIL;
 8007078:	2303      	movs	r3, #3
 800707a:	75fb      	strb	r3, [r7, #23]
      break;
 800707c:	e002      	b.n	8007084 <USBD_CDC_Setup+0x15c>
      break;
 800707e:	bf00      	nop
 8007080:	e008      	b.n	8007094 <USBD_CDC_Setup+0x16c>
      break;
 8007082:	bf00      	nop
    }
    break;
 8007084:	e006      	b.n	8007094 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8007086:	6839      	ldr	r1, [r7, #0]
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f001 f9e4 	bl	8008456 <USBD_CtlError>
    ret = USBD_FAIL;
 800708e:	2303      	movs	r3, #3
 8007090:	75fb      	strb	r3, [r7, #23]
    break;
 8007092:	bf00      	nop
  }

  return (uint8_t)ret;
 8007094:	7dfb      	ldrb	r3, [r7, #23]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3718      	adds	r7, #24
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop

080070a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	460b      	mov	r3, r1
 80070aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80070b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d101      	bne.n	80070c2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80070be:	2303      	movs	r3, #3
 80070c0:	e049      	b.n	8007156 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80070c8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80070ca:	78fa      	ldrb	r2, [r7, #3]
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	4613      	mov	r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4413      	add	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	440b      	add	r3, r1
 80070d8:	3318      	adds	r3, #24
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d029      	beq.n	8007134 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80070e0:	78fa      	ldrb	r2, [r7, #3]
 80070e2:	6879      	ldr	r1, [r7, #4]
 80070e4:	4613      	mov	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	440b      	add	r3, r1
 80070ee:	3318      	adds	r3, #24
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	78f9      	ldrb	r1, [r7, #3]
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	460b      	mov	r3, r1
 80070f8:	00db      	lsls	r3, r3, #3
 80070fa:	1a5b      	subs	r3, r3, r1
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4403      	add	r3, r0
 8007100:	3344      	adds	r3, #68	; 0x44
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	fbb2 f1f3 	udiv	r1, r2, r3
 8007108:	fb03 f301 	mul.w	r3, r3, r1
 800710c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800710e:	2b00      	cmp	r3, #0
 8007110:	d110      	bne.n	8007134 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007112:	78fa      	ldrb	r2, [r7, #3]
 8007114:	6879      	ldr	r1, [r7, #4]
 8007116:	4613      	mov	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	4413      	add	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	440b      	add	r3, r1
 8007120:	3318      	adds	r3, #24
 8007122:	2200      	movs	r2, #0
 8007124:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007126:	78f9      	ldrb	r1, [r7, #3]
 8007128:	2300      	movs	r3, #0
 800712a:	2200      	movs	r2, #0
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f001 ffa2 	bl	8009076 <USBD_LL_Transmit>
 8007132:	e00f      	b.n	8007154 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2200      	movs	r2, #0
 8007138:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	68ba      	ldr	r2, [r7, #8]
 8007146:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007150:	78fa      	ldrb	r2, [r7, #3]
 8007152:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b084      	sub	sp, #16
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	460b      	mov	r3, r1
 8007168:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007170:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007178:	2b00      	cmp	r3, #0
 800717a:	d101      	bne.n	8007180 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800717c:	2303      	movs	r3, #3
 800717e:	e015      	b.n	80071ac <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007180:	78fb      	ldrb	r3, [r7, #3]
 8007182:	4619      	mov	r1, r3
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f001 ffb8 	bl	80090fa <USBD_LL_GetRxDataSize>
 800718a:	4602      	mov	r2, r0
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80071a6:	4611      	mov	r1, r2
 80071a8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80071c2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d015      	beq.n	80071fa <USBD_CDC_EP0_RxReady+0x46>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80071d4:	2bff      	cmp	r3, #255	; 0xff
 80071d6:	d010      	beq.n	80071fa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80071e6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80071ee:	b292      	uxth	r2, r2
 80071f0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	22ff      	movs	r2, #255	; 0xff
 80071f6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2243      	movs	r2, #67	; 0x43
 8007210:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007212:	4b03      	ldr	r3, [pc, #12]	; (8007220 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007214:	4618      	mov	r0, r3
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	20000094 	.word	0x20000094

08007224 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2243      	movs	r2, #67	; 0x43
 8007230:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8007232:	4b03      	ldr	r3, [pc, #12]	; (8007240 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007234:	4618      	mov	r0, r3
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	20000050 	.word	0x20000050

08007244 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2243      	movs	r2, #67	; 0x43
 8007250:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8007252:	4b03      	ldr	r3, [pc, #12]	; (8007260 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007254:	4618      	mov	r0, r3
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr
 8007260:	200000d8 	.word	0x200000d8

08007264 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	220a      	movs	r2, #10
 8007270:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007272:	4b03      	ldr	r3, [pc, #12]	; (8007280 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr
 8007280:	2000000c 	.word	0x2000000c

08007284 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007294:	2303      	movs	r3, #3
 8007296:	e004      	b.n	80072a2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	370c      	adds	r7, #12
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b087      	sub	sp, #28
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	60f8      	str	r0, [r7, #12]
 80072b6:	60b9      	str	r1, [r7, #8]
 80072b8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80072c0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	371c      	adds	r7, #28
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80072f0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	683a      	ldr	r2, [r7, #0]
 80072f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007316:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007318:	2301      	movs	r3, #1
 800731a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007326:	2303      	movs	r3, #3
 8007328:	e01a      	b.n	8007360 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007330:	2b00      	cmp	r3, #0
 8007332:	d114      	bne.n	800735e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	2201      	movs	r2, #1
 8007338:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007352:	2181      	movs	r1, #129	; 0x81
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f001 fe8e 	bl	8009076 <USBD_LL_Transmit>

    ret = USBD_OK;
 800735a:	2300      	movs	r3, #0
 800735c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800735e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007376:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007382:	2303      	movs	r3, #3
 8007384:	e016      	b.n	80073b4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	7c1b      	ldrb	r3, [r3, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d109      	bne.n	80073a2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007394:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007398:	2101      	movs	r1, #1
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f001 fe8c 	bl	80090b8 <USBD_LL_PrepareReceive>
 80073a0:	e007      	b.n	80073b2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80073a8:	2340      	movs	r3, #64	; 0x40
 80073aa:	2101      	movs	r1, #1
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f001 fe83 	bl	80090b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b086      	sub	sp, #24
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	4613      	mov	r3, r2
 80073c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e025      	b.n	8007420 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d003      	beq.n	80073e6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	79fa      	ldrb	r2, [r7, #7]
 8007412:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f001 fcf9 	bl	8008e0c <USBD_LL_Init>
 800741a:	4603      	mov	r3, r0
 800741c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800741e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3718      	adds	r7, #24
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800743c:	2303      	movs	r3, #3
 800743e:	e010      	b.n	8007462 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	f107 020e 	add.w	r2, r7, #14
 8007454:	4610      	mov	r0, r2
 8007456:	4798      	blx	r3
 8007458:	4602      	mov	r2, r0
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b082      	sub	sp, #8
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f001 fd16 	bl	8008ea4 <USBD_LL_Start>
 8007478:	4603      	mov	r3, r0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3708      	adds	r7, #8
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007482:	b480      	push	{r7}
 8007484:	b083      	sub	sp, #12
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	460b      	mov	r3, r1
 80074a2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80074a4:	2303      	movs	r3, #3
 80074a6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d009      	beq.n	80074c6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	78fa      	ldrb	r2, [r7, #3]
 80074bc:	4611      	mov	r1, r2
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	4798      	blx	r3
 80074c2:	4603      	mov	r3, r0
 80074c4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80074c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	460b      	mov	r3, r1
 80074da:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d007      	beq.n	80074f6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	78fa      	ldrb	r2, [r7, #3]
 80074f0:	4611      	mov	r1, r2
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	4798      	blx	r3
  }

  return USBD_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007510:	6839      	ldr	r1, [r7, #0]
 8007512:	4618      	mov	r0, r3
 8007514:	f000 ff65 	bl	80083e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007526:	461a      	mov	r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007534:	f003 031f 	and.w	r3, r3, #31
 8007538:	2b02      	cmp	r3, #2
 800753a:	d01a      	beq.n	8007572 <USBD_LL_SetupStage+0x72>
 800753c:	2b02      	cmp	r3, #2
 800753e:	d822      	bhi.n	8007586 <USBD_LL_SetupStage+0x86>
 8007540:	2b00      	cmp	r3, #0
 8007542:	d002      	beq.n	800754a <USBD_LL_SetupStage+0x4a>
 8007544:	2b01      	cmp	r3, #1
 8007546:	d00a      	beq.n	800755e <USBD_LL_SetupStage+0x5e>
 8007548:	e01d      	b.n	8007586 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007550:	4619      	mov	r1, r3
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fa18 	bl	8007988 <USBD_StdDevReq>
 8007558:	4603      	mov	r3, r0
 800755a:	73fb      	strb	r3, [r7, #15]
      break;
 800755c:	e020      	b.n	80075a0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fa7c 	bl	8007a64 <USBD_StdItfReq>
 800756c:	4603      	mov	r3, r0
 800756e:	73fb      	strb	r3, [r7, #15]
      break;
 8007570:	e016      	b.n	80075a0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007578:	4619      	mov	r1, r3
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 faba 	bl	8007af4 <USBD_StdEPReq>
 8007580:	4603      	mov	r3, r0
 8007582:	73fb      	strb	r3, [r7, #15]
      break;
 8007584:	e00c      	b.n	80075a0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800758c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007590:	b2db      	uxtb	r3, r3
 8007592:	4619      	mov	r1, r3
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f001 fce5 	bl	8008f64 <USBD_LL_StallEP>
 800759a:	4603      	mov	r3, r0
 800759c:	73fb      	strb	r3, [r7, #15]
      break;
 800759e:	bf00      	nop
  }

  return ret;
 80075a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b086      	sub	sp, #24
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	460b      	mov	r3, r1
 80075b4:	607a      	str	r2, [r7, #4]
 80075b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80075b8:	7afb      	ldrb	r3, [r7, #11]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d137      	bne.n	800762e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80075c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80075cc:	2b03      	cmp	r3, #3
 80075ce:	d14a      	bne.n	8007666 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d913      	bls.n	8007604 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	689a      	ldr	r2, [r3, #8]
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	1ad2      	subs	r2, r2, r3
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	68da      	ldr	r2, [r3, #12]
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	4293      	cmp	r3, r2
 80075f4:	bf28      	it	cs
 80075f6:	4613      	movcs	r3, r2
 80075f8:	461a      	mov	r2, r3
 80075fa:	6879      	ldr	r1, [r7, #4]
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 ffe4 	bl	80085ca <USBD_CtlContinueRx>
 8007602:	e030      	b.n	8007666 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00a      	beq.n	8007626 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007616:	2b03      	cmp	r3, #3
 8007618:	d105      	bne.n	8007626 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8007626:	68f8      	ldr	r0, [r7, #12]
 8007628:	f000 ffe0 	bl	80085ec <USBD_CtlSendStatus>
 800762c:	e01b      	b.n	8007666 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d013      	beq.n	8007662 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007640:	2b03      	cmp	r3, #3
 8007642:	d10e      	bne.n	8007662 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	7afa      	ldrb	r2, [r7, #11]
 800764e:	4611      	mov	r1, r2
 8007650:	68f8      	ldr	r0, [r7, #12]
 8007652:	4798      	blx	r3
 8007654:	4603      	mov	r3, r0
 8007656:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007658:	7dfb      	ldrb	r3, [r7, #23]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d003      	beq.n	8007666 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800765e:	7dfb      	ldrb	r3, [r7, #23]
 8007660:	e002      	b.n	8007668 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007662:	2303      	movs	r3, #3
 8007664:	e000      	b.n	8007668 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b086      	sub	sp, #24
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	460b      	mov	r3, r1
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800767e:	7afb      	ldrb	r3, [r7, #11]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d16a      	bne.n	800775a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	3314      	adds	r3, #20
 8007688:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007690:	2b02      	cmp	r3, #2
 8007692:	d155      	bne.n	8007740 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	429a      	cmp	r2, r3
 800769e:	d914      	bls.n	80076ca <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	1ad2      	subs	r2, r2, r3
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	461a      	mov	r2, r3
 80076b4:	6879      	ldr	r1, [r7, #4]
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f000 ff59 	bl	800856e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80076bc:	2300      	movs	r3, #0
 80076be:	2200      	movs	r2, #0
 80076c0:	2100      	movs	r1, #0
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f001 fcf8 	bl	80090b8 <USBD_LL_PrepareReceive>
 80076c8:	e03a      	b.n	8007740 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	68da      	ldr	r2, [r3, #12]
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d11c      	bne.n	8007710 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	685a      	ldr	r2, [r3, #4]
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80076de:	429a      	cmp	r2, r3
 80076e0:	d316      	bcc.n	8007710 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d20f      	bcs.n	8007710 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80076f0:	2200      	movs	r2, #0
 80076f2:	2100      	movs	r1, #0
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f000 ff3a 	bl	800856e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007702:	2300      	movs	r3, #0
 8007704:	2200      	movs	r2, #0
 8007706:	2100      	movs	r1, #0
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f001 fcd5 	bl	80090b8 <USBD_LL_PrepareReceive>
 800770e:	e017      	b.n	8007740 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00a      	beq.n	8007732 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007722:	2b03      	cmp	r3, #3
 8007724:	d105      	bne.n	8007732 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007732:	2180      	movs	r1, #128	; 0x80
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f001 fc15 	bl	8008f64 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 ff69 	bl	8008612 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007746:	2b01      	cmp	r3, #1
 8007748:	d123      	bne.n	8007792 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f7ff fe99 	bl	8007482 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007758:	e01b      	b.n	8007792 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d013      	beq.n	800778e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800776c:	2b03      	cmp	r3, #3
 800776e:	d10e      	bne.n	800778e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	7afa      	ldrb	r2, [r7, #11]
 800777a:	4611      	mov	r1, r2
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	4798      	blx	r3
 8007780:	4603      	mov	r3, r0
 8007782:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007784:	7dfb      	ldrb	r3, [r7, #23]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800778a:	7dfb      	ldrb	r3, [r7, #23]
 800778c:	e002      	b.n	8007794 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800778e:	2303      	movs	r3, #3
 8007790:	e000      	b.n	8007794 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3718      	adds	r7, #24
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d009      	beq.n	80077e0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	6852      	ldr	r2, [r2, #4]
 80077d8:	b2d2      	uxtb	r2, r2
 80077da:	4611      	mov	r1, r2
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80077e0:	2340      	movs	r3, #64	; 0x40
 80077e2:	2200      	movs	r2, #0
 80077e4:	2100      	movs	r1, #0
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f001 fb77 	bl	8008eda <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2240      	movs	r2, #64	; 0x40
 80077f8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80077fc:	2340      	movs	r3, #64	; 0x40
 80077fe:	2200      	movs	r2, #0
 8007800:	2180      	movs	r1, #128	; 0x80
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f001 fb69 	bl	8008eda <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2240      	movs	r2, #64	; 0x40
 8007812:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3708      	adds	r7, #8
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800781e:	b480      	push	{r7}
 8007820:	b083      	sub	sp, #12
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
 8007826:	460b      	mov	r3, r1
 8007828:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	78fa      	ldrb	r2, [r7, #3]
 800782e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2204      	movs	r2, #4
 8007856:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007876:	2b04      	cmp	r3, #4
 8007878:	d105      	bne.n	8007886 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	d10b      	bne.n	80078be <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078ac:	69db      	ldr	r3, [r3, #28]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d005      	beq.n	80078be <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3708      	adds	r7, #8
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80078e2:	b480      	push	{r7}
 80078e4:	b083      	sub	sp, #12
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	460b      	mov	r3, r1
 80078ec:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b082      	sub	sp, #8
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007928:	2b00      	cmp	r3, #0
 800792a:	d009      	beq.n	8007940 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6852      	ldr	r2, [r2, #4]
 8007938:	b2d2      	uxtb	r2, r2
 800793a:	4611      	mov	r1, r2
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	4798      	blx	r3
  }

  return USBD_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3708      	adds	r7, #8
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800794a:	b480      	push	{r7}
 800794c:	b087      	sub	sp, #28
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	3301      	adds	r3, #1
 8007960:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007968:	8a3b      	ldrh	r3, [r7, #16]
 800796a:	021b      	lsls	r3, r3, #8
 800796c:	b21a      	sxth	r2, r3
 800796e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007972:	4313      	orrs	r3, r2
 8007974:	b21b      	sxth	r3, r3
 8007976:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007978:	89fb      	ldrh	r3, [r7, #14]
}
 800797a:	4618      	mov	r0, r3
 800797c:	371c      	adds	r7, #28
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
	...

08007988 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800799e:	2b40      	cmp	r3, #64	; 0x40
 80079a0:	d005      	beq.n	80079ae <USBD_StdDevReq+0x26>
 80079a2:	2b40      	cmp	r3, #64	; 0x40
 80079a4:	d853      	bhi.n	8007a4e <USBD_StdDevReq+0xc6>
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00b      	beq.n	80079c2 <USBD_StdDevReq+0x3a>
 80079aa:	2b20      	cmp	r3, #32
 80079ac:	d14f      	bne.n	8007a4e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	6839      	ldr	r1, [r7, #0]
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	4798      	blx	r3
 80079bc:	4603      	mov	r3, r0
 80079be:	73fb      	strb	r3, [r7, #15]
    break;
 80079c0:	e04a      	b.n	8007a58 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	785b      	ldrb	r3, [r3, #1]
 80079c6:	2b09      	cmp	r3, #9
 80079c8:	d83b      	bhi.n	8007a42 <USBD_StdDevReq+0xba>
 80079ca:	a201      	add	r2, pc, #4	; (adr r2, 80079d0 <USBD_StdDevReq+0x48>)
 80079cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d0:	08007a25 	.word	0x08007a25
 80079d4:	08007a39 	.word	0x08007a39
 80079d8:	08007a43 	.word	0x08007a43
 80079dc:	08007a2f 	.word	0x08007a2f
 80079e0:	08007a43 	.word	0x08007a43
 80079e4:	08007a03 	.word	0x08007a03
 80079e8:	080079f9 	.word	0x080079f9
 80079ec:	08007a43 	.word	0x08007a43
 80079f0:	08007a1b 	.word	0x08007a1b
 80079f4:	08007a0d 	.word	0x08007a0d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80079f8:	6839      	ldr	r1, [r7, #0]
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 f9d8 	bl	8007db0 <USBD_GetDescriptor>
      break;
 8007a00:	e024      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8007a02:	6839      	ldr	r1, [r7, #0]
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fb67 	bl	80080d8 <USBD_SetAddress>
      break;
 8007a0a:	e01f      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fba6 	bl	8008160 <USBD_SetConfig>
 8007a14:	4603      	mov	r3, r0
 8007a16:	73fb      	strb	r3, [r7, #15]
      break;
 8007a18:	e018      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8007a1a:	6839      	ldr	r1, [r7, #0]
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 fc43 	bl	80082a8 <USBD_GetConfig>
      break;
 8007a22:	e013      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8007a24:	6839      	ldr	r1, [r7, #0]
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 fc73 	bl	8008312 <USBD_GetStatus>
      break;
 8007a2c:	e00e      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8007a2e:	6839      	ldr	r1, [r7, #0]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fca1 	bl	8008378 <USBD_SetFeature>
      break;
 8007a36:	e009      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8007a38:	6839      	ldr	r1, [r7, #0]
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 fcb0 	bl	80083a0 <USBD_ClrFeature>
      break;
 8007a40:	e004      	b.n	8007a4c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8007a42:	6839      	ldr	r1, [r7, #0]
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 fd06 	bl	8008456 <USBD_CtlError>
      break;
 8007a4a:	bf00      	nop
    }
    break;
 8007a4c:	e004      	b.n	8007a58 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8007a4e:	6839      	ldr	r1, [r7, #0]
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fd00 	bl	8008456 <USBD_CtlError>
    break;
 8007a56:	bf00      	nop
  }

  return ret;
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop

08007a64 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a7a:	2b40      	cmp	r3, #64	; 0x40
 8007a7c:	d005      	beq.n	8007a8a <USBD_StdItfReq+0x26>
 8007a7e:	2b40      	cmp	r3, #64	; 0x40
 8007a80:	d82e      	bhi.n	8007ae0 <USBD_StdItfReq+0x7c>
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <USBD_StdItfReq+0x26>
 8007a86:	2b20      	cmp	r3, #32
 8007a88:	d12a      	bne.n	8007ae0 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a90:	3b01      	subs	r3, #1
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d81d      	bhi.n	8007ad2 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	889b      	ldrh	r3, [r3, #4]
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d813      	bhi.n	8007ac8 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	6839      	ldr	r1, [r7, #0]
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	4798      	blx	r3
 8007aae:	4603      	mov	r3, r0
 8007ab0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	88db      	ldrh	r3, [r3, #6]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d110      	bne.n	8007adc <USBD_StdItfReq+0x78>
 8007aba:	7bfb      	ldrb	r3, [r7, #15]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d10d      	bne.n	8007adc <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fd93 	bl	80085ec <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8007ac6:	e009      	b.n	8007adc <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fcc3 	bl	8008456 <USBD_CtlError>
      break;
 8007ad0:	e004      	b.n	8007adc <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8007ad2:	6839      	ldr	r1, [r7, #0]
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 fcbe 	bl	8008456 <USBD_CtlError>
      break;
 8007ada:	e000      	b.n	8007ade <USBD_StdItfReq+0x7a>
      break;
 8007adc:	bf00      	nop
    }
    break;
 8007ade:	e004      	b.n	8007aea <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8007ae0:	6839      	ldr	r1, [r7, #0]
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fcb7 	bl	8008456 <USBD_CtlError>
    break;
 8007ae8:	bf00      	nop
  }

  return ret;
 8007aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007afe:	2300      	movs	r3, #0
 8007b00:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	889b      	ldrh	r3, [r3, #4]
 8007b06:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b10:	2b40      	cmp	r3, #64	; 0x40
 8007b12:	d007      	beq.n	8007b24 <USBD_StdEPReq+0x30>
 8007b14:	2b40      	cmp	r3, #64	; 0x40
 8007b16:	f200 8140 	bhi.w	8007d9a <USBD_StdEPReq+0x2a6>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00c      	beq.n	8007b38 <USBD_StdEPReq+0x44>
 8007b1e:	2b20      	cmp	r3, #32
 8007b20:	f040 813b 	bne.w	8007d9a <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	6839      	ldr	r1, [r7, #0]
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	4798      	blx	r3
 8007b32:	4603      	mov	r3, r0
 8007b34:	73fb      	strb	r3, [r7, #15]
    break;
 8007b36:	e135      	b.n	8007da4 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	785b      	ldrb	r3, [r3, #1]
 8007b3c:	2b03      	cmp	r3, #3
 8007b3e:	d007      	beq.n	8007b50 <USBD_StdEPReq+0x5c>
 8007b40:	2b03      	cmp	r3, #3
 8007b42:	f300 8124 	bgt.w	8007d8e <USBD_StdEPReq+0x29a>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d07b      	beq.n	8007c42 <USBD_StdEPReq+0x14e>
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d03b      	beq.n	8007bc6 <USBD_StdEPReq+0xd2>
 8007b4e:	e11e      	b.n	8007d8e <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d002      	beq.n	8007b60 <USBD_StdEPReq+0x6c>
 8007b5a:	2b03      	cmp	r3, #3
 8007b5c:	d016      	beq.n	8007b8c <USBD_StdEPReq+0x98>
 8007b5e:	e02c      	b.n	8007bba <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b60:	7bbb      	ldrb	r3, [r7, #14]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00d      	beq.n	8007b82 <USBD_StdEPReq+0x8e>
 8007b66:	7bbb      	ldrb	r3, [r7, #14]
 8007b68:	2b80      	cmp	r3, #128	; 0x80
 8007b6a:	d00a      	beq.n	8007b82 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b6c:	7bbb      	ldrb	r3, [r7, #14]
 8007b6e:	4619      	mov	r1, r3
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f001 f9f7 	bl	8008f64 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b76:	2180      	movs	r1, #128	; 0x80
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 f9f3 	bl	8008f64 <USBD_LL_StallEP>
 8007b7e:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007b80:	e020      	b.n	8007bc4 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8007b82:	6839      	ldr	r1, [r7, #0]
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fc66 	bl	8008456 <USBD_CtlError>
        break;
 8007b8a:	e01b      	b.n	8007bc4 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	885b      	ldrh	r3, [r3, #2]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10e      	bne.n	8007bb2 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007b94:	7bbb      	ldrb	r3, [r7, #14]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00b      	beq.n	8007bb2 <USBD_StdEPReq+0xbe>
 8007b9a:	7bbb      	ldrb	r3, [r7, #14]
 8007b9c:	2b80      	cmp	r3, #128	; 0x80
 8007b9e:	d008      	beq.n	8007bb2 <USBD_StdEPReq+0xbe>
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	88db      	ldrh	r3, [r3, #6]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d104      	bne.n	8007bb2 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ba8:	7bbb      	ldrb	r3, [r7, #14]
 8007baa:	4619      	mov	r1, r3
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f001 f9d9 	bl	8008f64 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fd1a 	bl	80085ec <USBD_CtlSendStatus>

        break;
 8007bb8:	e004      	b.n	8007bc4 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 8007bba:	6839      	ldr	r1, [r7, #0]
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 fc4a 	bl	8008456 <USBD_CtlError>
        break;
 8007bc2:	bf00      	nop
      }
      break;
 8007bc4:	e0e8      	b.n	8007d98 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d002      	beq.n	8007bd6 <USBD_StdEPReq+0xe2>
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	d016      	beq.n	8007c02 <USBD_StdEPReq+0x10e>
 8007bd4:	e02e      	b.n	8007c34 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bd6:	7bbb      	ldrb	r3, [r7, #14]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00d      	beq.n	8007bf8 <USBD_StdEPReq+0x104>
 8007bdc:	7bbb      	ldrb	r3, [r7, #14]
 8007bde:	2b80      	cmp	r3, #128	; 0x80
 8007be0:	d00a      	beq.n	8007bf8 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007be2:	7bbb      	ldrb	r3, [r7, #14]
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 f9bc 	bl	8008f64 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bec:	2180      	movs	r1, #128	; 0x80
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f001 f9b8 	bl	8008f64 <USBD_LL_StallEP>
 8007bf4:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007bf6:	e023      	b.n	8007c40 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 8007bf8:	6839      	ldr	r1, [r7, #0]
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fc2b 	bl	8008456 <USBD_CtlError>
        break;
 8007c00:	e01e      	b.n	8007c40 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	885b      	ldrh	r3, [r3, #2]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d119      	bne.n	8007c3e <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8007c0a:	7bbb      	ldrb	r3, [r7, #14]
 8007c0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d004      	beq.n	8007c1e <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007c14:	7bbb      	ldrb	r3, [r7, #14]
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f001 f9c2 	bl	8008fa2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 fce4 	bl	80085ec <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	4798      	blx	r3
        }
        break;
 8007c32:	e004      	b.n	8007c3e <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8007c34:	6839      	ldr	r1, [r7, #0]
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 fc0d 	bl	8008456 <USBD_CtlError>
        break;
 8007c3c:	e000      	b.n	8007c40 <USBD_StdEPReq+0x14c>
        break;
 8007c3e:	bf00      	nop
      }
      break;
 8007c40:	e0aa      	b.n	8007d98 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d002      	beq.n	8007c52 <USBD_StdEPReq+0x15e>
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d032      	beq.n	8007cb6 <USBD_StdEPReq+0x1c2>
 8007c50:	e097      	b.n	8007d82 <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c52:	7bbb      	ldrb	r3, [r7, #14]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d007      	beq.n	8007c68 <USBD_StdEPReq+0x174>
 8007c58:	7bbb      	ldrb	r3, [r7, #14]
 8007c5a:	2b80      	cmp	r3, #128	; 0x80
 8007c5c:	d004      	beq.n	8007c68 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 8007c5e:	6839      	ldr	r1, [r7, #0]
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fbf8 	bl	8008456 <USBD_CtlError>
          break;
 8007c66:	e091      	b.n	8007d8c <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	da0b      	bge.n	8007c88 <USBD_StdEPReq+0x194>
 8007c70:	7bbb      	ldrb	r3, [r7, #14]
 8007c72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	3310      	adds	r3, #16
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	4413      	add	r3, r2
 8007c84:	3304      	adds	r3, #4
 8007c86:	e00b      	b.n	8007ca0 <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007c88:	7bbb      	ldrb	r3, [r7, #14]
 8007c8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c8e:	4613      	mov	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	3304      	adds	r3, #4
 8007ca0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	2202      	movs	r2, #2
 8007cac:	4619      	mov	r1, r3
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fc42 	bl	8008538 <USBD_CtlSendData>
        break;
 8007cb4:	e06a      	b.n	8007d8c <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8007cb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	da11      	bge.n	8007ce2 <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007cbe:	7bbb      	ldrb	r3, [r7, #14]
 8007cc0:	f003 020f 	and.w	r2, r3, #15
 8007cc4:	6879      	ldr	r1, [r7, #4]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	4413      	add	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	440b      	add	r3, r1
 8007cd0:	3324      	adds	r3, #36	; 0x24
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d117      	bne.n	8007d08 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fbbb 	bl	8008456 <USBD_CtlError>
            break;
 8007ce0:	e054      	b.n	8007d8c <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007ce2:	7bbb      	ldrb	r3, [r7, #14]
 8007ce4:	f003 020f 	and.w	r2, r3, #15
 8007ce8:	6879      	ldr	r1, [r7, #4]
 8007cea:	4613      	mov	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4413      	add	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	440b      	add	r3, r1
 8007cf4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007cf8:	881b      	ldrh	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d104      	bne.n	8007d08 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8007cfe:	6839      	ldr	r1, [r7, #0]
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fba8 	bl	8008456 <USBD_CtlError>
            break;
 8007d06:	e041      	b.n	8007d8c <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	da0b      	bge.n	8007d28 <USBD_StdEPReq+0x234>
 8007d10:	7bbb      	ldrb	r3, [r7, #14]
 8007d12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d16:	4613      	mov	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	3310      	adds	r3, #16
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	4413      	add	r3, r2
 8007d24:	3304      	adds	r3, #4
 8007d26:	e00b      	b.n	8007d40 <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007d28:	7bbb      	ldrb	r3, [r7, #14]
 8007d2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d2e:	4613      	mov	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	4413      	add	r3, r2
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	3304      	adds	r3, #4
 8007d40:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d42:	7bbb      	ldrb	r3, [r7, #14]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <USBD_StdEPReq+0x25a>
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	2b80      	cmp	r3, #128	; 0x80
 8007d4c:	d103      	bne.n	8007d56 <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	2200      	movs	r2, #0
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	e00e      	b.n	8007d74 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007d56:	7bbb      	ldrb	r3, [r7, #14]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 f940 	bl	8008fe0 <USBD_LL_IsStallEP>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d003      	beq.n	8007d6e <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	601a      	str	r2, [r3, #0]
 8007d6c:	e002      	b.n	8007d74 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	2202      	movs	r2, #2
 8007d78:	4619      	mov	r1, r3
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 fbdc 	bl	8008538 <USBD_CtlSendData>
          break;
 8007d80:	e004      	b.n	8007d8c <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8007d82:	6839      	ldr	r1, [r7, #0]
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fb66 	bl	8008456 <USBD_CtlError>
        break;
 8007d8a:	bf00      	nop
      }
      break;
 8007d8c:	e004      	b.n	8007d98 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8007d8e:	6839      	ldr	r1, [r7, #0]
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fb60 	bl	8008456 <USBD_CtlError>
      break;
 8007d96:	bf00      	nop
    }
    break;
 8007d98:	e004      	b.n	8007da4 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8007d9a:	6839      	ldr	r1, [r7, #0]
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 fb5a 	bl	8008456 <USBD_CtlError>
    break;
 8007da2:	bf00      	nop
  }

  return ret;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	885b      	ldrh	r3, [r3, #2]
 8007dca:	0a1b      	lsrs	r3, r3, #8
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	2b0e      	cmp	r3, #14
 8007dd2:	f200 8152 	bhi.w	800807a <USBD_GetDescriptor+0x2ca>
 8007dd6:	a201      	add	r2, pc, #4	; (adr r2, 8007ddc <USBD_GetDescriptor+0x2c>)
 8007dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ddc:	08007e4d 	.word	0x08007e4d
 8007de0:	08007e65 	.word	0x08007e65
 8007de4:	08007ea5 	.word	0x08007ea5
 8007de8:	0800807b 	.word	0x0800807b
 8007dec:	0800807b 	.word	0x0800807b
 8007df0:	0800801b 	.word	0x0800801b
 8007df4:	08008047 	.word	0x08008047
 8007df8:	0800807b 	.word	0x0800807b
 8007dfc:	0800807b 	.word	0x0800807b
 8007e00:	0800807b 	.word	0x0800807b
 8007e04:	0800807b 	.word	0x0800807b
 8007e08:	0800807b 	.word	0x0800807b
 8007e0c:	0800807b 	.word	0x0800807b
 8007e10:	0800807b 	.word	0x0800807b
 8007e14:	08007e19 	.word	0x08007e19
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00b      	beq.n	8007e3c <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e2a:	69db      	ldr	r3, [r3, #28]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	7c12      	ldrb	r2, [r2, #16]
 8007e30:	f107 0108 	add.w	r1, r7, #8
 8007e34:	4610      	mov	r0, r2
 8007e36:	4798      	blx	r3
 8007e38:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007e3a:	e126      	b.n	800808a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8007e3c:	6839      	ldr	r1, [r7, #0]
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fb09 	bl	8008456 <USBD_CtlError>
      err++;
 8007e44:	7afb      	ldrb	r3, [r7, #11]
 8007e46:	3301      	adds	r3, #1
 8007e48:	72fb      	strb	r3, [r7, #11]
    break;
 8007e4a:	e11e      	b.n	800808a <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	7c12      	ldrb	r2, [r2, #16]
 8007e58:	f107 0108 	add.w	r1, r7, #8
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	4798      	blx	r3
 8007e60:	60f8      	str	r0, [r7, #12]
    break;
 8007e62:	e112      	b.n	800808a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	7c1b      	ldrb	r3, [r3, #16]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10d      	bne.n	8007e88 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e74:	f107 0208 	add.w	r2, r7, #8
 8007e78:	4610      	mov	r0, r2
 8007e7a:	4798      	blx	r3
 8007e7c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	3301      	adds	r3, #1
 8007e82:	2202      	movs	r2, #2
 8007e84:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8007e86:	e100      	b.n	800808a <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e90:	f107 0208 	add.w	r2, r7, #8
 8007e94:	4610      	mov	r0, r2
 8007e96:	4798      	blx	r3
 8007e98:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	701a      	strb	r2, [r3, #0]
    break;
 8007ea2:	e0f2      	b.n	800808a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	885b      	ldrh	r3, [r3, #2]
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b05      	cmp	r3, #5
 8007eac:	f200 80ac 	bhi.w	8008008 <USBD_GetDescriptor+0x258>
 8007eb0:	a201      	add	r2, pc, #4	; (adr r2, 8007eb8 <USBD_GetDescriptor+0x108>)
 8007eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eb6:	bf00      	nop
 8007eb8:	08007ed1 	.word	0x08007ed1
 8007ebc:	08007f05 	.word	0x08007f05
 8007ec0:	08007f39 	.word	0x08007f39
 8007ec4:	08007f6d 	.word	0x08007f6d
 8007ec8:	08007fa1 	.word	0x08007fa1
 8007ecc:	08007fd5 	.word	0x08007fd5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00b      	beq.n	8007ef4 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	7c12      	ldrb	r2, [r2, #16]
 8007ee8:	f107 0108 	add.w	r1, r7, #8
 8007eec:	4610      	mov	r0, r2
 8007eee:	4798      	blx	r3
 8007ef0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ef2:	e091      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 faad 	bl	8008456 <USBD_CtlError>
        err++;
 8007efc:	7afb      	ldrb	r3, [r7, #11]
 8007efe:	3301      	adds	r3, #1
 8007f00:	72fb      	strb	r3, [r7, #11]
      break;
 8007f02:	e089      	b.n	8008018 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00b      	beq.n	8007f28 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	7c12      	ldrb	r2, [r2, #16]
 8007f1c:	f107 0108 	add.w	r1, r7, #8
 8007f20:	4610      	mov	r0, r2
 8007f22:	4798      	blx	r3
 8007f24:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f26:	e077      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007f28:	6839      	ldr	r1, [r7, #0]
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 fa93 	bl	8008456 <USBD_CtlError>
        err++;
 8007f30:	7afb      	ldrb	r3, [r7, #11]
 8007f32:	3301      	adds	r3, #1
 8007f34:	72fb      	strb	r3, [r7, #11]
      break;
 8007f36:	e06f      	b.n	8008018 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00b      	beq.n	8007f5c <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	7c12      	ldrb	r2, [r2, #16]
 8007f50:	f107 0108 	add.w	r1, r7, #8
 8007f54:	4610      	mov	r0, r2
 8007f56:	4798      	blx	r3
 8007f58:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f5a:	e05d      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007f5c:	6839      	ldr	r1, [r7, #0]
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fa79 	bl	8008456 <USBD_CtlError>
        err++;
 8007f64:	7afb      	ldrb	r3, [r7, #11]
 8007f66:	3301      	adds	r3, #1
 8007f68:	72fb      	strb	r3, [r7, #11]
      break;
 8007f6a:	e055      	b.n	8008018 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00b      	beq.n	8007f90 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	7c12      	ldrb	r2, [r2, #16]
 8007f84:	f107 0108 	add.w	r1, r7, #8
 8007f88:	4610      	mov	r0, r2
 8007f8a:	4798      	blx	r3
 8007f8c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f8e:	e043      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fa5f 	bl	8008456 <USBD_CtlError>
        err++;
 8007f98:	7afb      	ldrb	r3, [r7, #11]
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	72fb      	strb	r3, [r7, #11]
      break;
 8007f9e:	e03b      	b.n	8008018 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00b      	beq.n	8007fc4 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fb2:	695b      	ldr	r3, [r3, #20]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	7c12      	ldrb	r2, [r2, #16]
 8007fb8:	f107 0108 	add.w	r1, r7, #8
 8007fbc:	4610      	mov	r0, r2
 8007fbe:	4798      	blx	r3
 8007fc0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fc2:	e029      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007fc4:	6839      	ldr	r1, [r7, #0]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 fa45 	bl	8008456 <USBD_CtlError>
        err++;
 8007fcc:	7afb      	ldrb	r3, [r7, #11]
 8007fce:	3301      	adds	r3, #1
 8007fd0:	72fb      	strb	r3, [r7, #11]
      break;
 8007fd2:	e021      	b.n	8008018 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00b      	beq.n	8007ff8 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	7c12      	ldrb	r2, [r2, #16]
 8007fec:	f107 0108 	add.w	r1, r7, #8
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	4798      	blx	r3
 8007ff4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ff6:	e00f      	b.n	8008018 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 fa2b 	bl	8008456 <USBD_CtlError>
        err++;
 8008000:	7afb      	ldrb	r3, [r7, #11]
 8008002:	3301      	adds	r3, #1
 8008004:	72fb      	strb	r3, [r7, #11]
      break;
 8008006:	e007      	b.n	8008018 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008008:	6839      	ldr	r1, [r7, #0]
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fa23 	bl	8008456 <USBD_CtlError>
      err++;
 8008010:	7afb      	ldrb	r3, [r7, #11]
 8008012:	3301      	adds	r3, #1
 8008014:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8008016:	bf00      	nop
    }
    break;
 8008018:	e037      	b.n	800808a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	7c1b      	ldrb	r3, [r3, #16]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d109      	bne.n	8008036 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800802a:	f107 0208 	add.w	r2, r7, #8
 800802e:	4610      	mov	r0, r2
 8008030:	4798      	blx	r3
 8008032:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008034:	e029      	b.n	800808a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8008036:	6839      	ldr	r1, [r7, #0]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fa0c 	bl	8008456 <USBD_CtlError>
      err++;
 800803e:	7afb      	ldrb	r3, [r7, #11]
 8008040:	3301      	adds	r3, #1
 8008042:	72fb      	strb	r3, [r7, #11]
    break;
 8008044:	e021      	b.n	800808a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	7c1b      	ldrb	r3, [r3, #16]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10d      	bne.n	800806a <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008056:	f107 0208 	add.w	r2, r7, #8
 800805a:	4610      	mov	r0, r2
 800805c:	4798      	blx	r3
 800805e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	3301      	adds	r3, #1
 8008064:	2207      	movs	r2, #7
 8008066:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008068:	e00f      	b.n	800808a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800806a:	6839      	ldr	r1, [r7, #0]
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 f9f2 	bl	8008456 <USBD_CtlError>
      err++;
 8008072:	7afb      	ldrb	r3, [r7, #11]
 8008074:	3301      	adds	r3, #1
 8008076:	72fb      	strb	r3, [r7, #11]
    break;
 8008078:	e007      	b.n	800808a <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f9ea 	bl	8008456 <USBD_CtlError>
    err++;
 8008082:	7afb      	ldrb	r3, [r7, #11]
 8008084:	3301      	adds	r3, #1
 8008086:	72fb      	strb	r3, [r7, #11]
    break;
 8008088:	bf00      	nop
  }

  if (err != 0U)
 800808a:	7afb      	ldrb	r3, [r7, #11]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d11e      	bne.n	80080ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	88db      	ldrh	r3, [r3, #6]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d016      	beq.n	80080c6 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8008098:	893b      	ldrh	r3, [r7, #8]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00e      	beq.n	80080bc <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	88da      	ldrh	r2, [r3, #6]
 80080a2:	893b      	ldrh	r3, [r7, #8]
 80080a4:	4293      	cmp	r3, r2
 80080a6:	bf28      	it	cs
 80080a8:	4613      	movcs	r3, r2
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80080ae:	893b      	ldrh	r3, [r7, #8]
 80080b0:	461a      	mov	r2, r3
 80080b2:	68f9      	ldr	r1, [r7, #12]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fa3f 	bl	8008538 <USBD_CtlSendData>
 80080ba:	e009      	b.n	80080d0 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80080bc:	6839      	ldr	r1, [r7, #0]
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f9c9 	bl	8008456 <USBD_CtlError>
 80080c4:	e004      	b.n	80080d0 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fa90 	bl	80085ec <USBD_CtlSendStatus>
 80080cc:	e000      	b.n	80080d0 <USBD_GetDescriptor+0x320>
    return;
 80080ce:	bf00      	nop
    }
  }
}
 80080d0:	3710      	adds	r7, #16
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop

080080d8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	889b      	ldrh	r3, [r3, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d130      	bne.n	800814c <USBD_SetAddress+0x74>
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	88db      	ldrh	r3, [r3, #6]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d12c      	bne.n	800814c <USBD_SetAddress+0x74>
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	885b      	ldrh	r3, [r3, #2]
 80080f6:	2b7f      	cmp	r3, #127	; 0x7f
 80080f8:	d828      	bhi.n	800814c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	885b      	ldrh	r3, [r3, #2]
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008104:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800810c:	2b03      	cmp	r3, #3
 800810e:	d104      	bne.n	800811a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f99f 	bl	8008456 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008118:	e01d      	b.n	8008156 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	7bfa      	ldrb	r2, [r7, #15]
 800811e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008122:	7bfb      	ldrb	r3, [r7, #15]
 8008124:	4619      	mov	r1, r3
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 ff86 	bl	8009038 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 fa5d 	bl	80085ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008132:	7bfb      	ldrb	r3, [r7, #15]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d004      	beq.n	8008142 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2202      	movs	r2, #2
 800813c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008140:	e009      	b.n	8008156 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800814a:	e004      	b.n	8008156 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f981 	bl	8008456 <USBD_CtlError>
  }
}
 8008154:	bf00      	nop
 8008156:	bf00      	nop
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
	...

08008160 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	885b      	ldrh	r3, [r3, #2]
 8008172:	b2da      	uxtb	r2, r3
 8008174:	4b4b      	ldr	r3, [pc, #300]	; (80082a4 <USBD_SetConfig+0x144>)
 8008176:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008178:	4b4a      	ldr	r3, [pc, #296]	; (80082a4 <USBD_SetConfig+0x144>)
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d905      	bls.n	800818c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008180:	6839      	ldr	r1, [r7, #0]
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f967 	bl	8008456 <USBD_CtlError>
    return USBD_FAIL;
 8008188:	2303      	movs	r3, #3
 800818a:	e087      	b.n	800829c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008192:	2b02      	cmp	r3, #2
 8008194:	d002      	beq.n	800819c <USBD_SetConfig+0x3c>
 8008196:	2b03      	cmp	r3, #3
 8008198:	d025      	beq.n	80081e6 <USBD_SetConfig+0x86>
 800819a:	e071      	b.n	8008280 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800819c:	4b41      	ldr	r3, [pc, #260]	; (80082a4 <USBD_SetConfig+0x144>)
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d01c      	beq.n	80081de <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80081a4:	4b3f      	ldr	r3, [pc, #252]	; (80082a4 <USBD_SetConfig+0x144>)
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	461a      	mov	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80081ae:	4b3d      	ldr	r3, [pc, #244]	; (80082a4 <USBD_SetConfig+0x144>)
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	4619      	mov	r1, r3
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f7ff f96f 	bl	8007498 <USBD_SetClassConfig>
 80081ba:	4603      	mov	r3, r0
 80081bc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80081be:	7bfb      	ldrb	r3, [r7, #15]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d004      	beq.n	80081ce <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80081c4:	6839      	ldr	r1, [r7, #0]
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f945 	bl	8008456 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80081cc:	e065      	b.n	800829a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fa0c 	bl	80085ec <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2203      	movs	r2, #3
 80081d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80081dc:	e05d      	b.n	800829a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fa04 	bl	80085ec <USBD_CtlSendStatus>
    break;
 80081e4:	e059      	b.n	800829a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80081e6:	4b2f      	ldr	r3, [pc, #188]	; (80082a4 <USBD_SetConfig+0x144>)
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d112      	bne.n	8008214 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2202      	movs	r2, #2
 80081f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80081f6:	4b2b      	ldr	r3, [pc, #172]	; (80082a4 <USBD_SetConfig+0x144>)
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008200:	4b28      	ldr	r3, [pc, #160]	; (80082a4 <USBD_SetConfig+0x144>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	4619      	mov	r1, r3
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f7ff f962 	bl	80074d0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 f9ed 	bl	80085ec <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008212:	e042      	b.n	800829a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008214:	4b23      	ldr	r3, [pc, #140]	; (80082a4 <USBD_SetConfig+0x144>)
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	461a      	mov	r2, r3
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	429a      	cmp	r2, r3
 8008220:	d02a      	beq.n	8008278 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	b2db      	uxtb	r3, r3
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7ff f950 	bl	80074d0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8008230:	4b1c      	ldr	r3, [pc, #112]	; (80082a4 <USBD_SetConfig+0x144>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800823a:	4b1a      	ldr	r3, [pc, #104]	; (80082a4 <USBD_SetConfig+0x144>)
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	4619      	mov	r1, r3
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f7ff f929 	bl	8007498 <USBD_SetClassConfig>
 8008246:	4603      	mov	r3, r0
 8008248:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800824a:	7bfb      	ldrb	r3, [r7, #15]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00f      	beq.n	8008270 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008250:	6839      	ldr	r1, [r7, #0]
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 f8ff 	bl	8008456 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	b2db      	uxtb	r3, r3
 800825e:	4619      	mov	r1, r3
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7ff f935 	bl	80074d0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2202      	movs	r2, #2
 800826a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800826e:	e014      	b.n	800829a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f9bb 	bl	80085ec <USBD_CtlSendStatus>
    break;
 8008276:	e010      	b.n	800829a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f9b7 	bl	80085ec <USBD_CtlSendStatus>
    break;
 800827e:	e00c      	b.n	800829a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8008280:	6839      	ldr	r1, [r7, #0]
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f8e7 	bl	8008456 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008288:	4b06      	ldr	r3, [pc, #24]	; (80082a4 <USBD_SetConfig+0x144>)
 800828a:	781b      	ldrb	r3, [r3, #0]
 800828c:	4619      	mov	r1, r3
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7ff f91e 	bl	80074d0 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008294:	2303      	movs	r3, #3
 8008296:	73fb      	strb	r3, [r7, #15]
    break;
 8008298:	bf00      	nop
  }

  return ret;
 800829a:	7bfb      	ldrb	r3, [r7, #15]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	20000214 	.word	0x20000214

080082a8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	88db      	ldrh	r3, [r3, #6]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d004      	beq.n	80082c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80082ba:	6839      	ldr	r1, [r7, #0]
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 f8ca 	bl	8008456 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80082c2:	e022      	b.n	800830a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	dc02      	bgt.n	80082d4 <USBD_GetConfig+0x2c>
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dc03      	bgt.n	80082da <USBD_GetConfig+0x32>
 80082d2:	e015      	b.n	8008300 <USBD_GetConfig+0x58>
 80082d4:	2b03      	cmp	r3, #3
 80082d6:	d00b      	beq.n	80082f0 <USBD_GetConfig+0x48>
 80082d8:	e012      	b.n	8008300 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	3308      	adds	r3, #8
 80082e4:	2201      	movs	r2, #1
 80082e6:	4619      	mov	r1, r3
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f925 	bl	8008538 <USBD_CtlSendData>
      break;
 80082ee:	e00c      	b.n	800830a <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	3304      	adds	r3, #4
 80082f4:	2201      	movs	r2, #1
 80082f6:	4619      	mov	r1, r3
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 f91d 	bl	8008538 <USBD_CtlSendData>
      break;
 80082fe:	e004      	b.n	800830a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 f8a7 	bl	8008456 <USBD_CtlError>
      break;
 8008308:	bf00      	nop
}
 800830a:	bf00      	nop
 800830c:	3708      	adds	r7, #8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}

08008312 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008312:	b580      	push	{r7, lr}
 8008314:	b082      	sub	sp, #8
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
 800831a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008322:	3b01      	subs	r3, #1
 8008324:	2b02      	cmp	r3, #2
 8008326:	d81e      	bhi.n	8008366 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	88db      	ldrh	r3, [r3, #6]
 800832c:	2b02      	cmp	r3, #2
 800832e:	d004      	beq.n	800833a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8008330:	6839      	ldr	r1, [r7, #0]
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f88f 	bl	8008456 <USBD_CtlError>
      break;
 8008338:	e01a      	b.n	8008370 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008346:	2b00      	cmp	r3, #0
 8008348:	d005      	beq.n	8008356 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	f043 0202 	orr.w	r2, r3, #2
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	330c      	adds	r3, #12
 800835a:	2202      	movs	r2, #2
 800835c:	4619      	mov	r1, r3
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f8ea 	bl	8008538 <USBD_CtlSendData>
    break;
 8008364:	e004      	b.n	8008370 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f874 	bl	8008456 <USBD_CtlError>
    break;
 800836e:	bf00      	nop
  }
}
 8008370:	bf00      	nop
 8008372:	3708      	adds	r7, #8
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	885b      	ldrh	r3, [r3, #2]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d106      	bne.n	8008398 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f92a 	bl	80085ec <USBD_CtlSendStatus>
  }
}
 8008398:	bf00      	nop
 800839a:	3708      	adds	r7, #8
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083b0:	3b01      	subs	r3, #1
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d80b      	bhi.n	80083ce <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	885b      	ldrh	r3, [r3, #2]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d10c      	bne.n	80083d8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f910 	bl	80085ec <USBD_CtlSendStatus>
      }
      break;
 80083cc:	e004      	b.n	80083d8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80083ce:	6839      	ldr	r1, [r7, #0]
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 f840 	bl	8008456 <USBD_CtlError>
      break;
 80083d6:	e000      	b.n	80083da <USBD_ClrFeature+0x3a>
      break;
 80083d8:	bf00      	nop
  }
}
 80083da:	bf00      	nop
 80083dc:	3708      	adds	r7, #8
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	781a      	ldrb	r2, [r3, #0]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3301      	adds	r3, #1
 80083fc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	781a      	ldrb	r2, [r3, #0]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	3301      	adds	r3, #1
 800840a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f7ff fa9c 	bl	800794a <SWAPBYTE>
 8008412:	4603      	mov	r3, r0
 8008414:	461a      	mov	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	3301      	adds	r3, #1
 800841e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	3301      	adds	r3, #1
 8008424:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f7ff fa8f 	bl	800794a <SWAPBYTE>
 800842c:	4603      	mov	r3, r0
 800842e:	461a      	mov	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3301      	adds	r3, #1
 8008438:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	3301      	adds	r3, #1
 800843e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f7ff fa82 	bl	800794a <SWAPBYTE>
 8008446:	4603      	mov	r3, r0
 8008448:	461a      	mov	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	80da      	strh	r2, [r3, #6]
}
 800844e:	bf00      	nop
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
 800845e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008460:	2180      	movs	r1, #128	; 0x80
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fd7e 	bl	8008f64 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fd7a 	bl	8008f64 <USBD_LL_StallEP>
}
 8008470:	bf00      	nop
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b086      	sub	sp, #24
 800847c:	af00      	add	r7, sp, #0
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008484:	2300      	movs	r3, #0
 8008486:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d036      	beq.n	80084fc <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008492:	6938      	ldr	r0, [r7, #16]
 8008494:	f000 f836 	bl	8008504 <USBD_GetLen>
 8008498:	4603      	mov	r3, r0
 800849a:	3301      	adds	r3, #1
 800849c:	b29b      	uxth	r3, r3
 800849e:	005b      	lsls	r3, r3, #1
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80084a6:	7dfb      	ldrb	r3, [r7, #23]
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	4413      	add	r3, r2
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	7812      	ldrb	r2, [r2, #0]
 80084b0:	701a      	strb	r2, [r3, #0]
  idx++;
 80084b2:	7dfb      	ldrb	r3, [r7, #23]
 80084b4:	3301      	adds	r3, #1
 80084b6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80084b8:	7dfb      	ldrb	r3, [r7, #23]
 80084ba:	68ba      	ldr	r2, [r7, #8]
 80084bc:	4413      	add	r3, r2
 80084be:	2203      	movs	r2, #3
 80084c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80084c2:	7dfb      	ldrb	r3, [r7, #23]
 80084c4:	3301      	adds	r3, #1
 80084c6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80084c8:	e013      	b.n	80084f2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80084ca:	7dfb      	ldrb	r3, [r7, #23]
 80084cc:	68ba      	ldr	r2, [r7, #8]
 80084ce:	4413      	add	r3, r2
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	7812      	ldrb	r2, [r2, #0]
 80084d4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	3301      	adds	r3, #1
 80084da:	613b      	str	r3, [r7, #16]
    idx++;
 80084dc:	7dfb      	ldrb	r3, [r7, #23]
 80084de:	3301      	adds	r3, #1
 80084e0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80084e2:	7dfb      	ldrb	r3, [r7, #23]
 80084e4:	68ba      	ldr	r2, [r7, #8]
 80084e6:	4413      	add	r3, r2
 80084e8:	2200      	movs	r2, #0
 80084ea:	701a      	strb	r2, [r3, #0]
    idx++;
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	3301      	adds	r3, #1
 80084f0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e7      	bne.n	80084ca <USBD_GetString+0x52>
 80084fa:	e000      	b.n	80084fe <USBD_GetString+0x86>
    return;
 80084fc:	bf00      	nop
  }
}
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008514:	e005      	b.n	8008522 <USBD_GetLen+0x1e>
  {
    len++;
 8008516:	7bfb      	ldrb	r3, [r7, #15]
 8008518:	3301      	adds	r3, #1
 800851a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	3301      	adds	r3, #1
 8008520:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1f5      	bne.n	8008516 <USBD_GetLen+0x12>
  }

  return len;
 800852a:	7bfb      	ldrb	r3, [r7, #15]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2202      	movs	r2, #2
 8008548:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	68ba      	ldr	r2, [r7, #8]
 800855c:	2100      	movs	r1, #0
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 fd89 	bl	8009076 <USBD_LL_Transmit>

  return USBD_OK;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	3710      	adds	r7, #16
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b084      	sub	sp, #16
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	2100      	movs	r1, #0
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f000 fd78 	bl	8009076 <USBD_LL_Transmit>

  return USBD_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2203      	movs	r2, #3
 80085a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68ba      	ldr	r2, [r7, #8]
 80085b8:	2100      	movs	r1, #0
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f000 fd7c 	bl	80090b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b084      	sub	sp, #16
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	2100      	movs	r1, #0
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 fd6b 	bl	80090b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2204      	movs	r2, #4
 80085f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80085fc:	2300      	movs	r3, #0
 80085fe:	2200      	movs	r2, #0
 8008600:	2100      	movs	r1, #0
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 fd37 	bl	8009076 <USBD_LL_Transmit>

  return USBD_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}

08008612 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b082      	sub	sp, #8
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2205      	movs	r2, #5
 800861e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008622:	2300      	movs	r3, #0
 8008624:	2200      	movs	r2, #0
 8008626:	2100      	movs	r1, #0
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fd45 	bl	80090b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3708      	adds	r7, #8
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800863c:	2200      	movs	r2, #0
 800863e:	4912      	ldr	r1, [pc, #72]	; (8008688 <MX_USB_DEVICE_Init+0x50>)
 8008640:	4812      	ldr	r0, [pc, #72]	; (800868c <MX_USB_DEVICE_Init+0x54>)
 8008642:	f7fe febb 	bl	80073bc <USBD_Init>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d001      	beq.n	8008650 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800864c:	f7f8 ff10 	bl	8001470 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008650:	490f      	ldr	r1, [pc, #60]	; (8008690 <MX_USB_DEVICE_Init+0x58>)
 8008652:	480e      	ldr	r0, [pc, #56]	; (800868c <MX_USB_DEVICE_Init+0x54>)
 8008654:	f7fe fee8 	bl	8007428 <USBD_RegisterClass>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800865e:	f7f8 ff07 	bl	8001470 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008662:	490c      	ldr	r1, [pc, #48]	; (8008694 <MX_USB_DEVICE_Init+0x5c>)
 8008664:	4809      	ldr	r0, [pc, #36]	; (800868c <MX_USB_DEVICE_Init+0x54>)
 8008666:	f7fe fe0d 	bl	8007284 <USBD_CDC_RegisterInterface>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d001      	beq.n	8008674 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008670:	f7f8 fefe 	bl	8001470 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008674:	4805      	ldr	r0, [pc, #20]	; (800868c <MX_USB_DEVICE_Init+0x54>)
 8008676:	f7fe fef8 	bl	800746a <USBD_Start>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008680:	f7f8 fef6 	bl	8001470 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008684:	bf00      	nop
 8008686:	bd80      	pop	{r7, pc}
 8008688:	20000130 	.word	0x20000130
 800868c:	20000548 	.word	0x20000548
 8008690:	20000018 	.word	0x20000018
 8008694:	2000011c 	.word	0x2000011c

08008698 <StaticIntArray_PushBack>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
StaticIntArray *StaticIntArray_PushBack(StaticIntArray *self, int32_t elem) {
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
    int32_t capa = sizeof(self->array) / sizeof(self->array[0]);
 80086a2:	2364      	movs	r3, #100	; 0x64
 80086a4:	60fb      	str	r3, [r7, #12]
    if (self->len >= capa) {
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	dc01      	bgt.n	80086b6 <StaticIntArray_PushBack+0x1e>
        return Receive_OverFlow;  // 配??容量が足りな?
 80086b2:	2301      	movs	r3, #1
 80086b4:	e00b      	b.n	80086ce <StaticIntArray_PushBack+0x36>
    }

    self->array[self->len++] = elem;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 80086bc:	1c59      	adds	r1, r3, #1
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return Receive_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
	...

080086dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80086e0:	2200      	movs	r2, #0
 80086e2:	4905      	ldr	r1, [pc, #20]	; (80086f8 <CDC_Init_FS+0x1c>)
 80086e4:	4805      	ldr	r0, [pc, #20]	; (80086fc <CDC_Init_FS+0x20>)
 80086e6:	f7fe fde2 	bl	80072ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80086ea:	4905      	ldr	r1, [pc, #20]	; (8008700 <CDC_Init_FS+0x24>)
 80086ec:	4803      	ldr	r0, [pc, #12]	; (80086fc <CDC_Init_FS+0x20>)
 80086ee:	f7fe fdf7 	bl	80072e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80086f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	2000101c 	.word	0x2000101c
 80086fc:	20000548 	.word	0x20000548
 8008700:	20000818 	.word	0x20000818

08008704 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008704:	b480      	push	{r7}
 8008706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008708:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800870a:	4618      	mov	r0, r3
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	6039      	str	r1, [r7, #0]
 800871e:	71fb      	strb	r3, [r7, #7]
 8008720:	4613      	mov	r3, r2
 8008722:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008724:	79fb      	ldrb	r3, [r7, #7]
 8008726:	2b23      	cmp	r3, #35	; 0x23
 8008728:	d84a      	bhi.n	80087c0 <CDC_Control_FS+0xac>
 800872a:	a201      	add	r2, pc, #4	; (adr r2, 8008730 <CDC_Control_FS+0x1c>)
 800872c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008730:	080087c1 	.word	0x080087c1
 8008734:	080087c1 	.word	0x080087c1
 8008738:	080087c1 	.word	0x080087c1
 800873c:	080087c1 	.word	0x080087c1
 8008740:	080087c1 	.word	0x080087c1
 8008744:	080087c1 	.word	0x080087c1
 8008748:	080087c1 	.word	0x080087c1
 800874c:	080087c1 	.word	0x080087c1
 8008750:	080087c1 	.word	0x080087c1
 8008754:	080087c1 	.word	0x080087c1
 8008758:	080087c1 	.word	0x080087c1
 800875c:	080087c1 	.word	0x080087c1
 8008760:	080087c1 	.word	0x080087c1
 8008764:	080087c1 	.word	0x080087c1
 8008768:	080087c1 	.word	0x080087c1
 800876c:	080087c1 	.word	0x080087c1
 8008770:	080087c1 	.word	0x080087c1
 8008774:	080087c1 	.word	0x080087c1
 8008778:	080087c1 	.word	0x080087c1
 800877c:	080087c1 	.word	0x080087c1
 8008780:	080087c1 	.word	0x080087c1
 8008784:	080087c1 	.word	0x080087c1
 8008788:	080087c1 	.word	0x080087c1
 800878c:	080087c1 	.word	0x080087c1
 8008790:	080087c1 	.word	0x080087c1
 8008794:	080087c1 	.word	0x080087c1
 8008798:	080087c1 	.word	0x080087c1
 800879c:	080087c1 	.word	0x080087c1
 80087a0:	080087c1 	.word	0x080087c1
 80087a4:	080087c1 	.word	0x080087c1
 80087a8:	080087c1 	.word	0x080087c1
 80087ac:	080087c1 	.word	0x080087c1
 80087b0:	080087c1 	.word	0x080087c1
 80087b4:	080087c1 	.word	0x080087c1
 80087b8:	080087c1 	.word	0x080087c1
 80087bc:	080087c1 	.word	0x080087c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80087c0:	bf00      	nop
  }

  return (USBD_OK);
 80087c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b096      	sub	sp, #88	; 0x58
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80087da:	6879      	ldr	r1, [r7, #4]
 80087dc:	4830      	ldr	r0, [pc, #192]	; (80088a0 <CDC_Receive_FS+0xd0>)
 80087de:	f7fe fd7f 	bl	80072e0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80087e2:	482f      	ldr	r0, [pc, #188]	; (80088a0 <CDC_Receive_FS+0xd0>)
 80087e4:	f7fe fdc0 	bl	8007368 <USBD_CDC_ReceivePacket>

  uint8_t sendBuf[64];
  if (*Len && *Len < 64){
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d052      	beq.n	8008896 <CDC_Receive_FS+0xc6>
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b3f      	cmp	r3, #63	; 0x3f
 80087f6:	d84e      	bhi.n	8008896 <CDC_Receive_FS+0xc6>
	  for (int i = 0; i < *Len; i++)
 80087f8:	2300      	movs	r3, #0
 80087fa:	657b      	str	r3, [r7, #84]	; 0x54
 80087fc:	e00c      	b.n	8008818 <CDC_Receive_FS+0x48>
	  {
		  sendBuf[i] = Buf[i];
 80087fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	4413      	add	r3, r2
 8008804:	7819      	ldrb	r1, [r3, #0]
 8008806:	f107 0210 	add.w	r2, r7, #16
 800880a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800880c:	4413      	add	r3, r2
 800880e:	460a      	mov	r2, r1
 8008810:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < *Len; i++)
 8008812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008814:	3301      	adds	r3, #1
 8008816:	657b      	str	r3, [r7, #84]	; 0x54
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800881e:	429a      	cmp	r2, r3
 8008820:	d8ed      	bhi.n	80087fe <CDC_Receive_FS+0x2e>
	  }
	  CDC_Transmit_FS(sendBuf, *Len);
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	b29a      	uxth	r2, r3
 8008828:	f107 0310 	add.w	r3, r7, #16
 800882c:	4611      	mov	r1, r2
 800882e:	4618      	mov	r0, r3
 8008830:	f000 f83c 	bl	80088ac <CDC_Transmit_FS>
	  if(StaticIntArray_PushBack(&receive, sendBuf) == Receive_OverFlow){
 8008834:	f107 0310 	add.w	r3, r7, #16
 8008838:	4619      	mov	r1, r3
 800883a:	481a      	ldr	r0, [pc, #104]	; (80088a4 <CDC_Receive_FS+0xd4>)
 800883c:	f7ff ff2c 	bl	8008698 <StaticIntArray_PushBack>
 8008840:	4603      	mov	r3, r0
 8008842:	2b01      	cmp	r3, #1
 8008844:	d127      	bne.n	8008896 <CDC_Receive_FS+0xc6>
		  char *msg = "Too many Description! CDC_Receive Buffer Overflow!\n\r";
 8008846:	4b18      	ldr	r3, [pc, #96]	; (80088a8 <CDC_Receive_FS+0xd8>)
 8008848:	60fb      	str	r3, [r7, #12]
		  CDC_Transmit_FS((uint8_t *)&msg, strlen(msg));
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	4618      	mov	r0, r3
 800884e:	f7f7 fce7 	bl	8000220 <strlen>
 8008852:	4603      	mov	r3, r0
 8008854:	b29a      	uxth	r2, r3
 8008856:	f107 030c 	add.w	r3, r7, #12
 800885a:	4611      	mov	r1, r2
 800885c:	4618      	mov	r0, r3
 800885e:	f000 f825 	bl	80088ac <CDC_Transmit_FS>
		  for (uint8_t i = 0; i <= receive.len; ++i) {
 8008862:	2300      	movs	r3, #0
 8008864:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8008868:	e00a      	b.n	8008880 <CDC_Receive_FS+0xb0>
			  receive.array[i] = 0;
 800886a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800886e:	4a0d      	ldr	r2, [pc, #52]	; (80088a4 <CDC_Receive_FS+0xd4>)
 8008870:	2100      	movs	r1, #0
 8008872:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  for (uint8_t i = 0; i <= receive.len; ++i) {
 8008876:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800887a:	3301      	adds	r3, #1
 800887c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8008880:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8008884:	4b07      	ldr	r3, [pc, #28]	; (80088a4 <CDC_Receive_FS+0xd4>)
 8008886:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800888a:	429a      	cmp	r2, r3
 800888c:	dded      	ble.n	800886a <CDC_Receive_FS+0x9a>
		}
		  receive.len = 0;
 800888e:	4b05      	ldr	r3, [pc, #20]	; (80088a4 <CDC_Receive_FS+0xd4>)
 8008890:	2200      	movs	r2, #0
 8008892:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	  }
  }

  return (USBD_OK);
 8008896:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008898:	4618      	mov	r0, r3
 800889a:	3758      	adds	r7, #88	; 0x58
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	20000548 	.word	0x20000548
 80088a4:	20000218 	.word	0x20000218
 80088a8:	08009490 	.word	0x08009490

080088ac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	460b      	mov	r3, r1
 80088b6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80088b8:	2300      	movs	r3, #0
 80088ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80088bc:	4b0d      	ldr	r3, [pc, #52]	; (80088f4 <CDC_Transmit_FS+0x48>)
 80088be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088c2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e00b      	b.n	80088ea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80088d2:	887b      	ldrh	r3, [r7, #2]
 80088d4:	461a      	mov	r2, r3
 80088d6:	6879      	ldr	r1, [r7, #4]
 80088d8:	4806      	ldr	r0, [pc, #24]	; (80088f4 <CDC_Transmit_FS+0x48>)
 80088da:	f7fe fce8 	bl	80072ae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80088de:	4805      	ldr	r0, [pc, #20]	; (80088f4 <CDC_Transmit_FS+0x48>)
 80088e0:	f7fe fd12 	bl	8007308 <USBD_CDC_TransmitPacket>
 80088e4:	4603      	mov	r3, r0
 80088e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	20000548 	.word	0x20000548

080088f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b087      	sub	sp, #28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	4613      	mov	r3, r2
 8008904:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800890a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800890e:	4618      	mov	r0, r3
 8008910:	371c      	adds	r7, #28
 8008912:	46bd      	mov	sp, r7
 8008914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008918:	4770      	bx	lr
	...

0800891c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	4603      	mov	r3, r0
 8008924:	6039      	str	r1, [r7, #0]
 8008926:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	2212      	movs	r2, #18
 800892c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800892e:	4b03      	ldr	r3, [pc, #12]	; (800893c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008930:	4618      	mov	r0, r3
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	20000150 	.word	0x20000150

08008940 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	4603      	mov	r3, r0
 8008948:	6039      	str	r1, [r7, #0]
 800894a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2204      	movs	r2, #4
 8008950:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008952:	4b03      	ldr	r3, [pc, #12]	; (8008960 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008954:	4618      	mov	r0, r3
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr
 8008960:	20000170 	.word	0x20000170

08008964 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	4603      	mov	r3, r0
 800896c:	6039      	str	r1, [r7, #0]
 800896e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d105      	bne.n	8008982 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008976:	683a      	ldr	r2, [r7, #0]
 8008978:	4907      	ldr	r1, [pc, #28]	; (8008998 <USBD_FS_ProductStrDescriptor+0x34>)
 800897a:	4808      	ldr	r0, [pc, #32]	; (800899c <USBD_FS_ProductStrDescriptor+0x38>)
 800897c:	f7ff fd7c 	bl	8008478 <USBD_GetString>
 8008980:	e004      	b.n	800898c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008982:	683a      	ldr	r2, [r7, #0]
 8008984:	4904      	ldr	r1, [pc, #16]	; (8008998 <USBD_FS_ProductStrDescriptor+0x34>)
 8008986:	4805      	ldr	r0, [pc, #20]	; (800899c <USBD_FS_ProductStrDescriptor+0x38>)
 8008988:	f7ff fd76 	bl	8008478 <USBD_GetString>
  }
  return USBD_StrDesc;
 800898c:	4b02      	ldr	r3, [pc, #8]	; (8008998 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800898e:	4618      	mov	r0, r3
 8008990:	3708      	adds	r7, #8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop
 8008998:	2000181c 	.word	0x2000181c
 800899c:	080094c8 	.word	0x080094c8

080089a0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4603      	mov	r3, r0
 80089a8:	6039      	str	r1, [r7, #0]
 80089aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80089ac:	683a      	ldr	r2, [r7, #0]
 80089ae:	4904      	ldr	r1, [pc, #16]	; (80089c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80089b0:	4804      	ldr	r0, [pc, #16]	; (80089c4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80089b2:	f7ff fd61 	bl	8008478 <USBD_GetString>
  return USBD_StrDesc;
 80089b6:	4b02      	ldr	r3, [pc, #8]	; (80089c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	2000181c 	.word	0x2000181c
 80089c4:	080094e0 	.word	0x080094e0

080089c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b082      	sub	sp, #8
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	4603      	mov	r3, r0
 80089d0:	6039      	str	r1, [r7, #0]
 80089d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	221a      	movs	r2, #26
 80089d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80089da:	f000 f855 	bl	8008a88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80089de:	4b02      	ldr	r3, [pc, #8]	; (80089e8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	20000174 	.word	0x20000174

080089ec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	4603      	mov	r3, r0
 80089f4:	6039      	str	r1, [r7, #0]
 80089f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80089f8:	79fb      	ldrb	r3, [r7, #7]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d105      	bne.n	8008a0a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80089fe:	683a      	ldr	r2, [r7, #0]
 8008a00:	4907      	ldr	r1, [pc, #28]	; (8008a20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a02:	4808      	ldr	r0, [pc, #32]	; (8008a24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a04:	f7ff fd38 	bl	8008478 <USBD_GetString>
 8008a08:	e004      	b.n	8008a14 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a0a:	683a      	ldr	r2, [r7, #0]
 8008a0c:	4904      	ldr	r1, [pc, #16]	; (8008a20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a0e:	4805      	ldr	r0, [pc, #20]	; (8008a24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a10:	f7ff fd32 	bl	8008478 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a14:	4b02      	ldr	r3, [pc, #8]	; (8008a20 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3708      	adds	r7, #8
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	2000181c 	.word	0x2000181c
 8008a24:	080094f4 	.word	0x080094f4

08008a28 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	4603      	mov	r3, r0
 8008a30:	6039      	str	r1, [r7, #0]
 8008a32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a34:	79fb      	ldrb	r3, [r7, #7]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d105      	bne.n	8008a46 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a3a:	683a      	ldr	r2, [r7, #0]
 8008a3c:	4907      	ldr	r1, [pc, #28]	; (8008a5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a3e:	4808      	ldr	r0, [pc, #32]	; (8008a60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a40:	f7ff fd1a 	bl	8008478 <USBD_GetString>
 8008a44:	e004      	b.n	8008a50 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	4904      	ldr	r1, [pc, #16]	; (8008a5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a4a:	4805      	ldr	r0, [pc, #20]	; (8008a60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a4c:	f7ff fd14 	bl	8008478 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a50:	4b02      	ldr	r3, [pc, #8]	; (8008a5c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	2000181c 	.word	0x2000181c
 8008a60:	08009500 	.word	0x08009500

08008a64 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	6039      	str	r1, [r7, #0]
 8008a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	220c      	movs	r2, #12
 8008a74:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008a76:	4b03      	ldr	r3, [pc, #12]	; (8008a84 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr
 8008a84:	20000164 	.word	0x20000164

08008a88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008a8e:	4b0f      	ldr	r3, [pc, #60]	; (8008acc <Get_SerialNum+0x44>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008a94:	4b0e      	ldr	r3, [pc, #56]	; (8008ad0 <Get_SerialNum+0x48>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008a9a:	4b0e      	ldr	r3, [pc, #56]	; (8008ad4 <Get_SerialNum+0x4c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d009      	beq.n	8008ac2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008aae:	2208      	movs	r2, #8
 8008ab0:	4909      	ldr	r1, [pc, #36]	; (8008ad8 <Get_SerialNum+0x50>)
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f000 f814 	bl	8008ae0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008ab8:	2204      	movs	r2, #4
 8008aba:	4908      	ldr	r1, [pc, #32]	; (8008adc <Get_SerialNum+0x54>)
 8008abc:	68b8      	ldr	r0, [r7, #8]
 8008abe:	f000 f80f 	bl	8008ae0 <IntToUnicode>
  }
}
 8008ac2:	bf00      	nop
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	1ff07a10 	.word	0x1ff07a10
 8008ad0:	1ff07a14 	.word	0x1ff07a14
 8008ad4:	1ff07a18 	.word	0x1ff07a18
 8008ad8:	20000176 	.word	0x20000176
 8008adc:	20000186 	.word	0x20000186

08008ae0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b087      	sub	sp, #28
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	60b9      	str	r1, [r7, #8]
 8008aea:	4613      	mov	r3, r2
 8008aec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008aee:	2300      	movs	r3, #0
 8008af0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008af2:	2300      	movs	r3, #0
 8008af4:	75fb      	strb	r3, [r7, #23]
 8008af6:	e027      	b.n	8008b48 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	0f1b      	lsrs	r3, r3, #28
 8008afc:	2b09      	cmp	r3, #9
 8008afe:	d80b      	bhi.n	8008b18 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	0f1b      	lsrs	r3, r3, #28
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	7dfb      	ldrb	r3, [r7, #23]
 8008b08:	005b      	lsls	r3, r3, #1
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	440b      	add	r3, r1
 8008b10:	3230      	adds	r2, #48	; 0x30
 8008b12:	b2d2      	uxtb	r2, r2
 8008b14:	701a      	strb	r2, [r3, #0]
 8008b16:	e00a      	b.n	8008b2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	0f1b      	lsrs	r3, r3, #28
 8008b1c:	b2da      	uxtb	r2, r3
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
 8008b20:	005b      	lsls	r3, r3, #1
 8008b22:	4619      	mov	r1, r3
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	440b      	add	r3, r1
 8008b28:	3237      	adds	r2, #55	; 0x37
 8008b2a:	b2d2      	uxtb	r2, r2
 8008b2c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b34:	7dfb      	ldrb	r3, [r7, #23]
 8008b36:	005b      	lsls	r3, r3, #1
 8008b38:	3301      	adds	r3, #1
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	2200      	movs	r2, #0
 8008b40:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b42:	7dfb      	ldrb	r3, [r7, #23]
 8008b44:	3301      	adds	r3, #1
 8008b46:	75fb      	strb	r3, [r7, #23]
 8008b48:	7dfa      	ldrb	r2, [r7, #23]
 8008b4a:	79fb      	ldrb	r3, [r7, #7]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d3d3      	bcc.n	8008af8 <IntToUnicode+0x18>
  }
}
 8008b50:	bf00      	nop
 8008b52:	bf00      	nop
 8008b54:	371c      	adds	r7, #28
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
	...

08008b60 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b08a      	sub	sp, #40	; 0x28
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b68:	f107 0314 	add.w	r3, r7, #20
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	601a      	str	r2, [r3, #0]
 8008b70:	605a      	str	r2, [r3, #4]
 8008b72:	609a      	str	r2, [r3, #8]
 8008b74:	60da      	str	r2, [r3, #12]
 8008b76:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b80:	d149      	bne.n	8008c16 <HAL_PCD_MspInit+0xb6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b82:	4b27      	ldr	r3, [pc, #156]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b86:	4a26      	ldr	r2, [pc, #152]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008b88:	f043 0301 	orr.w	r3, r3, #1
 8008b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8008b8e:	4b24      	ldr	r3, [pc, #144]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b92:	f003 0301 	and.w	r3, r3, #1
 8008b96:	613b      	str	r3, [r7, #16]
 8008b98:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8008b9a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8008b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008bac:	230a      	movs	r3, #10
 8008bae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008bb0:	f107 0314 	add.w	r3, r7, #20
 8008bb4:	4619      	mov	r1, r3
 8008bb6:	481b      	ldr	r0, [pc, #108]	; (8008c24 <HAL_PCD_MspInit+0xc4>)
 8008bb8:	f7f8 ff98 	bl	8001aec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8008bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8008bca:	f107 0314 	add.w	r3, r7, #20
 8008bce:	4619      	mov	r1, r3
 8008bd0:	4814      	ldr	r0, [pc, #80]	; (8008c24 <HAL_PCD_MspInit+0xc4>)
 8008bd2:	f7f8 ff8b 	bl	8001aec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008bd6:	4b12      	ldr	r3, [pc, #72]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bda:	4a11      	ldr	r2, [pc, #68]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008be0:	6353      	str	r3, [r2, #52]	; 0x34
 8008be2:	4b0f      	ldr	r3, [pc, #60]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bea:	60fb      	str	r3, [r7, #12]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	4b0c      	ldr	r3, [pc, #48]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bf2:	4a0b      	ldr	r2, [pc, #44]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8008bfa:	4b09      	ldr	r3, [pc, #36]	; (8008c20 <HAL_PCD_MspInit+0xc0>)
 8008bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c02:	60bb      	str	r3, [r7, #8]
 8008c04:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008c06:	2200      	movs	r2, #0
 8008c08:	2100      	movs	r1, #0
 8008c0a:	2043      	movs	r0, #67	; 0x43
 8008c0c:	f7f8 ff37 	bl	8001a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c10:	2043      	movs	r0, #67	; 0x43
 8008c12:	f7f8 ff50 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c16:	bf00      	nop
 8008c18:	3728      	adds	r7, #40	; 0x28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	40023800 	.word	0x40023800
 8008c24:	40020000 	.word	0x40020000

08008c28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f7fe fc5e 	bl	8007500 <USBD_LL_SetupStage>
}
 8008c44:	bf00      	nop
 8008c46:	3708      	adds	r7, #8
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	460b      	mov	r3, r1
 8008c56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 8008c5e:	78fa      	ldrb	r2, [r7, #3]
 8008c60:	6879      	ldr	r1, [r7, #4]
 8008c62:	4613      	mov	r3, r2
 8008c64:	00db      	lsls	r3, r3, #3
 8008c66:	1a9b      	subs	r3, r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	440b      	add	r3, r1
 8008c6c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	78fb      	ldrb	r3, [r7, #3]
 8008c74:	4619      	mov	r1, r3
 8008c76:	f7fe fc98 	bl	80075aa <USBD_LL_DataOutStage>
}
 8008c7a:	bf00      	nop
 8008c7c:	3708      	adds	r7, #8
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b082      	sub	sp, #8
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	6879      	ldr	r1, [r7, #4]
 8008c98:	4613      	mov	r3, r2
 8008c9a:	00db      	lsls	r3, r3, #3
 8008c9c:	1a9b      	subs	r3, r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	440b      	add	r3, r1
 8008ca2:	3348      	adds	r3, #72	; 0x48
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	78fb      	ldrb	r3, [r7, #3]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f7fe fce1 	bl	8007670 <USBD_LL_DataInStage>
}
 8008cae:	bf00      	nop
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b082      	sub	sp, #8
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fe fde5 	bl	8007894 <USBD_LL_SOF>
}
 8008cca:	bf00      	nop
 8008ccc:	3708      	adds	r7, #8
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73fb      	strb	r3, [r7, #15]
 8008cea:	e008      	b.n	8008cfe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d102      	bne.n	8008cfa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	73fb      	strb	r3, [r7, #15]
 8008cf8:	e001      	b.n	8008cfe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008cfa:	f7f8 fbb9 	bl	8001470 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008d04:	7bfa      	ldrb	r2, [r7, #15]
 8008d06:	4611      	mov	r1, r2
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fe fd88 	bl	800781e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fe fd41 	bl	800779c <USBD_LL_Reset>
}
 8008d1a:	bf00      	nop
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7fe fd83 	bl	800783e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	6812      	ldr	r2, [r2, #0]
 8008d46:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008d4a:	f043 0301 	orr.w	r3, r3, #1
 8008d4e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a1b      	ldr	r3, [r3, #32]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d005      	beq.n	8008d64 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d58:	4b04      	ldr	r3, [pc, #16]	; (8008d6c <HAL_PCD_SuspendCallback+0x48>)
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	4a03      	ldr	r2, [pc, #12]	; (8008d6c <HAL_PCD_SuspendCallback+0x48>)
 8008d5e:	f043 0306 	orr.w	r3, r3, #6
 8008d62:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d64:	bf00      	nop
 8008d66:	3708      	adds	r7, #8
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	e000ed00 	.word	0xe000ed00

08008d70 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f7fe fd72 	bl	8007868 <USBD_LL_Resume>
}
 8008d84:	bf00      	nop
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	460b      	mov	r3, r1
 8008d96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008d9e:	78fa      	ldrb	r2, [r7, #3]
 8008da0:	4611      	mov	r1, r2
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fd9d 	bl	80078e2 <USBD_LL_IsoOUTIncomplete>
}
 8008da8:	bf00      	nop
 8008daa:	3708      	adds	r7, #8
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	460b      	mov	r3, r1
 8008dba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008dc2:	78fa      	ldrb	r2, [r7, #3]
 8008dc4:	4611      	mov	r1, r2
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f7fe fd7e 	bl	80078c8 <USBD_LL_IsoINIncomplete>
}
 8008dcc:	bf00      	nop
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe fd8a 	bl	80078fc <USBD_LL_DevConnected>
}
 8008de8:	bf00      	nop
 8008dea:	3708      	adds	r7, #8
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe fd87 	bl	8007912 <USBD_LL_DevDisconnected>
}
 8008e04:	bf00      	nop
 8008e06:	3708      	adds	r7, #8
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b082      	sub	sp, #8
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d13c      	bne.n	8008e96 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008e1c:	4a20      	ldr	r2, [pc, #128]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a1e      	ldr	r2, [pc, #120]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e28:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008e2c:	4b1c      	ldr	r3, [pc, #112]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e2e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008e32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008e34:	4b1a      	ldr	r3, [pc, #104]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e36:	2206      	movs	r2, #6
 8008e38:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e3a:	4b19      	ldr	r3, [pc, #100]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e40:	4b17      	ldr	r3, [pc, #92]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e42:	2202      	movs	r2, #2
 8008e44:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8008e46:	4b16      	ldr	r3, [pc, #88]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e48:	2201      	movs	r2, #1
 8008e4a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e4c:	4b14      	ldr	r3, [pc, #80]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e4e:	2200      	movs	r2, #0
 8008e50:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e52:	4b13      	ldr	r3, [pc, #76]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8008e58:	4b11      	ldr	r3, [pc, #68]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008e5e:	4b10      	ldr	r3, [pc, #64]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e60:	2201      	movs	r2, #1
 8008e62:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e64:	4b0e      	ldr	r3, [pc, #56]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e66:	2200      	movs	r2, #0
 8008e68:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e6a:	480d      	ldr	r0, [pc, #52]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e6c:	f7f9 f80d 	bl	8001e8a <HAL_PCD_Init>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d001      	beq.n	8008e7a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008e76:	f7f8 fafb 	bl	8001470 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e7a:	2180      	movs	r1, #128	; 0x80
 8008e7c:	4808      	ldr	r0, [pc, #32]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e7e:	f7fa f97e 	bl	800317e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008e82:	2240      	movs	r2, #64	; 0x40
 8008e84:	2100      	movs	r1, #0
 8008e86:	4806      	ldr	r0, [pc, #24]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e88:	f7fa f932 	bl	80030f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008e8c:	2280      	movs	r2, #128	; 0x80
 8008e8e:	2101      	movs	r1, #1
 8008e90:	4803      	ldr	r0, [pc, #12]	; (8008ea0 <USBD_LL_Init+0x94>)
 8008e92:	f7fa f92d 	bl	80030f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	20001a1c 	.word	0x20001a1c

08008ea4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f7f9 f909 	bl	80020d2 <HAL_PCD_Start>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ec4:	7bfb      	ldrb	r3, [r7, #15]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 f97e 	bl	80091c8 <USBD_Get_USB_Status>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ed0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}

08008eda <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008eda:	b580      	push	{r7, lr}
 8008edc:	b084      	sub	sp, #16
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
 8008ee2:	4608      	mov	r0, r1
 8008ee4:	4611      	mov	r1, r2
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	4603      	mov	r3, r0
 8008eea:	70fb      	strb	r3, [r7, #3]
 8008eec:	460b      	mov	r3, r1
 8008eee:	70bb      	strb	r3, [r7, #2]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008f02:	78bb      	ldrb	r3, [r7, #2]
 8008f04:	883a      	ldrh	r2, [r7, #0]
 8008f06:	78f9      	ldrb	r1, [r7, #3]
 8008f08:	f7f9 fcf9 	bl	80028fe <HAL_PCD_EP_Open>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f10:	7bfb      	ldrb	r3, [r7, #15]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 f958 	bl	80091c8 <USBD_Get_USB_Status>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b084      	sub	sp, #16
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
 8008f2e:	460b      	mov	r3, r1
 8008f30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f40:	78fa      	ldrb	r2, [r7, #3]
 8008f42:	4611      	mov	r1, r2
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7f9 fd42 	bl	80029ce <HAL_PCD_EP_Close>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f939 	bl	80091c8 <USBD_Get_USB_Status>
 8008f56:	4603      	mov	r3, r0
 8008f58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f70:	2300      	movs	r3, #0
 8008f72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f7e:	78fa      	ldrb	r2, [r7, #3]
 8008f80:	4611      	mov	r1, r2
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7f9 fe1a 	bl	8002bbc <HAL_PCD_EP_SetStall>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f8c:	7bfb      	ldrb	r3, [r7, #15]
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f000 f91a 	bl	80091c8 <USBD_Get_USB_Status>
 8008f94:	4603      	mov	r3, r0
 8008f96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f98:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3710      	adds	r7, #16
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	460b      	mov	r3, r1
 8008fac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008fbc:	78fa      	ldrb	r2, [r7, #3]
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7f9 fe5f 	bl	8002c84 <HAL_PCD_EP_ClrStall>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f000 f8fb 	bl	80091c8 <USBD_Get_USB_Status>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ff2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ff4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	da0b      	bge.n	8009014 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ffc:	78fb      	ldrb	r3, [r7, #3]
 8008ffe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009002:	68f9      	ldr	r1, [r7, #12]
 8009004:	4613      	mov	r3, r2
 8009006:	00db      	lsls	r3, r3, #3
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	440b      	add	r3, r1
 800900e:	333e      	adds	r3, #62	; 0x3e
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	e00b      	b.n	800902c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009014:	78fb      	ldrb	r3, [r7, #3]
 8009016:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800901a:	68f9      	ldr	r1, [r7, #12]
 800901c:	4613      	mov	r3, r2
 800901e:	00db      	lsls	r3, r3, #3
 8009020:	1a9b      	subs	r3, r3, r2
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	440b      	add	r3, r1
 8009026:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800902a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800902c:	4618      	mov	r0, r3
 800902e:	3714      	adds	r7, #20
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	460b      	mov	r3, r1
 8009042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009044:	2300      	movs	r3, #0
 8009046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009052:	78fa      	ldrb	r2, [r7, #3]
 8009054:	4611      	mov	r1, r2
 8009056:	4618      	mov	r0, r3
 8009058:	f7f9 fc2c 	bl	80028b4 <HAL_PCD_SetAddress>
 800905c:	4603      	mov	r3, r0
 800905e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009060:	7bfb      	ldrb	r3, [r7, #15]
 8009062:	4618      	mov	r0, r3
 8009064:	f000 f8b0 	bl	80091c8 <USBD_Get_USB_Status>
 8009068:	4603      	mov	r3, r0
 800906a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800906c:	7bbb      	ldrb	r3, [r7, #14]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3710      	adds	r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	b086      	sub	sp, #24
 800907a:	af00      	add	r7, sp, #0
 800907c:	60f8      	str	r0, [r7, #12]
 800907e:	607a      	str	r2, [r7, #4]
 8009080:	603b      	str	r3, [r7, #0]
 8009082:	460b      	mov	r3, r1
 8009084:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009086:	2300      	movs	r3, #0
 8009088:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009094:	7af9      	ldrb	r1, [r7, #11]
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	f7f9 fd45 	bl	8002b28 <HAL_PCD_EP_Transmit>
 800909e:	4603      	mov	r3, r0
 80090a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090a2:	7dfb      	ldrb	r3, [r7, #23]
 80090a4:	4618      	mov	r0, r3
 80090a6:	f000 f88f 	bl	80091c8 <USBD_Get_USB_Status>
 80090aa:	4603      	mov	r3, r0
 80090ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3718      	adds	r7, #24
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	607a      	str	r2, [r7, #4]
 80090c2:	603b      	str	r3, [r7, #0]
 80090c4:	460b      	mov	r3, r1
 80090c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090c8:	2300      	movs	r3, #0
 80090ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090cc:	2300      	movs	r3, #0
 80090ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80090d6:	7af9      	ldrb	r1, [r7, #11]
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	f7f9 fcc1 	bl	8002a62 <HAL_PCD_EP_Receive>
 80090e0:	4603      	mov	r3, r0
 80090e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090e4:	7dfb      	ldrb	r3, [r7, #23]
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 f86e 	bl	80091c8 <USBD_Get_USB_Status>
 80090ec:	4603      	mov	r3, r0
 80090ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090f0:	7dbb      	ldrb	r3, [r7, #22]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3718      	adds	r7, #24
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
 8009102:	460b      	mov	r3, r1
 8009104:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800910c:	78fa      	ldrb	r2, [r7, #3]
 800910e:	4611      	mov	r1, r2
 8009110:	4618      	mov	r0, r3
 8009112:	f7f9 fcf1 	bl	8002af8 <HAL_PCD_EP_GetRxCount>
 8009116:	4603      	mov	r3, r0
}
 8009118:	4618      	mov	r0, r3
 800911a:	3708      	adds	r7, #8
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800912c:	78fb      	ldrb	r3, [r7, #3]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d002      	beq.n	8009138 <HAL_PCDEx_LPM_Callback+0x18>
 8009132:	2b01      	cmp	r3, #1
 8009134:	d01f      	beq.n	8009176 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009136:	e03b      	b.n	80091b0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a1b      	ldr	r3, [r3, #32]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d007      	beq.n	8009150 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009140:	f000 f83c 	bl	80091bc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009144:	4b1c      	ldr	r3, [pc, #112]	; (80091b8 <HAL_PCDEx_LPM_Callback+0x98>)
 8009146:	691b      	ldr	r3, [r3, #16]
 8009148:	4a1b      	ldr	r2, [pc, #108]	; (80091b8 <HAL_PCDEx_LPM_Callback+0x98>)
 800914a:	f023 0306 	bic.w	r3, r3, #6
 800914e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6812      	ldr	r2, [r2, #0]
 800915e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009162:	f023 0301 	bic.w	r3, r3, #1
 8009166:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800916e:	4618      	mov	r0, r3
 8009170:	f7fe fb7a 	bl	8007868 <USBD_LL_Resume>
    break;
 8009174:	e01c      	b.n	80091b0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	6812      	ldr	r2, [r2, #0]
 8009184:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009188:	f043 0301 	orr.w	r3, r3, #1
 800918c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8009194:	4618      	mov	r0, r3
 8009196:	f7fe fb52 	bl	800783e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d005      	beq.n	80091ae <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80091a2:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <HAL_PCDEx_LPM_Callback+0x98>)
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	4a04      	ldr	r2, [pc, #16]	; (80091b8 <HAL_PCDEx_LPM_Callback+0x98>)
 80091a8:	f043 0306 	orr.w	r3, r3, #6
 80091ac:	6113      	str	r3, [r2, #16]
    break;
 80091ae:	bf00      	nop
}
 80091b0:	bf00      	nop
 80091b2:	3708      	adds	r7, #8
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	e000ed00 	.word	0xe000ed00

080091bc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80091c0:	f7f7 fe94 	bl	8000eec <SystemClock_Config>
}
 80091c4:	bf00      	nop
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091d2:	2300      	movs	r3, #0
 80091d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80091d6:	79fb      	ldrb	r3, [r7, #7]
 80091d8:	2b03      	cmp	r3, #3
 80091da:	d817      	bhi.n	800920c <USBD_Get_USB_Status+0x44>
 80091dc:	a201      	add	r2, pc, #4	; (adr r2, 80091e4 <USBD_Get_USB_Status+0x1c>)
 80091de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e2:	bf00      	nop
 80091e4:	080091f5 	.word	0x080091f5
 80091e8:	080091fb 	.word	0x080091fb
 80091ec:	08009201 	.word	0x08009201
 80091f0:	08009207 	.word	0x08009207
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	73fb      	strb	r3, [r7, #15]
    break;
 80091f8:	e00b      	b.n	8009212 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80091fa:	2303      	movs	r3, #3
 80091fc:	73fb      	strb	r3, [r7, #15]
    break;
 80091fe:	e008      	b.n	8009212 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009200:	2301      	movs	r3, #1
 8009202:	73fb      	strb	r3, [r7, #15]
    break;
 8009204:	e005      	b.n	8009212 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009206:	2303      	movs	r3, #3
 8009208:	73fb      	strb	r3, [r7, #15]
    break;
 800920a:	e002      	b.n	8009212 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800920c:	2303      	movs	r3, #3
 800920e:	73fb      	strb	r3, [r7, #15]
    break;
 8009210:	bf00      	nop
  }
  return usb_status;
 8009212:	7bfb      	ldrb	r3, [r7, #15]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <__errno>:
 8009220:	4b01      	ldr	r3, [pc, #4]	; (8009228 <__errno+0x8>)
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	20000190 	.word	0x20000190

0800922c <__libc_init_array>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	4d0d      	ldr	r5, [pc, #52]	; (8009264 <__libc_init_array+0x38>)
 8009230:	4c0d      	ldr	r4, [pc, #52]	; (8009268 <__libc_init_array+0x3c>)
 8009232:	1b64      	subs	r4, r4, r5
 8009234:	10a4      	asrs	r4, r4, #2
 8009236:	2600      	movs	r6, #0
 8009238:	42a6      	cmp	r6, r4
 800923a:	d109      	bne.n	8009250 <__libc_init_array+0x24>
 800923c:	4d0b      	ldr	r5, [pc, #44]	; (800926c <__libc_init_array+0x40>)
 800923e:	4c0c      	ldr	r4, [pc, #48]	; (8009270 <__libc_init_array+0x44>)
 8009240:	f000 f8f8 	bl	8009434 <_init>
 8009244:	1b64      	subs	r4, r4, r5
 8009246:	10a4      	asrs	r4, r4, #2
 8009248:	2600      	movs	r6, #0
 800924a:	42a6      	cmp	r6, r4
 800924c:	d105      	bne.n	800925a <__libc_init_array+0x2e>
 800924e:	bd70      	pop	{r4, r5, r6, pc}
 8009250:	f855 3b04 	ldr.w	r3, [r5], #4
 8009254:	4798      	blx	r3
 8009256:	3601      	adds	r6, #1
 8009258:	e7ee      	b.n	8009238 <__libc_init_array+0xc>
 800925a:	f855 3b04 	ldr.w	r3, [r5], #4
 800925e:	4798      	blx	r3
 8009260:	3601      	adds	r6, #1
 8009262:	e7f2      	b.n	800924a <__libc_init_array+0x1e>
 8009264:	08009530 	.word	0x08009530
 8009268:	08009530 	.word	0x08009530
 800926c:	08009530 	.word	0x08009530
 8009270:	08009534 	.word	0x08009534

08009274 <malloc>:
 8009274:	4b02      	ldr	r3, [pc, #8]	; (8009280 <malloc+0xc>)
 8009276:	4601      	mov	r1, r0
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	f000 b863 	b.w	8009344 <_malloc_r>
 800927e:	bf00      	nop
 8009280:	20000190 	.word	0x20000190

08009284 <free>:
 8009284:	4b02      	ldr	r3, [pc, #8]	; (8009290 <free+0xc>)
 8009286:	4601      	mov	r1, r0
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	f000 b80b 	b.w	80092a4 <_free_r>
 800928e:	bf00      	nop
 8009290:	20000190 	.word	0x20000190

08009294 <memset>:
 8009294:	4402      	add	r2, r0
 8009296:	4603      	mov	r3, r0
 8009298:	4293      	cmp	r3, r2
 800929a:	d100      	bne.n	800929e <memset+0xa>
 800929c:	4770      	bx	lr
 800929e:	f803 1b01 	strb.w	r1, [r3], #1
 80092a2:	e7f9      	b.n	8009298 <memset+0x4>

080092a4 <_free_r>:
 80092a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092a6:	2900      	cmp	r1, #0
 80092a8:	d048      	beq.n	800933c <_free_r+0x98>
 80092aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092ae:	9001      	str	r0, [sp, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f1a1 0404 	sub.w	r4, r1, #4
 80092b6:	bfb8      	it	lt
 80092b8:	18e4      	addlt	r4, r4, r3
 80092ba:	f000 f8ad 	bl	8009418 <__malloc_lock>
 80092be:	4a20      	ldr	r2, [pc, #128]	; (8009340 <_free_r+0x9c>)
 80092c0:	9801      	ldr	r0, [sp, #4]
 80092c2:	6813      	ldr	r3, [r2, #0]
 80092c4:	4615      	mov	r5, r2
 80092c6:	b933      	cbnz	r3, 80092d6 <_free_r+0x32>
 80092c8:	6063      	str	r3, [r4, #4]
 80092ca:	6014      	str	r4, [r2, #0]
 80092cc:	b003      	add	sp, #12
 80092ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092d2:	f000 b8a7 	b.w	8009424 <__malloc_unlock>
 80092d6:	42a3      	cmp	r3, r4
 80092d8:	d90b      	bls.n	80092f2 <_free_r+0x4e>
 80092da:	6821      	ldr	r1, [r4, #0]
 80092dc:	1862      	adds	r2, r4, r1
 80092de:	4293      	cmp	r3, r2
 80092e0:	bf04      	itt	eq
 80092e2:	681a      	ldreq	r2, [r3, #0]
 80092e4:	685b      	ldreq	r3, [r3, #4]
 80092e6:	6063      	str	r3, [r4, #4]
 80092e8:	bf04      	itt	eq
 80092ea:	1852      	addeq	r2, r2, r1
 80092ec:	6022      	streq	r2, [r4, #0]
 80092ee:	602c      	str	r4, [r5, #0]
 80092f0:	e7ec      	b.n	80092cc <_free_r+0x28>
 80092f2:	461a      	mov	r2, r3
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	b10b      	cbz	r3, 80092fc <_free_r+0x58>
 80092f8:	42a3      	cmp	r3, r4
 80092fa:	d9fa      	bls.n	80092f2 <_free_r+0x4e>
 80092fc:	6811      	ldr	r1, [r2, #0]
 80092fe:	1855      	adds	r5, r2, r1
 8009300:	42a5      	cmp	r5, r4
 8009302:	d10b      	bne.n	800931c <_free_r+0x78>
 8009304:	6824      	ldr	r4, [r4, #0]
 8009306:	4421      	add	r1, r4
 8009308:	1854      	adds	r4, r2, r1
 800930a:	42a3      	cmp	r3, r4
 800930c:	6011      	str	r1, [r2, #0]
 800930e:	d1dd      	bne.n	80092cc <_free_r+0x28>
 8009310:	681c      	ldr	r4, [r3, #0]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	6053      	str	r3, [r2, #4]
 8009316:	4421      	add	r1, r4
 8009318:	6011      	str	r1, [r2, #0]
 800931a:	e7d7      	b.n	80092cc <_free_r+0x28>
 800931c:	d902      	bls.n	8009324 <_free_r+0x80>
 800931e:	230c      	movs	r3, #12
 8009320:	6003      	str	r3, [r0, #0]
 8009322:	e7d3      	b.n	80092cc <_free_r+0x28>
 8009324:	6825      	ldr	r5, [r4, #0]
 8009326:	1961      	adds	r1, r4, r5
 8009328:	428b      	cmp	r3, r1
 800932a:	bf04      	itt	eq
 800932c:	6819      	ldreq	r1, [r3, #0]
 800932e:	685b      	ldreq	r3, [r3, #4]
 8009330:	6063      	str	r3, [r4, #4]
 8009332:	bf04      	itt	eq
 8009334:	1949      	addeq	r1, r1, r5
 8009336:	6021      	streq	r1, [r4, #0]
 8009338:	6054      	str	r4, [r2, #4]
 800933a:	e7c7      	b.n	80092cc <_free_r+0x28>
 800933c:	b003      	add	sp, #12
 800933e:	bd30      	pop	{r4, r5, pc}
 8009340:	200003ac 	.word	0x200003ac

08009344 <_malloc_r>:
 8009344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009346:	1ccd      	adds	r5, r1, #3
 8009348:	f025 0503 	bic.w	r5, r5, #3
 800934c:	3508      	adds	r5, #8
 800934e:	2d0c      	cmp	r5, #12
 8009350:	bf38      	it	cc
 8009352:	250c      	movcc	r5, #12
 8009354:	2d00      	cmp	r5, #0
 8009356:	4606      	mov	r6, r0
 8009358:	db01      	blt.n	800935e <_malloc_r+0x1a>
 800935a:	42a9      	cmp	r1, r5
 800935c:	d903      	bls.n	8009366 <_malloc_r+0x22>
 800935e:	230c      	movs	r3, #12
 8009360:	6033      	str	r3, [r6, #0]
 8009362:	2000      	movs	r0, #0
 8009364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009366:	f000 f857 	bl	8009418 <__malloc_lock>
 800936a:	4921      	ldr	r1, [pc, #132]	; (80093f0 <_malloc_r+0xac>)
 800936c:	680a      	ldr	r2, [r1, #0]
 800936e:	4614      	mov	r4, r2
 8009370:	b99c      	cbnz	r4, 800939a <_malloc_r+0x56>
 8009372:	4f20      	ldr	r7, [pc, #128]	; (80093f4 <_malloc_r+0xb0>)
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	b923      	cbnz	r3, 8009382 <_malloc_r+0x3e>
 8009378:	4621      	mov	r1, r4
 800937a:	4630      	mov	r0, r6
 800937c:	f000 f83c 	bl	80093f8 <_sbrk_r>
 8009380:	6038      	str	r0, [r7, #0]
 8009382:	4629      	mov	r1, r5
 8009384:	4630      	mov	r0, r6
 8009386:	f000 f837 	bl	80093f8 <_sbrk_r>
 800938a:	1c43      	adds	r3, r0, #1
 800938c:	d123      	bne.n	80093d6 <_malloc_r+0x92>
 800938e:	230c      	movs	r3, #12
 8009390:	6033      	str	r3, [r6, #0]
 8009392:	4630      	mov	r0, r6
 8009394:	f000 f846 	bl	8009424 <__malloc_unlock>
 8009398:	e7e3      	b.n	8009362 <_malloc_r+0x1e>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	1b5b      	subs	r3, r3, r5
 800939e:	d417      	bmi.n	80093d0 <_malloc_r+0x8c>
 80093a0:	2b0b      	cmp	r3, #11
 80093a2:	d903      	bls.n	80093ac <_malloc_r+0x68>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	441c      	add	r4, r3
 80093a8:	6025      	str	r5, [r4, #0]
 80093aa:	e004      	b.n	80093b6 <_malloc_r+0x72>
 80093ac:	6863      	ldr	r3, [r4, #4]
 80093ae:	42a2      	cmp	r2, r4
 80093b0:	bf0c      	ite	eq
 80093b2:	600b      	streq	r3, [r1, #0]
 80093b4:	6053      	strne	r3, [r2, #4]
 80093b6:	4630      	mov	r0, r6
 80093b8:	f000 f834 	bl	8009424 <__malloc_unlock>
 80093bc:	f104 000b 	add.w	r0, r4, #11
 80093c0:	1d23      	adds	r3, r4, #4
 80093c2:	f020 0007 	bic.w	r0, r0, #7
 80093c6:	1ac2      	subs	r2, r0, r3
 80093c8:	d0cc      	beq.n	8009364 <_malloc_r+0x20>
 80093ca:	1a1b      	subs	r3, r3, r0
 80093cc:	50a3      	str	r3, [r4, r2]
 80093ce:	e7c9      	b.n	8009364 <_malloc_r+0x20>
 80093d0:	4622      	mov	r2, r4
 80093d2:	6864      	ldr	r4, [r4, #4]
 80093d4:	e7cc      	b.n	8009370 <_malloc_r+0x2c>
 80093d6:	1cc4      	adds	r4, r0, #3
 80093d8:	f024 0403 	bic.w	r4, r4, #3
 80093dc:	42a0      	cmp	r0, r4
 80093de:	d0e3      	beq.n	80093a8 <_malloc_r+0x64>
 80093e0:	1a21      	subs	r1, r4, r0
 80093e2:	4630      	mov	r0, r6
 80093e4:	f000 f808 	bl	80093f8 <_sbrk_r>
 80093e8:	3001      	adds	r0, #1
 80093ea:	d1dd      	bne.n	80093a8 <_malloc_r+0x64>
 80093ec:	e7cf      	b.n	800938e <_malloc_r+0x4a>
 80093ee:	bf00      	nop
 80093f0:	200003ac 	.word	0x200003ac
 80093f4:	200003b0 	.word	0x200003b0

080093f8 <_sbrk_r>:
 80093f8:	b538      	push	{r3, r4, r5, lr}
 80093fa:	4d06      	ldr	r5, [pc, #24]	; (8009414 <_sbrk_r+0x1c>)
 80093fc:	2300      	movs	r3, #0
 80093fe:	4604      	mov	r4, r0
 8009400:	4608      	mov	r0, r1
 8009402:	602b      	str	r3, [r5, #0]
 8009404:	f7f8 f96e 	bl	80016e4 <_sbrk>
 8009408:	1c43      	adds	r3, r0, #1
 800940a:	d102      	bne.n	8009412 <_sbrk_r+0x1a>
 800940c:	682b      	ldr	r3, [r5, #0]
 800940e:	b103      	cbz	r3, 8009412 <_sbrk_r+0x1a>
 8009410:	6023      	str	r3, [r4, #0]
 8009412:	bd38      	pop	{r3, r4, r5, pc}
 8009414:	20001e20 	.word	0x20001e20

08009418 <__malloc_lock>:
 8009418:	4801      	ldr	r0, [pc, #4]	; (8009420 <__malloc_lock+0x8>)
 800941a:	f000 b809 	b.w	8009430 <__retarget_lock_acquire_recursive>
 800941e:	bf00      	nop
 8009420:	20001e28 	.word	0x20001e28

08009424 <__malloc_unlock>:
 8009424:	4801      	ldr	r0, [pc, #4]	; (800942c <__malloc_unlock+0x8>)
 8009426:	f000 b804 	b.w	8009432 <__retarget_lock_release_recursive>
 800942a:	bf00      	nop
 800942c:	20001e28 	.word	0x20001e28

08009430 <__retarget_lock_acquire_recursive>:
 8009430:	4770      	bx	lr

08009432 <__retarget_lock_release_recursive>:
 8009432:	4770      	bx	lr

08009434 <_init>:
 8009434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009436:	bf00      	nop
 8009438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800943a:	bc08      	pop	{r3}
 800943c:	469e      	mov	lr, r3
 800943e:	4770      	bx	lr

08009440 <_fini>:
 8009440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009442:	bf00      	nop
 8009444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009446:	bc08      	pop	{r3}
 8009448:	469e      	mov	lr, r3
 800944a:	4770      	bx	lr
