TRACE::2020-10-16.13:51:19::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:19::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:19::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-16.13:51:30::SCWPlatform::Opened new HwDB with name top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-16.13:51:30::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform"
		}]
}
TRACE::2020-10-16.13:51:30::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-16.13:51:30::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:51:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:51:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:51:30::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:30::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-10-16.13:51:30::SCWPlatform::Generating the sources  .
TRACE::2020-10-16.13:51:30::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-16.13:51:30::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:30::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-16.13:51:30::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:30::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-10-16.13:51:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:30::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-10-16.13:51:42::SCWPlatform::Generating sources Done.
TRACE::2020-10-16.13:51:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:51:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:51:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:51:42::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:51:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:42::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:42::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-10-16.13:51:42::SCWPlatform::Generating the sources  .
TRACE::2020-10-16.13:51:42::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-16.13:51:42::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-10-16.13:51:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:42::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-10-16.13:51:42::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:42::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-10-16.13:51:42::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:42::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:42::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-10-16.13:51:48::SCWPlatform::Generating sources Done.
TRACE::2020-10-16.13:51:48::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:48::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:48::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:48::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:48::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:48::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:48::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:48::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:48::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-10-16.13:51:48::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-10-16.13:51:48::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-10-16.13:51:48::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-10-16.13:51:48::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-10-16.13:51:48::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-10-16.13:51:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-16.13:51:48::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:48::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:48::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:48::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-10-16.13:51:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:51:49::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:51:49::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-10-16.13:51:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:51:49::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:49::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:49::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:49::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:49::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:49::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-16.13:51:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:51:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:51:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:51:49::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:49::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:49::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-16.13:51:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-16.13:51:49::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-16.13:51:49::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-16.13:51:54::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-16.13:51:54::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-16.13:51:54::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-16.13:51:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:51:54::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-16.13:51:54::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-10-16.13:51:54::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-16.13:51:54::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-10-16.13:51:54::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-10-16.13:51:54::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-10-16.13:51:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:51:54::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-10-16.13:51:54::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-10-16.13:51:54::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-10-16.13:51:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:51:54::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-10-16.13:51:54::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-16.13:51:54::SCWSystem::Not a boot domain 
LOG::2020-10-16.13:51:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-16.13:51:54::SCWDomain::Generating domain artifcats
TRACE::2020-10-16.13:51:54::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-16.13:51:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-16.13:51:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-16.13:51:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-16.13:51:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-16.13:51:54::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-16.13:51:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-16.13:51:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-16.13:51:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-16.13:51:54::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-16.13:51:54::SCWMssOS::Copying to export directory.
TRACE::2020-10-16.13:51:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-16.13:51:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-16.13:51:54::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-16.13:51:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-16.13:51:54::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-10-16.13:51:54::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-10-16.13:51:54::SCWPlatform::Started preparing the platform 
TRACE::2020-10-16.13:51:54::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-10-16.13:51:54::SCWSystem::dir created 
TRACE::2020-10-16.13:51:54::SCWSystem::Writing the bif 
TRACE::2020-10-16.13:51:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-16.13:51:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-16.13:51:54::SCWPlatform::Completed generating the platform
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-16.13:51:54::SCWPlatform::updated the xpfm file.
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-16.13:51:55::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:55::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:55::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:55::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:55::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:51:55::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-10-16.13:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:51:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:51:55::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-16.13:51:55::SCWPlatform::Clearing the existing platform
TRACE::2020-10-16.13:51:55::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-16.13:51:55::SCWBDomain::clearing the fsbl build
TRACE::2020-10-16.13:51:55::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWBDomain::clearing the pmufw build
TRACE::2020-10-16.13:51:55::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:51:55::SCWSystem::Clearing the domains completed.
TRACE::2020-10-16.13:51:55::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:55::SCWPlatform::Removing the HwDB with name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:51:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:51:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:51:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened new HwDB with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-10-16.13:52:04::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-10-16.13:52:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-16.13:52:04::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-10-16.13:52:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:04::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:04::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-16.13:52:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWReader::No isolation master present  
TRACE::2020-10-16.13:52:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.13:52:04::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-10-16.13:52:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:04::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-10-16.13:52:04::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:04::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-16.13:52:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:04::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWReader::No isolation master present  
TRACE::2020-10-16.13:52:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-16.13:52:04::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:04::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:04::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:04::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:04::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:52:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:05::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:05::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:05::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-16.13:52:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-16.13:52:05::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:05::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:05::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:05::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:05::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:05::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:05::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:05::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:05::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:05::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:05::SCWReader::No isolation master present  
TRACE::2020-10-16.13:52:24::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:24::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:24::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:24::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:24::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:24::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:24::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:24::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:24::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:24::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::In reload Mss file.
TRACE::2020-10-16.13:52:25::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:25::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:25::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:25::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:25::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-10-16.13:52:25::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-10-16.13:52:25::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-10-16.13:52:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-16.13:52:25::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:52:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:25::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:25::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:25::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:25::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:25::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:25::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:25::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:25::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:25::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:25::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:26::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:26::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:26::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:26::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:26::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:26::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:26::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:26::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:26::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:26::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:26::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:26::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:26::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:52:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:26::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:37::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:37::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:37::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:37::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:37::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:37::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:37::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:37::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:41::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:41::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:41::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:41::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:41::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9a580047e60a38c6cc6d0f1106fc126b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-16.13:52:41::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:41::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::In reload Mss file.
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:41::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:41::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:41::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:41::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:41::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:41::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:52:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:42::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:52:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:52:42::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:52:42::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:52:42::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:52:42::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:52:42::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:52:42::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:52:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:52:42::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:52:42::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-16.13:52:42::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-16.13:52:47::SCWMssOS::Removing file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2020-10-16.13:53:00::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-10-16.13:53:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-16.13:53:00::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-10-16.13:53:00::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-10-16.13:53:00::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-10-16.13:53:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:53:00::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-10-16.13:53:00::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:00::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:00::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:00::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:53:00::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:00::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:53:00::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:53:00::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:53:00::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:53:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:53:00::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:53:00::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-10-16.13:53:00::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-16.13:53:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:53:00::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl & make 
TRACE::2020-10-16.13:53:00::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-10-16.13:53:00::SCWBDomain::make[1]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:00::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:00::SCWBDomain::jects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:00::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:00::SCWBDomain::jects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:00::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:00::SCWBDomain::jects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-10-16.13:53:00::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-10-16.13:53:00::SCWBDomain::t-lto-objects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-10-16.13:53:00::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-10-16.13:53:00::SCWBDomain::lto-objects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:00::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:00::SCWBDomain::ects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:00::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:00::SCWBDomain::jects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:00::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:00::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:00::SCWBDomain::ects"

TRACE::2020-10-16.13:53:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:00::SCWBDomain::texa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:01::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:01::SCWBDomain::ts"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:01::SCWBDomain::ects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-16.13:53:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-10-16.13:53:01::SCWBDomain::bjects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-16.13:53:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-10-16.13:53:01::SCWBDomain::bjects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:01::SCWBDomain::jects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:01::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:01::SCWBDomain::ts"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:01::SCWBDomain::ects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:01::SCWBDomain::ects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:01::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:01::SCWBDomain::ts"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:01::SCWBDomain::exa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-16.13:53:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-10-16.13:53:01::SCWBDomain::-objects"

TRACE::2020-10-16.13:53:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:01::SCWBDomain::texa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-16.13:53:02::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-10-16.13:53:02::SCWBDomain::objects"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:02::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:02::SCWBDomain::ects"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:02::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:02::SCWBDomain::ects"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:53:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-16.13:53:02::SCWBDomain::cts"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:02::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:02::SCWBDomain::ects"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:53:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-16.13:53:02::SCWBDomain::cts"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-16.13:53:02::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-10-16.13:53:02::SCWBDomain::objects"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:02::SCWBDomain::ts"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:02::SCWBDomain::exa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:02::SCWBDomain::ts"

TRACE::2020-10-16.13:53:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:02::SCWBDomain::texa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:02::SCWBDomain::"Compiling axidma"

TRACE::2020-10-16.13:53:04::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:04::SCWBDomain::exa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:53:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:04::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:04::SCWBDomain::ts"

TRACE::2020-10-16.13:53:04::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:04::SCWBDomain::texa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:04::SCWBDomain::"Compiling axipmon"

TRACE::2020-10-16.13:53:05::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:05::SCWBDomain::exa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:53:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:05::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:05::SCWBDomain::ts"

TRACE::2020-10-16.13:53:05::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:05::SCWBDomain::texa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:05::SCWBDomain::"Compiling clockps"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:07::SCWBDomain::exa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-16.13:53:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-10-16.13:53:07::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-10-16.13:53:07::SCWBDomain::to-objects"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:07::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:07::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-16.13:53:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-16.13:53:07::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-10-16.13:53:07::SCWBDomain::-objects"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:07::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:07::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:53:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:07::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:07::SCWBDomain::s"

TRACE::2020-10-16.13:53:07::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:07::SCWBDomain::texa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:07::SCWBDomain::"Compiling csudma"

TRACE::2020-10-16.13:53:08::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:08::SCWBDomain::exa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:53:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:08::SCWBDomain::ts"

TRACE::2020-10-16.13:53:08::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:08::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:08::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-10-16.13:53:08::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:08::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:53:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:08::SCWBDomain::s"

TRACE::2020-10-16.13:53:08::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:08::SCWBDomain::texa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:08::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-16.13:53:10::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:10::SCWBDomain::exa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:53:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:53:10::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-16.13:53:10::SCWBDomain::

TRACE::2020-10-16.13:53:10::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:10::SCWBDomain::texa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:10::SCWBDomain::"Compiling gpio"

TRACE::2020-10-16.13:53:11::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:11::SCWBDomain::exa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:53:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:11::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:11::SCWBDomain::s"

TRACE::2020-10-16.13:53:11::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:11::SCWBDomain::texa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:11::SCWBDomain::"Compiling ipipsu"

TRACE::2020-10-16.13:53:12::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:12::SCWBDomain::exa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:53:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:53:12::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-16.13:53:12::SCWBDomain::cts"

TRACE::2020-10-16.13:53:12::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:12::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:12::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:12::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:12::SCWBDomain::make[4]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:12::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:12::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:12::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:12::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-10-16.13:53:12::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:12::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:12::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:12::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:12::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-16.13:53:12::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-16.13:53:13::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-16.13:53:13::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-16.13:53:13::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-16.13:53:13::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-16.13:53:14::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-16.13:53:14::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-16.13:53:14::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-16.13:53:15::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-16.13:53:15::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-16.13:53:15::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-16.13:53:15::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-16.13:53:16::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-16.13:53:16::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-16.13:53:16::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-16.13:53:16::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-10-16.13:53:17::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:53:17::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-10-16.13:53:17::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-10-16.13:53:17::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-10-16.13:53:17::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-10-16.13:53:17::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-10-16.13:53:17::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-10-16.13:53:17::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-10-16.13:53:17::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-10-16.13:53:17::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:53:17::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-10-16.13:53:17::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:17::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:17::SCWBDomain::[100%] Built target metal-static

TRACE::2020-10-16.13:53:17::SCWBDomain::make[4]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:17::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:19::SCWBDomain::Install the project...

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-16.13:53:19::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-16.13:53:19::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:19::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:53:19::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:19::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:53:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:53:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-16.13:53:20::SCWBDomain::cts"

TRACE::2020-10-16.13:53:20::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:20::SCWBDomain::texa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:20::SCWBDomain::"Compiling qspipsu"

TRACE::2020-10-16.13:53:21::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:21::SCWBDomain::exa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:53:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:53:21::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-16.13:53:21::SCWBDomain::ts"

TRACE::2020-10-16.13:53:21::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:21::SCWBDomain::texa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:21::SCWBDomain::"Compiling resetps"

TRACE::2020-10-16.13:53:22::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:22::SCWBDomain::exa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:53:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:53:22::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-16.13:53:22::SCWBDomain::

TRACE::2020-10-16.13:53:22::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:22::SCWBDomain::texa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:22::SCWBDomain::"Compiling rfdc"

TRACE::2020-10-16.13:53:26::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:26::SCWBDomain::exa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:53:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:26::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:26::SCWBDomain::s"

TRACE::2020-10-16.13:53:26::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:26::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:26::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-10-16.13:53:27::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:27::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-16.13:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:27::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:27::SCWBDomain::s"

TRACE::2020-10-16.13:53:27::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:27::SCWBDomain::texa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-16.13:53:27::SCWBDomain::"Compiling scugic"

TRACE::2020-10-16.13:53:29::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:29::SCWBDomain::exa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-16.13:53:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:53:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:53:29::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-16.13:53:29::SCWBDomain::

TRACE::2020-10-16.13:53:29::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:29::SCWBDomain::texa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:29::SCWBDomain::"Compiling sdps"

TRACE::2020-10-16.13:53:30::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:30::SCWBDomain::exa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:53:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-16.13:53:30::SCWBDomain::jects"

TRACE::2020-10-16.13:53:30::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:30::SCWBDomain::texa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:30::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2020-10-16.13:53:35::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:35::SCWBDomain::exa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:35::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:53:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:35::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:35::SCWBDomain::ects"

TRACE::2020-10-16.13:53:35::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:35::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:35::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-10-16.13:53:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:37::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:37::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:53:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:37::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:37::SCWBDomain::s"

TRACE::2020-10-16.13:53:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:37::SCWBDomain::texa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:37::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-16.13:53:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:38::SCWBDomain::exa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:38::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:38::SCWBDomain::s"

TRACE::2020-10-16.13:53:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:38::SCWBDomain::texa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:38::SCWBDomain::"Compiling uartps"

TRACE::2020-10-16.13:53:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:39::SCWBDomain::exa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:53:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-16.13:53:39::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-10-16.13:53:39::SCWBDomain::"

TRACE::2020-10-16.13:53:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:39::SCWBDomain::texa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:39::SCWBDomain::"Compiling wdtps"

TRACE::2020-10-16.13:53:40::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:40::SCWBDomain::exa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-16.13:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:53:40::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:53:40::SCWBDomain::s"

TRACE::2020-10-16.13:53:40::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:40::SCWBDomain::texa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-16.13:53:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-16.13:53:41::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:41::SCWBDomain::exa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-16.13:53:41::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-10-16.13:53:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-16.13:53:41::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-10-16.13:53:41::SCWBDomain::"

TRACE::2020-10-16.13:53:41::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:41::SCWBDomain::texa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-16.13:53:41::SCWBDomain::"Compiling xilpm library"

TRACE::2020-10-16.13:53:42::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:42::SCWBDomain::exa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-16.13:53:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-16.13:53:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:53:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-16.13:53:43::SCWBDomain::ects"

TRACE::2020-10-16.13:53:43::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:43::SCWBDomain::texa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:43::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-10-16.13:53:44::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:44::SCWBDomain::exa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:53:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:53:44::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-16.13:53:44::SCWBDomain::

TRACE::2020-10-16.13:53:44::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-16.13:53:44::SCWBDomain::texa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:44::SCWBDomain::"Compiling zdma"

TRACE::2020-10-16.13:53:46::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-16.13:53:46::SCWBDomain::exa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:46::SCWBDomain::'Finished building libraries'

TRACE::2020-10-16.13:53:46::SCWBDomain::make[1]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-10-16.13:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2020-10-16.13:53:46::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2020-10-16.13:53:46::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2020-10-16.13:53:46::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2020-10-16.13:53:46::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2020-10-16.13:53:46::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2020-10-16.13:53:47::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2020-10-16.13:53:47::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2020-10-16.13:53:47::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2020-10-16.13:53:47::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2020-10-16.13:53:47::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2020-10-16.13:53:48::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2020-10-16.13:53:48::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2020-10-16.13:53:48::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2020-10-16.13:53:48::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2020-10-16.13:53:49::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2020-10-16.13:53:49::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2020-10-16.13:53:49::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2020-10-16.13:53:49::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2020-10-16.13:53:49::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2020-10-16.13:53:50::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2020-10-16.13:53:50::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2020-10-16.13:53:50::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2020-10-16.13:53:50::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-16.13:53:50::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2020-10-16.13:53:50::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2020-10-16.13:53:50::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2020-10-16.13:53:50::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2020-10-16.13:53:50::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2020-10-16.13:53:50::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2020-10-16.13:53:50::SCWBDomain::                                                                         -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group 
TRACE::2020-10-16.13:53:50::SCWBDomain::-n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2020-10-16.13:53:53::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-10-16.13:53:53::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-10-16.13:53:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:53:53::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-10-16.13:53:53::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:53::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:53::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:53::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:53:53::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:53:53::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:53:53::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:53:53::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:53:53::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:53:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:53:53::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:53:53::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-10-16.13:53:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-16.13:53:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.13:53:53::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw & make 
TRACE::2020-10-16.13:53:53::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-10-16.13:53:53::SCWBDomain::make[1]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-10-16.13:53:53::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:53::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:53::SCWBDomain::mu_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:53::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:53::SCWBDomain::u_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:53::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:53::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:53::SCWBDomain::mu_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:54::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:54::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:54::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:54::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:54::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:54::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:54::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:54::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:54::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:54::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-16.13:53:54::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-10-16.13:53:54::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-16.13:53:54::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-10-16.13:53:54::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:54::SCWBDomain::u_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:53:54::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:54::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:54::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:54::SCWBDomain::mu_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:55::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:55::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:55::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:55::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-16.13:53:55::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-10-16.13:53:55::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-10-16.13:53:55::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-10-16.13:53:55::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:55::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:55::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:53:55::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:53:55::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-16.13:53:55::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-16.13:53:55::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:55::SCWBDomain::u_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-16.13:53:55::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-16.13:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-10-16.13:53:55::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-10-16.13:53:55::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:55::SCWBDomain::mu_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:56::SCWBDomain::u_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-10-16.13:53:56::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:53:56::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:53:56::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:56::SCWBDomain::mu_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:56::SCWBDomain::u_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:53:56::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:56::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:56::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:56::SCWBDomain::mu_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:56::SCWBDomain::u_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:53:56::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:56::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:56::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:56::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:56::SCWBDomain::mu_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:56::SCWBDomain::"Compiling axidma"

TRACE::2020-10-16.13:53:57::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:57::SCWBDomain::u_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-16.13:53:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:53:57::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:57::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:57::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:57::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:57::SCWBDomain::mu_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:57::SCWBDomain::"Compiling axipmon"

TRACE::2020-10-16.13:53:58::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:53:58::SCWBDomain::u_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-16.13:53:58::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:53:58::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:53:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:53:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:53:58::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:53:58::SCWBDomain::mu_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:53:58::SCWBDomain::"Compiling clockps"

TRACE::2020-10-16.13:54:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:00::SCWBDomain::u_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-16.13:54:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-16.13:54:00::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-16.13:54:00::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-16.13:54:00::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:00::SCWBDomain::mu_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-16.13:54:00::SCWBDomain::"Compiling cpu"

TRACE::2020-10-16.13:54:00::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:00::SCWBDomain::u_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-16.13:54:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:54:00::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:00::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:00::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:00::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:00::SCWBDomain::mu_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:54:00::SCWBDomain::"Compiling csudma"

TRACE::2020-10-16.13:54:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:01::SCWBDomain::u_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-16.13:54:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:54:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:54:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:54:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:01::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:54:01::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-10-16.13:54:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:01::SCWBDomain::u_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-16.13:54:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:54:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:01::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:01::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:01::SCWBDomain::mu_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:54:01::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-16.13:54:03::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:03::SCWBDomain::u_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-16.13:54:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:54:03::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-16.13:54:03::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-16.13:54:03::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:03::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:03::SCWBDomain::mu_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:54:03::SCWBDomain::"Compiling gpio"

TRACE::2020-10-16.13:54:04::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:04::SCWBDomain::u_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-16.13:54:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:54:04::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:04::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:04::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:04::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:04::SCWBDomain::mu_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:54:04::SCWBDomain::"Compiling ipipsu"

TRACE::2020-10-16.13:54:04::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:04::SCWBDomain::u_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-16.13:54:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:54:04::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-16.13:54:04::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-16.13:54:04::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:05::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:05::SCWBDomain::mu_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:54:07::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:07::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:07::SCWBDomain::make[4]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:07::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:07::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:07::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:07::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-10-16.13:54:07::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:07::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:07::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:07::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:07::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-16.13:54:07::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-16.13:54:08::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-16.13:54:08::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-16.13:54:08::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-16.13:54:08::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-16.13:54:08::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-16.13:54:09::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-16.13:54:09::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-16.13:54:09::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-16.13:54:09::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-16.13:54:10::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-16.13:54:10::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-16.13:54:10::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-16.13:54:10::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-16.13:54:11::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-16.13:54:11::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2020-10-16.13:54:11::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:54:11::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-10-16.13:54:11::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2020-10-16.13:54:11::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-10-16.13:54:11::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2020-10-16.13:54:11::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2020-10-16.13:54:11::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2020-10-16.13:54:11::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2020-10-16.13:54:11::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2020-10-16.13:54:11::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:54:12::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2020-10-16.13:54:12::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:12::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:12::SCWBDomain::[100%] Built target metal-static

TRACE::2020-10-16.13:54:12::SCWBDomain::make[4]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:12::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:12::SCWBDomain::Install the project...

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-16.13:54:12::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-16.13:54:12::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:12::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-16.13:54:12::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:12::SCWBDomain::u_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-16.13:54:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:54:12::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-16.13:54:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-16.13:54:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:12::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:12::SCWBDomain::mu_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:54:12::SCWBDomain::"Compiling qspipsu"

TRACE::2020-10-16.13:54:13::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:13::SCWBDomain::u_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-16.13:54:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:54:13::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:54:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:54:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:13::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:13::SCWBDomain::mu_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:54:13::SCWBDomain::"Compiling resetps"

TRACE::2020-10-16.13:54:14::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:14::SCWBDomain::u_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-16.13:54:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:54:14::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-16.13:54:14::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-16.13:54:14::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:14::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:14::SCWBDomain::mu_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:54:14::SCWBDomain::"Compiling rfdc"

TRACE::2020-10-16.13:54:18::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:18::SCWBDomain::u_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-16.13:54:18::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:54:18::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:18::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:18::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:18::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:18::SCWBDomain::mu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:54:18::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-10-16.13:54:19::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:19::SCWBDomain::u_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-16.13:54:19::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:54:19::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-16.13:54:19::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-16.13:54:19::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:19::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:19::SCWBDomain::mu_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:54:19::SCWBDomain::"Compiling sdps"

TRACE::2020-10-16.13:54:21::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:21::SCWBDomain::u_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-16.13:54:21::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:54:21::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-16.13:54:21::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-16.13:54:21::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:21::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:21::SCWBDomain::mu_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:54:21::SCWBDomain::"Compiling standalone";

TRACE::2020-10-16.13:54:25::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:25::SCWBDomain::mu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-16.13:54:25::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:25::SCWBDomain::u_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-16.13:54:25::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:25::SCWBDomain::u_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-16.13:54:25::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:54:25::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:54:25::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:54:25::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:25::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:25::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:54:25::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-10-16.13:54:26::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:26::SCWBDomain::u_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-16.13:54:26::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:54:26::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:26::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:26::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:26::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:26::SCWBDomain::mu_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:54:26::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-16.13:54:27::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:27::SCWBDomain::u_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-16.13:54:27::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:54:27::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-16.13:54:27::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-16.13:54:27::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:27::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:27::SCWBDomain::mu_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:54:27::SCWBDomain::"Compiling uartps"

TRACE::2020-10-16.13:54:28::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:28::SCWBDomain::u_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-16.13:54:28::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:54:28::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-10-16.13:54:28::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-10-16.13:54:28::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:28::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:28::SCWBDomain::mu_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:54:28::SCWBDomain::"Compiling wdtps"

TRACE::2020-10-16.13:54:29::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:29::SCWBDomain::u_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-16.13:54:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-10-16.13:54:29::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:54:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:54:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:29::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:29::SCWBDomain::mu_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-16.13:54:29::SCWBDomain::"Compiling xilfpga Library"

TRACE::2020-10-16.13:54:30::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:30::SCWBDomain::u_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-16.13:54:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-16.13:54:30::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-16.13:54:30::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-16.13:54:30::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:30::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:30::SCWBDomain::mu_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:54:30::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-10-16.13:54:31::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:31::SCWBDomain::u_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-16.13:54:31::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-10-16.13:54:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-16.13:54:31::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-16.13:54:31::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:31::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:31::SCWBDomain::mu_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-16.13:54:31::SCWBDomain::"Compiling Xilskey Library"

TRACE::2020-10-16.13:54:32::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:32::SCWBDomain::u_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-16.13:54:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:54:33::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-16.13:54:33::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-16.13:54:33::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-16.13:54:33::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-16.13:54:33::SCWBDomain::mu_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:54:33::SCWBDomain::"Compiling zdma"

TRACE::2020-10-16.13:54:34::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-16.13:54:34::SCWBDomain::u_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-16.13:54:34::SCWBDomain::'Finished building libraries'

TRACE::2020-10-16.13:54:34::SCWBDomain::make[1]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-10-16.13:54:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:34::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2020-10-16.13:54:34::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:34::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2020-10-16.13:54:34::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:34::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:35::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2020-10-16.13:54:35::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2020-10-16.13:54:35::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:35::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:35::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2020-10-16.13:54:36::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2020-10-16.13:54:36::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2020-10-16.13:54:36::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2020-10-16.13:54:36::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2020-10-16.13:54:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2020-10-16.13:54:37::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2020-10-16.13:54:37::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2020-10-16.13:54:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2020-10-16.13:54:38::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2020-10-16.13:54:38::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:38::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2020-10-16.13:54:38::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2020-10-16.13:54:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2020-10-16.13:54:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:39::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2020-10-16.13:54:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2020-10-16.13:54:39::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2020-10-16.13:54:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2020-10-16.13:54:39::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2020-10-16.13:54:40::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2020-10-16.13:54:40::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2020-10-16.13:54:40::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2020-10-16.13:54:40::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2020-10-16.13:54:40::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:40::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:40::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2020-10-16.13:54:40::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:41::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:41::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:41::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:41::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:41::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2020-10-16.13:54:41::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:41::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:41::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2020-10-16.13:54:41::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:41::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:41::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2020-10-16.13:54:41::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:41::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:41::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:41::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2020-10-16.13:54:42::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2020-10-16.13:54:42::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2020-10-16.13:54:42::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2020-10-16.13:54:42::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:42::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:43::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2020-10-16.13:54:43::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2020-10-16.13:54:43::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2020-10-16.13:54:43::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2020-10-16.13:54:43::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2020-10-16.13:54:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2020-10-16.13:54:44::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2020-10-16.13:54:44::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2020-10-16.13:54:44::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-16.13:54:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2020-10-16.13:54:44::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-16.13:54:44::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o 
TRACE::2020-10-16.13:54:44::SCWBDomain:: pm_hooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_ext
TRACE::2020-10-16.13:54:44::SCWBDomain::ern.o  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xp
TRACE::2020-10-16.13:54:44::SCWBDomain::fw_mod_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm
TRACE::2020-10-16.13:54:44::SCWBDomain::_qspi.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpf
TRACE::2020-10-16.13:54:44::SCWBDomain::w_aib.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_
TRACE::2020-10-16.13:54:44::SCWBDomain::requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      
TRACE::2020-10-16.13:54:44::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2020-10-16.13:54:44::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2020-10-16.13:54:44::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2020-10-16.13:54:44::SCWBDomain::                                            -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax 
TRACE::2020-10-16.13:54:44::SCWBDomain::-Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2020-10-16.13:54:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-16.13:54:47::SCWSystem::Not a boot domain 
LOG::2020-10-16.13:54:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-16.13:54:47::SCWDomain::Generating domain artifcats
TRACE::2020-10-16.13:54:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-16.13:54:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-16.13:54:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-16.13:54:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-16.13:54:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-16.13:54:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-16.13:54:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:54:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:54:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:54:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:54:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:54:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:54:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:54:47::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:54:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:54:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-10-16.13:54:47::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-10-16.13:54:47::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-10-16.13:54:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-16.13:54:47::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-16.13:54:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.13:54:47::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-16.13:54:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:54:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-16.13:54:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-16.13:54:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-16.13:54:47::SCWMssOS::doing bsp build ... 
TRACE::2020-10-16.13:54:47::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:54:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:54:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:54:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-10-16.13:54:47::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-10-16.13:54:47::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:54:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:54:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-16.13:54:48::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-16.13:54:48::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:54:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:54:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-16.13:54:49::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-16.13:54:49::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:54:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:54:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:54:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-16.13:54:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:50::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:50::SCWMssOS::"Compiling axidma"

TRACE::2020-10-16.13:54:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-16.13:54:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:51::SCWMssOS::"Compiling axipmon"

TRACE::2020-10-16.13:54:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-16.13:54:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:52::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:52::SCWMssOS::"Compiling clockps"

TRACE::2020-10-16.13:54:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-16.13:54:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-10-16.13:54:54::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:54::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-16.13:54:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-16.13:54:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-16.13:54:55::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:55::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-10-16.13:54:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-16.13:54:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:54:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:55::SCWMssOS::"Compiling csudma"

TRACE::2020-10-16.13:54:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-16.13:54:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:54:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:56::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-10-16.13:54:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-16.13:54:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:54:56::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:56::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-16.13:54:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-16.13:54:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:54:57::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:57::SCWMssOS::"Compiling gpio"

TRACE::2020-10-16.13:54:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-16.13:54:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:54:59::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:54:59::SCWMssOS::"Compiling ipipsu"

TRACE::2020-10-16.13:54:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-16.13:54:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:54:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:02::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-10-16.13:55:02::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-16.13:55:02::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-16.13:55:02::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-16.13:55:03::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-16.13:55:03::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-16.13:55:03::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-16.13:55:03::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-16.13:55:04::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-16.13:55:04::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-16.13:55:04::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-16.13:55:05::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-16.13:55:05::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-16.13:55:05::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-16.13:55:05::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-16.13:55:06::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-16.13:55:06::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-16.13:55:06::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-10-16.13:55:07::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:55:07::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-10-16.13:55:07::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-10-16.13:55:07::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-10-16.13:55:07::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-10-16.13:55:07::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-10-16.13:55:07::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-10-16.13:55:07::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-10-16.13:55:07::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-10-16.13:55:07::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-16.13:55:07::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-10-16.13:55:07::SCWMssOS::[100%] Built target metal-static

TRACE::2020-10-16.13:55:07::SCWMssOS::Install the project...

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-16.13:55:07::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-16.13:55:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-16.13:55:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-16.13:55:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:07::SCWMssOS::"Compiling qspipsu"

TRACE::2020-10-16.13:55:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-16.13:55:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-16.13:55:09::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:09::SCWMssOS::"Compiling resetps"

TRACE::2020-10-16.13:55:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-16.13:55:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:55:09::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:09::SCWMssOS::"Compiling rfdc"

TRACE::2020-10-16.13:55:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-16.13:55:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:55:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:17::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-10-16.13:55:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-16.13:55:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:55:18::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:18::SCWMssOS::"Compiling scugic"

TRACE::2020-10-16.13:55:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-16.13:55:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:55:19::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:19::SCWMssOS::"Compiling sdps"

TRACE::2020-10-16.13:55:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-16.13:55:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-16.13:55:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:21::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-10-16.13:55:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-16.13:55:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-16.13:55:25::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:25::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-10-16.13:55:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-16.13:55:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:55:26::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:26::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-16.13:55:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-16.13:55:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-16.13:55:27::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:27::SCWMssOS::"Compiling uartps"

TRACE::2020-10-16.13:55:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-16.13:55:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-16.13:55:29::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:29::SCWMssOS::"Compiling wdtps"

TRACE::2020-10-16.13:55:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-16.13:55:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-16.13:55:30::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-16.13:55:30::SCWMssOS::"Compiling zdma"

TRACE::2020-10-16.13:55:31::SCWMssOS::'Finished building libraries'

TRACE::2020-10-16.13:55:31::SCWMssOS::Copying to export directory.
TRACE::2020-10-16.13:55:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-16.13:55:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-16.13:55:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-16.13:55:32::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-10-16.13:55:32::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-10-16.13:55:32::SCWPlatform::Started preparing the platform 
TRACE::2020-10-16.13:55:32::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-10-16.13:55:32::SCWSystem::dir created 
TRACE::2020-10-16.13:55:32::SCWSystem::Writing the bif 
TRACE::2020-10-16.13:55:32::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-16.13:55:32::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-16.13:55:32::SCWPlatform::Completed generating the platform
TRACE::2020-10-16.13:55:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:55:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:55:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:55:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:55:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:55:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:55:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-16.13:55:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-16.13:55:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:55:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:55:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:55:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:55:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:55:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:55:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:55:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:55:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:55:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"69f3ebf2e0f055c76d734a162ddd383d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-16.13:55:32::SCWPlatform::updated the xpfm file.
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-16.13:55:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-16.13:55:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-16.13:55:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-16.13:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.13:55:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.13:55:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-16.13:55:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:44::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:44::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:44::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened new HwDB with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-10-24.14:59:54::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-10-24.14:59:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-24.14:59:54::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-10-24.14:59:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-24.14:59:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-24.14:59:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWReader::No isolation master present  
TRACE::2020-10-24.14:59:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-10-24.14:59:54::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-10-24.14:59:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-10-24.14:59:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-24.14:59:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-24.14:59:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWReader::No isolation master present  
TRACE::2020-10-24.14:59:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-10-24.14:59:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-24.14:59:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-24.14:59:54::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-24.14:59:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-24.14:59:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-24.14:59:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWReader::No isolation master present  
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:54::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:54::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:54::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:54::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:54::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:55::SCWMssOS::In reload Mss file.
TRACE::2020-10-24.14:59:55::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:55::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:55::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:55::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:55::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:55::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:55::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:55::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-10-24.14:59:55::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-10-24.14:59:55::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-10-24.14:59:55::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-24.14:59:55::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:55::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:55::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:55::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-24.14:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-24.14:59:56::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-24.14:59:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-24.14:59:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::In reload Mss file.
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-24.14:59:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-24.14:59:56::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-24.14:59:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-24.14:59:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-24.14:59:56::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-24.14:59:56::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-24.14:59:56::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-24.14:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-24.14:59:56::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-24.14:59:56::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-24.14:59:56::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-10-26.18:12:59::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-10-26.18:12:59::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-26.18:12:59::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-10-26.18:12:59::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-10-26.18:12:59::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-10-26.18:12:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:12:59::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-10-26.18:12:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-10-26.18:12:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-10-26.18:12:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:12:59::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-10-26.18:12:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-26.18:12:59::SCWSystem::Not a boot domain 
LOG::2020-10-26.18:12:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-26.18:12:59::SCWDomain::Generating domain artifcats
TRACE::2020-10-26.18:12:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-26.18:12:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-26.18:12:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-26.18:12:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-26.18:12:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-26.18:12:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:12:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:12:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:12:59::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-26.18:12:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.18:12:59::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-26.18:12:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-26.18:12:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-26.18:12:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-26.18:12:59::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-26.18:12:59::SCWMssOS::Copying to export directory.
TRACE::2020-10-26.18:12:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-26.18:12:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-26.18:12:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-26.18:12:59::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-10-26.18:12:59::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-10-26.18:12:59::SCWPlatform::Started preparing the platform 
TRACE::2020-10-26.18:12:59::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-10-26.18:12:59::SCWSystem::dir created 
TRACE::2020-10-26.18:12:59::SCWSystem::Writing the bif 
TRACE::2020-10-26.18:12:59::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-26.18:12:59::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-26.18:12:59::SCWPlatform::Completed generating the platform
TRACE::2020-10-26.18:12:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:12:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:12:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:12:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:12:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:12:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:12:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:12:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:12:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:12:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:12:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:12:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:12:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:12:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:12:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:12:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:12:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:12:59::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"69f3ebf2e0f055c76d734a162ddd383d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-26.18:12:59::SCWPlatform::updated the xpfm file.
TRACE::2020-10-26.18:13:00::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:13:00::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:13:00::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:13:00::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:13:00::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:13:00::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:13:00::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:13:00::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:13:00::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:13:00::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:34:24::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl & make clean
TRACE::2020-10-26.18:34:24::SCWBDomain::rm -rf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_image_header.o  xfsbl_hooks.o  xfsbl_main.o 
TRACE::2020-10-26.18:34:24::SCWBDomain:: xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_sd.o  xfsbl_board.o  xfsbl_misc
TRACE::2020-10-26.18:34:24::SCWBDomain::_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_usb.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_ex
TRACE::2020-10-26.18:34:24::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-26.18:34:24::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp & make clean
TRACE::2020-10-26.18:34:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-10-26.18:34:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s clean 

TRACE::2020-10-26.18:34:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s clean 

TRACE::2020-10-26.18:34:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s clean 

TRACE::2020-10-26.18:34:28::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-10-26.18:34:28::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw & make clean
TRACE::2020-10-26.18:34:29::SCWBDomain::rm -rf  xpfw_mod_legacy.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_pll.o  pm_periph.o  idle_hooks.
TRACE::2020-10-26.18:34:29::SCWBDomain::o  xpfw_core.o  pm_clock.o  pm_extern.o  xpfw_mod_stl.o  pm_callbacks.o  pm_csudma.o  pm_node_reset.o  xpfw_rom_interface.o  xp
TRACE::2020-10-26.18:34:29::SCWBDomain::fw_mod_rtc.o  xpfw_mod_sched.o  xpfw_util.o  xpfw_resets.o  xpfw_mod_pm.o  pm_slave.o  pm_binding.o  pm_qspi.o  xpfw_xpu.o  pm_
TRACE::2020-10-26.18:34:29::SCWBDomain::config.o  pm_core.o  pm_requirement.o  pm_notifier.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  pm_master.o  xpfw_ip
TRACE::2020-10-26.18:34:29::SCWBDomain::i_manager.o  xpfw_mod_ultra96.o  pm_usb.o  xpfw_mod_common.o  pm_reset.o  pm_node.o  xpfw_platform.o  xpfw_mod_dap.o  xpfw_crc.
TRACE::2020-10-26.18:34:29::SCWBDomain::o  pm_proc.o  xpfw_mod_wdt.o  xpfw_user_startup.o  pm_sram.o  pm_ddr.o  pm_pinctrl.o  xpfw_events.o  xpfw_aib.o  pm_gic_proxy.o
TRACE::2020-10-26.18:34:29::SCWBDomain::  xpfw_scheduler.o  pm_system.o  pm_mmio_access.o  pm_hooks.o  xpfw_interrupts.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2020-10-26.18:34:29::SCWBDomain::ibxil.a executable.elf *.o

TRACE::2020-10-26.18:34:29::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp & make clean
TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s clean 

TRACE::2020-10-26.18:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s clean 

TRACE::2020-10-26.18:34:30::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2020-10-26.18:34:30::SCWMssOS::cleaning the bsp 
TRACE::2020-10-26.18:34:30::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make clean 
TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s clean 

TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s clean 

TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s clean 

TRACE::2020-10-26.18:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s clean 

TRACE::2020-10-26.18:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s clean 

TRACE::2020-10-26.18:34:32::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-10-26.18:34:39::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl & make clean
TRACE::2020-10-26.18:34:39::SCWBDomain::rm -rf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_usb.o  xfsbl_sd.o  xfsbl_hooks.o  xfsbl_main
TRACE::2020-10-26.18:34:39::SCWBDomain::.o  xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_board.o  xfsbl_misc_drivers.
TRACE::2020-10-26.18:34:39::SCWBDomain::o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_tr
TRACE::2020-10-26.18:34:39::SCWBDomain::anslation_table.o  xfsbl_exit.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

ERROR::2020-10-26.18:34:39::SCWSystem::Error in Processing the domain zynqmp_fsbl
LOG::2020-10-26.18:34:46::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-10-26.18:34:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-26.18:34:46::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-10-26.18:34:46::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-10-26.18:34:46::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-10-26.18:34:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:34:46::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-10-26.18:34:46::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:34:46::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:34:46::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:34:46::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:34:46::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:34:46::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:34:46::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:34:46::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:34:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:34:46::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:34:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:34:46::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:34:46::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-10-26.18:34:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-26.18:34:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:34:46::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl & make 
TRACE::2020-10-26.18:34:46::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-10-26.18:34:46::SCWBDomain::make[1]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-10-26.18:34:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:34:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:34:46::SCWBDomain::jects"

TRACE::2020-10-26.18:34:46::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:46::SCWBDomain::texa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:34:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:34:47::SCWBDomain::jects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:34:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:34:47::SCWBDomain::jects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-10-26.18:34:47::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-10-26.18:34:47::SCWBDomain::t-lto-objects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-10-26.18:34:47::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-10-26.18:34:47::SCWBDomain::lto-objects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:47::SCWBDomain::ects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:34:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:34:47::SCWBDomain::jects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:47::SCWBDomain::ects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:47::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:47::SCWBDomain::ts"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:47::SCWBDomain::ects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:47::SCWBDomain::exa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:34:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:34:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-26.18:34:47::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-10-26.18:34:47::SCWBDomain::bjects"

TRACE::2020-10-26.18:34:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:47::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-26.18:34:48::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-10-26.18:34:48::SCWBDomain::bjects"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:34:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:34:48::SCWBDomain::jects"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:48::SCWBDomain::ts"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:48::SCWBDomain::ects"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:48::SCWBDomain::ects"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:48::SCWBDomain::ts"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:34:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-26.18:34:48::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-10-26.18:34:48::SCWBDomain::-objects"

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:48::SCWBDomain::texa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:34:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:48::SCWBDomain::exa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-26.18:34:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-10-26.18:34:49::SCWBDomain::objects"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:49::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:49::SCWBDomain::ects"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:49::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:49::SCWBDomain::ects"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:34:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-26.18:34:49::SCWBDomain::cts"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:34:49::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:34:49::SCWBDomain::ects"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:34:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-26.18:34:49::SCWBDomain::cts"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-26.18:34:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-10-26.18:34:49::SCWBDomain::objects"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:49::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:49::SCWBDomain::ts"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:49::SCWBDomain::exa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:34:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:49::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:49::SCWBDomain::ts"

TRACE::2020-10-26.18:34:49::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:49::SCWBDomain::texa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:34:49::SCWBDomain::"Compiling axidma"

TRACE::2020-10-26.18:34:50::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:50::SCWBDomain::exa53_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:34:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:34:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:51::SCWBDomain::ts"

TRACE::2020-10-26.18:34:51::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:51::SCWBDomain::texa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:34:51::SCWBDomain::"Compiling axipmon"

TRACE::2020-10-26.18:34:52::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:52::SCWBDomain::exa53_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:34:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:34:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:52::SCWBDomain::ts"

TRACE::2020-10-26.18:34:52::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:52::SCWBDomain::texa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:34:52::SCWBDomain::"Compiling clockps"

TRACE::2020-10-26.18:34:53::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:53::SCWBDomain::exa53_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:34:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-26.18:34:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-10-26.18:34:53::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-10-26.18:34:53::SCWBDomain::to-objects"

TRACE::2020-10-26.18:34:53::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:53::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-26.18:34:53::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-26.18:34:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:54::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-10-26.18:34:54::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-26.18:34:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-26.18:34:54::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-10-26.18:34:54::SCWBDomain::-objects"

TRACE::2020-10-26.18:34:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:54::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-26.18:34:54::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2020-10-26.18:34:54::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:54::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2020-10-26.18:34:54::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:34:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:34:54::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:34:54::SCWBDomain::s"

TRACE::2020-10-26.18:34:54::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:54::SCWBDomain::texa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:34:54::SCWBDomain::"Compiling csudma"

TRACE::2020-10-26.18:34:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:55::SCWBDomain::exa53_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:34:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:34:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:34:55::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:34:55::SCWBDomain::ts"

TRACE::2020-10-26.18:34:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:55::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:34:55::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-10-26.18:34:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:55::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:34:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:34:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:34:55::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:34:55::SCWBDomain::s"

TRACE::2020-10-26.18:34:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:55::SCWBDomain::texa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:34:55::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-26.18:34:56::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:56::SCWBDomain::exa53_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:34:56::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:34:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:34:56::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-26.18:34:56::SCWBDomain::

TRACE::2020-10-26.18:34:56::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:56::SCWBDomain::texa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:34:56::SCWBDomain::"Compiling gpio"

TRACE::2020-10-26.18:34:57::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:57::SCWBDomain::exa53_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:34:57::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:34:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:34:57::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:34:57::SCWBDomain::s"

TRACE::2020-10-26.18:34:57::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:57::SCWBDomain::texa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:34:57::SCWBDomain::"Compiling ipipsu"

TRACE::2020-10-26.18:34:58::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:34:58::SCWBDomain::exa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:34:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:34:58::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-26.18:34:58::SCWBDomain::cts"

TRACE::2020-10-26.18:34:58::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:34:58::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:00::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:00::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:00::SCWBDomain::make[4]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:00::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:00::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:00::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:00::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:00::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:00::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:00::SCWBDomain::texa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:01::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-26.18:35:01::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-26.18:35:01::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-26.18:35:01::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-26.18:35:02::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-26.18:35:02::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-26.18:35:02::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-26.18:35:02::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-26.18:35:03::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-26.18:35:03::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-26.18:35:03::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-26.18:35:03::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-26.18:35:03::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-26.18:35:04::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-26.18:35:04::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-26.18:35:04::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-26.18:35:04::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-10-26.18:35:05::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:35:05::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-10-26.18:35:05::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-10-26.18:35:05::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-10-26.18:35:05::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-10-26.18:35:05::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-10-26.18:35:05::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-10-26.18:35:05::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-10-26.18:35:05::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-10-26.18:35:05::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:35:05::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-10-26.18:35:05::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:05::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:05::SCWBDomain::[100%] Built target metal-static

TRACE::2020-10-26.18:35:05::SCWBDomain::make[4]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:05::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:05::SCWBDomain::Install the project...

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-26.18:35:05::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-26.18:35:05::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:05::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:05::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:05::SCWBDomain::exa53_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:35:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:35:05::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-10-26.18:35:05::SCWBDomain::cts"

TRACE::2020-10-26.18:35:05::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:05::SCWBDomain::texa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:05::SCWBDomain::"Compiling qspipsu"

TRACE::2020-10-26.18:35:07::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:07::SCWBDomain::exa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:35:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:35:07::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-10-26.18:35:07::SCWBDomain::ts"

TRACE::2020-10-26.18:35:07::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:07::SCWBDomain::texa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:07::SCWBDomain::"Compiling resetps"

TRACE::2020-10-26.18:35:07::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:07::SCWBDomain::exa53_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:35:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:35:07::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-26.18:35:07::SCWBDomain::

TRACE::2020-10-26.18:35:07::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:07::SCWBDomain::texa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:35:07::SCWBDomain::"Compiling rfdc"

TRACE::2020-10-26.18:35:12::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:12::SCWBDomain::exa53_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:35:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:35:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:35:12::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:35:12::SCWBDomain::s"

TRACE::2020-10-26.18:35:12::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:12::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:35:12::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-10-26.18:35:13::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:13::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:35:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-26.18:35:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:35:13::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:35:13::SCWBDomain::s"

TRACE::2020-10-26.18:35:13::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:13::SCWBDomain::texa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-26.18:35:13::SCWBDomain::"Compiling scugic"

TRACE::2020-10-26.18:35:14::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:14::SCWBDomain::exa53_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-26.18:35:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:35:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:35:14::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-26.18:35:14::SCWBDomain::

TRACE::2020-10-26.18:35:14::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:14::SCWBDomain::texa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:35:14::SCWBDomain::"Compiling sdps"

TRACE::2020-10-26.18:35:15::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:15::SCWBDomain::exa53_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:35:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:35:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:35:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-10-26.18:35:15::SCWBDomain::jects"

TRACE::2020-10-26.18:35:15::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:15::SCWBDomain::texa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:35:15::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2020-10-26.18:35:20::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:20::SCWBDomain::exa53_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:35:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:35:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:35:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:35:20::SCWBDomain::ects"

TRACE::2020-10-26.18:35:20::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:20::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:35:20::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-10-26.18:35:21::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:21::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:35:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:35:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:35:21::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:35:21::SCWBDomain::s"

TRACE::2020-10-26.18:35:21::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:21::SCWBDomain::texa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:35:21::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-26.18:35:22::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:22::SCWBDomain::exa53_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:35:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:35:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:35:22::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:35:22::SCWBDomain::s"

TRACE::2020-10-26.18:35:22::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:22::SCWBDomain::texa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:35:22::SCWBDomain::"Compiling uartps"

TRACE::2020-10-26.18:35:24::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:24::SCWBDomain::exa53_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:35:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:35:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-26.18:35:24::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-10-26.18:35:24::SCWBDomain::"

TRACE::2020-10-26.18:35:24::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:24::SCWBDomain::texa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:35:24::SCWBDomain::"Compiling wdtps"

TRACE::2020-10-26.18:35:24::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:24::SCWBDomain::exa53_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:35:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-26.18:35:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:35:24::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:35:24::SCWBDomain::s"

TRACE::2020-10-26.18:35:24::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:24::SCWBDomain::texa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-26.18:35:24::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-26.18:35:25::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:25::SCWBDomain::exa53_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-26.18:35:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-10-26.18:35:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-26.18:35:25::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-10-26.18:35:25::SCWBDomain::"

TRACE::2020-10-26.18:35:25::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:25::SCWBDomain::texa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-26.18:35:25::SCWBDomain::"Compiling xilpm library"

TRACE::2020-10-26.18:35:27::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:27::SCWBDomain::exa53_0/libsrc/xilpm_v3_1/src'

TRACE::2020-10-26.18:35:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-26.18:35:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:35:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-10-26.18:35:27::SCWBDomain::ects"

TRACE::2020-10-26.18:35:27::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:27::SCWBDomain::texa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:35:27::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-10-26.18:35:28::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:28::SCWBDomain::exa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:35:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:35:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:35:28::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-10-26.18:35:28::SCWBDomain::

TRACE::2020-10-26.18:35:28::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-10-26.18:35:28::SCWBDomain::texa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:35:28::SCWBDomain::"Compiling zdma"

TRACE::2020-10-26.18:35:29::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-10-26.18:35:29::SCWBDomain::exa53_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:35:30::SCWBDomain::'Finished building libraries'

TRACE::2020-10-26.18:35:30::SCWBDomain::make[1]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-10-26.18:35:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2020-10-26.18:35:30::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2020-10-26.18:35:30::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2020-10-26.18:35:30::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2020-10-26.18:35:30::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2020-10-26.18:35:30::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2020-10-26.18:35:31::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2020-10-26.18:35:31::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2020-10-26.18:35:31::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2020-10-26.18:35:31::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2020-10-26.18:35:31::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2020-10-26.18:35:31::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2020-10-26.18:35:32::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2020-10-26.18:35:32::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2020-10-26.18:35:32::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2020-10-26.18:35:32::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2020-10-26.18:35:32::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2020-10-26.18:35:33::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2020-10-26.18:35:33::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2020-10-26.18:35:33::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2020-10-26.18:35:33::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2020-10-26.18:35:34::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2020-10-26.18:35:34::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2020-10-26.18:35:34::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-10-26.18:35:34::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_usb.o  xfsbl
TRACE::2020-10-26.18:35:34::SCWBDomain::_sd.o  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2020-10-26.18:35:34::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2020-10-26.18:35:34::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2020-10-26.18:35:34::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2020-10-26.18:35:34::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2020-10-26.18:35:34::SCWBDomain::                                                                         -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group 
TRACE::2020-10-26.18:35:34::SCWBDomain::-n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2020-10-26.18:35:36::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-10-26.18:35:36::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-10-26.18:35:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:35:36::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-10-26.18:35:36::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:35:36::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:35:36::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:35:36::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:35:36::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:35:36::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:35:36::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:35:36::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:35:36::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:35:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:35:36::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:35:36::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-10-26.18:35:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-26.18:35:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.18:35:36::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw & make 
TRACE::2020-10-26.18:35:37::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-10-26.18:35:37::SCWBDomain::make[1]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:37::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:37::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:37::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:37::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:37::SCWBDomain::mu_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:37::SCWBDomain::u_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:35:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:35:37::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:37::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:37::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-26.18:35:38::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-10-26.18:35:38::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-26.18:35:38::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-10-26.18:35:38::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:38::SCWBDomain::u_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:35:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:35:38::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-26.18:35:38::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-10-26.18:35:38::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:38::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:38::SCWBDomain::mu_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-10-26.18:35:39::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-10-26.18:35:39::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:35:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:35:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-26.18:35:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-26.18:35:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-10-26.18:35:39::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-10-26.18:35:39::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:35:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:35:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:39::SCWBDomain::u_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:35:39::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:39::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:39::SCWBDomain::mu_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:35:39::SCWBDomain::"Compiling axidma"

TRACE::2020-10-26.18:35:41::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:41::SCWBDomain::u_0/libsrc/axidma_v9_11/src'

TRACE::2020-10-26.18:35:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:35:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:41::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:41::SCWBDomain::mu_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:35:41::SCWBDomain::"Compiling axipmon"

TRACE::2020-10-26.18:35:42::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:42::SCWBDomain::u_0/libsrc/axipmon_v6_8/src'

TRACE::2020-10-26.18:35:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:35:42::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:42::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:42::SCWBDomain::mu_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:35:42::SCWBDomain::"Compiling clockps"

TRACE::2020-10-26.18:35:44::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:44::SCWBDomain::u_0/libsrc/clockps_v1_2/src'

TRACE::2020-10-26.18:35:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-26.18:35:44::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-26.18:35:44::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-26.18:35:44::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:44::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:44::SCWBDomain::mu_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-26.18:35:44::SCWBDomain::"Compiling cpu"

TRACE::2020-10-26.18:35:44::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:44::SCWBDomain::u_0/libsrc/cpu_v2_11/src'

TRACE::2020-10-26.18:35:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:35:44::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:35:44::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:35:44::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:44::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:44::SCWBDomain::mu_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:35:44::SCWBDomain::"Compiling csudma"

TRACE::2020-10-26.18:35:45::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:45::SCWBDomain::u_0/libsrc/csudma_v1_6/src'

TRACE::2020-10-26.18:35:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:35:45::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:45::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:45::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:35:45::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-10-26.18:35:45::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:45::SCWBDomain::u_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2020-10-26.18:35:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:35:45::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:35:45::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:35:45::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:45::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:45::SCWBDomain::mu_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:35:45::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-26.18:35:46::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:46::SCWBDomain::u_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-26.18:35:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:35:46::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-26.18:35:46::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-26.18:35:46::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:46::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:46::SCWBDomain::mu_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:35:46::SCWBDomain::"Compiling gpio"

TRACE::2020-10-26.18:35:47::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:47::SCWBDomain::u_0/libsrc/gpio_v4_6/src'

TRACE::2020-10-26.18:35:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:35:47::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:35:47::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:35:47::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:47::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:47::SCWBDomain::mu_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:35:47::SCWBDomain::"Compiling ipipsu"

TRACE::2020-10-26.18:35:48::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:48::SCWBDomain::u_0/libsrc/ipipsu_v2_6/src'

TRACE::2020-10-26.18:35:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:35:48::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-26.18:35:48::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-26.18:35:48::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:48::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:48::SCWBDomain::mu_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:50::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:50::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:50::SCWBDomain::make[4]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:50::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:50::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:50::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:51::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:51::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:51::SCWBDomain::make[5]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:51::SCWBDomain::mu_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:51::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-26.18:35:51::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-26.18:35:51::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-26.18:35:51::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-26.18:35:52::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-26.18:35:52::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-26.18:35:52::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-26.18:35:52::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-26.18:35:53::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-26.18:35:53::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-26.18:35:53::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-26.18:35:53::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-26.18:35:54::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-26.18:35:54::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-26.18:35:54::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-26.18:35:54::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-26.18:35:54::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2020-10-26.18:35:55::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:35:55::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-10-26.18:35:55::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2020-10-26.18:35:55::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-10-26.18:35:55::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2020-10-26.18:35:55::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2020-10-26.18:35:55::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2020-10-26.18:35:55::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2020-10-26.18:35:55::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2020-10-26.18:35:55::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:35:55::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2020-10-26.18:35:55::SCWBDomain::make[5]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:55::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:55::SCWBDomain::[100%] Built target metal-static

TRACE::2020-10-26.18:35:55::SCWBDomain::make[4]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:55::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:55::SCWBDomain::Install the project...

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-26.18:35:55::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-26.18:35:55::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:55::SCWBDomain::u_0/libsrc/libmetal_v2_1/build_libmetal'

TRACE::2020-10-26.18:35:55::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:55::SCWBDomain::u_0/libsrc/libmetal_v2_1/src'

TRACE::2020-10-26.18:35:55::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:35:55::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-10-26.18:35:55::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-10-26.18:35:55::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:55::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:55::SCWBDomain::mu_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:55::SCWBDomain::"Compiling qspipsu"

TRACE::2020-10-26.18:35:57::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:57::SCWBDomain::u_0/libsrc/qspipsu_v1_11/src'

TRACE::2020-10-26.18:35:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:35:57::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:35:57::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:35:57::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:57::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:57::SCWBDomain::mu_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:57::SCWBDomain::"Compiling resetps"

TRACE::2020-10-26.18:35:57::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:35:57::SCWBDomain::u_0/libsrc/resetps_v1_3/src'

TRACE::2020-10-26.18:35:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:35:57::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-26.18:35:57::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-26.18:35:57::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:35:57::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:35:57::SCWBDomain::mu_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:35:57::SCWBDomain::"Compiling rfdc"

TRACE::2020-10-26.18:36:01::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:01::SCWBDomain::u_0/libsrc/rfdc_v8_0/src'

TRACE::2020-10-26.18:36:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:36:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:36:01::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:36:01::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:01::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:01::SCWBDomain::mu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:36:01::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-10-26.18:36:02::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:02::SCWBDomain::u_0/libsrc/rtcpsu_v1_9/src'

TRACE::2020-10-26.18:36:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:36:02::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-26.18:36:02::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-26.18:36:02::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:02::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:02::SCWBDomain::mu_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:36:02::SCWBDomain::"Compiling sdps"

TRACE::2020-10-26.18:36:03::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:03::SCWBDomain::u_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-26.18:36:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:36:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-26.18:36:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-10-26.18:36:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:03::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:03::SCWBDomain::mu_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:36:04::SCWBDomain::"Compiling standalone";

TRACE::2020-10-26.18:36:08::SCWBDomain::make[3]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:08::SCWBDomain::mu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-26.18:36:08::SCWBDomain::make[3]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:08::SCWBDomain::u_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-10-26.18:36:08::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:08::SCWBDomain::u_0/libsrc/standalone_v7_2/src'

TRACE::2020-10-26.18:36:08::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:36:08::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:36:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:36:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:08::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:08::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:36:08::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-10-26.18:36:09::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:09::SCWBDomain::u_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2020-10-26.18:36:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:36:09::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:36:09::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:36:09::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:09::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:09::SCWBDomain::mu_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:36:09::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-26.18:36:10::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:10::SCWBDomain::u_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-26.18:36:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:36:10::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-26.18:36:10::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-10-26.18:36:10::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:10::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:10::SCWBDomain::mu_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:36:10::SCWBDomain::"Compiling uartps"

TRACE::2020-10-26.18:36:11::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:11::SCWBDomain::u_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-26.18:36:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:36:11::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-10-26.18:36:11::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-10-26.18:36:11::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:11::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:11::SCWBDomain::mu_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:36:11::SCWBDomain::"Compiling wdtps"

TRACE::2020-10-26.18:36:12::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:12::SCWBDomain::u_0/libsrc/wdtps_v3_3/src'

TRACE::2020-10-26.18:36:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-10-26.18:36:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:36:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:36:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:12::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:12::SCWBDomain::mu_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-26.18:36:12::SCWBDomain::"Compiling xilfpga Library"

TRACE::2020-10-26.18:36:12::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:12::SCWBDomain::u_0/libsrc/xilfpga_v5_2/src'

TRACE::2020-10-26.18:36:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-10-26.18:36:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-26.18:36:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-10-26.18:36:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:12::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:12::SCWBDomain::mu_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:36:12::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-10-26.18:36:14::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:14::SCWBDomain::u_0/libsrc/xilsecure_v4_2/src'

TRACE::2020-10-26.18:36:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-10-26.18:36:14::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-26.18:36:14::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-10-26.18:36:14::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:14::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:14::SCWBDomain::mu_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-26.18:36:14::SCWBDomain::"Compiling Xilskey Library"

TRACE::2020-10-26.18:36:15::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:15::SCWBDomain::u_0/libsrc/xilskey_v6_9/src'

TRACE::2020-10-26.18:36:15::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:36:15::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-10-26.18:36:15::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-10-26.18:36:15::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-10-26.18:36:15::SCWBDomain::make[2]: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-10-26.18:36:15::SCWBDomain::mu_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:36:15::SCWBDomain::"Compiling zdma"

TRACE::2020-10-26.18:36:16::SCWBDomain::make[2]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-10-26.18:36:16::SCWBDomain::u_0/libsrc/zdma_v1_9/src'

TRACE::2020-10-26.18:36:16::SCWBDomain::'Finished building libraries'

TRACE::2020-10-26.18:36:16::SCWBDomain::make[1]: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-10-26.18:36:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2020-10-26.18:36:16::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2020-10-26.18:36:16::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2020-10-26.18:36:17::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2020-10-26.18:36:17::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:17::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:17::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:17::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2020-10-26.18:36:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2020-10-26.18:36:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2020-10-26.18:36:18::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2020-10-26.18:36:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2020-10-26.18:36:18::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2020-10-26.18:36:19::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2020-10-26.18:36:19::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2020-10-26.18:36:20::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:20::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2020-10-26.18:36:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2020-10-26.18:36:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:20::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2020-10-26.18:36:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2020-10-26.18:36:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2020-10-26.18:36:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:21::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2020-10-26.18:36:21::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2020-10-26.18:36:21::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2020-10-26.18:36:21::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2020-10-26.18:36:22::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2020-10-26.18:36:22::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2020-10-26.18:36:22::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2020-10-26.18:36:22::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2020-10-26.18:36:22::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2020-10-26.18:36:22::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2020-10-26.18:36:23::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2020-10-26.18:36:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2020-10-26.18:36:23::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:23::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2020-10-26.18:36:23::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2020-10-26.18:36:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2020-10-26.18:36:24::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:24::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:24::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2020-10-26.18:36:24::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2020-10-26.18:36:24::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2020-10-26.18:36:25::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2020-10-26.18:36:25::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2020-10-26.18:36:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2020-10-26.18:36:25::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2020-10-26.18:36:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2020-10-26.18:36:25::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2020-10-26.18:36:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2020-10-26.18:36:26::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-10-26.18:36:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2020-10-26.18:36:26::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-10-26.18:36:26::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  xpfw_user_startup.o  xpfw_scheduler.o  xpfw_mod_em.o  pm_reset.o  xpfw_main.o 
TRACE::2020-10-26.18:36:26::SCWBDomain:: pm_power.o  pm_usb.o  pm_gpp.o  xpfw_util.o  pm_binding.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  pm_slave.o  idle_hooks.o 
TRACE::2020-10-26.18:36:26::SCWBDomain:: xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  xpfw_mod_rpu.o  xpfw_mod_dap.o  xpfw_crc.o  xpfw_mod_stl.o  pm_callbacks.o
TRACE::2020-10-26.18:36:26::SCWBDomain::  xpfw_mod_wdt.o  pm_csudma.o  xpfw_rom_interface.o  xpfw_mod_sched.o  pm_sram.o  xpfw_mod_pm.o  pm_qspi.o  xpfw_module.o  xpfw
TRACE::2020-10-26.18:36:26::SCWBDomain::_mod_ultra96.o  pm_ddr.o  xpfw_platform.o  xpfw_xpu.o  pm_pinctrl.o  xpfw_mod_rtc.o  xpfw_events.o  xpfw_aib.o  pm_notifier.o  
TRACE::2020-10-26.18:36:26::SCWBDomain::pm_gic_proxy.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requirement.o  xpfw_mod_legacy.o  xp
TRACE::2020-10-26.18:36:26::SCWBDomain::fw_restart.o  xpfw_error_manager.o  pm_hooks.o  xpfw_interrupts.o  pm_master.o  xpfw_ipi_manager.o  xpfw_start.o -MMD -MP      
TRACE::2020-10-26.18:36:26::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2020-10-26.18:36:26::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2020-10-26.18:36:26::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2020-10-26.18:36:26::SCWBDomain::                                            -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax 
TRACE::2020-10-26.18:36:26::SCWBDomain::-Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2020-10-26.18:36:28::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-26.18:36:28::SCWSystem::Not a boot domain 
LOG::2020-10-26.18:36:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-26.18:36:28::SCWDomain::Generating domain artifcats
TRACE::2020-10-26.18:36:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-26.18:36:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-26.18:36:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-10-26.18:36:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-26.18:36:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-10-26.18:36:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-26.18:36:28::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:36:28::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:36:28::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:36:28::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:36:28::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:36:28::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:36:28::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:36:28::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:36:28::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:36:28::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:36:28::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:36:28::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-10-26.18:36:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:36:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-26.18:36:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-26.18:36:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-26.18:36:28::SCWMssOS::doing bsp build ... 
TRACE::2020-10-26.18:36:28::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-10-26.18:36:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:36:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-10-26.18:36:29::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-10-26.18:36:29::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-26.18:36:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:36:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-10-26.18:36:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-26.18:36:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-10-26.18:36:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:36:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:36:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:36:31::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:36:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_11/src"

TRACE::2020-10-26.18:36:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:31::SCWMssOS::"Compiling axidma"

TRACE::2020-10-26.18:36:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-10-26.18:36:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:32::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:32::SCWMssOS::"Compiling axipmon"

TRACE::2020-10-26.18:36:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-10-26.18:36:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:33::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:33::SCWMssOS::"Compiling clockps"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-26.18:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-10-26.18:36:35::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-10-26.18:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-10-26.18:36:35::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-10-26.18:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:36:35::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:35::SCWMssOS::"Compiling csudma"

TRACE::2020-10-26.18:36:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-10-26.18:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:36::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:36::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-10-26.18:36:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-26.18:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:36:36::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:36::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-26.18:36:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-26.18:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:36:37::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:37::SCWMssOS::"Compiling gpio"

TRACE::2020-10-26.18:36:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-10-26.18:36:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:36:38::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:38::SCWMssOS::"Compiling ipipsu"

TRACE::2020-10-26.18:36:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-10-26.18:36:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:36:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:42::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-10-26.18:36:42::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-10-26.18:36:42::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-10-26.18:36:42::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-10-26.18:36:43::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-10-26.18:36:43::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-10-26.18:36:43::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-10-26.18:36:43::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-10-26.18:36:44::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-10-26.18:36:44::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-10-26.18:36:44::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-10-26.18:36:44::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-10-26.18:36:44::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-10-26.18:36:45::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-10-26.18:36:45::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-10-26.18:36:45::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-10-26.18:36:45::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-10-26.18:36:46::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:36:46::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-10-26.18:36:46::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-10-26.18:36:46::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-10-26.18:36:46::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-10-26.18:36:46::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-10-26.18:36:46::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-10-26.18:36:46::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-10-26.18:36:46::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-10-26.18:36:46::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-10-26.18:36:46::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-10-26.18:36:46::SCWMssOS::[100%] Built target metal-static

TRACE::2020-10-26.18:36:46::SCWMssOS::Install the project...

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-10-26.18:36:46::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-10-26.18:36:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-10-26.18:36:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-10-26.18:36:46::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:46::SCWMssOS::"Compiling qspipsu"

TRACE::2020-10-26.18:36:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-10-26.18:36:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-10-26.18:36:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:48::SCWMssOS::"Compiling resetps"

TRACE::2020-10-26.18:36:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-10-26.18:36:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:36:48::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:48::SCWMssOS::"Compiling rfdc"

TRACE::2020-10-26.18:36:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-10-26.18:36:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:36:54::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:54::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-10-26.18:36:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-26.18:36:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:36:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:55::SCWMssOS::"Compiling scugic"

TRACE::2020-10-26.18:36:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-26.18:36:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:36:56::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:56::SCWMssOS::"Compiling sdps"

TRACE::2020-10-26.18:36:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-26.18:36:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-10-26.18:36:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:36:58::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-10-26.18:37:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-10-26.18:37:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-10-26.18:37:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:37:02::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-10-26.18:37:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-26.18:37:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:37:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:37:03::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-26.18:37:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-26.18:37:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-10-26.18:37:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:37:04::SCWMssOS::"Compiling uartps"

TRACE::2020-10-26.18:37:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-10-26.18:37:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-10-26.18:37:06::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:37:06::SCWMssOS::"Compiling wdtps"

TRACE::2020-10-26.18:37:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-10-26.18:37:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-10-26.18:37:06::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-10-26.18:37:06::SCWMssOS::"Compiling zdma"

TRACE::2020-10-26.18:37:08::SCWMssOS::'Finished building libraries'

TRACE::2020-10-26.18:37:08::SCWMssOS::Copying to export directory.
TRACE::2020-10-26.18:37:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-26.18:37:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-26.18:37:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-26.18:37:08::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-10-26.18:37:08::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-10-26.18:37:08::SCWPlatform::Started preparing the platform 
TRACE::2020-10-26.18:37:08::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-10-26.18:37:08::SCWSystem::dir created 
TRACE::2020-10-26.18:37:08::SCWSystem::Writing the bif 
TRACE::2020-10-26.18:37:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-26.18:37:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-26.18:37:08::SCWPlatform::Completed generating the platform
TRACE::2020-10-26.18:37:08::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:37:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:37:08::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:37:08::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:37:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:37:08::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:37:08::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:37:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:37:08::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:37:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:37:08::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:37:08::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:37:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:37:08::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:37:08::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:37:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:37:08::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:37:08::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper_exported.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper_exported.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e67b85f475ef70bd7d7a6f959fe26d5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"296074546508d5c0a39ea4274cc38649",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"69f3ebf2e0f055c76d734a162ddd383d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-26.18:37:08::SCWPlatform::updated the xpfm file.
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:37:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:37:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:37:08::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:37:08::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:37:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:37:08::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:30::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:30::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:30::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:38::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.18:39:38::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:38::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:38::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:38::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:38::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:38::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:38::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:38::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:38::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-10-26.18:39:38::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-10-26.18:39:38::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-10-26.18:39:38::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.18:39:38::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:38::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:38::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:38::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-26.18:39:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.18:39:39::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.18:39:39::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.18:39:39::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-10-26.18:39:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa
TRACE::2020-10-26.18:39:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-10-26.18:39:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Opened existing hwdb top_level_wrapper_1
TRACE::2020-10-26.18:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.18:39:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-10-26.18:39:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.18:39:39::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
