
---------- Begin Simulation Statistics ----------
final_tick                                26755247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    582                       # Simulator instruction rate (inst/s)
host_mem_usage                                9960020                       # Number of bytes of host memory used
host_op_rate                                      595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28800.50                       # Real time elapsed on the host
host_tick_rate                                 693871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16762653                       # Number of instructions simulated
sim_ops                                      17139302                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019984                       # Number of seconds simulated
sim_ticks                                 19983818125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.237874                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  801243                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               824003                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1019                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7492                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            838854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7500                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8679                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1179                       # Number of indirect misses.
system.cpu.branchPred.lookups                  917002                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28520                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5652127                       # Number of instructions committed
system.cpu.committedOps                       5731631                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.024301                       # CPI: cycles per instruction
system.cpu.discardedOps                         21883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3196322                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174768                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1512832                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5002326                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330655                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      957                       # number of quiesce instructions executed
system.cpu.numCycles                         17093731                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       957                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3989529     69.61%     69.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2920      0.05%     69.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 190050      3.32%     72.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1549132     27.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5731631                       # Class of committed instruction
system.cpu.quiesceCycles                     14880378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12091405                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1782                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1426653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455613                       # Transaction distribution
system.membus.trans_dist::ReadResp             459098                       # Transaction distribution
system.membus.trans_dist::WriteReq             263424                       # Transaction distribution
system.membus.trans_dist::WriteResp            263424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          586                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3011                       # Transaction distribution
system.membus.trans_dist::ReadExReq               301                       # Transaction distribution
system.membus.trans_dist::ReadExResp              301                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2893                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           592                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       709632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        709632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1421892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1440761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1419264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1419264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2868518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       185152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       185152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        93888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21054                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45725670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2142455                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000836                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028909                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2140663     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1792      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2142455                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3628112406                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19010000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8249515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3899625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15484855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2796059170                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15793250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       509952                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       509952                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916803                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916803                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9702                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2853510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15246                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21054                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45437502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854334375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3873279745                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2446659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       254976                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       254976                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1419264                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1419264                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       868955                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       868955    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       868955                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2035944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2528256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46727168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       509952                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8112128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1521666371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816583893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2338250264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    865775694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1456077303                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2321852997                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2387442064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2272661196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4660103260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       185152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       186624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       185152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       185152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2893                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2916                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9265096                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73660                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9338756                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9265096                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9265096                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9265096                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73660                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9338756                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16356672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       254976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             255573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1456077303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2786254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458863557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1911947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816583893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            818495840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1911947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2272661196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2786254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2277359397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    709573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444981000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820191                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     255573                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   255573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15970                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14675725550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2277335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26631734300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       362                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237932                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               255573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    723                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.400772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.577854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.241569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1013      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.16%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          938      1.95%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          649      1.35%      7.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          753      1.56%      9.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          645      1.34%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          867      1.80%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          750      1.56%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41533     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.709163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1683.660743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    544.248670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           61     24.30%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.51%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.254980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.289691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.951446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.80%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      8.37%      9.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          228     90.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29149888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16357248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29153664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16356672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       818.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    818.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19983810000                       # Total gap between requests
system.mem_ctrls.avgGap                      28102.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16317440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1455888350.164816141129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2786254.340973191895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1992011.724236006150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816532651.464971184731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          597                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26596589655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35144645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15177880505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352451446125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58498.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40396.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25423585.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1382292.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10556917405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8346781095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1914                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           957                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9718533.045977                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453563.626125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          957    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5727000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11977000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             957                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17454611375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9300636125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2789459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2789459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2789459                       # number of overall hits
system.cpu.icache.overall_hits::total         2789459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2893                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2893                       # number of overall misses
system.cpu.icache.overall_misses::total          2893                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128691875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128691875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128691875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128691875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2792352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2792352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2792352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2792352                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44483.883512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44483.883512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44483.883512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44483.883512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2893                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2893                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2893                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2893                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124226875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124226875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124226875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124226875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42940.502938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42940.502938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42940.502938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42940.502938                       # average overall mshr miss latency
system.cpu.icache.replacements                   2707                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2789459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2789459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2893                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2893                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128691875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128691875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2792352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2792352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44483.883512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44483.883512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124226875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124226875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42940.502938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42940.502938                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.766302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237289                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.657554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.766302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5587597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5587597                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       310733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           310733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       310733                       # number of overall hits
system.cpu.dcache.overall_hits::total          310733                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1174                       # number of overall misses
system.cpu.dcache.overall_misses::total          1174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86472750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86472750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86472750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86472750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       311907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       311907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       311907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       311907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003764                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73656.516184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73656.516184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73656.516184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73656.516184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          586                       # number of writebacks
system.cpu.dcache.writebacks::total               586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9405                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9405                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64525250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64525250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64525250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64525250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20880375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20880375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72256.718925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72256.718925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72256.718925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72256.718925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.135566                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.135566                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    890                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       190486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       191078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74864.864865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74864.864865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          957                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          957                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43412750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43412750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20880375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20880375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73332.347973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73332.347973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21818.573668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21818.573668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42152750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42152750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72427.405498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72427.405498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8448                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8448                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70141.196013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70141.196013                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       709632                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       709632                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7396248000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7396248000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10422.652868                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10422.652868                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       146629                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       146629                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       563003                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       563003                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7152426656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7152426656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12704.064909                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12704.064909                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.909025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.266371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.909025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6925577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6925577                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26755247500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26755376250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    582                       # Simulator instruction rate (inst/s)
host_mem_usage                                9960020                       # Number of bytes of host memory used
host_op_rate                                      595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28800.59                       # Real time elapsed on the host
host_tick_rate                                 693873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16762662                       # Number of instructions simulated
sim_ops                                      17139317                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019984                       # Number of seconds simulated
sim_ticks                                 19983946875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.237169                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  801244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               824010                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1020                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            838854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7500                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8679                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1179                       # Number of indirect misses.
system.cpu.branchPred.lookups                  917011                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28522                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5652136                       # Number of instructions committed
system.cpu.committedOps                       5731646                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.024332                       # CPI: cycles per instruction
system.cpu.discardedOps                         21890                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3196343                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174768                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1512833                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5002485                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330652                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      957                       # number of quiesce instructions executed
system.cpu.numCycles                         17093937                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       957                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3989537     69.61%     69.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2920      0.05%     69.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 190056      3.32%     72.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1549132     27.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5731646                       # Class of committed instruction
system.cpu.quiesceCycles                     14880378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12091452                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1782                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1426657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455613                       # Transaction distribution
system.membus.trans_dist::ReadResp             459100                       # Transaction distribution
system.membus.trans_dist::WriteReq             263424                       # Transaction distribution
system.membus.trans_dist::WriteResp            263424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          587                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3012                       # Transaction distribution
system.membus.trans_dist::ReadExReq               301                       # Transaction distribution
system.membus.trans_dist::ReadExResp              301                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2894                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           593                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       709632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        709632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1421895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1440764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1419264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1419264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2868524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       185216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       185216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        94016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21054                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45725862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2142457                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000836                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028909                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2140665     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1792      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2142457                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3628119406                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19010000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8252515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3899625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15490605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2796059170                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15798250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       509952                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       509952                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916803                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916803                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9702                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2853510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15246                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21054                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45437502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854334375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3873279745                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2446659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       254976                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       254976                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1419264                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1419264                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       868955                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       868955    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       868955                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2035944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2528256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46727168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       509952                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8112128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1521656567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816578632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2338235199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    865770116                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1456067922                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2321838038                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2387426683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2272646554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4660073237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       185216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       186688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       185216                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       185216                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2894                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2917                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9268239                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73659                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9341898                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9268239                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9268239                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9268239                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73659                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9341898                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16356736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       254976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             255574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1456067922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2789439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458857361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1915137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816578632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            818493769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1915137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2272646554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2789439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2277351130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    709573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444981000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              820194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     255574                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   255574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15970                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14675725550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2277340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26631760550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       362                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237932                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               255574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    723                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.400772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.577854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.241569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1013      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.16%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          938      1.95%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          649      1.35%      7.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          753      1.56%      9.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          645      1.34%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          867      1.80%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          750      1.56%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41533     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.709163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1683.660743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    544.248670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           61     24.30%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.51%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.254980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.289691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.951446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.80%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      8.37%      9.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          228     90.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29149952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16357248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29153728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16356736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       818.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    818.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19984070000                       # Total gap between requests
system.mem_ctrls.avgGap                      28103.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16317440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1455878970.354799032211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2789438.960615731776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1991998.890359340236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816527390.813532710075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26596589655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35170895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15177880505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352451446125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58498.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40379.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25381071.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1382292.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10556917405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8346909845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1914                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           957                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9718533.045977                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453563.626125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          957    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5727000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11977000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             957                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17454740125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9300636125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2789470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2789470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2789470                       # number of overall hits
system.cpu.icache.overall_hits::total         2789470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2894                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2894                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2894                       # number of overall misses
system.cpu.icache.overall_misses::total          2894                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128735625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128735625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128735625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128735625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2792364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2792364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2792364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2792364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44483.629924                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44483.629924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44483.629924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44483.629924                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2894                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2894                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2894                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2894                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124268875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124268875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124268875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124268875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42940.177954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42940.177954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42940.177954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42940.177954                       # average overall mshr miss latency
system.cpu.icache.replacements                   2708                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2789470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2789470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2894                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2894                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128735625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128735625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2792364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2792364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44483.629924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44483.629924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124268875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124268875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42940.177954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42940.177954                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.766317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5735616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1842.472213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.766317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5587622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5587622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       310737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           310737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       310737                       # number of overall hits
system.cpu.dcache.overall_hits::total          310737                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1175                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1175                       # number of overall misses
system.cpu.dcache.overall_misses::total          1175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86532750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86532750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86532750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86532750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       311912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       311912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       311912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       311912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73644.893617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73644.893617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73644.893617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73644.893617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          587                       # number of writebacks
system.cpu.dcache.writebacks::total               587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          894                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          894                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9405                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9405                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64583875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64583875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64583875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64583875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20880375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20880375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72241.470917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72241.470917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72241.470917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72241.470917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.135566                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.135566                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       190490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       191083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74839.797639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74839.797639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          957                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          957                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43471375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43471375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20880375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20880375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73307.546374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73307.546374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21818.573668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21818.573668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42152750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42152750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72427.405498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72427.405498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8448                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8448                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70141.196013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70141.196013                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       709632                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       709632                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7396248000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7396248000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10422.652868                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10422.652868                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       146629                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       146629                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       563003                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       563003                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7152426656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7152426656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12704.064909                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12704.064909                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.908980                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              315249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.216927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.908980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6925598                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6925598                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26755376250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
