set ::env(PROJECT_NAME) bin2seven
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/bin2seven
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/bin2seven/bin2seven.v
set ::env(CLOCK_PORT) clock_100MHz
set ::env(DOMAIN) digital_design
