109
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 3 "./../../section6_TestFinalDesign/source/ADC_module.v" 4 ADCinterface
~A 1 "./../../section6_TestFinalDesign/source/ADC_module.v" 4 ADCinterface
~M 3 "./../../section6_TestFinalDesign/source/Section6_SM.v" 1 Sec6_SM
~A 1 "./../../section6_TestFinalDesign/source/Section6_SM.v" 1 Sec6_SM
~M 3 "./../../section6_TestFinalDesign/source/Section6_Top.v" 1 Sec6_Top
~A 1 "./../../section6_TestFinalDesign/source/Section6_Top.v" 1 Sec6_Top
~M 3 "./../../Sec6_Top_tf.v" 18 Sec6_Top_tf
~A 1 "./../../Sec6_Top_tf.v" 18 Sec6_Top_tf
~M 3 "./../../section6_TestFinalDesign/source/clock_counter.v" 1 clock_counter
~A 1 "./../../section6_TestFinalDesign/source/clock_counter.v" 1 clock_counter
~M 3 "./../../section6_TestFinalDesign/source/determineNum.v" 1 determineNum
~A 1 "./../../section6_TestFinalDesign/source/determineNum.v" 1 determineNum
~M 3 "./../../section6_TestFinalDesign/source/sevenseg.v" 1 sevenSeg
~A 1 "./../../section6_TestFinalDesign/source/sevenseg.v" 1 sevenSeg
