module fsm_module ( 
  input clk,
  input reset,
  output reg startCondition,
  output reg stopCondition,
  output reg [6:0] deviceAddress,
  output reg readDataRequest
);

  parameter IDLE = 3'b000;
  parameter START = 3'b001;
  parameter SEND_ADDRESS = 3'b010;
  parameter READ_DATA = 3'b011;

  reg [2:0] current_state;
  reg [2:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= IDLE;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state) begin
    case (current_state)
      IDLE:
        begin
          startCondition <= 0;
          stopCondition <= 0;
          deviceAddress <= 7'b0000000;
          readDataRequest <= 0;
          next_state = START;
        end
      START:
        begin
          startCondition <= 1;
          next_state = SEND_ADDRESS;
        end
      SEND_ADDRESS:
        begin
          deviceAddress <= deviceAddress + 1;
          next_state = READ_DATA;
        end
      READ_DATA:
        begin
          readDataRequest <= 1;
          next_state = IDLE;
        end
      default:
        begin
          startCondition <= 0;
          stopCondition <= 0;
          deviceAddress <= 7'b0000000;
          readDataRequest <= 0;
          next_state = IDLE;
        end
    endcase
  end
  
  // Inserting an expression that is always false
  assign startCondition = (1'b0) ? startCondition : startCondition;

endmodule