--- a/arch/arm64/boot/dts/rockchip/rk3588-som3588-cat.dts	2025-03-14 02:38:58.000000000 +0800
+++ b/arch/arm64/boot/dts/rockchip/rk3588-som3588-cat.dts	2025-03-14 02:47:33.067788191 +0800
@@ -10,19 +10,17 @@
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/pwm/pwm.h>
 #include <dt-bindings/pinctrl/rockchip.h>
-//#include <dt-bindings/input/rk-input.h>
 #include <dt-bindings/input/linux-event-codes.h>
 #include <dt-bindings/display/drm_mipi_dsi.h>
 #include <dt-bindings/display/rockchip_vop.h>
-#include <dt-bindings/sensor-dev.h>
 #include <dt-bindings/phy/jlsemi-dt-phy.h>
+#include <dt-bindings/sensor-dev.h>
 #include "rk3588.dtsi"
 #include "rk3588-linux.dtsi"
 
-
 / {
 	model = "SOM3588Cat";
-	compatible = "rockchip,som588-cat", "rockchip,rk3588";
+	compatible = "rockchip,som3588-cat", "rockchip,rk3588";
 
 	/* If hdmirx node is disabled, delete the reserved-memory node here. */
 	reserved-memory {
@@ -184,7 +181,6 @@
 		pinctrl-0 = <&typec_vbus_en>;
 	};
 
-
 	mipi_dsi0_power: mipi-dsi0-power-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "mipi_dsi0_power";
@@ -294,7 +290,7 @@
 		pwms = <&pwm4 0 5000 0>;
 		cooling-levels = <0 100 150 200 255>;
 		rockchip,temp-trips = <
-			45000	1
+			40000	1
 			50000	2
 			55000	3
 			60000	4
@@ -439,7 +435,6 @@
 	};
 };
 
-
 &i2c0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c0m2_xfer>;
@@ -1288,7 +1283,19 @@
 	status = "okay";
 };
 
-/* SATA30_HOST0/PCIe20x1_2 Combo PHY */
+/* SATA30_HOST1/PCIe20x1_0 Combo PHY */
+&combphy1_ps {
+	status = "okay";
+};
+
+// M.2 E-Key
+&pcie2x1l0 {
+	reset-gpios = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>;
+	disable-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+/* SATA30/PCIe20x1_2 Combo PHY */
 &combphy0_ps {
 	status = "okay";
 };
@@ -1297,24 +1304,13 @@
 &sata0 {
 	status = "okay";
 };
+
 &pcie2x1l2 {
 	reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
 	disable-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
 	status = "disabled";
 };
 
-/* SATA30_HOST1/PCIe20x1_0 Combo PHY */
-&combphy1_ps {
-	status = "okay";
-};
-
-// M.2 E-Key
-&pcie2x1l0 {
-	reset-gpios = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>;
-	disable-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
 /* USB3.1/DP Combo PHY1 */
 &usbdp_phy1 {
 	status = "okay";
@@ -1402,7 +1398,7 @@
 	status = "okay";
 };
 
-/* USB30_HOST2/SATA30_HOST2/PCIe20x1_1 Combo PHY */
+/* USB3.1/SATA/PCIe20x1_1 Combo PHY */
 &combphy2_psu {
 	status = "okay";
 };
@@ -1477,11 +1473,6 @@
 	connect = <&vp1_out_dp0>;
 };
 
-&route_hdmi1{
-	status = "okay";
-	connect = <&vp0_out_hdmi1>;
-};
-
 &dp0_in_vp0 {
 	status = "disabled";
 };
@@ -1494,6 +1485,11 @@
 	status = "disabled";
 };
 
+&route_hdmi1{
+	status = "okay";
+	connect = <&vp0_out_hdmi1>;
+};
+
 &hdmi1_in_vp0 {
 	status = "okay";
 };
@@ -1506,6 +1502,11 @@
 	status = "disabled";
 };
 
+&hdmi1 {
+	enable-gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
 &vop {
 	status = "okay";
 	// disable-win-move;
@@ -1559,11 +1560,6 @@
 	cursor-win-id = <ROCKCHIP_VOP2_CLUSTER3>;
 };
 
-&hdmi1 {
-	enable-gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
 &display_subsystem {
 	clocks = <&hdptxphy_hdmi0>, <&hdptxphy_hdmi1>;
 	clock-names = "hdmi0_phy_pll", "hdmi1_phy_pll";
