// Seed: 3487783306
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    output tri1  id_2
);
  assign id_1 = 1;
  assign id_1 = id_2++;
  logic [7:0] id_4, id_5, id_6, id_7, id_8 = id_0++, id_9;
  wire id_10;
  assign id_2 = id_8[1'd0];
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wand  id_3,
    output wand  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  wor   id_7,
    output wor   id_8,
    output tri1  id_9
);
  id_11(
      .id_0(1), .id_1(id_5)
  ); module_0(
      id_3, id_3, id_4
  );
endmodule
