// Seed: 3433283012
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    output logic id_10,
    output id_11
);
  always @(1) id_3#(1 + 1) <= #id_6 1;
endmodule
