11:34:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\temp_xsdb_launch_script.tcl
11:34:27 INFO  : Registering command handlers for Vitis TCF services
11:34:27 INFO  : Platform repository initialization has completed.
11:34:29 INFO  : XSCT server has started successfully.
11:34:29 INFO  : plnx-install-location is set to ''
11:34:29 INFO  : Successfully done setting XSCT server connection channel  
11:34:29 INFO  : Successfully done setting workspace for the tool. 
11:34:29 INFO  : Successfully done query RDI_DATADIR 
11:36:22 INFO  : Result from executing command 'getProjects': design_sgbm_wrapper
11:36:22 INFO  : Result from executing command 'getPlatforms': 
11:36:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:36:22 INFO  : Platform 'design_sgbm_wrapper' is added to custom repositories.
11:36:31 INFO  : Platform 'design_sgbm_wrapper' is added to custom repositories.
14:55:20 ERROR : (XSDB Server)microblaze_sleep.c:73:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   73 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~

14:55:24 ERROR : (XSDB Server)In file included from pm_core.c:27:
zynqmp_pmufw_bsp/psu_pmu_0/include/xilfpga.h:235:9: note: '#pragma message: 'XFpga_PL_BitStream_Load()' function will be deprecated in the 2022.1 release'
  235 | #pragma message ("'XFpga_PL_BitStream_Load()' function will be deprecated in the 2022.1 release")
      |         ^~~~~~~
zynqmp_pmufw_bsp/psu_pmu_0/include/xilfpga.h:239:9: note: '#pragma message: 'XFpga_PL_ValidateImage()' function will be deprecated in the 2022.1 release'
  239 | #pragma message ("'XFpga_PL_ValidateImage()' function will be deprecated in the 2022.1 release")
      |         ^~~~~~~
zynqmp_pmufw_bsp/psu_pmu_0/include/xilfpga.h:243:9: note: '#pragma message: 'XFpga_PL_Write()' function will be deprecated in the 2022.1 release'
  243 | #pragma message ("'XFpga_PL_Write()' function will be deprecated in the 2022.1 release")
      |         ^~~~~~~

14:55:29 ERROR : (XSDB Server)aarch64-none-elf-ar: creating ../../../lib/libxil.a

14:55:38 ERROR : (XSDB Server)xtime_l.c:49:9: note: '#pragma message: For the sleep routines, Global timer is being used'
   49 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

14:55:40 INFO  : Result from executing command 'getProjects': design_sgbm_wrapper
14:55:40 INFO  : Result from executing command 'getPlatforms': design_sgbm_wrapper|C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/design_sgbm_wrapper.xpfm
17:04:13 INFO  : Result from executing command 'getProjects': design_sgbm_wrapper
17:04:13 INFO  : Result from executing command 'getPlatforms': design_sgbm_wrapper|C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/design_sgbm_wrapper.xpfm
17:04:13 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:09:26 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:09:48 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:10:12 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:10:15 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:12:10 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:12:15 INFO  : Build configuration of 'vitis_image_system' is updated to 'Release'
17:12:15 INFO  : Build configuration of system project is automatically updated to 'Release'.
17:12:15 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:12:18 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:46 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
17:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:21 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
17:27:21 INFO  : 'jtag frequency' command is executed.
17:27:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:21 INFO  : Context for 'APU' is selected.
17:27:22 INFO  : System reset is completed.
17:27:25 INFO  : 'after 3000' command is executed.
17:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
17:27:45 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
17:27:45 INFO  : Context for 'APU' is selected.
17:27:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
17:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:45 INFO  : Context for 'APU' is selected.
17:27:45 INFO  : Boot mode is read from the target.
17:27:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:46 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:46 INFO  : 'set bp_27_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:56 INFO  : 'con -block -timeout 60' command is executed.
17:27:56 INFO  : 'bpremove $bp_27_46_fsbl_bp' command is executed.
17:27:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:58 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_27_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:58 INFO  : 'con' command is executed.
17:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:58 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_2_standalone.tcl'
18:58:54 INFO  : Hardware specification for platform project 'design_sgbm_wrapper' is updated.
19:01:52 INFO  : Result from executing command 'getProjects': design_sgbm_wrapper
19:01:52 INFO  : Result from executing command 'getPlatforms': design_sgbm_wrapper|C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/design_sgbm_wrapper.xpfm
19:01:53 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:02:02 INFO  : The hardware specification used by project 'vitis_image' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:02:02 INFO  : The file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\bitstream\design_sgbm_wrapper.bit' stored in project is removed.
19:02:03 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\bitstream' in project 'vitis_image'.
19:02:03 INFO  : The file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\psinit\psu_init.tcl' stored in project is removed.
19:02:03 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\psinit' in project 'vitis_image'.
19:02:08 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:02:14 INFO  : Build configuration of 'vitis_image_system' is updated to 'Debug'
19:02:14 INFO  : Build configuration of system project is automatically updated to 'Debug'.
19:02:14 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:02:17 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:02:25 INFO  : Build configuration of 'vitis_image' is updated to 'Release'
19:02:25 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:41 INFO  : Disconnected from the channel tcfchan#4.
19:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:02:44 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
19:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:03:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:28 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
19:03:28 INFO  : 'jtag frequency' command is executed.
19:03:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:03:28 INFO  : Context for 'APU' is selected.
19:03:28 INFO  : System reset is completed.
19:03:32 INFO  : 'after 3000' command is executed.
19:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
19:03:51 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
19:03:51 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
19:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:52 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : Boot mode is read from the target.
19:03:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:03:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:03:53 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:03:53 INFO  : 'set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:04:02 INFO  : 'con -block -timeout 60' command is executed.
19:04:02 INFO  : 'bpremove $bp_3_53_fsbl_bp' command is executed.
19:04:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:04:04 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
19:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:04 INFO  : 'con' command is executed.
19:04:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:04:04 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_3_standalone.tcl'
19:34:41 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:34:45 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:35:08 INFO  : Build configuration of 'vitis_image' is updated to 'Debug'
19:35:08 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
19:37:58 INFO  : Disconnected from the channel tcfchan#10.
19:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:59 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
19:37:59 INFO  : 'jtag frequency' command is executed.
19:37:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:37:59 INFO  : Context for 'APU' is selected.
19:37:59 INFO  : System reset is completed.
19:38:02 INFO  : 'after 3000' command is executed.
19:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
19:38:22 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
19:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Boot mode is read from the target.
19:38:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:38:23 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:38:24 INFO  : 'set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:38:33 INFO  : 'con -block -timeout 60' command is executed.
19:38:33 INFO  : 'bpremove $bp_38_23_fsbl_bp' command is executed.
19:38:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:38:34 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
19:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:35 INFO  : 'con' command is executed.
19:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:38:35 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_3_standalone.tcl'
20:05:10 INFO  : Hardware specification for platform project 'design_sgbm_wrapper' is updated.
20:05:44 INFO  : Result from executing command 'getProjects': design_sgbm_wrapper
20:05:44 INFO  : Result from executing command 'getPlatforms': design_sgbm_wrapper|C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/design_sgbm_wrapper.xpfm
20:05:44 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
20:05:53 INFO  : The hardware specification used by project 'vitis_image' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:05:53 INFO  : The file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\bitstream\design_sgbm_wrapper.bit' stored in project is removed.
20:05:53 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\bitstream' in project 'vitis_image'.
20:05:53 INFO  : The file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\psinit\psu_init.tcl' stored in project is removed.
20:05:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image\_ide\psinit' in project 'vitis_image'.
20:06:12 INFO  : Build configuration of 'vitis_image' is updated to 'Release'
20:06:12 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
20:06:30 INFO  : Disconnected from the channel tcfchan#13.
20:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:30 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
20:06:30 INFO  : 'jtag frequency' command is executed.
20:06:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:06:30 INFO  : Context for 'APU' is selected.
20:06:31 INFO  : System reset is completed.
20:06:34 INFO  : 'after 3000' command is executed.
20:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
20:06:53 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
20:06:54 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
20:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:54 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Boot mode is read from the target.
20:06:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:06:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:06:55 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:06:55 INFO  : 'set bp_6_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:07:04 INFO  : 'con -block -timeout 60' command is executed.
20:07:04 INFO  : 'bpremove $bp_6_55_fsbl_bp' command is executed.
20:07:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:06 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_6_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Release/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:06 INFO  : 'con' command is executed.
20:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:07:06 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_3_standalone.tcl'
20:09:05 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
20:09:23 INFO  : Build configuration of 'vitis_image' is updated to 'Debug'
20:09:23 INFO  : Checking for BSP changes to sync application flags for project 'vitis_image'...
20:09:32 INFO  : Disconnected from the channel tcfchan#17.
20:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:33 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
20:09:33 INFO  : 'jtag frequency' command is executed.
20:09:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:09:33 INFO  : Context for 'APU' is selected.
20:09:33 INFO  : System reset is completed.
20:09:36 INFO  : 'after 3000' command is executed.
20:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
20:09:56 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
20:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Boot mode is read from the target.
20:09:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:09:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:09:57 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:09:57 INFO  : 'set bp_9_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:10:07 INFO  : 'con -block -timeout 60' command is executed.
20:10:07 INFO  : 'bpremove $bp_9_57_fsbl_bp' command is executed.
20:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:10:09 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
20:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_9_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:09 INFO  : 'con' command is executed.
20:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:10:09 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_3_standalone.tcl'
02:08:25 INFO  : Disconnected from the channel tcfchan#20.
02:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:25 INFO  : Jtag cable 'Xilinx ZCU208 FT4232H 832204143211A' is selected.
02:08:25 INFO  : 'jtag frequency' command is executed.
02:08:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:08:25 INFO  : Context for 'APU' is selected.
02:08:27 INFO  : System reset is completed.
02:08:30 INFO  : 'after 3000' command is executed.
02:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}' command is executed.
02:08:49 INFO  : Device configured successfully with "C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit"
02:08:49 INFO  : Context for 'APU' is selected.
02:08:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa'.
02:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:50 INFO  : Context for 'APU' is selected.
02:08:50 INFO  : Boot mode is read from the target.
02:08:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:08:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:08:51 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:08:51 INFO  : 'set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:09:01 INFO  : 'con -block -timeout 60' command is executed.
02:09:01 INFO  : 'bpremove $bp_8_51_fsbl_bp' command is executed.
02:09:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:09:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:09:02 INFO  : The application 'C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf' is downloaded to processor 'psu_cortexa53_0'.
02:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx ZCU208 FT4232H 832204143211A" && level==0 && jtag_device_ctx=="jsn-ZCU208 FT4232H-832204143211A-147fb093-0"}
fpga -file C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/_ide/bitstream/design_sgbm_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/hw/design_sgbm_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/design_sgbm_wrapper/export/design_sgbm_wrapper/sw/design_sgbm_wrapper/boot/fsbl.elf
set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/zty/Desktop/xilinx_project/project_image/vitis_image/vitis_image/Debug/vitis_image.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:09:03 INFO  : 'con' command is executed.
02:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:09:03 INFO  : Launch script is exported to file 'C:\Users\zty\Desktop\xilinx_project\project_image\vitis_image\vitis_image_system\_ide\scripts\systemdebugger_vitis_image_system_3_standalone.tcl'
02:22:21 INFO  : Disconnected from the channel tcfchan#21.
