digraph "CFG for '_Z12gpu_gaussianiiPfS_' function" {
	label="CFG for '_Z12gpu_gaussianiiPfS_' function";

	Node0x5efe320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = add nsw i32 %0, -2\l  %23 = icmp slt i32 %13, %22\l  %24 = add nsw i32 %1, -2\l  %25 = icmp slt i32 %21, %24\l  %26 = select i1 %23, i1 %25, i1 false\l  br i1 %26, label %27, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5efe320:s0 -> Node0x5f01f10;
	Node0x5efe320:s1 -> Node0x5f01fa0;
	Node0x5f01f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = add nsw i32 %21, 1\l  %29 = mul nsw i32 %28, %0\l  %30 = add nsw i32 %13, 1\l  %31 = add nsw i32 %30, %29\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %3, i64 %32\l  store float 0.000000e+00, float addrspace(1)* %33, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x5f01f10 -> Node0x5f01fa0;
	Node0x5f01fa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  ret void\l}"];
}
