D:/Pipe_test/pipeidcu.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeidcu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeidcu

Top level modules:
	pipeidcu

} {} {}} D:/Pipe_test/pipeid.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeid.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeid

Top level modules:
	pipeid

} {} {}} D:/Pipe_test/mux4x32.v {1 {vlog -work work -stats=none D:/Pipe_test/mux4x32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module mux4x32

Top level modules:
	mux4x32

} {} {}} D:/Pipe_test/pipeif.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeif.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeif

Top level modules:
	pipeif

} {} {}} D:/Pipe_test/pipeemreg.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeemreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeemreg

Top level modules:
	pipeemreg

} {} {}} D:/Pipe_test/shift.v {1 {vlog -work work -stats=none D:/Pipe_test/shift.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module shift

Top level modules:
	shift

} {} {}} D:/Pipe_test/pipemwreg.v {1 {vlog -work work -stats=none D:/Pipe_test/pipemwreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipemwreg

Top level modules:
	pipemwreg

} {} {}} D:/Pipe_test/pipeexe.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeexe.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeexe

Top level modules:
	pipeexe

} {} {}} D:/Pipe_test/ctrl_encode_def.v {1 {vlog -work work -stats=none D:/Pipe_test/ctrl_encode_def.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018

} {} {}} D:/Pipe_test/pipedereg.v {1 {vlog -work work -stats=none D:/Pipe_test/pipedereg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipedereg

Top level modules:
	pipedereg

} {} {}} D:/Pipe_test/pipecomp.v {1 {vlog -work work -stats=none D:/Pipe_test/pipecomp.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipecomp

Top level modules:
	pipecomp

} {} {}} D:/Pipe_test/regfile.v {1 {vlog -work work -stats=none D:/Pipe_test/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} D:/Pipe_test/im.v {1 {vlog -work work -stats=none D:/Pipe_test/im.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module im

Top level modules:
	im

} {} {}} D:/Pipe_test/pipecpu.v {1 {vlog -work work -stats=none D:/Pipe_test/pipecpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipecpu

Top level modules:
	pipecpu

} {} {}} D:/Pipe_test/dffe32_tb.v {1 {vlog -work work -stats=none D:/Pipe_test/dffe32_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module dffe32_tb

Top level modules:
	dffe32_tb

} {} {}} D:/Pipe_test/pipepc.v {1 {vlog -work work -stats=none D:/Pipe_test/pipepc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipepc

Top level modules:
	pipepc

} {} {}} D:/Pipe_test/pipeir.v {1 {vlog -work work -stats=none D:/Pipe_test/pipeir.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipeir

Top level modules:
	pipeir

} {} {}} D:/Pipe_test/dm.v {1 {vlog -work work -stats=none D:/Pipe_test/dm.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module dm

Top level modules:
	dm

} {} {}} D:/Pipe_test/mux2x32.v {1 {vlog -work work -stats=none D:/Pipe_test/mux2x32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} D:/Pipe_test/mux2x5.v {1 {vlog -work work -stats=none D:/Pipe_test/mux2x5.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module mux2x5

Top level modules:
	mux2x5

} {} {}} D:/Pipe_test/pipecomp_tb.v {1 {vlog -work work -stats=none D:/Pipe_test/pipecomp_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module pipecomp_tb

Top level modules:
	pipecomp_tb

} {} {}} D:/Pipe_test/dffe32.v {1 {vlog -work work -stats=none D:/Pipe_test/dffe32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module dffe32

Top level modules:
	dffe32

} {} {}}
