;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -207, <-120
	SPL 0, 2
	SUB @121, 200
	SUB @121, 200
	SUB @0, @2
	SUB @0, @2
	SUB @124, 106
	SUB @300, 91
	SUB @300, 91
	SPL <121, 103
	SUB @124, 106
	SUB @0, @2
	SUB @0, @2
	SPL <-127, 100
	SUB 3, 0
	ADD @0, 602
	DJN -1, @-20
	SUB 1, <-20
	SUB #12, @200
	SUB 101, 100
	MOV -4, <-20
	SUB #12, @200
	SUB -401, -600
	ADD 30, 9
	SUB @121, 106
	MOV -4, <-20
	SPL 0, <602
	SUB @124, 106
	SUB @121, 200
	MOV -1, <-20
	SUB @121, 106
	JMZ -1, @-20
	SUB 1, <-20
	JMZ -401, -600
	SUB -401, -600
	ADD 240, 60
	JMZ -1, @-80
	MOV -1, <-80
	DJN -1, @-20
	SUB 1, <-20
	SUB 3, 90
	DJN -160, 61
	DJN -160, 61
	SLT -4, <-20
	ADD #270, <1
	SUB 101, 100
	CMP -207, <-120
