
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.30

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.83 source latency CPU_Dmem_value_a5[7][12]$_SDFFE_PP0P_/CLK ^
  -0.80 target latency CPU_dmem_rd_data_a5[12]$_DFF_P_/CLK ^
   0.52 clock uncertainty
   0.00 CRPR
--------------
   0.55 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src2_value_a3[20]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.35 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.65 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.13    0.00    0.65 ^ clkbuf_leaf_66_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_66_clk (net)
                  0.06    0.00    0.82 ^ CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    1.15 ^ CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_Xreg_value_a4[11][20] (net)
                  0.07    0.00    1.15 ^ _10862_/A1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.06    0.08    1.23 v _10862_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _04917_ (net)
                  0.06    0.00    1.23 v _10864_/C (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.09    0.13    1.36 ^ _10864_/Y (sky130_fd_sc_hd__nand4_1)
                                         _04919_ (net)
                  0.09    0.00    1.36 ^ _10870_/B1 (sky130_fd_sc_hd__o22ai_2)
     1    0.01    0.06    0.10    1.46 v _10870_/Y (sky130_fd_sc_hd__o22ai_2)
                                         _04925_ (net)
                  0.06    0.00    1.46 v _10871_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.13    0.14    1.60 ^ _10871_/Y (sky130_fd_sc_hd__mux2i_1)
                                         CPU_src2_value_a2[20] (net)
                  0.13    0.00    1.60 ^ CPU_src2_value_a3[20]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.35 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.65 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.13    0.00    0.65 ^ clkbuf_leaf_67_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_67_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_67_clk (net)
                  0.06    0.00    0.82 ^ CPU_src2_value_a3[20]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.83    1.65   clock uncertainty
                          0.00    1.65   clock reconvergence pessimism
                         -0.05    1.60   library hold time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.35 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29    0.64 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.13    0.00    0.64 ^ clkbuf_leaf_11_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.06    0.18    0.82 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.06    0.00    0.82 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.71    0.82    1.64 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.71    0.02    1.66 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.18    0.42    2.07 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.18    0.00    2.07 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.37    2.44 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.44 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.10    0.46    2.90 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.10    0.00    2.90 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.03 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.02    0.23    0.24    3.28 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.23    0.00    3.28 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.12    0.14    3.41 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.12    0.00    3.41 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.14    0.19    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.14    0.00    3.60 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.07    0.16    0.52    4.13 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.16    0.01    4.13 v _09940_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.40    0.40    4.53 ^ _09940_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _04112_ (net)
                  0.40    0.00    4.53 ^ _09942_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.14    0.12    4.66 v _09942_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00981_ (net)
                  0.14    0.00    4.66 v hold1553/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    5.24 v hold1553/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1666 (net)
                  0.05    0.00    5.24 v CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.24   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.07    0.00    0.00   10.35 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.35 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35   10.70 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00   10.70 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29   10.99 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.13    0.00   10.99 ^ clkbuf_leaf_65_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   11.17 ^ clkbuf_leaf_65_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_65_clk (net)
                  0.06    0.00   11.17 ^ CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.65   clock uncertainty
                          0.00   10.65   clock reconvergence pessimism
                         -0.11   10.54   library setup time
                                 10.54   data required time
-----------------------------------------------------------------------------
                                 10.54   data required time
                                 -5.24   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.35 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29    0.64 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.13    0.00    0.64 ^ clkbuf_leaf_11_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.06    0.18    0.82 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.06    0.00    0.82 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.71    0.82    1.64 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.71    0.02    1.66 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.18    0.42    2.07 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.18    0.00    2.07 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.37    2.44 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.44 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.10    0.46    2.90 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.10    0.00    2.90 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.03 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.02    0.23    0.24    3.28 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.23    0.00    3.28 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.12    0.14    3.41 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.12    0.00    3.41 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.14    0.19    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.14    0.00    3.60 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.07    0.16    0.52    4.13 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.16    0.01    4.13 v _09940_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.40    0.40    4.53 ^ _09940_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _04112_ (net)
                  0.40    0.00    4.53 ^ _09942_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.14    0.12    4.66 v _09942_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00981_ (net)
                  0.14    0.00    4.66 v hold1553/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    5.24 v hold1553/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1666 (net)
                  0.05    0.00    5.24 v CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.24   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.07    0.00    0.00   10.35 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.35 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.35   10.70 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00   10.70 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29   10.99 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.13    0.00   10.99 ^ clkbuf_leaf_65_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   11.17 ^ clkbuf_leaf_65_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_65_clk (net)
                  0.06    0.00   11.17 ^ CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.65   clock uncertainty
                          0.00   10.65   clock reconvergence pessimism
                         -0.11   10.54   library setup time
                                 10.54   data required time
-----------------------------------------------------------------------------
                                 10.54   data required time
                                 -5.24   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.0558210164308548

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4968260526657104

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0373

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.010071126744151115

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2545270025730133

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0396

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.64 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.82 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.82    1.64 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.43    2.07 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
   0.37    2.44 v _08327_/X (sky130_fd_sc_hd__or3b_1)
   0.46    2.90 v _08328_/X (sky130_fd_sc_hd__a311o_2)
   0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
   0.24    3.28 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
   0.14    3.41 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
   0.19    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
   0.52    4.13 v _08544_/X (sky130_fd_sc_hd__or3b_4)
   0.41    4.53 ^ _09940_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.12    4.66 v _09942_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.58    5.24 v hold1553/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.24 v CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.24   data arrival time

  10.35   10.35   clock clk (rise edge)
   0.00   10.35   clock source latency
   0.00   10.35 ^ clk (in)
   0.35   10.70 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   10.99 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   11.17 ^ clkbuf_leaf_65_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   11.17 ^ CPU_Xreg_value_a4[8][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.52   10.65   clock uncertainty
   0.00   10.65   clock reconvergence pessimism
  -0.11   10.54   library setup time
          10.54   data required time
---------------------------------------------------------
          10.54   data required time
          -5.24   data arrival time
---------------------------------------------------------
           5.30   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src2_value_a3[20]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.65 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    1.15 ^ CPU_Xreg_value_a4[11][20]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    1.23 v _10862_/Y (sky130_fd_sc_hd__a22oi_1)
   0.13    1.36 ^ _10864_/Y (sky130_fd_sc_hd__nand4_1)
   0.10    1.46 v _10870_/Y (sky130_fd_sc_hd__o22ai_2)
   0.14    1.60 ^ _10871_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    1.60 ^ CPU_src2_value_a3[20]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
           1.60   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.65 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_67_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_src2_value_a3[20]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.83    1.65   clock uncertainty
   0.00    1.65   clock reconvergence pessimism
  -0.05    1.60   library hold time
           1.60   data required time
---------------------------------------------------------
           1.60   data required time
          -1.60   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.2428

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.2962

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
101.018540

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.36e-03   6.65e-04   1.04e-08   6.02e-03  36.5%
Combinational          1.85e-03   3.49e-03   2.34e-08   5.33e-03  32.3%
Clock                  2.97e-03   2.17e-03   2.27e-09   5.14e-03  31.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   6.32e-03   3.61e-08   1.65e-02 100.0%
                          61.7%      38.3%       0.0%
