# verilog-hdl-format æ’ä»¶ä»‹ç»

## å‰è¨€

- æå‡ğŸŸ¢:å¦‚æœå¤§å®¶æœ‰å¥½çš„ä¿®æ”¹æ„è§,è¯·ç»™æˆ‘ç•™è¨€. ğŸ§QQ:1391074994 ğŸ§QQè£™: 819816965
- å¦‚æœå¥½ç”¨,è¯·è®°å¾—ç»™ä¸ªå¥½è¯„ğŸ˜˜ğŸ˜˜ğŸ˜˜.

* æ“ä½œèŒƒä¾‹:[ã€bilibi ç¤ºèŒƒé“¾æ¥ã€‘](https://www.bilibili.com/video/BV1xi421d7e9/?vd_source=99e34f775e17481ae5a0ed7fad6b00cc#reply1451507881)
* æ¼”ç¤ºæ–‡æ¡£é“¾æ¥:[ã€ä¸­æ–‡æ–‡æ¡£ã€‘](https://1391074994.github.io/Verilog-Hdl-Format/)    [ã€ENGLISHã€‘](https://1391074994.github.io/Verilog-Hdl-Format/#/./README_en)
* githubé“¾æ¥:[ã€verilog-hdl-formatã€‘](https://github.com/1391074994/verilog-hdl-format)
* VSCODEç‰ˆæœ¬ >=ã€1.74.3ã€‘

## åŠŸèƒ½ç®€ä»‹

1. è¯­æ³•åŠŸèƒ½

   * [ä»£ç æ ¼å¼åŒ–](./gsh/geshihua.md)
   * [æ–‡ä»¶æ ‘æ˜¾ç¤º](./wjs/wenjianshu.md)
   * [ä¸€é”®ä¾‹åŒ–](./lihua/lihua.md)
   * [è¯­æ³•é«˜äº®](./gl/gl.md)
   * [è¯­æ³•è·³è½¬](./yf/yf.md)
   * [ä»£ç è¡¥å…¨](./bq/bq.md)
   * [å®šä¹‰æ‚¬åœ](./yf/yf.md)
   * [ä»£ç é”™è¯¯æ£€æŸ¥](./linter/linter.md)
2. å…¶ä»–åŠŸèƒ½

   * [VIVADOè”åˆä»¿çœŸ]()
   * [VIVADOç¨‹åºå¤‡ä»½å’Œè‡ªåŠ¨ä¸‹è½½]()
   * [vivadoä»¿çœŸæ–‡ä»¶çš„å¿«é€Ÿè½¬æ¢](./sim_do/sim_do.md)
   * [FTPåŠŸèƒ½]()
   * [ucfè½¬xdcæ–‡ä»¶](./ucf_to_xdc/ucf_to_xdc.md)
   * [æ¸¸æ ‡åˆ—é€’å¢ã€é€’å‡](./incrementSelection/incrementSelection.md)
   * [é¢œè‰²ä¸»é¢˜](./thems/thems.md)
3. å®ç°verilogä»£ç æ ¼å¼åŒ–åŠŸèƒ½ï¼ˆå˜é‡å¯¹é½ï¼Œé€—å·å¯¹é½ï¼Œæ‹¬å·å¯¹é½ï¼‰,åœ¨è®¾ç½®ç•Œé¢å¯ä»¥é…ç½®ç¼©è¿›é‡ã€‚åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ verilogã€‚ å¿«æ·é”® CTRL + L;åŠŸèƒ½2ï¼šåŠ å…¥åªå¯¹äºalwayså—çš„æ ¼å¼åŒ–ï¼Œåœ¨è®¾ç½®ç•Œé¢å¯ä»¥é…ç½®ç¼©è¿›é‡ã€‚å‘½ä»¤ï¼šverilog-simplealign.always_valuation_funcï¼›å¿«æ·é”®ctrl + Uã€‚
4. ä¸€é”®ä¾‹åŒ–åŠŸèƒ½,ä¾‹åŒ–çš„ä»£ç è‡ªåŠ¨å¤åˆ¶åˆ°å‰ªåˆ‡æ¿ã€‚åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert_instanceã€‚ä¸€é”®tbåŠŸèƒ½:æŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert_testbench.
5. ucfè½¬xdcæ–‡ä»¶:

   - æ­£å¸¸é¡ºåºè½¬æ¢ã€‚ åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert UCF to XDC NORMAL ORDERã€‚
   - å¯å®ç°åºå·çš„ä»å°åˆ°å¤§çš„æ’åˆ—ã€‚ åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert UCF to XDC SORT ORDERã€‚
6. è¯­æ³•é«˜åŠŸèƒ½ï¼šucf,xdc,do,tclè¯­æ³•é«˜äº®ï¼Œverilogè¯­æ³•é«˜äº®ï¼Œé«˜äº‘.cstè¯­æ³•é«˜äº®ã€‚
7. verilogä»£ç å¸¸ç”¨ç‰‡æ®µã€‚
8. verilogä»£ç å®šä¹‰å˜é‡æ‚¬åœæ˜¾ç¤ºã€‚
9. ä»£ç é”™è¯¯æ£€æŸ¥:åŠ å…¥[Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)çš„linter(verilogè¯­æ³•æ£€æµ‹).
10. vivadoä»¿çœŸæ–‡ä»¶çš„å¿«é€Ÿè½¬æ¢åŠŸèƒ½ :è¿›å…¥vivado å·¥ç¨‹ä¸‹çš„sim_1\behav\questa(æˆ–è€…modelsim)é‡Œé¢è¿è¡Œå‘½ä»¤Conver Modelsim do åˆ™ä¼šæŠŠ xxx_compile.do,xxx_elaborate.do,xxx_simulate.doå’ŒåŠ å…¥ç”¨æˆ·è‡ªå®šä¹‰é…ç½®æ–‡ä»¶ç”Ÿæˆä¸€é”®è¿è¡Œçš„tb.do æ–‡ä»¶.
11. incrementSelectionçš„åŠŸèƒ½ï¼šä½¿ç”¨å¤šä¸ªæ¸¸æ ‡è¿›è¡Œé€’å¢ã€é€’å‡æˆ–åå‘é€‰æ‹©
12. åŠ å…¥äº†verilog æ–‡ä»¶æ ‘æ˜¾ç¤ºåŠŸèƒ½.éœ€è¦å‘½ä»¤Refresh the verilog file tree display(ä¸­æ–‡ï¼šåˆ·æ–°verilogæ–‡ä»¶æ ‘æ˜¾ç¤º)è§¦å‘å’Œåˆ·æ–°ï¼ˆå®¹å™¨å³ä¸Šè§’æœ‰åˆ·æ–°æŒ‰é’®/ä¸»ç¼–è¾‘å™¨åŒºåŸŸé¼ æ ‡å³é”®ä¹Ÿæœ‰å‘½ä»¤ï¼‰
13. åŠ å…¥verilogå®šä¹‰è·³è½¬,ä¾‹åŒ–åè·³è½¬,ä¾‹åŒ–çš„ç«¯å£è·³è½¬ã€‚å¿«æ·è·³è½¬éœ€è¦ctags,ï¼ˆæ”¯æŒè·¨æ–‡ä»¶è·³è½¬ï¼‰ã€‚
14. åŠ å…¥äº†é¢œè‰²ä¸»é¢˜- VSCODE é¢œè‰²ä¸»é¢˜ï¼š[jiang percy verilog themes]()
15. è¯»å–VIVAD çš„æœ€æ–°ipçš„Veoæ–‡ä»¶ ï¼šå°±æ˜¯IPçš„ä¾‹åŒ–æ–‡ä»¶
16. åŠ å…¥äº†bitæ–‡ä»¶å¤‡ä»½åŠŸèƒ½,[ç¬¬ä¸€æ¬¡ä½¿ç”¨éœ€è¦ä½¿ç”¨å‘½ä»¤ï¼šVivado_Bitbackupè¿›è¡Œç¬¬ä¸€æ¬¡çš„æ–‡ä»¶å¤‡ä»½]()ä½¿ç”¨Bitbackupå‘½ä»¤è¿›è¡Œå¤‡ä»½-ç®¡ç†ç•Œé¢åç»­å¯ä»¥ä½¿ç”¨å‘½ä»¤ [Vivado_WebShowLog]() è¿›è¡Œåˆ·æ–°
17. åŠ å…¥è‡ªåŠ¨ç”Ÿæˆä¸‹è½½bitç¨‹åºå’Œåˆ·æ–°ILAè„šæœ¬,ä½¿ç”¨ReFreShWbLogå‘½ä»¤æ‰“å¼€WEBç•Œé¢,ç‚¹å‡»æŒ‰é’®åç›´æ¥åœ¨VIVADO çš„ tclæ ç›®é»è´´æ—¢å¯è¿è¡Œå¤‡ä»½çš„ç‰ˆæœ¬ç¨‹åº.
18. åŠ å…¥äº†VIVADOå’Œquestasim/modelsimçš„è”åˆä»¿çœŸåŠŸèƒ½
19. åŠ å…¥äº†FTP åŠŸèƒ½ï¼Œä»¥åŠWEBç•Œé¢çš„ç¨‹åºä¸€é”®FTPä¸Šä¼ åŠŸèƒ½

WEBç•Œé¢:

![web](images/web.png)

* ä»£ç ç‰‡æ®µ:æ”¯æŒè¾“å…¥çš„ä»£ç ç‰‡æ®µ:  | module | geli | jishuqi | shangshenyan | tb | zhuangtaiji | always | dapai | assign | alwaysposclk | alwaysnegclk | begin | end | initial | case | reg | regarray | regmemory | wire | wirearray | array | parameter | localparam | integer | signed | include | def | ifdef | ifndef | elsif | endif | undef | ts | default_nettype | ternary | if | ifelse | for | while | forever | function | generate |genvar
  å…¶ä¸­ æ¯”è¾ƒå¸¸ç”¨çš„éƒ¨åˆ†:module/geli/jishuqi/shangshenyan/tb/zhuangtaiji/always/dapai

## è®¾ç½®ç•Œé¢é…ç½®ä»‹ç»

```
é…ç½®ä½ç½®ï¼šè®¾ç½® â†’ æ‰©å±•è®¾ç½® â†’ verilog-hdl-formatæ’ä»¶è®¾ç½® 
```

1. Extension: Company Name ï¼š è¾“å…¥ä½ çš„å…¬å¸æˆ–ç»„ç»‡åç§°ï¼Œè®¾ç½®å¥½ä¹‹ååœ¨ä½¿ç”¨TB,moduleä»£ç ç‰‡æ®µçš„æ—¶å€™ä¼šè‡ªåŠ¨å¡«å…¥å…¬å¸æˆ–ç»„ç»‡åç§°
2. Extension: User Name ï¼š è¾“å…¥ä½ çš„ä½œè€…åç§°ï¼Œè®¾ç½®å¥½ä¹‹ååœ¨ä½¿ç”¨TB,moduleä»£ç ç‰‡æ®µçš„æ—¶å€™ä¼šè‡ªåŠ¨å¡«å…¥ä½œè€…åç§°
3. Extract Data: Custom Options : modelsimè½¯ä»¶ä¸€é”®doæ–‡ä»¶åˆå¹¶ä¹‹åå®šä¹‰éœ€è¦åŠ çš„æŒ‡ä»¤ã€‚
4. FPGA_verilogå¼€å¤´çš„éƒ½æ˜¯ [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)çš„linter(verilogè¯­æ³•æ£€æµ‹)åŠŸèƒ½è®¾ç½®ã€‚å¦‚æœéœ€è¦è¿›è¡Œè¯­æ³•æ£€æµ‹ï¼Œå¸¸è§çš„è®¾ç½®ï¼ˆä¹Ÿå¯ä»¥é€‰æ‹©ä½¿ç”¨å…¶ä»–è¯­æ³•æ£€æµ‹ï¼‰æ˜¯è®¾ç½®FPGA_verilog â€º Linting: Linterï¼šè®¾ç½®ä¸ºxvlogï¼Œç³»ç»Ÿç¯å¢ƒå˜é‡è®¾ç½®vivadoçš„xvlogè·¯å¾„ã€‚
5. Simple Align: **Num1** åˆ° Simple Align: **Num4** ï¼šåˆ†åˆ«ä¸º ä»£ç æ ¼å¼åŒ–çš„ç©ºæ ¼æ•°é‡ï¼š
   ä¾‹å¦‚åŸæœ¬ä»£ç ä¸ºï¼š

```verilog
      output     [   7: 0]   uart_data_232_0        ,
      reg        [  15: 0]   reg_rf_ct9             ;
      parameter              RF_ADC3_MIN            = 16'h8233;
      assign                 uart_bus_clk           = clk;
  // ä¾‹åŒ–
  uart_top_232 u0_uart_top_232(
      .uart_bus_clk          (uart_bus_clk     ),
      .uart_bus_rst          (~rst_n           ),
      .uart_tx               (rx_232_0         )
);
```

é…ç½®å¯¹åº”çš„ä½ç½®ï¼š

```verilog
 /*[num1]*/  output    /*[num2]*/  [   7: 0]  /*[num3]*/  uart_data_232_0  /*[num4]*/          ,
 /*[num1]*/  reg       /*[num2]*/  [  15: 0]  /*[num3]*/  reg_rf_ct9       /*[num4]*/          ;
 /*[num1]*/  parameter                        /*[num3]*/  RF_ADC3_MIN      /*[num4]*/ = 16'h8233;
 /*[num1]*/  assign                           /*[num3]*/  uart_bus_clk     /*[num4]*/ = clk;
 // ä¾‹åŒ–
 uart_top_232 u0_uart_top_232(
 /*[num1]*/ .uart_bus_clk                     /*[num3]*/  (uart_bus_clk    /*[num4]*/ ),
 /*[num1]*/ .uart_bus_rst                     /*[num3]*/  (~rst_n          /*[num4]*/ ),
 /*[num1]*/ .uart_tx                          /*[num3]*/  (rx_232_0        /*[num4]*/ )
);


```

6. Simple Align â€º Num5: Upbound å’Œ Simple Align â€º Num6: Lowbound ä¸º ä½å®½å†…çš„[ ]ç©ºæ ¼æ•°ã€‚
   ä¾‹å¦‚ï¼š

```verilog
output          [ /*[num5]*/  7:/*[num6]*/ 0]      uart_data_232_0        ,
```

7. Simple Align: Width_always ï¼šæ˜¯alwayä»£ç è¡Œçš„ç¼©è¿›é‡ï¼Œ
8. Simple Align: Width_always_valuation : æ˜¯alwayå†…éƒ¨èµ‹å€¼çš„ç¼©è¿›é‡ï¼Œ
9. Simple Align: Width_begin_end : æ˜¯begin/endçš„ç¼©è¿›é‡ï¼Œ
10. Simple Align: Width_else : æ˜¯elseçš„ç¼©è¿›é‡ï¼Œ
11. Simple Align: Width_else_if : æ˜¯else ifçš„ç¼©è¿›é‡ï¼Œ
12. Simple Align: Width_if : æ˜¯ifçš„ç¼©è¿›é‡ã€‚
    ä¾‹å¦‚ï¼š

```verilog
      [Width_always]          always @(posedge clk or negedge rst_n_power)                
      [Width_begin_end]             begin                                                              
      [Width_if]                          if(!rst_n_power)          
      [Width_always_valuation]                  F_POWER_EN_cnt <= 'd0   ;
      [Width_else_if]                     else if(F_BAT_SW==0)       
      [Width_always_valuation]                  F_POWER_EN_cnt <= F_POWER_EN_cnt + 1'b1;
      [Width_else]                        else
      [Width_always_valuation]                  F_POWER_EN_cnt <= 'd0  ;
      [Width_begin_end]             end
```

13. Verilog Module Finder: Exclude Folders ï¼š verilog æ–‡ä»¶æ ‘çš„æ’é™¤æ–‡ä»¶å¤¹åç§°ï¼Œå¯ä»¥è‡ªå®šä¹‰å¢åŠ ï¼Œåˆ é™¤éœ€è¦åŒ¹é…çš„æ–‡ä»¶å¤¹åç§°ã€‚[æ‰€æ‰“å¼€çš„æ–‡ä»¶å¤¹ä¸­å±è”½æ‰IP/æˆ–è€…ä¸€äº›å¤‡ä»½æ–‡ä»¶çš„Verilogæ–‡ä»¶ï¼Œä½¿æ–‡ä»¶æ ‘çš„TOPå±‚æ˜¾ç¤ºæ›´åŠ å¹²å‡€ï¼Œé»˜è®¤æ˜¯å±è”½ï¼ˆipå’Œcoreçš„æ–‡ä»¶å¤¹ï¼‰]()ã€‚
14. ã€FPGA_verilog.ctags.pathã€‘/ã€FPGA_verilog.ctags.chooseã€‘:é»˜è®¤ä¸ºå†…éƒ¨é›†æˆctags,éœ€è¦ä½¿ç”¨å¯ä»¥åœ¨è®¾ç½®é‡Œé¢è¿›è¡Œåˆ‡æ¢ã€‚å¯ä»¥å®ç°è¯­æ³•å®šä¹‰è·³è½¬ï¼ˆæ”¯æŒè·¨æ–‡ä»¶ï¼‰ã€‚

## æ„Ÿè°¢

* [verilog-simplealign](https://github.com/CENZONGJUN/verilog-simplealign)
* [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)

# ENGLISH

# verilog-hdl-format README

## Preface

- UpgradingğŸŸ¢: If you have any good suggestions for improvement, please leave me a message. ğŸ§QQ: 1391074994  ğŸ§QQ group: 819816965
- If it works well, please remember to give a good review

* Example of operation: [bilibi demonstration link](https://www.bilibili.com/video/BV1xi421d7e9/?vd_source=99e34f775e17481ae5a0ed7fad6b00cc#reply1451507881)
* Demo document link: [Chinese document](https://1391074994.github.io/Verilog-Hdl-Format/)
* GitHub link: [verilog-hdl-format](https://github.com/1391074994/verilog-hdl-format)

## Function Introduction

1. Grammar function
   * [Code Formatting](./en/gsh/geshihua.md)
   * [Displaying the file tree](./en/wjs/wenjianshu.md)
   * [One-click instantiation](./en/lihua/lihua.md)
   * [Syntax highlighting](./en/gl/gl.md)
   * [Syntax Jump](./en/yf/yf.md)
   * [Code completion](./en/bq/bq.md)
   * [Define hover](./en/yf/yf.md)
   * [Code Error Checking](./en/linter/linter.md)
2. Other functions
   * [ucf to xdc file](./zh-ch/ucf_to_xdc/ucf_to_xdc.md)
   * [Fast conversion of Vivado simulation files](./en/sim_do/sim_do.md)
   * [Incrementing and Decrementing a Cursor Column](./en/incrementSelection/incrementSelection.md)
   * [Color Theme](./en/thems/thems.md)

## Function Introduction

1. Implement verilog code formatting features (variable alignment, comma alignment, bracket alignment), and configure the indentation amount in the settings interface. Function trigger: press Ctrl+Shift+P: enter verilog. Shortcut key CTRL + L; Function 2: add formatting only for always blocks, and configure the indentation amount in the settings interface. Command: verilog-simplealign.always_valuation_func; Shortcut key CTRL + U.
2. One-click instantiation function, the instantiated code is automatically copied to the clipboard. Function trigger: press Ctrl+Shift+P: enter Convert_instance. One-click tb function: press Ctrl+Shift+P: enter Convert_testbench
3. ucf to xdc file:
   3.1 Normal order conversion. Function trigger: Press Ctrl+Shift+P: Enter Convert UCF to XDC NORMAL ORDER.
   3.2 It can achieve the sequence number from small to large. Function trigger: Press Ctrl+Shift+P: Enter Convert UCF to XDC SORT ORDER.
4. High-function syntax highlighting: ucf, xdc, do, tcl syntax highlighting, verilog syntax highlighting, high cloud.cst syntax highlighting.
5. Common fragments of verilog code.
6. Define variable hover display in verilog code.
7. Code error checking: added the linter (verilog syntax detection) of [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)
8. Quick conversion function of Vivado simulation file: Enter the sim_1\behav\questa (or modelsim) folder under the Vivado project and run the command Conver Modelsim do, which will generate the xxx_compile.do, xxx_elaborate.do, xxx_simulate.do and a user-defined configuration file to generate a one-click run tb.do file
9. The function of incrementSelection: using multiple cursors to perform incremental, decremental, or reverse selection
10. Added the verilog file tree display function. The command Refresh the verilog file tree display is required to trigger and refresh (there is a refresh button in the upper right corner of the container/right-click on the main editor area for commands)
11. Add verilog definition jumps, instantiation name jumps, and instantiation port jumps. Quick jumps require ctags (supporting cross-file jumps).
12. Added color theme - VSCODE color theme: [jiang percy verilog themes]()

* Example of operation: [bilibi demonstration link](https://www.bilibili.com/video/BV1xi421d7e9/?vd_source=99e34f775e17481ae5a0ed7fad6b00cc#reply1451507881)
* Demo document link: [CSDN Demo Document Link](https://blog.csdn.net/weixin_44830487/article/details/133364935?csdn_share_tail=%7B%22type%22%3A%22blog%22%2C%22rType%22%3A%22article%22%2C%22rId%22%3A%22133364935%22%2C%22source%22%3A%22weixin_44830487%22%7D)
* Code snippet: Supported code snippets:  | module | geli | jishuqi | shangshenyan | tb | zhuangtaiji | always | dapai | assign | alwaysposclk | alwaysnegclk | begin | end | initial | case | reg | regarray | regmemory | wire | wirearray | array | parameter | localparam | integer | signed | include | def | ifdef | ifnf | elsif | else if | else | undef | ts | default_nettype | ternary | if | ifelse | for | while | forever | function | generate |genvar
  Among them, the more commonly used ones are: module/geli/jishuqi/shangshenyan/tb/zhuangtaiji/always/dapai

## Introduction to Setting Interface Configuration

```
Configuration location: Settings â†’ Extensions Settings â†’ verilog-hdl-format plugin settings
```

1. Extension: Company Name: Enter your company or organization name, and it will be automatically filled in when using the TB, module code snippet after setting it up
2. Extension: User Name: Enter your author name, and it will be automatically filled in when using the TB, module code snippet after setting it up
3. Extract Data: Custom Options: Define the instructions to add after the modelsim software merges the do files with one click.
4. The FPGA_verilog header is set by the linter (verilog syntax detection) function of [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support). If syntax detection is required, the common setting (other syntax detectors can also be selected) is to set FPGA_verilog â€º Linting: Linter: to xvlog, and the system environment variable is set to the xvlog path of Vivado.
5. Simple Align: **Num1** to Simple Align: **Num4**: The number of spaces for code formatting, respectively:
   For example, the original code is:

```verilog
      output     [   7: 0]   uart_data_232_0        ,
      reg        [  15: 0]   reg_rf_ct9             ;
      parameter              RF_ADC3_MIN            = 16'h8233;
      assign                 uart_bus_clk           = clk;
  // instantiate
  uart_top_232 u0_uart_top_232(
      .uart_bus_clk          (uart_bus_clk     ),
      .uart_bus_rst          (~rst_n           ),
      .uart_tx               (rx_232_0         )
);
```

Configure the corresponding position:

```verilog
 /*[num1]*/  output    /*[num2]*/  [   7: 0]  /*[num3]*/  uart_data_232_0  /*[num4]*/          ,
 /*[num1]*/  reg       /*[num2]*/  [  15: 0]  /*[num3]*/  reg_rf_ct9       /*[num4]*/          ;
 /*[num1]*/  parameter                        /*[num3]*/  RF_ADC3_MIN      /*[num4]*/ = 16'h8233;
 /*[num1]*/  assign                           /*[num3]*/  uart_bus_clk     /*[num4]*/ = clk;
 // instantiate
 uart_top_232 u0_uart_top_232(
 /*[num1]*/ .uart_bus_clk                     /*[num3]*/  (uart_bus_clk    /*[num4]*/ ),
 /*[num1]*/ .uart_bus_rst                     /*[num3]*/  (~rst_n          /*[num4]*/ ),
 /*[num1]*/ .uart_tx                          /*[num3]*/  (rx_232_0        /*[num4]*/ )
);


```

6. Simple Align â€º Num5: Upbound and Simple Align â€º Num6: Lowbound are the number of [ ] spaces within the bit width.
   For example:

```verilog
output          [ /*[num5]*/  7:/*[num6]*/ 0]      uart_data_232_0        ,
```

7. Simple Align: Width_always: is the indentation amount of the always code line,
8. Simple Align: Width_always_valuation: is the amount of indentation for always internal assignment,
9. Simple Align: Width_begin_end: is the amount of indentation for begin/end,
10. Simple Align: Width_else: is the indentation of else,
11. Simple Align: Width_else_if: is the indentation amount of else if,
12. Simple Align: Width_if: is the indentation amount of if.
    For example:

```verilog
      [Width_always]          always @(posedge clk or negedge rst_n_power)                
      [Width_begin_end]             begin                                                              
      [Width_if]                          if(!rst_n_power)          
      [Width_always_valuation]                  F_POWER_EN_cnt <= 'd0   ;
      [Width_else_if]                     else if(F_BAT_SW==0)       
      [Width_always_valuation]                  F_POWER_EN_cnt <= F_POWER_EN_cnt + 1'b1;
      [Width_else]                        else
      [Width_always_valuation]                  F_POWER_EN_cnt <= 'd0  ;
      [Width_begin_end]             end
```

13. Verilog Module Finder: Exclude Folders: The excluded folder names of the verilog file tree can be customized and added. Deleting the required matching folder names is also supported. [The Verilog files in the IP/ or backup files are screened out from the opened folder, making the top layer of the file tree display cleaner. The default is to screen out (ip and core folders).] ().
14. FPGA_verilog.ctags.path: the path to the external environment ctags is required. It can implement syntax definition jump (supporting cross-file).

## Thank you

* [verilog-simplealign](https://github.com/CENZONGJUN/verilog-simplealign)
* [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)
