// Seed: 1428012875
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output reg id_4
);
  reg   id_5 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_4 = id_5;
  assign id_2 = id_6;
  always @(posedge 1) begin
    if (~id_7)
      if (id_5)
        if (1) begin
          id_6 = 1;
        end else id_7 = id_3;
  end
  reg id_9;
  always @(*) begin
    id_4 = 1;
    id_9 <= id_5;
  end
endmodule
