\doxysection{I2C Private Macros}
\label{group___i2_c___private___macros}\index{I2C Private Macros@{I2C Private Macros}}
Collaboration diagram for I2C Private Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_c___private___macros}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ I2\+C Private macros to check input parameters}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ I2\+C\+\_\+\+FREQRANGE}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)~((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/1000000U)
\item 
\#define \textbf{ I2\+C\+\_\+\+RISE\+\_\+\+TIME}(\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$= 100000U) ? ((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) + 1U) \+: ((((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) $\ast$ 300U) / 1000U) + 1U))
\item 
\#define \textbf{ I2\+C\+\_\+\+SPEED\+\_\+\+STANDARD}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1U)) \& \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}) $<$ 4U)? 4U\+:((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1U)))
\item 
\#define \textbf{ I2\+C\+\_\+\+SPEED\+\_\+\+FAST}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  \+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+) == \textbf{ I2\+C\+\_\+\+DUTYCYCLE\+\_\+2})? ((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 3U)) \+: (((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 25U)) $\vert$ \textbf{ I2\+C\+\_\+\+DUTYCYCLE\+\_\+16\+\_\+9}))
\item 
\#define \textbf{ I2\+C\+\_\+\+SPEED}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  \+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+)
\item 
\#define \textbf{ I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+WRITE}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& ($\sim$\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0})))
\item 
\#define \textbf{ I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+READ}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) $\vert$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}))
\item 
\#define \textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FFU))))
\item 
\#define \textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+WRITE}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300U))) $>$$>$ 7U) $\vert$ (uint16\+\_\+t)(0x00\+F0U))))
\item 
\#define \textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+READ}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300U))) $>$$>$ 7U) $\vert$ (uint16\+\_\+t)(0x00\+F1U))))
\item 
\#define \textbf{ I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x\+FF00U))) $>$$>$ 8U)))
\item 
\#define \textbf{ I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FFU))))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___i2_c___private___macros_ga51ad2b93ef13577d3d437507e09191cd}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_10BIT\_ADDRESS@{I2C\_10BIT\_ADDRESS}}
\index{I2C\_10BIT\_ADDRESS@{I2C\_10BIT\_ADDRESS}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_10BIT\_ADDRESS}
{\footnotesize\ttfamily \#define I2\+C\+\_\+10\+BIT\+\_\+\+ADDRESS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FFU))))}



Definition at line 590 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga8d833802aafa40a959f62965e498108c}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_10BIT\_HEADER\_READ@{I2C\_10BIT\_HEADER\_READ}}
\index{I2C\_10BIT\_HEADER\_READ@{I2C\_10BIT\_HEADER\_READ}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_10BIT\_HEADER\_READ}
{\footnotesize\ttfamily \#define I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+READ(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300U))) $>$$>$ 7U) $\vert$ (uint16\+\_\+t)(0x00\+F1U))))}



Definition at line 592 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga0edd591eaa2ce5511148bf1ebf533e1a}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_10BIT\_HEADER\_WRITE@{I2C\_10BIT\_HEADER\_WRITE}}
\index{I2C\_10BIT\_HEADER\_WRITE@{I2C\_10BIT\_HEADER\_WRITE}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_10BIT\_HEADER\_WRITE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+WRITE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300U))) $>$$>$ 7U) $\vert$ (uint16\+\_\+t)(0x00\+F0U))))}



Definition at line 591 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_gacec6f0d6fde48a24327d2db15387fed8}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_7BIT\_ADD\_READ@{I2C\_7BIT\_ADD\_READ}}
\index{I2C\_7BIT\_ADD\_READ@{I2C\_7BIT\_ADD\_READ}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_7BIT\_ADD\_READ}
{\footnotesize\ttfamily \#define I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+READ(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) $\vert$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}))}



Definition at line 588 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_gad83949bd18eca67258b05763a90d0128}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_7BIT\_ADD\_WRITE@{I2C\_7BIT\_ADD\_WRITE}}
\index{I2C\_7BIT\_ADD\_WRITE@{I2C\_7BIT\_ADD\_WRITE}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_7BIT\_ADD\_WRITE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+WRITE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& ($\sim$\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0})))}



Definition at line 587 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga9b4e4686872c7b0bd9daed9049d0c431}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_FREQRANGE@{I2C\_FREQRANGE}}
\index{I2C\_FREQRANGE@{I2C\_FREQRANGE}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_FREQRANGE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FREQRANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/1000000U)}



Definition at line 579 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga9c8f1a763307d0c37bb4e2dcfdf3bb9f}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_MEM\_ADD\_LSB@{I2C\_MEM\_ADD\_LSB}}
\index{I2C\_MEM\_ADD\_LSB@{I2C\_MEM\_ADD\_LSB}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_MEM\_ADD\_LSB}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FFU))))}



Definition at line 595 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga2e42fa55be22240dc5a54a0304d01cfb}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_MEM\_ADD\_MSB@{I2C\_MEM\_ADD\_MSB}}
\index{I2C\_MEM\_ADD\_MSB@{I2C\_MEM\_ADD\_MSB}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_MEM\_ADD\_MSB}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})~((uint8\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x\+FF00U))) $>$$>$ 8U)))}



Definition at line 594 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga27cae7b1432cd160ab708e1548ba3165}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_RISE\_TIME@{I2C\_RISE\_TIME}}
\index{I2C\_RISE\_TIME@{I2C\_RISE\_TIME}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_RISE\_TIME}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RISE\+\_\+\+TIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$= 100000U) ? ((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) + 1U) \+: ((((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) $\ast$ 300U) / 1000U) + 1U))}



Definition at line 580 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga0e871b470a0f7a9d641156f07e37c810}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_SPEED@{I2C\_SPEED}}
\index{I2C\_SPEED@{I2C\_SPEED}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_SPEED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SPEED(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                                  (((\_\_SPEED\_\_) <= 100000U)? (I2C\_SPEED\_STANDARD((\_\_PCLK\_\_), (\_\_SPEED\_\_))) : \(\backslash\)}
\DoxyCodeLine{                                                                  ((I2C\_SPEED\_FAST((\_\_PCLK\_\_), (\_\_SPEED\_\_), (\_\_DUTYCYCLE\_\_)) \& I2C\_CCR\_CCR) == 0U)? 1U : \(\backslash\)}
\DoxyCodeLine{                                                                  ((I2C\_SPEED\_FAST((\_\_PCLK\_\_), (\_\_SPEED\_\_), (\_\_DUTYCYCLE\_\_))) | I2C\_CCR\_FS))}

\end{DoxyCode}


Definition at line 583 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_ga9e5a85344d70ab05020e41ba24566f57}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_SPEED\_FAST@{I2C\_SPEED\_FAST}}
\index{I2C\_SPEED\_FAST@{I2C\_SPEED\_FAST}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_SPEED\_FAST}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SPEED\+\_\+\+FAST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+) == \textbf{ I2\+C\+\_\+\+DUTYCYCLE\+\_\+2})? ((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 3U)) \+: (((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 25U)) $\vert$ \textbf{ I2\+C\+\_\+\+DUTYCYCLE\+\_\+16\+\_\+9}))}



Definition at line 582 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\label{group___i2_c___private___macros_gaa71590c93b126e79fc86afbc819742b3}} 
\index{I2C Private Macros@{I2C Private Macros}!I2C\_SPEED\_STANDARD@{I2C\_SPEED\_STANDARD}}
\index{I2C\_SPEED\_STANDARD@{I2C\_SPEED\_STANDARD}!I2C Private Macros@{I2C Private Macros}}
\doxysubsubsection{I2C\_SPEED\_STANDARD}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SPEED\+\_\+\+STANDARD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1U)) \& \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}) $<$ 4U)? 4U\+:((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1U)))}



Definition at line 581 of file stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

