// Seed: 3997982486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  final $unsigned(39);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @('b0 or posedge -1) id_4 = -1;
  always @(posedge id_6) $unsigned(42);
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_3,
      id_6,
      id_1,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_2
  );
endmodule
