=====
SETUP
-13.992
17.196
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_1_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
14.065
14.436
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
14.444
15.014
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
15.017
15.479
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
15.480
15.851
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
16.270
16.732
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
16.734
17.196
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
17.196
=====
SETUP
-12.596
15.800
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_4_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
12.769
13.339
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
13.341
13.712
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
13.965
14.535
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
14.708
15.257
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
15.429
15.800
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
15.800
=====
SETUP
-12.184
15.389
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_4_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
12.422
12.992
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6
13.167
13.629
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
13.805
14.375
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
14.376
14.925
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
14.927
15.389
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
15.389
=====
SETUP
-10.586
13.790
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_2_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
13.790
=====
SETUP
-10.399
13.603
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_1_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
13.603
=====
SETUP
-10.399
13.603
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_3_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
13.603
=====
SETUP
-10.343
13.547
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_0_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
13.547
=====
SETUP
-10.337
13.541
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_5_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
13.541
=====
SETUP
-10.322
13.526
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_4_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
13.526
=====
SETUP
-10.255
13.459
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_1_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
13.459
=====
SETUP
-10.235
13.439
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_6_s3
10.784
11.155
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
13.439
=====
SETUP
-9.961
13.165
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_3_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
13.165
=====
SETUP
-9.960
13.165
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_0_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
13.165
=====
SETUP
-9.890
13.094
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_4_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
13.094
=====
SETUP
-9.696
12.900
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_5_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
12.900
=====
SETUP
-9.671
12.875
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_1_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
12.875
=====
SETUP
-9.639
12.844
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_2_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
12.844
=====
SETUP
-9.614
12.818
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_5_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
12.818
=====
SETUP
-9.479
12.683
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_6_s3
10.784
11.155
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
12.683
=====
SETUP
-9.355
12.559
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_0_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
12.559
=====
SETUP
-9.273
12.477
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_3_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
12.477
=====
SETUP
-9.205
12.409
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_2_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
12.409
=====
SETUP
-9.196
12.400
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_4_s3
11.049
11.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
12.400
=====
SETUP
-9.100
12.304
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_7_s4
10.535
10.988
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
12.304
=====
SETUP
-8.982
12.186
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.467
8.016
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.018
8.588
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.589
9.106
data_out_controlled_6_s3
10.784
11.155
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
12.186
=====
HOLD
-1.815
3.874
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.874
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.118
=====
HOLD
0.335
5.988
5.653
u_loader/lb_wr_ptr_1_s1
5.643
5.844
u_loader/line_buffs_line_buffs_11_3_s
5.988
=====
HOLD
0.335
6.228
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_28_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
6.228
=====
HOLD
0.337
5.991
5.653
u_loader/lb_wr_ptr_0_s1
5.643
5.844
u_loader/line_buffs_line_buffs_11_3_s
5.991
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.240
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_47_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_46_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s
6.255
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_54_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s
6.267
=====
HOLD
0.378
6.270
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_45_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.270
=====
HOLD
0.378
6.270
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.270
=====
HOLD
0.425
6.080
5.654
u_loader/lb_wr_ptr_6_s1
5.643
5.845
u_loader/n178_s2
5.848
6.080
u_loader/lb_wr_ptr_6_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n541_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n555_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_13_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n554_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_13_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n555_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.169
6.371
gw_gao_inst_0/u_la0_top/n552_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_4_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_4_s0
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_4_s0
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_5_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_5_s0
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_5_s0
6.606
=====
HOLD
0.425
6.080
5.654
cnt_ver_11_s0
5.643
5.845
n192_s2
5.848
6.080
cnt_ver_11_s0
6.080
