#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56070db95f60 .scope module, "debounce" "debounce" 2 19;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "button"
    .port_info 2 /OUTPUT 1 "button_db"
    .port_info 3 /OUTPUT 1 "button_rising"
    .port_info 4 /OUTPUT 1 "button_falling"
o0x7f3e7c3c5228 .functor BUFZ 1, C4<z>; HiZ drive
v0x56070db899d0_0 .net "button", 0 0, o0x7f3e7c3c5228;  0 drivers
v0x56070dbc55a0_0 .net "button_db", 0 0, L_0x56070dbcae90;  1 drivers
v0x56070dbc5660_0 .var "button_falling", 0 0;
v0x56070dbc5700_0 .var "button_rising", 0 0;
o0x7f3e7c3c5018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56070dbc57c0_0 .net "clk", 0 0, o0x7f3e7c3c5018;  0 drivers
v0x56070dbc58b0_0 .net "dbPulse", 0 0, v0x56070db8b590_0;  1 drivers
v0x56070dbc5950_0 .var "inputShift", 1 0;
v0x56070dbc59f0_0 .var "shiftReg", 7 0;
v0x56070dbc5ad0_0 .var "shiftRegDb", 1 0;
L_0x56070dbcae90 .reduce/and v0x56070dbc59f0_0;
S_0x56070dba8430 .scope module, "inst_clockDividerHz" "clkDivHz" 2 68, 3 17 0, S_0x56070db95f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x56070db98d70 .param/l "CLK_FREQ" 1 3 28, C4<00000000101101110001101100000000>;
P_0x56070db98db0 .param/l "FREQUENCY" 0 3 18, +C4<00000000000000000000000011001000>;
P_0x56070db98df0 .param/l "THRESHOLD" 1 3 29, C4<00000000000000000111010100110000>;
v0x56070db92620_0 .net "clk", 0 0, o0x7f3e7c3c5018;  alias, 0 drivers
v0x56070db92f20_0 .var "counter", 31 0;
v0x56070db94690_0 .var "dividedClk", 0 0;
v0x56070db8b590_0 .var "dividedPulse", 0 0;
L_0x7f3e7c37c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56070db8bc50_0 .net "enable", 0 0, L_0x7f3e7c37c060;  1 drivers
L_0x7f3e7c37c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56070db8ca00_0 .net "rst", 0 0, L_0x7f3e7c37c018;  1 drivers
E_0x56070db0eda0 .event posedge, v0x56070db92620_0;
S_0x56070db95c40 .scope module, "dot_tb" "dot_tb" 4 7;
 .timescale -9 -12;
P_0x56070dba1b70 .param/l "SIM_TIME" 1 4 64, +C4<0000000000000000000000000000000000001000111100001101000110000000>;
P_0x56070dba1bb0 .param/l "SIM_TIME_MS" 1 4 63, +C4<00000000000000000000000010010110>;
v0x56070dbca8d0_0 .var "btn_down", 0 0;
v0x56070dbca9c0_0 .var "btn_left", 0 0;
v0x56070dbcaa90_0 .var "btn_right", 0 0;
v0x56070dbcab90_0 .var "btn_up", 0 0;
v0x56070dbcac60_0 .var "clk", 0 0;
v0x56070dbcad00_0 .net "col", 5 0, L_0x56070db44660;  1 drivers
v0x56070dbcada0_0 .net "row", 5 0, L_0x56070dbcafc0;  1 drivers
S_0x56070dbc5c50 .scope module, "inst_top" "top" 4 45, 5 16 0, S_0x56070db95c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "btn_up"
    .port_info 2 /INPUT 1 "btn_left"
    .port_info 3 /INPUT 1 "btn_right"
    .port_info 4 /INPUT 1 "btn_down"
    .port_info 5 /OUTPUT 6 "row"
    .port_info 6 /OUTPUT 6 "col"
P_0x56070dbc5df0 .param/l "BEGIN" 0 5 37, C4<0010>;
P_0x56070dbc5e30 .param/l "DEAD" 0 5 53, C4<1000>;
P_0x56070dbc5e70 .param/l "DIM_X" 0 5 32, +C4<00000000000000000000000000000110>;
P_0x56070dbc5eb0 .param/l "DIM_Y" 0 5 33, +C4<00000000000000000000000000000110>;
P_0x56070dbc5ef0 .param/l "DOWN" 0 5 110, C4<0010>;
P_0x56070dbc5f30 .param/l "END" 0 5 39, C4<1000>;
P_0x56070dbc5f70 .param/l "GAME" 0 5 52, C4<0100>;
P_0x56070dbc5fb0 .param/l "IDLE" 0 5 36, C4<0000>;
P_0x56070dbc5ff0 .param/l "LEFT" 0 5 111, C4<0100>;
P_0x56070dbc6030 .param/l "ONE" 0 5 49, C4<0001>;
P_0x56070dbc6070 .param/l "PLAY" 0 5 38, C4<0100>;
P_0x56070dbc60b0 .param/l "RIGHT" 0 5 112, C4<1000>;
P_0x56070dbc60f0 .param/l "START" 0 5 48, C4<0000>;
P_0x56070dbc6130 .param/l "THREE" 0 5 51, C4<0011>;
P_0x56070dbc6170 .param/l "TWO" 0 5 50, C4<0010>;
P_0x56070dbc61b0 .param/l "UP" 0 5 109, C4<0001>;
L_0x56070dba4c20 .functor BUFZ 1, v0x56070dbcab90_0, C4<0>, C4<0>, C4<0>;
L_0x56070dba7af0 .functor BUFZ 1, v0x56070dbca8d0_0, C4<0>, C4<0>, C4<0>;
L_0x56070dba7c70 .functor BUFZ 1, v0x56070dbcaa90_0, C4<0>, C4<0>, C4<0>;
L_0x56070dba6c40 .functor BUFZ 1, v0x56070dbca9c0_0, C4<0>, C4<0>, C4<0>;
v0x56070dbc9100_0 .net "btn_down", 0 0, v0x56070dbca8d0_0;  1 drivers
v0x56070dbc91e0_0 .net "btn_down_rising", 0 0, L_0x56070dba7af0;  1 drivers
v0x56070dbc92a0_0 .net "btn_left", 0 0, v0x56070dbca9c0_0;  1 drivers
v0x56070dbc9340_0 .net "btn_left_rising", 0 0, L_0x56070dba6c40;  1 drivers
v0x56070dbc9400_0 .net "btn_right", 0 0, v0x56070dbcaa90_0;  1 drivers
v0x56070dbc9510_0 .net "btn_right_rising", 0 0, L_0x56070dba7c70;  1 drivers
v0x56070dbc95d0_0 .net "btn_up", 0 0, v0x56070dbcab90_0;  1 drivers
v0x56070dbc9690_0 .net "btn_up_rising", 0 0, L_0x56070dba4c20;  1 drivers
v0x56070dbc9750_0 .net "clk", 0 0, v0x56070dbcac60_0;  1 drivers
v0x56070dbc9880_0 .var "clk_1Hz_rst", 0 0;
v0x56070dbc9920_0 .net "col", 5 0, L_0x56070db44660;  alias, 1 drivers
v0x56070dbc99f0_0 .var "countdown", 2 0;
v0x56070dbc9ab0_0 .var "direction", 3 0;
v0x56070dbc9b90_0 .var "display", 3 0;
v0x56070dbc9c70_0 .var "error", 0 0;
v0x56070dbc9d30_0 .var "img", 35 0;
v0x56070dbc9e20_0 .var "next_state", 3 0;
v0x56070dbc9ee0_0 .var "pos_x", 2 0;
v0x56070dbc9fc0_0 .var "pos_y", 2 0;
v0x56070dbca0a0_0 .var "prev_direction", 3 0;
v0x56070dbca180_0 .net "pulse_1Hz", 0 0, v0x56070dbc7020_0;  1 drivers
v0x56070dbca250_0 .net "pulse_random", 0 0, v0x56070dbc7920_0;  1 drivers
v0x56070dbca320_0 .var "reset_game", 0 0;
v0x56070dbca3c0_0 .net "row", 5 0, L_0x56070dbcafc0;  alias, 1 drivers
v0x56070dbca490_0 .var "start_dir", 1 0;
v0x56070dbca550_0 .var "start_x", 1 0;
v0x56070dbca630_0 .var "start_y", 1 0;
v0x56070dbca710_0 .var "state", 3 0;
E_0x56070dba6300 .event edge, v0x56070dbc9e20_0;
S_0x56070dbc6a40 .scope module, "inst_clkDivHz" "clkDivHz" 5 305, 3 17 0, S_0x56070dbc5c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x56070db8f1c0 .param/l "CLK_FREQ" 1 3 28, C4<00000000101101110001101100000000>;
P_0x56070db8f200 .param/l "FREQUENCY" 0 3 18, +C4<00000000000000000000001111101000>;
P_0x56070db8f240 .param/l "THRESHOLD" 1 3 29, C4<00000000000000000001011101110000>;
v0x56070dbc6d90_0 .net "clk", 0 0, v0x56070dbcac60_0;  alias, 1 drivers
v0x56070dbc6e70_0 .var "counter", 31 0;
v0x56070dbc6f50_0 .var "dividedClk", 0 0;
v0x56070dbc7020_0 .var "dividedPulse", 0 0;
L_0x7f3e7c37c210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56070dbc70e0_0 .net "enable", 0 0, L_0x7f3e7c37c210;  1 drivers
v0x56070dbc71f0_0 .net "rst", 0 0, v0x56070dbc9880_0;  1 drivers
E_0x56070dba7d90 .event posedge, v0x56070dbc6d90_0;
S_0x56070dbc7350 .scope module, "inst_clkDivHz_1" "clkDivHz" 5 293, 3 17 0, S_0x56070dbc5c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x56070db8e8c0 .param/l "CLK_FREQ" 1 3 28, C4<00000000101101110001101100000000>;
P_0x56070db8e900 .param/l "FREQUENCY" 0 3 18, +C4<00000000000000000000011111010001>;
P_0x56070db8e940 .param/l "THRESHOLD" 1 3 29, C4<00000000000000000000101110110110>;
v0x56070dbc76c0_0 .net "clk", 0 0, v0x56070dbcac60_0;  alias, 1 drivers
v0x56070dbc7790_0 .var "counter", 31 0;
v0x56070dbc7850_0 .var "dividedClk", 0 0;
v0x56070dbc7920_0 .var "dividedPulse", 0 0;
L_0x7f3e7c37c1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56070dbc79e0_0 .net "enable", 0 0, L_0x7f3e7c37c1c8;  1 drivers
L_0x7f3e7c37c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56070dbc7af0_0 .net "rst", 0 0, L_0x7f3e7c37c180;  1 drivers
S_0x56070dbc7c50 .scope module, "inst_ledMatrix" "ledMatrix" 5 268, 6 26 0, S_0x56070dbc5c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "img"
    .port_info 2 /OUTPUT 6 "row"
    .port_info 3 /OUTPUT 6 "col"
P_0x56070dbc6350 .param/l "DIM_X" 0 6 33, +C4<00000000000000000000000000000110>;
P_0x56070dbc6390 .param/l "DIM_Y" 0 6 34, +C4<00000000000000000000000000000110>;
L_0x56070db44660 .functor NOT 6, v0x56070dbc8c00_0, C4<000000>, C4<000000>, C4<000000>;
L_0x7f3e7c37c0a8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x56070dbc89a0_0 .net/2s *"_s0", 5 0, L_0x7f3e7c37c0a8;  1 drivers
v0x56070dbc8aa0_0 .net "clk", 0 0, v0x56070dbcac60_0;  alias, 1 drivers
v0x56070dbc8b60_0 .net "col", 5 0, L_0x56070db44660;  alias, 1 drivers
v0x56070dbc8c00_0 .var "colOut", 5 0;
v0x56070dbc8ce0_0 .net "dividedPulse", 0 0, v0x56070dbc8670_0;  1 drivers
v0x56070dbc8dd0_0 .net "img", 35 0, v0x56070dbc9d30_0;  1 drivers
v0x56070dbc8e90_0 .net "row", 5 0, L_0x56070dbcafc0;  alias, 1 drivers
v0x56070dbc8f70_0 .var "rowCnt", 2 0;
L_0x56070dbcafc0 .shift/l 6, L_0x7f3e7c37c0a8, v0x56070dbc8f70_0;
S_0x56070dbc7fe0 .scope module, "inst_clockDividerHz" "clkDivHz" 6 65, 3 17 0, S_0x56070dbc7c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x56070db9daa0 .param/l "CLK_FREQ" 1 3 28, C4<00000000101101110001101100000000>;
P_0x56070db9dae0 .param/l "FREQUENCY" 0 3 18, +C4<00000000000000000000111000010000>;
P_0x56070db9db20 .param/l "THRESHOLD" 1 3 29, C4<00000000000000000000011010000010>;
v0x56070dbc83e0_0 .net "clk", 0 0, v0x56070dbcac60_0;  alias, 1 drivers
v0x56070dbc84f0_0 .var "counter", 31 0;
v0x56070dbc85d0_0 .var "dividedClk", 0 0;
v0x56070dbc8670_0 .var "dividedPulse", 0 0;
L_0x7f3e7c37c138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56070dbc8730_0 .net "enable", 0 0, L_0x7f3e7c37c138;  1 drivers
L_0x7f3e7c37c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56070dbc8840_0 .net "rst", 0 0, L_0x7f3e7c37c0f0;  1 drivers
    .scope S_0x56070dba8430;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070db94690_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x56070dba8430;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070db8b590_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x56070dba8430;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56070db92f20_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x56070dba8430;
T_3 ;
    %wait E_0x56070db0eda0;
    %load/vec4 v0x56070db8ca00_0;
    %flag_set/vec4 8;
    %pushi/vec4 29999, 0, 32;
    %load/vec4 v0x56070db92f20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56070db92f20_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x56070db94690_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x56070db8b590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56070db8bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56070db92f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56070db92f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070db8b590_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56070dba8430;
T_4 ;
    %wait E_0x56070db0eda0;
    %load/vec4 v0x56070db8ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070db94690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 29999, 0, 32;
    %load/vec4 v0x56070db92f20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x56070db94690_0;
    %inv;
    %assign/vec4 v0x56070db94690_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56070db95f60;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56070dbc59f0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x56070db95f60;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56070dbc5ad0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x56070db95f60;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56070dbc5950_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x56070db95f60;
T_8 ;
    %wait E_0x56070db0eda0;
    %load/vec4 v0x56070db899d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56070dbc5950_0, 4, 5;
    %load/vec4 v0x56070dbc5950_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56070dbc5950_0, 4, 5;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56070db95f60;
T_9 ;
    %wait E_0x56070db0eda0;
    %load/vec4 v0x56070dbc58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56070dbc59f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56070dbc5950_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56070dbc59f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56070db95f60;
T_10 ;
    %wait E_0x56070db0eda0;
    %load/vec4 v0x56070dbc5ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56070dbc55a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56070dbc5ad0_0, 0;
    %load/vec4 v0x56070dbc5ad0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc5700_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc5700_0, 0;
T_10.1 ;
    %load/vec4 v0x56070dbc5ad0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc5660_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc5660_0, 0;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56070dbc7fe0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc85d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x56070dbc7fe0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc8670_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x56070dbc7fe0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56070dbc84f0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x56070dbc7fe0;
T_14 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc8840_0;
    %flag_set/vec4 8;
    %pushi/vec4 1665, 0, 32;
    %load/vec4 v0x56070dbc84f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_14.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56070dbc84f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x56070dbc85d0_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x56070dbc8670_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56070dbc8730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x56070dbc84f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56070dbc84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc8670_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56070dbc7fe0;
T_15 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc85d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 1665, 0, 32;
    %load/vec4 v0x56070dbc84f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0x56070dbc85d0_0;
    %inv;
    %assign/vec4 v0x56070dbc85d0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56070dbc7c50;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56070dbc8f70_0, 0, 3;
    %end;
    .thread T_16;
    .scope S_0x56070dbc7c50;
T_17 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %end;
    .thread T_17;
    .scope S_0x56070dbc7c50;
T_18 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x56070dbc8f70_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0x56070dbc8f70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56070dbc8f70_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56070dbc8f70_0, 0;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56070dbc7c50;
T_19 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc8f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.1 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 6, 4;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 12, 5;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 18, 6;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 24, 6;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v0x56070dbc8dd0_0;
    %parti/s 6, 30, 6;
    %store/vec4 v0x56070dbc8c00_0, 0, 6;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56070dbc7350;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc7850_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x56070dbc7350;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc7920_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x56070dbc7350;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56070dbc7790_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x56070dbc7350;
T_23 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc7af0_0;
    %flag_set/vec4 8;
    %pushi/vec4 2997, 0, 32;
    %load/vec4 v0x56070dbc7790_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_23.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56070dbc7790_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x56070dbc7850_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x56070dbc7920_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56070dbc79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x56070dbc7790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56070dbc7790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc7920_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56070dbc7350;
T_24 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc7850_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 2997, 0, 32;
    %load/vec4 v0x56070dbc7790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_24.2, 5;
    %load/vec4 v0x56070dbc7850_0;
    %inv;
    %assign/vec4 v0x56070dbc7850_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56070dbc6a40;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc6f50_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x56070dbc6a40;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc7020_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x56070dbc6a40;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56070dbc6e70_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x56070dbc6a40;
T_28 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc71f0_0;
    %flag_set/vec4 8;
    %pushi/vec4 5999, 0, 32;
    %load/vec4 v0x56070dbc6e70_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_28.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56070dbc6e70_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x56070dbc6f50_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x56070dbc7020_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x56070dbc70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x56070dbc6e70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56070dbc6e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc7020_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56070dbc6a40;
T_29 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc6f50_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 5999, 0, 32;
    %load/vec4 v0x56070dbc6e70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0x56070dbc6f50_0;
    %inv;
    %assign/vec4 v0x56070dbc6f50_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56070dbc5c50;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc9c70_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x56070dbc5c50;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56070dbca320_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x56070dbc5c50;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbc9880_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x56070dbc5c50;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56070dbca710_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x56070dbc5c50;
T_34 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56070dbc9b90_0, 0, 4;
    %end;
    .thread T_34;
    .scope S_0x56070dbc5c50;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56070dbc99f0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x56070dbc5c50;
T_36 ;
    %wait E_0x56070dba6300;
    %load/vec4 v0x56070dbc9e20_0;
    %assign/vec4 v0x56070dbca710_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x56070dbc5c50;
T_37 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbca710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56070dbc9e20_0, 0;
    %jmp T_37.5;
T_37.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56070dbc9b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc9880_0, 0;
    %load/vec4 v0x56070dbc9690_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56070dbc9510_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56070dbc9340_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x56070dbc91e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.6, 9;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56070dbc9e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbca320_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56070dbc99f0_0, 0;
T_37.6 ;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9880_0, 0;
    %load/vec4 v0x56070dbc99f0_0;
    %pad/u 4;
    %assign/vec4 v0x56070dbc9b90_0, 0;
    %load/vec4 v0x56070dbca180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x56070dbc99f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56070dbc99f0_0, 0;
T_37.8 ;
    %load/vec4 v0x56070dbc99f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56070dbc9e20_0, 0;
T_37.10 ;
    %jmp T_37.5;
T_37.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56070dbc9b90_0, 0;
    %load/vec4 v0x56070dbc9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56070dbc9e20_0, 0;
T_37.12 ;
    %jmp T_37.5;
T_37.3 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56070dbc9b90_0, 0;
    %load/vec4 v0x56070dbc9690_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56070dbc9340_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56070dbc9510_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x56070dbc91e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.14, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56070dbc9e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbca320_0, 0;
T_37.14 ;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56070dbc5c50;
T_38 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56070dbc9ee0_0, 0, 3;
    %end;
    .thread T_38;
    .scope S_0x56070dbc5c50;
T_39 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56070dbc9fc0_0, 0, 3;
    %end;
    .thread T_39;
    .scope S_0x56070dbc5c50;
T_40 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbca320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v0x56070dbca490_0;
    %shiftl 4;
    %assign/vec4 v0x56070dbc9ab0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x56070dbc9690_0;
    %load/vec4 v0x56070dbca0a0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56070dbc9ab0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x56070dbc9340_0;
    %load/vec4 v0x56070dbca0a0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56070dbc9ab0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x56070dbc9510_0;
    %load/vec4 v0x56070dbca0a0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56070dbc9ab0_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x56070dbc91e0_0;
    %load/vec4 v0x56070dbca0a0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56070dbc9ab0_0, 0;
T_40.8 ;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56070dbc5c50;
T_41 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbca180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x56070dbc9ab0_0;
    %assign/vec4 v0x56070dbca0a0_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x56070dbc5c50;
T_42 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbca320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
    %load/vec4 v0x56070dbca550_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %assign/vec4 v0x56070dbc9ee0_0, 0;
    %load/vec4 v0x56070dbca630_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %assign/vec4 v0x56070dbc9fc0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x56070dbca180_0;
    %load/vec4 v0x56070dbca710_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x56070dbc9ab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %load/vec4 v0x56070dbc9ee0_0;
    %store/vec4 v0x56070dbc9ee0_0, 0, 3;
    %jmp T_42.9;
T_42.4 ;
    %load/vec4 v0x56070dbc9fc0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_42.10, 5;
    %load/vec4 v0x56070dbc9fc0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_42.12, 5;
    %load/vec4 v0x56070dbc9fc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56070dbc9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
    %jmp T_42.13;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
T_42.13 ;
T_42.10 ;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_42.14, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_42.16, 5;
    %load/vec4 v0x56070dbc9ee0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56070dbc9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
    %jmp T_42.17;
T_42.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
T_42.17 ;
T_42.14 ;
    %jmp T_42.9;
T_42.6 ;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_42.18, 5;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_42.20, 5;
    %load/vec4 v0x56070dbc9ee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56070dbc9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
    %jmp T_42.21;
T_42.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
T_42.21 ;
T_42.18 ;
    %jmp T_42.9;
T_42.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56070dbc9fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_42.22, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56070dbc9fc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_42.24, 5;
    %load/vec4 v0x56070dbc9fc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56070dbc9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
    %jmp T_42.25;
T_42.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56070dbc9c70_0, 0;
T_42.25 ;
T_42.22 ;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x56070dbc5c50;
T_43 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbc9b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 18, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 33, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 30, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.1 ;
    %pushi/vec4 28, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 30, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.2 ;
    %pushi/vec4 62, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 30, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 30, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.3 ;
    %pushi/vec4 63, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 63, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 63, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.4 ;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x56070dbc9d30_0, 0, 36;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9fc0_0;
    %pad/u 32;
    %sub;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x56070dbc9d30_0, 0, 36;
    %jmp T_43.15;
T_43.8 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.9 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.10 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.11 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.12 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.13 ;
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56070dbc9ee0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.15;
T_43.15 ;
    %pop/vec4 1;
    %jmp T_43.7;
T_43.5 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 18, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 30, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56070dbc9d30_0, 4, 6;
    %jmp T_43.7;
T_43.7 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x56070dbc5c50;
T_44 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56070dbca550_0, 0, 2;
    %end;
    .thread T_44;
    .scope S_0x56070dbc5c50;
T_45 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56070dbca630_0, 0, 2;
    %end;
    .thread T_45;
    .scope S_0x56070dbc5c50;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56070dbca490_0, 0, 2;
    %end;
    .thread T_46;
    .scope S_0x56070dbc5c50;
T_47 ;
    %wait E_0x56070dba7d90;
    %load/vec4 v0x56070dbca250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x56070dbca550_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56070dbca550_0, 0;
    %load/vec4 v0x56070dbca490_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x56070dbca490_0, 0;
    %load/vec4 v0x56070dbca550_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x56070dbca630_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56070dbca630_0, 0;
T_47.2 ;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x56070db95c40;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbcab90_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x56070db95c40;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbca9c0_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x56070db95c40;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbcaa90_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x56070db95c40;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbca8d0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x56070db95c40;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbcac60_0, 0, 1;
T_52.0 ;
    %delay 42000, 0;
    %load/vec4 v0x56070dbcac60_0;
    %inv;
    %store/vec4 v0x56070dbcac60_0, 0, 1;
    %jmp T_52.0;
    %end;
    .thread T_52;
    .scope S_0x56070db95c40;
T_53 ;
    %delay 705032704, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56070dbcab90_0, 0, 1;
    %delay 84000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbcab90_0, 0, 1;
    %delay 3460392448, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56070dbcaa90_0, 0, 1;
    %delay 84000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbcaa90_0, 0, 1;
    %delay 525163520, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56070dbca8d0_0, 0, 1;
    %delay 84000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbca8d0_0, 0, 1;
    %delay 640261632, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56070dbca8d0_0, 0, 1;
    %delay 84000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56070dbca8d0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x56070db95c40;
T_54 ;
    %vpi_call 4 58 "$dumpfile", "dot_tb.lxt" {0 0 0};
    %vpi_call 4 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56070db95c40 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x56070db95c40;
T_55 ;
    %vpi_call 4 66 "$display", "Simulation Started" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 68 "$display", "10%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 70 "$display", "20%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 72 "$display", "30%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 74 "$display", "40%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 76 "$display", "50%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 78 "$display", "60%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 80 "$display", "70%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 82 "$display", "80%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 84 "$display", "90%" {0 0 0};
    %delay 2115098112, 3;
    %vpi_call 4 86 "$display", "Finished" {0 0 0};
    %vpi_call 4 87 "$finish" {0 0 0};
    %end;
    .thread T_55;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./../src/debounce.v";
    "./../src/clkDivHz.v";
    "dot_tb.v";
    "./dot.v";
    "./../src/ledMatrix.v";
