<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_425_dem_nhi_phan_8bit_ssud_auto.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="auto_dao_ena_ud.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="auto_dao_ena_ud.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="auto_dao_ena_ud.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chia_ena5hz.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chia_ena5hz.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chia_ena5hz.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_8bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dem_8bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dem_8bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dem_nhi_phan_8bit_ssud_auto.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_nhi_phan_8bit_ssud_auto_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2728413858059348331" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3934833727392270197" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7185407529877726803" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397288" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3798022672548659583" xil_pn:start_ts="1677397288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397702" xil_pn:in_ck="4272661636594240680" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1579165085953838660" xil_pn:start_ts="1677397693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.lso"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngc"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngr"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.prj"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.stx"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.syr"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.xst"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_vhdl.prj"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1677397292" xil_pn:in_ck="875032682667283176" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3773386518468711298" xil_pn:start_ts="1677397291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677397709" xil_pn:in_ck="6613545471479852660" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3898996688138123784" xil_pn:start_ts="1677397702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bld"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ngd"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1677397714" xil_pn:in_ck="6613545471479852661" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1677397709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.pcf"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.map"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.mrp"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.ncd"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.ngm"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_map.xrpt"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_summary.xml"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1677397735" xil_pn:in_ck="-7292686734595969010" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1677397714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ncd"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.pad"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.par"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ptwx"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.unroutes"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.xpi"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_pad.csv"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_pad.txt"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1677397740" xil_pn:in_ck="-1291563874361624567" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1677397735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bgn"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.bit"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.drc"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1677397735" xil_pn:in_ck="6613545471479852529" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1677397732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.twr"/>
      <outfile xil_pn:name="dem_nhi_phan_8bit_ssud_auto.twx"/>
    </transform>
  </transforms>

</generated_project>
