
RP_Plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007050  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08007228  08007228  00008228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007608  08007608  0000900c  2**0
                  CONTENTS
  4 .ARM          00000000  08007608  08007608  0000900c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007608  08007608  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007608  08007608  00008608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800760c  0800760c  0000860c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007610  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  20000010  0800761c  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  0800761c  00009378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca2f  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d2e  00000000  00000000  00015a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  000177a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1e  00000000  00000000  000184b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e63  00000000  00000000  00018ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e02e  00000000  00000000  0003ed39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f764f  00000000  00000000  0004cd67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001443b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b08  00000000  00000000  001443fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  00147f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007210 	.word	0x08007210

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08007210 	.word	0x08007210

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_frsub>:
 8000ba4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba8:	e002      	b.n	8000bb0 <__addsf3>
 8000baa:	bf00      	nop

08000bac <__aeabi_fsub>:
 8000bac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb0 <__addsf3>:
 8000bb0:	0042      	lsls	r2, r0, #1
 8000bb2:	bf1f      	itttt	ne
 8000bb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb8:	ea92 0f03 	teqne	r2, r3
 8000bbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc4:	d06a      	beq.n	8000c9c <__addsf3+0xec>
 8000bc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bce:	bfc1      	itttt	gt
 8000bd0:	18d2      	addgt	r2, r2, r3
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	4048      	eorgt	r0, r1
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	bfb8      	it	lt
 8000bda:	425b      	neglt	r3, r3
 8000bdc:	2b19      	cmp	r3, #25
 8000bde:	bf88      	it	hi
 8000be0:	4770      	bxhi	lr
 8000be2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bee:	bf18      	it	ne
 8000bf0:	4240      	negne	r0, r0
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bfa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4249      	negne	r1, r1
 8000c02:	ea92 0f03 	teq	r2, r3
 8000c06:	d03f      	beq.n	8000c88 <__addsf3+0xd8>
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c10:	eb10 000c 	adds.w	r0, r0, ip
 8000c14:	f1c3 0320 	rsb	r3, r3, #32
 8000c18:	fa01 f103 	lsl.w	r1, r1, r3
 8000c1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c20:	d502      	bpl.n	8000c28 <__addsf3+0x78>
 8000c22:	4249      	negs	r1, r1
 8000c24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c2c:	d313      	bcc.n	8000c56 <__addsf3+0xa6>
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c32:	d306      	bcc.n	8000c42 <__addsf3+0x92>
 8000c34:	0840      	lsrs	r0, r0, #1
 8000c36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3a:	f102 0201 	add.w	r2, r2, #1
 8000c3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000c40:	d251      	bcs.n	8000ce6 <__addsf3+0x136>
 8000c42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4a:	bf08      	it	eq
 8000c4c:	f020 0001 	biceq.w	r0, r0, #1
 8000c50:	ea40 0003 	orr.w	r0, r0, r3
 8000c54:	4770      	bx	lr
 8000c56:	0049      	lsls	r1, r1, #1
 8000c58:	eb40 0000 	adc.w	r0, r0, r0
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c64:	d2ed      	bcs.n	8000c42 <__addsf3+0x92>
 8000c66:	fab0 fc80 	clz	ip, r0
 8000c6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c76:	bfaa      	itet	ge
 8000c78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c7c:	4252      	neglt	r2, r2
 8000c7e:	4318      	orrge	r0, r3
 8000c80:	bfbc      	itt	lt
 8000c82:	40d0      	lsrlt	r0, r2
 8000c84:	4318      	orrlt	r0, r3
 8000c86:	4770      	bx	lr
 8000c88:	f092 0f00 	teq	r2, #0
 8000c8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c90:	bf06      	itte	eq
 8000c92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c96:	3201      	addeq	r2, #1
 8000c98:	3b01      	subne	r3, #1
 8000c9a:	e7b5      	b.n	8000c08 <__addsf3+0x58>
 8000c9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000caa:	d021      	beq.n	8000cf0 <__addsf3+0x140>
 8000cac:	ea92 0f03 	teq	r2, r3
 8000cb0:	d004      	beq.n	8000cbc <__addsf3+0x10c>
 8000cb2:	f092 0f00 	teq	r2, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	4770      	bx	lr
 8000cbc:	ea90 0f01 	teq	r0, r1
 8000cc0:	bf1c      	itt	ne
 8000cc2:	2000      	movne	r0, #0
 8000cc4:	4770      	bxne	lr
 8000cc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cca:	d104      	bne.n	8000cd6 <__addsf3+0x126>
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cda:	bf3c      	itt	cc
 8000cdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce0:	4770      	bxcc	lr
 8000ce2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	4770      	bx	lr
 8000cf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf4:	bf16      	itet	ne
 8000cf6:	4608      	movne	r0, r1
 8000cf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cfc:	4601      	movne	r1, r0
 8000cfe:	0242      	lsls	r2, r0, #9
 8000d00:	bf06      	itte	eq
 8000d02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d06:	ea90 0f01 	teqeq	r0, r1
 8000d0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_ui2f>:
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e004      	b.n	8000d20 <__aeabi_i2f+0x8>
 8000d16:	bf00      	nop

08000d18 <__aeabi_i2f>:
 8000d18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d1c:	bf48      	it	mi
 8000d1e:	4240      	negmi	r0, r0
 8000d20:	ea5f 0c00 	movs.w	ip, r0
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f04f 0000 	mov.w	r0, #0
 8000d32:	e01c      	b.n	8000d6e <__aeabi_l2f+0x2a>

08000d34 <__aeabi_ul2f>:
 8000d34:	ea50 0201 	orrs.w	r2, r0, r1
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e00a      	b.n	8000d58 <__aeabi_l2f+0x14>
 8000d42:	bf00      	nop

08000d44 <__aeabi_l2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__aeabi_l2f+0x14>
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	ea5f 0c01 	movs.w	ip, r1
 8000d5c:	bf02      	ittt	eq
 8000d5e:	4684      	moveq	ip, r0
 8000d60:	4601      	moveq	r1, r0
 8000d62:	2000      	moveq	r0, #0
 8000d64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d68:	bf08      	it	eq
 8000d6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d72:	fabc f28c 	clz	r2, ip
 8000d76:	3a08      	subs	r2, #8
 8000d78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d7c:	db10      	blt.n	8000da0 <__aeabi_l2f+0x5c>
 8000d7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d82:	4463      	add	r3, ip
 8000d84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d90:	fa20 f202 	lsr.w	r2, r0, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	f020 0001 	biceq.w	r0, r0, #1
 8000d9e:	4770      	bx	lr
 8000da0:	f102 0220 	add.w	r2, r2, #32
 8000da4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db0:	fa21 f202 	lsr.w	r2, r1, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbe:	4770      	bx	lr

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000dc4:	ed2d 8b02 	vpush	{d8}
 8000dc8:	b097      	sub	sp, #92	@ 0x5c
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f002 f96d 	bl	80030aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 ff24 	bl	8001c1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f001 fad0 	bl	8002378 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000dd8:	f001 f8c8 	bl	8001f6c <MX_TIM4_Init>
  MX_TIM5_Init();
 8000ddc:	f001 f91c 	bl	8002018 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000de0:	f001 f86e 	bl	8001ec0 <MX_TIM3_Init>
  MX_TIM8_Init();
 8000de4:	f001 f966 	bl	80020b4 <MX_TIM8_Init>
  MX_TIM15_Init();
 8000de8:	f001 fa22 	bl	8002230 <MX_TIM15_Init>
  MX_TIM1_Init();
 8000dec:	f000 ff62 	bl	8001cb4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000df0:	f000 ffe6 	bl	8001dc0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000df4:	48b2      	ldr	r0, [pc, #712]	@ (80010c0 <main+0x300>)
 8000df6:	f003 faa5 	bl	8004344 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	48b0      	ldr	r0, [pc, #704]	@ (80010c0 <main+0x300>)
 8000dfe:	f003 fd55 	bl	80048ac <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 8000e02:	2104      	movs	r1, #4
 8000e04:	48ae      	ldr	r0, [pc, #696]	@ (80010c0 <main+0x300>)
 8000e06:	f003 fd51 	bl	80048ac <HAL_TIM_IC_Start>
  HAL_TIM_Base_Start(&htim2);
 8000e0a:	48ae      	ldr	r0, [pc, #696]	@ (80010c4 <main+0x304>)
 8000e0c:	f003 fa9a 	bl	8004344 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000e10:	2100      	movs	r1, #0
 8000e12:	48ac      	ldr	r0, [pc, #688]	@ (80010c4 <main+0x304>)
 8000e14:	f003 fd4a 	bl	80048ac <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8000e18:	2104      	movs	r1, #4
 8000e1a:	48aa      	ldr	r0, [pc, #680]	@ (80010c4 <main+0x304>)
 8000e1c:	f003 fd46 	bl	80048ac <HAL_TIM_IC_Start>

  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000e20:	213c      	movs	r1, #60	@ 0x3c
 8000e22:	48a9      	ldr	r0, [pc, #676]	@ (80010c8 <main+0x308>)
 8000e24:	f003 feec 	bl	8004c00 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8000e28:	213c      	movs	r1, #60	@ 0x3c
 8000e2a:	48a8      	ldr	r0, [pc, #672]	@ (80010cc <main+0x30c>)
 8000e2c:	f003 fee8 	bl	8004c00 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 8000e30:	48a7      	ldr	r0, [pc, #668]	@ (80010d0 <main+0x310>)
 8000e32:	f003 faf7 	bl	8004424 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start(&htim8);
 8000e36:	48a7      	ldr	r0, [pc, #668]	@ (80010d4 <main+0x314>)
 8000e38:	f003 fa84 	bl	8004344 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	48a5      	ldr	r0, [pc, #660]	@ (80010d4 <main+0x314>)
 8000e40:	f003 fbca 	bl	80045d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000e44:	210c      	movs	r1, #12
 8000e46:	48a3      	ldr	r0, [pc, #652]	@ (80010d4 <main+0x314>)
 8000e48:	f003 fbc6 	bl	80045d8 <HAL_TIM_PWM_Start>
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//  HAL_ADC_Start_DMA(&hadc1, ADC_RawRead, 300);
  DWT_Init();
 8000e4c:	f001 fbbe 	bl	80025cc <DWT_Init>

  PID.Kp =0.1;
 8000e50:	4aa1      	ldr	r2, [pc, #644]	@ (80010d8 <main+0x318>)
 8000e52:	4ba2      	ldr	r3, [pc, #648]	@ (80010dc <main+0x31c>)
 8000e54:	6193      	str	r3, [r2, #24]
  PID.Ki =0.00001;
 8000e56:	4aa0      	ldr	r2, [pc, #640]	@ (80010d8 <main+0x318>)
 8000e58:	4ba1      	ldr	r3, [pc, #644]	@ (80010e0 <main+0x320>)
 8000e5a:	61d3      	str	r3, [r2, #28]
  PID.Kd = 0.1;
 8000e5c:	4a9e      	ldr	r2, [pc, #632]	@ (80010d8 <main+0x318>)
 8000e5e:	4b9f      	ldr	r3, [pc, #636]	@ (80010dc <main+0x31c>)
 8000e60:	6213      	str	r3, [r2, #32]
  arm_pid_init_f32(&PID, 0);
 8000e62:	2100      	movs	r1, #0
 8000e64:	489c      	ldr	r0, [pc, #624]	@ (80010d8 <main+0x318>)
 8000e66:	f005 fbf3 	bl	8006650 <arm_pid_init_f32>

  Reset_R();
 8000e6a:	f001 fe81 	bl	8002b70 <Reset_R>
  Reset_P();
 8000e6e:	f001 fe8f 	bl	8002b90 <Reset_P>
  calibState = CALIB_IDLE;
 8000e72:	4a9c      	ldr	r2, [pc, #624]	@ (80010e4 <main+0x324>)
 8000e74:	2300      	movs	r3, #0
 8000e76:	7013      	strb	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		//////////////////////// <<ENCODER>> /////////////////////////
		revolute_raw = __HAL_TIM_GET_COUNTER(&htim4);
 8000e78:	4b94      	ldr	r3, [pc, #592]	@ (80010cc <main+0x30c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e7e:	4b9a      	ldr	r3, [pc, #616]	@ (80010e8 <main+0x328>)
 8000e80:	601a      	str	r2, [r3, #0]
		prismatic_raw = __HAL_TIM_GET_COUNTER(&htim3);
 8000e82:	4b91      	ldr	r3, [pc, #580]	@ (80010c8 <main+0x308>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e88:	4b98      	ldr	r3, [pc, #608]	@ (80010ec <main+0x32c>)
 8000e8a:	601a      	str	r2, [r3, #0]
		//Call every 0.01 s
		static uint64_t timestamp = 0;
		int64_t currentTime = micros();
 8000e8c:	f001 fc4e 	bl	800272c <micros>
 8000e90:	4602      	mov	r2, r0
 8000e92:	460b      	mov	r3, r1
 8000e94:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		if (currentTime > timestamp) {
 8000e98:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8000e9c:	4b94      	ldr	r3, [pc, #592]	@ (80010f0 <main+0x330>)
 8000e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea2:	4282      	cmp	r2, r0
 8000ea4:	418b      	sbcs	r3, r1
 8000ea6:	d211      	bcs.n	8000ecc <main+0x10c>
			timestamp = currentTime + 10000;//us
 8000ea8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000eac:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000eb0:	1851      	adds	r1, r2, r1
 8000eb2:	6239      	str	r1, [r7, #32]
 8000eb4:	f143 0300 	adc.w	r3, r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000ebe:	4b8c      	ldr	r3, [pc, #560]	@ (80010f0 <main+0x330>)
 8000ec0:	e9c3 0100 	strd	r0, r1, [r3]
			Prismatic_PosVel_Update();
 8000ec4:	f001 fd1a 	bl	80028fc <Prismatic_PosVel_Update>
			Revolute_PosVel_Update();
 8000ec8:	f001 fc4a 	bl	8002760 <Revolute_PosVel_Update>
		}
		//Call every 0.1 s
		static uint64_t timestamp1 = 0;
		int64_t currentTime1 = micros();
 8000ecc:	f001 fc2e 	bl	800272c <micros>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		if (currentTime1 > timestamp1) {
 8000ed8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000edc:	4b85      	ldr	r3, [pc, #532]	@ (80010f4 <main+0x334>)
 8000ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee2:	4282      	cmp	r2, r0
 8000ee4:	418b      	sbcs	r3, r1
 8000ee6:	d20c      	bcs.n	8000f02 <main+0x142>
			timestamp1 = currentTime1 + 100000;//us
 8000ee8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000eec:	4982      	ldr	r1, [pc, #520]	@ (80010f8 <main+0x338>)
 8000eee:	1851      	adds	r1, r2, r1
 8000ef0:	61b9      	str	r1, [r7, #24]
 8000ef2:	f143 0300 	adc.w	r3, r3, #0
 8000ef6:	61fb      	str	r3, [r7, #28]
 8000ef8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000efc:	4b7d      	ldr	r3, [pc, #500]	@ (80010f4 <main+0x334>)
 8000efe:	e9c3 0100 	strd	r0, r1, [r3]

		}
		End_x = Prismatic_QEIdata.mmPosition * cosf(Revolute_QEIdata.RadPosition*-1);
 8000f02:	4b7e      	ldr	r3, [pc, #504]	@ (80010fc <main+0x33c>)
 8000f04:	ed93 8a0c 	vldr	s16, [r3, #48]	@ 0x30
 8000f08:	4b7d      	ldr	r3, [pc, #500]	@ (8001100 <main+0x340>)
 8000f0a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000f0e:	eef1 7a67 	vneg.f32	s15, s15
 8000f12:	eeb0 0a67 	vmov.f32	s0, s15
 8000f16:	f005 fbfd 	bl	8006714 <cosf>
 8000f1a:	eef0 7a40 	vmov.f32	s15, s0
 8000f1e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000f22:	4b78      	ldr	r3, [pc, #480]	@ (8001104 <main+0x344>)
 8000f24:	edc3 7a00 	vstr	s15, [r3]
		End_y = Prismatic_QEIdata.mmPosition * sinf(Revolute_QEIdata.RadPosition);
 8000f28:	4b74      	ldr	r3, [pc, #464]	@ (80010fc <main+0x33c>)
 8000f2a:	ed93 8a0c 	vldr	s16, [r3, #48]	@ 0x30
 8000f2e:	4b74      	ldr	r3, [pc, #464]	@ (8001100 <main+0x340>)
 8000f30:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000f34:	eeb0 0a67 	vmov.f32	s0, s15
 8000f38:	f005 fc30 	bl	800679c <sinf>
 8000f3c:	eef0 7a40 	vmov.f32	s15, s0
 8000f40:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000f44:	4b70      	ldr	r3, [pc, #448]	@ (8001108 <main+0x348>)
 8000f46:	edc3 7a00 	vstr	s15, [r3]
		//////////////////////////////////////////////////////////////


		//////////////////////// <<RECEIVER>> ////////////////////////
		Receiver_Period[0] = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 8000f4a:	4b5e      	ldr	r3, [pc, #376]	@ (80010c4 <main+0x304>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f50:	461a      	mov	r2, r3
 8000f52:	4b6e      	ldr	r3, [pc, #440]	@ (800110c <main+0x34c>)
 8000f54:	601a      	str	r2, [r3, #0]
		Receiver_Period[1] = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);
 8000f56:	4b5a      	ldr	r3, [pc, #360]	@ (80010c0 <main+0x300>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b6b      	ldr	r3, [pc, #428]	@ (800110c <main+0x34c>)
 8000f60:	605a      	str	r2, [r3, #4]
		float RX_temp = map(__HAL_TIM_GET_COMPARE(&htim2,TIM_CHANNEL_2) - 1500.00,
 8000f62:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <main+0x304>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fa97 	bl	800049c <__aeabi_ui2d>
 8000f6e:	a350      	add	r3, pc, #320	@ (adr r3, 80010b0 <main+0x2f0>)
 8000f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f74:	f7ff f954 	bl	8000220 <__aeabi_dsub>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f7ff fdc0 	bl	8000b04 <__aeabi_d2f>
 8000f84:	4603      	mov	r3, r0
 8000f86:	ed9f 2a62 	vldr	s4, [pc, #392]	@ 8001110 <main+0x350>
 8000f8a:	eddf 1a62 	vldr	s3, [pc, #392]	@ 8001114 <main+0x354>
 8000f8e:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 8001118 <main+0x358>
 8000f92:	eddf 0a62 	vldr	s1, [pc, #392]	@ 800111c <main+0x35c>
 8000f96:	ee00 3a10 	vmov	s0, r3
 8000f9a:	f001 fae9 	bl	8002570 <map>
 8000f9e:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
				-500.00, 500.00, -100.00, 100.00);
		float RY_temp = map(__HAL_TIM_GET_COMPARE(&htim1,TIM_CHANNEL_1) - 18530.00,
 8000fa2:	4b47      	ldr	r3, [pc, #284]	@ (80010c0 <main+0x300>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fa77 	bl	800049c <__aeabi_ui2d>
 8000fae:	a342      	add	r3, pc, #264	@ (adr r3, 80010b8 <main+0x2f8>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	f7ff f934 	bl	8000220 <__aeabi_dsub>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f7ff fda0 	bl	8000b04 <__aeabi_d2f>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	ed9f 2a52 	vldr	s4, [pc, #328]	@ 8001110 <main+0x350>
 8000fca:	eddf 1a52 	vldr	s3, [pc, #328]	@ 8001114 <main+0x354>
 8000fce:	ed9f 1a52 	vldr	s2, [pc, #328]	@ 8001118 <main+0x358>
 8000fd2:	eddf 0a52 	vldr	s1, [pc, #328]	@ 800111c <main+0x35c>
 8000fd6:	ee00 3a10 	vmov	s0, r3
 8000fda:	f001 fac9 	bl	8002570 <map>
 8000fde:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
				-500.00, 500.00, -100.00, 100.00);

		if(RX_temp >= -4 && RX_temp <= 4) Receiver[0] = 0.00;
 8000fe2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000fe6:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8000fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff2:	db0d      	blt.n	8001010 <main+0x250>
 8000ff4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ff8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001004:	d804      	bhi.n	8001010 <main+0x250>
 8001006:	4a46      	ldr	r2, [pc, #280]	@ (8001120 <main+0x360>)
 8001008:	f04f 0300 	mov.w	r3, #0
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	e01c      	b.n	800104a <main+0x28a>
		else if(RX_temp > 100) Receiver[0] = 100.00;
 8001010:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001014:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001110 <main+0x350>
 8001018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001020:	dd03      	ble.n	800102a <main+0x26a>
 8001022:	4a3f      	ldr	r2, [pc, #252]	@ (8001120 <main+0x360>)
 8001024:	4b3f      	ldr	r3, [pc, #252]	@ (8001124 <main+0x364>)
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	e00f      	b.n	800104a <main+0x28a>
		else if(RX_temp < -100) Receiver[0] = -100.00;
 800102a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800102e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001114 <main+0x354>
 8001032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103a:	d503      	bpl.n	8001044 <main+0x284>
 800103c:	4a38      	ldr	r2, [pc, #224]	@ (8001120 <main+0x360>)
 800103e:	4b3a      	ldr	r3, [pc, #232]	@ (8001128 <main+0x368>)
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	e002      	b.n	800104a <main+0x28a>
		else Receiver[0] = RX_temp;
 8001044:	4a36      	ldr	r2, [pc, #216]	@ (8001120 <main+0x360>)
 8001046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001048:	6013      	str	r3, [r2, #0]
		if(RY_temp >= -4 && RY_temp <= 4) Receiver[1] = 0.00;
 800104a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800104e:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8001052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105a:	db0d      	blt.n	8001078 <main+0x2b8>
 800105c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001060:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d804      	bhi.n	8001078 <main+0x2b8>
 800106e:	4a2c      	ldr	r2, [pc, #176]	@ (8001120 <main+0x360>)
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	6053      	str	r3, [r2, #4]
 8001076:	e05c      	b.n	8001132 <main+0x372>
		else if(RY_temp > 100) Receiver[1] = 100.00;
 8001078:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800107c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001110 <main+0x350>
 8001080:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	dd03      	ble.n	8001092 <main+0x2d2>
 800108a:	4a25      	ldr	r2, [pc, #148]	@ (8001120 <main+0x360>)
 800108c:	4b25      	ldr	r3, [pc, #148]	@ (8001124 <main+0x364>)
 800108e:	6053      	str	r3, [r2, #4]
 8001090:	e04f      	b.n	8001132 <main+0x372>
		else if(RY_temp < -100) Receiver[1] = -100.00;
 8001092:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001096:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001114 <main+0x354>
 800109a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a2:	d543      	bpl.n	800112c <main+0x36c>
 80010a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001120 <main+0x360>)
 80010a6:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <main+0x368>)
 80010a8:	6053      	str	r3, [r2, #4]
 80010aa:	e042      	b.n	8001132 <main+0x372>
 80010ac:	f3af 8000 	nop.w
 80010b0:	00000000 	.word	0x00000000
 80010b4:	40977000 	.word	0x40977000
 80010b8:	00000000 	.word	0x00000000
 80010bc:	40d21880 	.word	0x40d21880
 80010c0:	2000002c 	.word	0x2000002c
 80010c4:	20000078 	.word	0x20000078
 80010c8:	200000c4 	.word	0x200000c4
 80010cc:	20000110 	.word	0x20000110
 80010d0:	2000015c 	.word	0x2000015c
 80010d4:	200001a8 	.word	0x200001a8
 80010d8:	20000328 	.word	0x20000328
 80010dc:	3dcccccd 	.word	0x3dcccccd
 80010e0:	3727c5ac 	.word	0x3727c5ac
 80010e4:	20000356 	.word	0x20000356
 80010e8:	2000028c 	.word	0x2000028c
 80010ec:	20000290 	.word	0x20000290
 80010f0:	20000360 	.word	0x20000360
 80010f4:	20000368 	.word	0x20000368
 80010f8:	000186a0 	.word	0x000186a0
 80010fc:	200002d8 	.word	0x200002d8
 8001100:	20000298 	.word	0x20000298
 8001104:	20000318 	.word	0x20000318
 8001108:	2000031c 	.word	0x2000031c
 800110c:	2000025c 	.word	0x2000025c
 8001110:	42c80000 	.word	0x42c80000
 8001114:	c2c80000 	.word	0xc2c80000
 8001118:	43fa0000 	.word	0x43fa0000
 800111c:	c3fa0000 	.word	0xc3fa0000
 8001120:	20000248 	.word	0x20000248
 8001124:	42c80000 	.word	0x42c80000
 8001128:	c2c80000 	.word	0xc2c80000
		else Receiver[1] = RY_temp;
 800112c:	4ab4      	ldr	r2, [pc, #720]	@ (8001400 <main+0x640>)
 800112e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001130:	6053      	str	r3, [r2, #4]

		Receiver[2] = map((float)pulse_width_us[0] - 1500.00, -500.00, 500.00, -100.00, 100.00);
 8001132:	4bb4      	ldr	r3, [pc, #720]	@ (8001404 <main+0x644>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113e:	ee17 0a90 	vmov	r0, s15
 8001142:	f7ff f9cd 	bl	80004e0 <__aeabi_f2d>
 8001146:	a3ac      	add	r3, pc, #688	@ (adr r3, 80013f8 <main+0x638>)
 8001148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114c:	f7ff f868 	bl	8000220 <__aeabi_dsub>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	f7ff fcd4 	bl	8000b04 <__aeabi_d2f>
 800115c:	4603      	mov	r3, r0
 800115e:	ed9f 2aaa 	vldr	s4, [pc, #680]	@ 8001408 <main+0x648>
 8001162:	eddf 1aaa 	vldr	s3, [pc, #680]	@ 800140c <main+0x64c>
 8001166:	ed9f 1aaa 	vldr	s2, [pc, #680]	@ 8001410 <main+0x650>
 800116a:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8001414 <main+0x654>
 800116e:	ee00 3a10 	vmov	s0, r3
 8001172:	f001 f9fd 	bl	8002570 <map>
 8001176:	eef0 7a40 	vmov.f32	s15, s0
 800117a:	4ba1      	ldr	r3, [pc, #644]	@ (8001400 <main+0x640>)
 800117c:	edc3 7a02 	vstr	s15, [r3, #8]
		Receiver[3] = map((float)pulse_width_us[1] - 1500.00, -500.00, 500.00, -100.00, 100.00);
 8001180:	4ba0      	ldr	r3, [pc, #640]	@ (8001404 <main+0x644>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800118c:	ee17 0a90 	vmov	r0, s15
 8001190:	f7ff f9a6 	bl	80004e0 <__aeabi_f2d>
 8001194:	a398      	add	r3, pc, #608	@ (adr r3, 80013f8 <main+0x638>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	f7ff f841 	bl	8000220 <__aeabi_dsub>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fcad 	bl	8000b04 <__aeabi_d2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 8001408 <main+0x648>
 80011b0:	eddf 1a96 	vldr	s3, [pc, #600]	@ 800140c <main+0x64c>
 80011b4:	ed9f 1a96 	vldr	s2, [pc, #600]	@ 8001410 <main+0x650>
 80011b8:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8001414 <main+0x654>
 80011bc:	ee00 3a10 	vmov	s0, r3
 80011c0:	f001 f9d6 	bl	8002570 <map>
 80011c4:	eef0 7a40 	vmov.f32	s15, s0
 80011c8:	4b8d      	ldr	r3, [pc, #564]	@ (8001400 <main+0x640>)
 80011ca:	edc3 7a03 	vstr	s15, [r3, #12]
		Receiver[4] = map((float)pulse_width_us[2] - 1500.00, -500.00, 500.00, -100.00, 100.00);
 80011ce:	4b8d      	ldr	r3, [pc, #564]	@ (8001404 <main+0x644>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011da:	ee17 0a90 	vmov	r0, s15
 80011de:	f7ff f97f 	bl	80004e0 <__aeabi_f2d>
 80011e2:	a385      	add	r3, pc, #532	@ (adr r3, 80013f8 <main+0x638>)
 80011e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e8:	f7ff f81a 	bl	8000220 <__aeabi_dsub>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4610      	mov	r0, r2
 80011f2:	4619      	mov	r1, r3
 80011f4:	f7ff fc86 	bl	8000b04 <__aeabi_d2f>
 80011f8:	4603      	mov	r3, r0
 80011fa:	ed9f 2a83 	vldr	s4, [pc, #524]	@ 8001408 <main+0x648>
 80011fe:	eddf 1a83 	vldr	s3, [pc, #524]	@ 800140c <main+0x64c>
 8001202:	ed9f 1a83 	vldr	s2, [pc, #524]	@ 8001410 <main+0x650>
 8001206:	eddf 0a83 	vldr	s1, [pc, #524]	@ 8001414 <main+0x654>
 800120a:	ee00 3a10 	vmov	s0, r3
 800120e:	f001 f9af 	bl	8002570 <map>
 8001212:	eef0 7a40 	vmov.f32	s15, s0
 8001216:	4b7a      	ldr	r3, [pc, #488]	@ (8001400 <main+0x640>)
 8001218:	edc3 7a04 	vstr	s15, [r3, #16]

		//Adjust as needed
		vx = map((float)Receiver[0], -100.00, 100.00, -300.00, 300.00);
 800121c:	4b78      	ldr	r3, [pc, #480]	@ (8001400 <main+0x640>)
 800121e:	edd3 7a00 	vldr	s15, [r3]
 8001222:	ed9f 2a7d 	vldr	s4, [pc, #500]	@ 8001418 <main+0x658>
 8001226:	eddf 1a7d 	vldr	s3, [pc, #500]	@ 800141c <main+0x65c>
 800122a:	ed9f 1a77 	vldr	s2, [pc, #476]	@ 8001408 <main+0x648>
 800122e:	eddf 0a77 	vldr	s1, [pc, #476]	@ 800140c <main+0x64c>
 8001232:	eeb0 0a67 	vmov.f32	s0, s15
 8001236:	f001 f99b 	bl	8002570 <map>
 800123a:	eef0 7a40 	vmov.f32	s15, s0
 800123e:	4b78      	ldr	r3, [pc, #480]	@ (8001420 <main+0x660>)
 8001240:	edc3 7a00 	vstr	s15, [r3]
		vy = map((float)Receiver[1], -100.00, 100.00, -300.00, 300.00);
 8001244:	4b6e      	ldr	r3, [pc, #440]	@ (8001400 <main+0x640>)
 8001246:	edd3 7a01 	vldr	s15, [r3, #4]
 800124a:	ed9f 2a73 	vldr	s4, [pc, #460]	@ 8001418 <main+0x658>
 800124e:	eddf 1a73 	vldr	s3, [pc, #460]	@ 800141c <main+0x65c>
 8001252:	ed9f 1a6d 	vldr	s2, [pc, #436]	@ 8001408 <main+0x648>
 8001256:	eddf 0a6d 	vldr	s1, [pc, #436]	@ 800140c <main+0x64c>
 800125a:	eeb0 0a67 	vmov.f32	s0, s15
 800125e:	f001 f987 	bl	8002570 <map>
 8001262:	eef0 7a40 	vmov.f32	s15, s0
 8001266:	4b6f      	ldr	r3, [pc, #444]	@ (8001424 <main+0x664>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
		//////////////////////////////////////////////////////////////


	  	//////////////////////// <<STATE>> ///////////////////////////
		if(Receiver[4] < -30){
 800126c:	4b64      	ldr	r3, [pc, #400]	@ (8001400 <main+0x640>)
 800126e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001272:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8001276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800127a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127e:	d503      	bpl.n	8001288 <main+0x4c8>
			State = 0;
 8001280:	4a69      	ldr	r2, [pc, #420]	@ (8001428 <main+0x668>)
 8001282:	2300      	movs	r3, #0
 8001284:	7013      	strb	r3, [r2, #0]
 8001286:	e0ea      	b.n	800145e <main+0x69e>
		}
		else if (Receiver[3] > 0) {
 8001288:	4b5d      	ldr	r3, [pc, #372]	@ (8001400 <main+0x640>)
 800128a:	edd3 7a03 	vldr	s15, [r3, #12]
 800128e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001296:	f340 80e2 	ble.w	800145e <main+0x69e>
			calibState = CALIB_IDLE;
 800129a:	4a64      	ldr	r2, [pc, #400]	@ (800142c <main+0x66c>)
 800129c:	2300      	movs	r3, #0
 800129e:	7013      	strb	r3, [r2, #0]
			if (Receiver[2] < -30 && Receiver[4] > -30 && Receiver[4] < 30) {
 80012a0:	4b57      	ldr	r3, [pc, #348]	@ (8001400 <main+0x640>)
 80012a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80012a6:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80012aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d517      	bpl.n	80012e4 <main+0x524>
 80012b4:	4b52      	ldr	r3, [pc, #328]	@ (8001400 <main+0x640>)
 80012b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80012ba:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80012be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c6:	dd0d      	ble.n	80012e4 <main+0x524>
 80012c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001400 <main+0x640>)
 80012ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80012ce:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80012d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d503      	bpl.n	80012e4 <main+0x524>
				State = 1;
 80012dc:	4a52      	ldr	r2, [pc, #328]	@ (8001428 <main+0x668>)
 80012de:	2301      	movs	r3, #1
 80012e0:	7013      	strb	r3, [r2, #0]
 80012e2:	e0bc      	b.n	800145e <main+0x69e>
			} else if (Receiver[2] > -30 && Receiver[2] < 30
 80012e4:	4b46      	ldr	r3, [pc, #280]	@ (8001400 <main+0x640>)
 80012e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80012ea:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80012ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f6:	dd21      	ble.n	800133c <main+0x57c>
 80012f8:	4b41      	ldr	r3, [pc, #260]	@ (8001400 <main+0x640>)
 80012fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80012fe:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001302:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130a:	d517      	bpl.n	800133c <main+0x57c>
					&& Receiver[4] > -30 && Receiver[4] < 30) {
 800130c:	4b3c      	ldr	r3, [pc, #240]	@ (8001400 <main+0x640>)
 800130e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001312:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8001316:	eef4 7ac7 	vcmpe.f32	s15, s14
 800131a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131e:	dd0d      	ble.n	800133c <main+0x57c>
 8001320:	4b37      	ldr	r3, [pc, #220]	@ (8001400 <main+0x640>)
 8001322:	edd3 7a04 	vldr	s15, [r3, #16]
 8001326:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800132a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800132e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001332:	d503      	bpl.n	800133c <main+0x57c>
				State = 2;
 8001334:	4a3c      	ldr	r2, [pc, #240]	@ (8001428 <main+0x668>)
 8001336:	2302      	movs	r3, #2
 8001338:	7013      	strb	r3, [r2, #0]
 800133a:	e090      	b.n	800145e <main+0x69e>
			} else if (Receiver[2] > 30 && Receiver[4] > -30
 800133c:	4b30      	ldr	r3, [pc, #192]	@ (8001400 <main+0x640>)
 800133e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001342:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001346:	eef4 7ac7 	vcmpe.f32	s15, s14
 800134a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134e:	dd17      	ble.n	8001380 <main+0x5c0>
 8001350:	4b2b      	ldr	r3, [pc, #172]	@ (8001400 <main+0x640>)
 8001352:	edd3 7a04 	vldr	s15, [r3, #16]
 8001356:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800135a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001362:	dd0d      	ble.n	8001380 <main+0x5c0>
					&& Receiver[4] < 30) {
 8001364:	4b26      	ldr	r3, [pc, #152]	@ (8001400 <main+0x640>)
 8001366:	edd3 7a04 	vldr	s15, [r3, #16]
 800136a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800136e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001376:	d503      	bpl.n	8001380 <main+0x5c0>
				State = 3;
 8001378:	4a2b      	ldr	r2, [pc, #172]	@ (8001428 <main+0x668>)
 800137a:	2303      	movs	r3, #3
 800137c:	7013      	strb	r3, [r2, #0]
 800137e:	e06e      	b.n	800145e <main+0x69e>
			} else if (Receiver[2] < -30 && Receiver[4] > 30) {
 8001380:	4b1f      	ldr	r3, [pc, #124]	@ (8001400 <main+0x640>)
 8001382:	edd3 7a02 	vldr	s15, [r3, #8]
 8001386:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800138a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	d50d      	bpl.n	80013b0 <main+0x5f0>
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <main+0x640>)
 8001396:	edd3 7a04 	vldr	s15, [r3, #16]
 800139a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800139e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a6:	dd03      	ble.n	80013b0 <main+0x5f0>
				State = 4;
 80013a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001428 <main+0x668>)
 80013aa:	2304      	movs	r3, #4
 80013ac:	7013      	strb	r3, [r2, #0]
 80013ae:	e056      	b.n	800145e <main+0x69e>
			} else if (Receiver[2] > -30 && Receiver[2] < 30
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <main+0x640>)
 80013b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80013b6:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80013ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c2:	dd35      	ble.n	8001430 <main+0x670>
 80013c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <main+0x640>)
 80013c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80013ca:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80013ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	d52b      	bpl.n	8001430 <main+0x670>
					&& Receiver[4] > 30) {
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <main+0x640>)
 80013da:	edd3 7a04 	vldr	s15, [r3, #16]
 80013de:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80013e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	dd21      	ble.n	8001430 <main+0x670>
				State = 5;
 80013ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <main+0x668>)
 80013ee:	2305      	movs	r3, #5
 80013f0:	7013      	strb	r3, [r2, #0]
 80013f2:	e034      	b.n	800145e <main+0x69e>
 80013f4:	f3af 8000 	nop.w
 80013f8:	00000000 	.word	0x00000000
 80013fc:	40977000 	.word	0x40977000
 8001400:	20000248 	.word	0x20000248
 8001404:	2000027c 	.word	0x2000027c
 8001408:	42c80000 	.word	0x42c80000
 800140c:	c2c80000 	.word	0xc2c80000
 8001410:	43fa0000 	.word	0x43fa0000
 8001414:	c3fa0000 	.word	0xc3fa0000
 8001418:	43960000 	.word	0x43960000
 800141c:	c3960000 	.word	0xc3960000
 8001420:	20000310 	.word	0x20000310
 8001424:	20000314 	.word	0x20000314
 8001428:	20000288 	.word	0x20000288
 800142c:	20000356 	.word	0x20000356
			} else if (Receiver[2] > 30 && Receiver[4] > 30) {
 8001430:	4bb3      	ldr	r3, [pc, #716]	@ (8001700 <main+0x940>)
 8001432:	edd3 7a02 	vldr	s15, [r3, #8]
 8001436:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800143a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001442:	dd0c      	ble.n	800145e <main+0x69e>
 8001444:	4bae      	ldr	r3, [pc, #696]	@ (8001700 <main+0x940>)
 8001446:	edd3 7a04 	vldr	s15, [r3, #16]
 800144a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800144e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	dd02      	ble.n	800145e <main+0x69e>
				State = 6;
 8001458:	4aaa      	ldr	r2, [pc, #680]	@ (8001704 <main+0x944>)
 800145a:	2306      	movs	r3, #6
 800145c:	7013      	strb	r3, [r2, #0]
//			}
//		}
		//////////////////////////////////////////////////////////////


		if (State == 0) {
 800145e:	4ba9      	ldr	r3, [pc, #676]	@ (8001704 <main+0x944>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d109      	bne.n	800147a <main+0x6ba>
			Set_Motor(0, 0);
 8001466:	ed9f 0ab9 	vldr	s0, [pc, #740]	@ 800174c <main+0x98c>
 800146a:	2000      	movs	r0, #0
 800146c:	f001 faf0 	bl	8002a50 <Set_Motor>
			Set_Motor(1, 0);
 8001470:	ed9f 0ab6 	vldr	s0, [pc, #728]	@ 800174c <main+0x98c>
 8001474:	2001      	movs	r0, #1
 8001476:	f001 faeb 	bl	8002a50 <Set_Motor>
		}


		if (State == 1) {
 800147a:	4ba2      	ldr	r3, [pc, #648]	@ (8001704 <main+0x944>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b01      	cmp	r3, #1
 8001480:	f040 812c 	bne.w	80016dc <main+0x91c>
		//////////////////////// <<CONTROL>> /////////////////////////
//		inv_L = (Prismatic_QEIdata.mmPosition > 1.0f) ? (1.0f / Prismatic_QEIdata.mmPosition) : 0.0f;
//		TargetRVel 	= (-sinf(Revolute_QEIdata.RadPosition) * vx + cosf(Revolute_QEIdata.RadPosition) * vy) / inv_L;
//		TargetPVel  =  cosf(Revolute_QEIdata.RadPosition) * vx + sinf(Revolute_QEIdata.RadPosition) * vy;
			TargetRVel = map((float) Receiver[0], -100.00, 100.00, -1.00, 1.00);
 8001484:	4b9e      	ldr	r3, [pc, #632]	@ (8001700 <main+0x940>)
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 800148e:	eeff 1a00 	vmov.f32	s3, #240	@ 0xbf800000 -1.0
 8001492:	ed9f 1a9d 	vldr	s2, [pc, #628]	@ 8001708 <main+0x948>
 8001496:	eddf 0a9d 	vldr	s1, [pc, #628]	@ 800170c <main+0x94c>
 800149a:	eeb0 0a67 	vmov.f32	s0, s15
 800149e:	f001 f867 	bl	8002570 <map>
 80014a2:	eef0 7a40 	vmov.f32	s15, s0
 80014a6:	4b9a      	ldr	r3, [pc, #616]	@ (8001710 <main+0x950>)
 80014a8:	edc3 7a00 	vstr	s15, [r3]
			TargetPVel = map((float) Receiver[1], -100.00, 100.00, -500.00,
 80014ac:	4b94      	ldr	r3, [pc, #592]	@ (8001700 <main+0x940>)
 80014ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80014b2:	ed9f 2a98 	vldr	s4, [pc, #608]	@ 8001714 <main+0x954>
 80014b6:	eddf 1a98 	vldr	s3, [pc, #608]	@ 8001718 <main+0x958>
 80014ba:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 8001708 <main+0x948>
 80014be:	eddf 0a93 	vldr	s1, [pc, #588]	@ 800170c <main+0x94c>
 80014c2:	eeb0 0a67 	vmov.f32	s0, s15
 80014c6:	f001 f853 	bl	8002570 <map>
 80014ca:	eef0 7a40 	vmov.f32	s15, s0
 80014ce:	4b93      	ldr	r3, [pc, #588]	@ (800171c <main+0x95c>)
 80014d0:	edc3 7a00 	vstr	s15, [r3]
//		PID.Ki = 0.00001;
//		PID.Kd = 0.0;
//		arm_pid_init_f32(&PID, 1);
//		P_Speed = arm_pid_f32(&PID, TargetPVel - Prismatic_QEIdata.Velocity_mm);

			PID.Kp = 100;
 80014d4:	4a92      	ldr	r2, [pc, #584]	@ (8001720 <main+0x960>)
 80014d6:	4b93      	ldr	r3, [pc, #588]	@ (8001724 <main+0x964>)
 80014d8:	6193      	str	r3, [r2, #24]
			PID.Ki = 0.1;
 80014da:	4a91      	ldr	r2, [pc, #580]	@ (8001720 <main+0x960>)
 80014dc:	4b92      	ldr	r3, [pc, #584]	@ (8001728 <main+0x968>)
 80014de:	61d3      	str	r3, [r2, #28]
			PID.Kd = 0.0;
 80014e0:	4a8f      	ldr	r2, [pc, #572]	@ (8001720 <main+0x960>)
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	6213      	str	r3, [r2, #32]
			arm_pid_init_f32(&PID, 1);
 80014e8:	2101      	movs	r1, #1
 80014ea:	488d      	ldr	r0, [pc, #564]	@ (8001720 <main+0x960>)
 80014ec:	f005 f8b0 	bl	8006650 <arm_pid_init_f32>
			R_Speed = arm_pid_f32(&PID,
 80014f0:	4b87      	ldr	r3, [pc, #540]	@ (8001710 <main+0x950>)
 80014f2:	ed93 7a00 	vldr	s14, [r3]
					TargetRVel - Revolute_QEIdata.AngularVelocity_rad);
 80014f6:	4b8d      	ldr	r3, [pc, #564]	@ (800172c <main+0x96c>)
 80014f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
			R_Speed = arm_pid_f32(&PID,
 80014fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001500:	4b87      	ldr	r3, [pc, #540]	@ (8001720 <main+0x960>)
 8001502:	633b      	str	r3, [r7, #48]	@ 0x30
 8001504:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150a:	ed93 7a00 	vldr	s14, [r3]
 800150e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001512:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001518:	edd3 6a01 	vldr	s13, [r3, #4]
 800151c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800151e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001522:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001526:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800152a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800152c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001532:	edd3 7a04 	vldr	s15, [r3, #16]
 8001536:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800153a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800153e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001540:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    /* Update state */
    S->state[1] = S->state[0];
 800154c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001552:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001558:	60d3      	str	r3, [r2, #12]
    S->state[2] = out;
 800155a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800155c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800155e:	6153      	str	r3, [r2, #20]

    /* return to application */
    return (out);
 8001560:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001562:	4b73      	ldr	r3, [pc, #460]	@ (8001730 <main+0x970>)
 8001564:	601a      	str	r2, [r3, #0]

			PID.Kp = 0.2;
 8001566:	4a6e      	ldr	r2, [pc, #440]	@ (8001720 <main+0x960>)
 8001568:	4b72      	ldr	r3, [pc, #456]	@ (8001734 <main+0x974>)
 800156a:	6193      	str	r3, [r2, #24]
			PID.Ki = 0.00005;
 800156c:	4a6c      	ldr	r2, [pc, #432]	@ (8001720 <main+0x960>)
 800156e:	4b72      	ldr	r3, [pc, #456]	@ (8001738 <main+0x978>)
 8001570:	61d3      	str	r3, [r2, #28]
			PID.Kd = 0.0;
 8001572:	4a6b      	ldr	r2, [pc, #428]	@ (8001720 <main+0x960>)
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	6213      	str	r3, [r2, #32]
			arm_pid_init_f32(&PID, 1);
 800157a:	2101      	movs	r1, #1
 800157c:	4868      	ldr	r0, [pc, #416]	@ (8001720 <main+0x960>)
 800157e:	f005 f867 	bl	8006650 <arm_pid_init_f32>
			P_Speed = arm_pid_f32(&PID,
 8001582:	4b66      	ldr	r3, [pc, #408]	@ (800171c <main+0x95c>)
 8001584:	ed93 7a00 	vldr	s14, [r3]
					TargetPVel - Prismatic_QEIdata.Velocity_mm);
 8001588:	4b6c      	ldr	r3, [pc, #432]	@ (800173c <main+0x97c>)
 800158a:	edd3 7a08 	vldr	s15, [r3, #32]
			P_Speed = arm_pid_f32(&PID,
 800158e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001592:	4b63      	ldr	r3, [pc, #396]	@ (8001720 <main+0x960>)
 8001594:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001596:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    out = (S->A0 * in) +
 800159a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800159c:	ed93 7a00 	vldr	s14, [r3]
 80015a0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80015a4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80015a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015aa:	edd3 6a01 	vldr	s13, [r3, #4]
 80015ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015b0:	edd3 7a03 	vldr	s15, [r3, #12]
 80015b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80015b8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80015bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015be:	edd3 6a02 	vldr	s13, [r3, #8]
 80015c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015c4:	edd3 7a04 	vldr	s15, [r3, #16]
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015d2:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80015d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015da:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    S->state[1] = S->state[0];
 80015de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e4:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80015e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015ea:	60d3      	str	r3, [r2, #12]
    S->state[2] = out;
 80015ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015f0:	6153      	str	r3, [r2, #20]
    return (out);
 80015f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015f4:	4b52      	ldr	r3, [pc, #328]	@ (8001740 <main+0x980>)
 80015f6:	601a      	str	r2, [r3, #0]

			R_Speed = Receiver[0];
 80015f8:	4b41      	ldr	r3, [pc, #260]	@ (8001700 <main+0x940>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001730 <main+0x970>)
 80015fe:	601a      	str	r2, [r3, #0]
//			P_Speed = Receiver[1];

			if (Revolute_QEIdata.RadPosition < -1.91986 && R_Speed > 0) {
 8001600:	4b4a      	ldr	r3, [pc, #296]	@ (800172c <main+0x96c>)
 8001602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ff6b 	bl	80004e0 <__aeabi_f2d>
 800160a:	a339      	add	r3, pc, #228	@ (adr r3, 80016f0 <main+0x930>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff fa30 	bl	8000a74 <__aeabi_dcmplt>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00b      	beq.n	8001632 <main+0x872>
 800161a:	4b45      	ldr	r3, [pc, #276]	@ (8001730 <main+0x970>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	dd03      	ble.n	8001632 <main+0x872>
				R_Speed = 0;
 800162a:	4a41      	ldr	r2, [pc, #260]	@ (8001730 <main+0x970>)
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	6013      	str	r3, [r2, #0]
			}
			if (Revolute_QEIdata.RadPosition > 5.06145 && R_Speed < 0) {
 8001632:	4b3e      	ldr	r3, [pc, #248]	@ (800172c <main+0x96c>)
 8001634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe ff52 	bl	80004e0 <__aeabi_f2d>
 800163c:	a32e      	add	r3, pc, #184	@ (adr r3, 80016f8 <main+0x938>)
 800163e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001642:	f7ff fa35 	bl	8000ab0 <__aeabi_dcmpgt>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d00b      	beq.n	8001664 <main+0x8a4>
 800164c:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <main+0x970>)
 800164e:	edd3 7a00 	vldr	s15, [r3]
 8001652:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165a:	d503      	bpl.n	8001664 <main+0x8a4>
				R_Speed = 0;
 800165c:	4a34      	ldr	r2, [pc, #208]	@ (8001730 <main+0x970>)
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	6013      	str	r3, [r2, #0]
			}
			if (Prismatic_QEIdata.mmPosition > 305 && P_Speed > 0) {
 8001664:	4b35      	ldr	r3, [pc, #212]	@ (800173c <main+0x97c>)
 8001666:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800166a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001744 <main+0x984>
 800166e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	dd0b      	ble.n	8001690 <main+0x8d0>
 8001678:	4b31      	ldr	r3, [pc, #196]	@ (8001740 <main+0x980>)
 800167a:	edd3 7a00 	vldr	s15, [r3]
 800167e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001686:	dd03      	ble.n	8001690 <main+0x8d0>
				P_Speed = 0;
 8001688:	4a2d      	ldr	r2, [pc, #180]	@ (8001740 <main+0x980>)
 800168a:	f04f 0300 	mov.w	r3, #0
 800168e:	6013      	str	r3, [r2, #0]
			}
			if (Prismatic_QEIdata.mmPosition < -1 && P_Speed < 0) {
 8001690:	4b2a      	ldr	r3, [pc, #168]	@ (800173c <main+0x97c>)
 8001692:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001696:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800169a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a2:	d50b      	bpl.n	80016bc <main+0x8fc>
 80016a4:	4b26      	ldr	r3, [pc, #152]	@ (8001740 <main+0x980>)
 80016a6:	edd3 7a00 	vldr	s15, [r3]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	d503      	bpl.n	80016bc <main+0x8fc>
				P_Speed = 0;
 80016b4:	4a22      	ldr	r2, [pc, #136]	@ (8001740 <main+0x980>)
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	6013      	str	r3, [r2, #0]
			}

			Set_Motor(0, R_Speed);
 80016bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001730 <main+0x970>)
 80016be:	edd3 7a00 	vldr	s15, [r3]
 80016c2:	eeb0 0a67 	vmov.f32	s0, s15
 80016c6:	2000      	movs	r0, #0
 80016c8:	f001 f9c2 	bl	8002a50 <Set_Motor>
			Set_Motor(1, P_Speed);
 80016cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <main+0x980>)
 80016ce:	edd3 7a00 	vldr	s15, [r3]
 80016d2:	eeb0 0a67 	vmov.f32	s0, s15
 80016d6:	2001      	movs	r0, #1
 80016d8:	f001 f9ba 	bl	8002a50 <Set_Motor>
		if(State == 2){

		}


		if(State == 3){
 80016dc:	4b09      	ldr	r3, [pc, #36]	@ (8001704 <main+0x944>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	f47f abc9 	bne.w	8000e78 <main+0xb8>
		//////////////////////// <<CALIBRATING>> /////////////////////
			switch (calibState) {
 80016e6:	4b18      	ldr	r3, [pc, #96]	@ (8001748 <main+0x988>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	e031      	b.n	8001750 <main+0x990>
 80016ec:	f3af 8000 	nop.w
 80016f0:	1e8e6080 	.word	0x1e8e6080
 80016f4:	bffeb7bf 	.word	0xbffeb7bf
 80016f8:	bfb15b57 	.word	0xbfb15b57
 80016fc:	40143eec 	.word	0x40143eec
 8001700:	20000248 	.word	0x20000248
 8001704:	20000288 	.word	0x20000288
 8001708:	42c80000 	.word	0x42c80000
 800170c:	c2c80000 	.word	0xc2c80000
 8001710:	20000320 	.word	0x20000320
 8001714:	43fa0000 	.word	0x43fa0000
 8001718:	c3fa0000 	.word	0xc3fa0000
 800171c:	20000324 	.word	0x20000324
 8001720:	20000328 	.word	0x20000328
 8001724:	42c80000 	.word	0x42c80000
 8001728:	3dcccccd 	.word	0x3dcccccd
 800172c:	20000298 	.word	0x20000298
 8001730:	2000034c 	.word	0x2000034c
 8001734:	3e4ccccd 	.word	0x3e4ccccd
 8001738:	3851b717 	.word	0x3851b717
 800173c:	200002d8 	.word	0x200002d8
 8001740:	20000350 	.word	0x20000350
 8001744:	43988000 	.word	0x43988000
 8001748:	20000356 	.word	0x20000356
 800174c:	00000000 	.word	0x00000000
 8001750:	2b0c      	cmp	r3, #12
 8001752:	f63f ab91 	bhi.w	8000e78 <main+0xb8>
 8001756:	a201      	add	r2, pc, #4	@ (adr r2, 800175c <main+0x99c>)
 8001758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175c:	08001791 	.word	0x08001791
 8001760:	080017c7 	.word	0x080017c7
 8001764:	0800180d 	.word	0x0800180d
 8001768:	08001857 	.word	0x08001857
 800176c:	0800189f 	.word	0x0800189f
 8001770:	080018ed 	.word	0x080018ed
 8001774:	0800193b 	.word	0x0800193b
 8001778:	0800197b 	.word	0x0800197b
 800177c:	080019d9 	.word	0x080019d9
 8001780:	08001a45 	.word	0x08001a45
 8001784:	08001ae1 	.word	0x08001ae1
 8001788:	08001b4b 	.word	0x08001b4b
 800178c:	08001b9d 	.word	0x08001b9d
			case CALIB_IDLE:
				Set_Motor(0, 0);
 8001790:	ed1f 0a12 	vldr	s0, [pc, #-72]	@ 800174c <main+0x98c>
 8001794:	2000      	movs	r0, #0
 8001796:	f001 f95b 	bl	8002a50 <Set_Motor>
				Set_Motor(1, 0);
 800179a:	ed1f 0a14 	vldr	s0, [pc, #-80]	@ 800174c <main+0x98c>
 800179e:	2001      	movs	r0, #1
 80017a0:	f001 f956 	bl	8002a50 <Set_Motor>
				P_limit = 0;
 80017a4:	4ac2      	ldr	r2, [pc, #776]	@ (8001ab0 <main+0xcf0>)
 80017a6:	2300      	movs	r3, #0
 80017a8:	7013      	strb	r3, [r2, #0]
				R_limit = 0;
 80017aa:	4ac2      	ldr	r2, [pc, #776]	@ (8001ab4 <main+0xcf4>)
 80017ac:	2300      	movs	r3, #0
 80017ae:	7013      	strb	r3, [r2, #0]
				calibState = CALIB_WAIT_REMOTE;
 80017b0:	4ac1      	ldr	r2, [pc, #772]	@ (8001ab8 <main+0xcf8>)
 80017b2:	2301      	movs	r3, #1
 80017b4:	7013      	strb	r3, [r2, #0]
				calib_timer = micros();
 80017b6:	f000 ffb9 	bl	800272c <micros>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	49bf      	ldr	r1, [pc, #764]	@ (8001abc <main+0xcfc>)
 80017c0:	e9c1 2300 	strd	r2, r3, [r1]
				break;
 80017c4:	e215      	b.n	8001bf2 <main+0xe32>

			case CALIB_WAIT_REMOTE:
				if (Receiver[0] > 80) {
 80017c6:	4bbe      	ldr	r3, [pc, #760]	@ (8001ac0 <main+0xd00>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001ac4 <main+0xd04>
 80017d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d8:	dd06      	ble.n	80017e8 <main+0xa28>
					Cal_side = 1;
 80017da:	4abb      	ldr	r2, [pc, #748]	@ (8001ac8 <main+0xd08>)
 80017dc:	2301      	movs	r3, #1
 80017de:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_P_TO_LIMIT;
 80017e0:	4ab5      	ldr	r2, [pc, #724]	@ (8001ab8 <main+0xcf8>)
 80017e2:	2302      	movs	r3, #2
 80017e4:	7013      	strb	r3, [r2, #0]
				} else if (Receiver[0] < -80) {
					Cal_side = 2;
					calibState = CALIB_MOVE_P_TO_LIMIT;
				}
				break;
 80017e6:	e204      	b.n	8001bf2 <main+0xe32>
				} else if (Receiver[0] < -80) {
 80017e8:	4bb5      	ldr	r3, [pc, #724]	@ (8001ac0 <main+0xd00>)
 80017ea:	edd3 7a00 	vldr	s15, [r3]
 80017ee:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8001acc <main+0xd0c>
 80017f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d400      	bmi.n	80017fe <main+0xa3e>
				break;
 80017fc:	e1f9      	b.n	8001bf2 <main+0xe32>
					Cal_side = 2;
 80017fe:	4ab2      	ldr	r2, [pc, #712]	@ (8001ac8 <main+0xd08>)
 8001800:	2302      	movs	r3, #2
 8001802:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_P_TO_LIMIT;
 8001804:	4aac      	ldr	r2, [pc, #688]	@ (8001ab8 <main+0xcf8>)
 8001806:	2302      	movs	r3, #2
 8001808:	7013      	strb	r3, [r2, #0]
				break;
 800180a:	e1f2      	b.n	8001bf2 <main+0xe32>

			case CALIB_MOVE_P_TO_LIMIT:
				Set_Motor(1, -15);
 800180c:	eeba 0a0e 	vmov.f32	s0, #174	@ 0xc1700000 -15.0
 8001810:	2001      	movs	r0, #1
 8001812:	f001 f91d 	bl	8002a50 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1 || P_limit > 0) {
 8001816:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800181a:	48ad      	ldr	r0, [pc, #692]	@ (8001ad0 <main+0xd10>)
 800181c:	f001 ff48 	bl	80036b0 <HAL_GPIO_ReadPin>
 8001820:	4603      	mov	r3, r0
 8001822:	2b01      	cmp	r3, #1
 8001824:	d004      	beq.n	8001830 <main+0xa70>
 8001826:	4ba2      	ldr	r3, [pc, #648]	@ (8001ab0 <main+0xcf0>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 81c6 	beq.w	8001bbc <main+0xdfc>
					Set_Motor(1, 0);
 8001830:	ed9f 0aaa 	vldr	s0, [pc, #680]	@ 8001adc <main+0xd1c>
 8001834:	2001      	movs	r0, #1
 8001836:	f001 f90b 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 800183a:	f000 ff77 	bl	800272c <micros>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	499e      	ldr	r1, [pc, #632]	@ (8001abc <main+0xcfc>)
 8001844:	e9c1 2300 	strd	r2, r3, [r1]
					P_limit = 0;
 8001848:	4a99      	ldr	r2, [pc, #612]	@ (8001ab0 <main+0xcf0>)
 800184a:	2300      	movs	r3, #0
 800184c:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_BACKOFF_P;
 800184e:	4a9a      	ldr	r2, [pc, #616]	@ (8001ab8 <main+0xcf8>)
 8001850:	2303      	movs	r3, #3
 8001852:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001854:	e1b2      	b.n	8001bbc <main+0xdfc>

			case CALIB_WAIT_BACKOFF_P:
				Set_Motor(1, 0);
 8001856:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8001adc <main+0xd1c>
 800185a:	2001      	movs	r0, #1
 800185c:	f001 f8f8 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8001860:	f000 ff64 	bl	800272c <micros>
 8001864:	4b95      	ldr	r3, [pc, #596]	@ (8001abc <main+0xcfc>)
 8001866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186a:	1a84      	subs	r4, r0, r2
 800186c:	eb61 0503 	sbc.w	r5, r1, r3
 8001870:	4b98      	ldr	r3, [pc, #608]	@ (8001ad4 <main+0xd14>)
 8001872:	429c      	cmp	r4, r3
 8001874:	f175 0300 	sbcs.w	r3, r5, #0
 8001878:	d311      	bcc.n	800189e <main+0xade>
					Set_Motor(1, 15);
 800187a:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 800187e:	2001      	movs	r0, #1
 8001880:	f001 f8e6 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 8001884:	f000 ff52 	bl	800272c <micros>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	498b      	ldr	r1, [pc, #556]	@ (8001abc <main+0xcfc>)
 800188e:	e9c1 2300 	strd	r2, r3, [r1]
					P_limit = 0;
 8001892:	4a87      	ldr	r2, [pc, #540]	@ (8001ab0 <main+0xcf0>)
 8001894:	2300      	movs	r3, #0
 8001896:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_BACKOFF_P;
 8001898:	4a87      	ldr	r2, [pc, #540]	@ (8001ab8 <main+0xcf8>)
 800189a:	2304      	movs	r3, #4
 800189c:	7013      	strb	r3, [r2, #0]
				}

			case CALIB_BACKOFF_P:
				Set_Motor(1, 15);
 800189e:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 80018a2:	2001      	movs	r0, #1
 80018a4:	f001 f8d4 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 80018a8:	f000 ff40 	bl	800272c <micros>
 80018ac:	4b83      	ldr	r3, [pc, #524]	@ (8001abc <main+0xcfc>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	ebb0 0802 	subs.w	r8, r0, r2
 80018b6:	eb61 0903 	sbc.w	r9, r1, r3
 80018ba:	4b86      	ldr	r3, [pc, #536]	@ (8001ad4 <main+0xd14>)
 80018bc:	4598      	cmp	r8, r3
 80018be:	f179 0300 	sbcs.w	r3, r9, #0
 80018c2:	f0c0 817e 	bcc.w	8001bc2 <main+0xe02>
					Set_Motor(1, 0);
 80018c6:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 8001adc <main+0xd1c>
 80018ca:	2001      	movs	r0, #1
 80018cc:	f001 f8c0 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 80018d0:	f000 ff2c 	bl	800272c <micros>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4978      	ldr	r1, [pc, #480]	@ (8001abc <main+0xcfc>)
 80018da:	e9c1 2300 	strd	r2, r3, [r1]
					P_limit = 0;
 80018de:	4a74      	ldr	r2, [pc, #464]	@ (8001ab0 <main+0xcf0>)
 80018e0:	2300      	movs	r3, #0
 80018e2:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_RETOUCH_P;
 80018e4:	4a74      	ldr	r2, [pc, #464]	@ (8001ab8 <main+0xcf8>)
 80018e6:	2305      	movs	r3, #5
 80018e8:	7013      	strb	r3, [r2, #0]
				}
				break;
 80018ea:	e16a      	b.n	8001bc2 <main+0xe02>

			case CALIB_WAIT_RETOUCH_P:
				Set_Motor(1, 0);
 80018ec:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 8001adc <main+0xd1c>
 80018f0:	2001      	movs	r0, #1
 80018f2:	f001 f8ad 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 80018f6:	f000 ff19 	bl	800272c <micros>
 80018fa:	4b70      	ldr	r3, [pc, #448]	@ (8001abc <main+0xcfc>)
 80018fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001900:	ebb0 0a02 	subs.w	sl, r0, r2
 8001904:	eb61 0b03 	sbc.w	fp, r1, r3
 8001908:	4b72      	ldr	r3, [pc, #456]	@ (8001ad4 <main+0xd14>)
 800190a:	459a      	cmp	sl, r3
 800190c:	f17b 0300 	sbcs.w	r3, fp, #0
 8001910:	f0c0 815a 	bcc.w	8001bc8 <main+0xe08>
					Set_Motor(1, -5);
 8001914:	eeb9 0a04 	vmov.f32	s0, #148	@ 0xc0a00000 -5.0
 8001918:	2001      	movs	r0, #1
 800191a:	f001 f899 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 800191e:	f000 ff05 	bl	800272c <micros>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4965      	ldr	r1, [pc, #404]	@ (8001abc <main+0xcfc>)
 8001928:	e9c1 2300 	strd	r2, r3, [r1]
					P_limit = 0;
 800192c:	4a60      	ldr	r2, [pc, #384]	@ (8001ab0 <main+0xcf0>)
 800192e:	2300      	movs	r3, #0
 8001930:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_RETOUCH_P;
 8001932:	4a61      	ldr	r2, [pc, #388]	@ (8001ab8 <main+0xcf8>)
 8001934:	2306      	movs	r3, #6
 8001936:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001938:	e146      	b.n	8001bc8 <main+0xe08>

			case CALIB_RETOUCH_P:
				Set_Motor(1, -5);
 800193a:	eeb9 0a04 	vmov.f32	s0, #148	@ 0xc0a00000 -5.0
 800193e:	2001      	movs	r0, #1
 8001940:	f001 f886 	bl	8002a50 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1 || P_limit > 0) {
 8001944:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001948:	4861      	ldr	r0, [pc, #388]	@ (8001ad0 <main+0xd10>)
 800194a:	f001 feb1 	bl	80036b0 <HAL_GPIO_ReadPin>
 800194e:	4603      	mov	r3, r0
 8001950:	2b01      	cmp	r3, #1
 8001952:	d004      	beq.n	800195e <main+0xb9e>
 8001954:	4b56      	ldr	r3, [pc, #344]	@ (8001ab0 <main+0xcf0>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	f000 8138 	beq.w	8001bce <main+0xe0e>
					Set_Motor(1, 0);
 800195e:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 8001adc <main+0xd1c>
 8001962:	2001      	movs	r0, #1
 8001964:	f001 f874 	bl	8002a50 <Set_Motor>
					Reset_P();
 8001968:	f001 f912 	bl	8002b90 <Reset_P>
					P_limit = 0;
 800196c:	4a50      	ldr	r2, [pc, #320]	@ (8001ab0 <main+0xcf0>)
 800196e:	2300      	movs	r3, #0
 8001970:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_R_TO_LIMIT;
 8001972:	4a51      	ldr	r2, [pc, #324]	@ (8001ab8 <main+0xcf8>)
 8001974:	2307      	movs	r3, #7
 8001976:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001978:	e129      	b.n	8001bce <main+0xe0e>

			case CALIB_MOVE_R_TO_LIMIT:
				if (Cal_side == 1)
 800197a:	4b53      	ldr	r3, [pc, #332]	@ (8001ac8 <main+0xd08>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d105      	bne.n	800198e <main+0xbce>
					Set_Motor(0, 30);
 8001982:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001986:	2000      	movs	r0, #0
 8001988:	f001 f862 	bl	8002a50 <Set_Motor>
 800198c:	e004      	b.n	8001998 <main+0xbd8>
				else
					Set_Motor(0, -30);
 800198e:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8001992:	2000      	movs	r0, #0
 8001994:	f001 f85c 	bl	8002a50 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1 || R_limit > 0) {
 8001998:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800199c:	484c      	ldr	r0, [pc, #304]	@ (8001ad0 <main+0xd10>)
 800199e:	f001 fe87 	bl	80036b0 <HAL_GPIO_ReadPin>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d004      	beq.n	80019b2 <main+0xbf2>
 80019a8:	4b42      	ldr	r3, [pc, #264]	@ (8001ab4 <main+0xcf4>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 8111 	beq.w	8001bd4 <main+0xe14>
					Set_Motor(0, 0);
 80019b2:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8001adc <main+0xd1c>
 80019b6:	2000      	movs	r0, #0
 80019b8:	f001 f84a 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 80019bc:	f000 feb6 	bl	800272c <micros>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	493d      	ldr	r1, [pc, #244]	@ (8001abc <main+0xcfc>)
 80019c6:	e9c1 2300 	strd	r2, r3, [r1]
					R_limit = 0;
 80019ca:	4a3a      	ldr	r2, [pc, #232]	@ (8001ab4 <main+0xcf4>)
 80019cc:	2300      	movs	r3, #0
 80019ce:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_BACKOFF_R;
 80019d0:	4a39      	ldr	r2, [pc, #228]	@ (8001ab8 <main+0xcf8>)
 80019d2:	2308      	movs	r3, #8
 80019d4:	7013      	strb	r3, [r2, #0]
				}
				break;
 80019d6:	e0fd      	b.n	8001bd4 <main+0xe14>

			case CALIB_WAIT_BACKOFF_R:
				Set_Motor(0, 0);
 80019d8:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8001adc <main+0xd1c>
 80019dc:	2000      	movs	r0, #0
 80019de:	f001 f837 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 80019e2:	f000 fea3 	bl	800272c <micros>
 80019e6:	4b35      	ldr	r3, [pc, #212]	@ (8001abc <main+0xcfc>)
 80019e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ec:	1a86      	subs	r6, r0, r2
 80019ee:	613e      	str	r6, [r7, #16]
 80019f0:	eb61 0303 	sbc.w	r3, r1, r3
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	4b37      	ldr	r3, [pc, #220]	@ (8001ad4 <main+0xd14>)
 80019f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019fc:	4602      	mov	r2, r0
 80019fe:	429a      	cmp	r2, r3
 8001a00:	460b      	mov	r3, r1
 8001a02:	f173 0300 	sbcs.w	r3, r3, #0
 8001a06:	f0c0 80e8 	bcc.w	8001bda <main+0xe1a>
					if (Cal_side == 1)
 8001a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac8 <main+0xd08>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d105      	bne.n	8001a1e <main+0xc5e>
						Set_Motor(0, -30);
 8001a12:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8001a16:	2000      	movs	r0, #0
 8001a18:	f001 f81a 	bl	8002a50 <Set_Motor>
 8001a1c:	e004      	b.n	8001a28 <main+0xc68>
					else
						Set_Motor(0, 30);
 8001a1e:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001a22:	2000      	movs	r0, #0
 8001a24:	f001 f814 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 8001a28:	f000 fe80 	bl	800272c <micros>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4922      	ldr	r1, [pc, #136]	@ (8001abc <main+0xcfc>)
 8001a32:	e9c1 2300 	strd	r2, r3, [r1]
					R_limit = 0;
 8001a36:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab4 <main+0xcf4>)
 8001a38:	2300      	movs	r3, #0
 8001a3a:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_BACKOFF_R;
 8001a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab8 <main+0xcf8>)
 8001a3e:	2309      	movs	r3, #9
 8001a40:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001a42:	e0ca      	b.n	8001bda <main+0xe1a>

			case CALIB_BACKOFF_R:
				if (Cal_side == 1)
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <main+0xd08>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d105      	bne.n	8001a58 <main+0xc98>
					Set_Motor(0, -30);
 8001a4c:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8001a50:	2000      	movs	r0, #0
 8001a52:	f000 fffd 	bl	8002a50 <Set_Motor>
 8001a56:	e004      	b.n	8001a62 <main+0xca2>
				else
					Set_Motor(0, 30);
 8001a58:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f000 fff7 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 200000) {
 8001a62:	f000 fe63 	bl	800272c <micros>
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <main+0xcfc>)
 8001a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6c:	1a86      	subs	r6, r0, r2
 8001a6e:	60be      	str	r6, [r7, #8]
 8001a70:	eb61 0303 	sbc.w	r3, r1, r3
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	4b18      	ldr	r3, [pc, #96]	@ (8001ad8 <main+0xd18>)
 8001a78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	460b      	mov	r3, r1
 8001a82:	f173 0300 	sbcs.w	r3, r3, #0
 8001a86:	f0c0 80ab 	bcc.w	8001be0 <main+0xe20>
					Set_Motor(0, 0);
 8001a8a:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001adc <main+0xd1c>
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f000 ffde 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 8001a94:	f000 fe4a 	bl	800272c <micros>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4907      	ldr	r1, [pc, #28]	@ (8001abc <main+0xcfc>)
 8001a9e:	e9c1 2300 	strd	r2, r3, [r1]
					R_limit = 0;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <main+0xcf4>)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_RETOUCH_R;
 8001aa8:	4a03      	ldr	r2, [pc, #12]	@ (8001ab8 <main+0xcf8>)
 8001aaa:	230a      	movs	r3, #10
 8001aac:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001aae:	e097      	b.n	8001be0 <main+0xe20>
 8001ab0:	20000354 	.word	0x20000354
 8001ab4:	20000355 	.word	0x20000355
 8001ab8:	20000356 	.word	0x20000356
 8001abc:	20000358 	.word	0x20000358
 8001ac0:	20000248 	.word	0x20000248
 8001ac4:	42a00000 	.word	0x42a00000
 8001ac8:	20000289 	.word	0x20000289
 8001acc:	c2a00000 	.word	0xc2a00000
 8001ad0:	48000400 	.word	0x48000400
 8001ad4:	000186a1 	.word	0x000186a1
 8001ad8:	00030d41 	.word	0x00030d41
 8001adc:	00000000 	.word	0x00000000

			case CALIB_WAIT_RETOUCH_R:
				Set_Motor(0, 0);
 8001ae0:	ed1f 0a02 	vldr	s0, [pc, #-8]	@ 8001adc <main+0xd1c>
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 ffb3 	bl	8002a50 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8001aea:	f000 fe1f 	bl	800272c <micros>
 8001aee:	4b42      	ldr	r3, [pc, #264]	@ (8001bf8 <main+0xe38>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	1a86      	subs	r6, r0, r2
 8001af6:	603e      	str	r6, [r7, #0]
 8001af8:	eb61 0303 	sbc.w	r3, r1, r3
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b3f      	ldr	r3, [pc, #252]	@ (8001bfc <main+0xe3c>)
 8001b00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b04:	4602      	mov	r2, r0
 8001b06:	429a      	cmp	r2, r3
 8001b08:	460b      	mov	r3, r1
 8001b0a:	f173 0300 	sbcs.w	r3, r3, #0
 8001b0e:	d36a      	bcc.n	8001be6 <main+0xe26>
					if (Cal_side == 1)
 8001b10:	4b3b      	ldr	r3, [pc, #236]	@ (8001c00 <main+0xe40>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d105      	bne.n	8001b24 <main+0xd64>
						Set_Motor(0, 10);
 8001b18:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f000 ff97 	bl	8002a50 <Set_Motor>
 8001b22:	e004      	b.n	8001b2e <main+0xd6e>
					else
						Set_Motor(0, -10);
 8001b24:	eeba 0a04 	vmov.f32	s0, #164	@ 0xc1200000 -10.0
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f000 ff91 	bl	8002a50 <Set_Motor>
					calib_timer = micros();
 8001b2e:	f000 fdfd 	bl	800272c <micros>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4930      	ldr	r1, [pc, #192]	@ (8001bf8 <main+0xe38>)
 8001b38:	e9c1 2300 	strd	r2, r3, [r1]
					R_limit = 0;
 8001b3c:	4a31      	ldr	r2, [pc, #196]	@ (8001c04 <main+0xe44>)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_RETOUCH_R;
 8001b42:	4a31      	ldr	r2, [pc, #196]	@ (8001c08 <main+0xe48>)
 8001b44:	230b      	movs	r3, #11
 8001b46:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001b48:	e04d      	b.n	8001be6 <main+0xe26>

			case CALIB_RETOUCH_R:
				if (Cal_side == 1)
 8001b4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c00 <main+0xe40>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d105      	bne.n	8001b5e <main+0xd9e>
					Set_Motor(0, 10);
 8001b52:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001b56:	2000      	movs	r0, #0
 8001b58:	f000 ff7a 	bl	8002a50 <Set_Motor>
 8001b5c:	e004      	b.n	8001b68 <main+0xda8>
				else
					Set_Motor(0, -10);
 8001b5e:	eeba 0a04 	vmov.f32	s0, #164	@ 0xc1200000 -10.0
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 ff74 	bl	8002a50 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1 || R_limit > 0) {
 8001b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b6c:	4827      	ldr	r0, [pc, #156]	@ (8001c0c <main+0xe4c>)
 8001b6e:	f001 fd9f 	bl	80036b0 <HAL_GPIO_ReadPin>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d003      	beq.n	8001b80 <main+0xdc0>
 8001b78:	4b22      	ldr	r3, [pc, #136]	@ (8001c04 <main+0xe44>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d035      	beq.n	8001bec <main+0xe2c>
					Set_Motor(0, 0);
 8001b80:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8001c10 <main+0xe50>
 8001b84:	2000      	movs	r0, #0
 8001b86:	f000 ff63 	bl	8002a50 <Set_Motor>
					Reset_R();
 8001b8a:	f000 fff1 	bl	8002b70 <Reset_R>
					R_limit = 0;
 8001b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c04 <main+0xe44>)
 8001b90:	2300      	movs	r3, #0
 8001b92:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_DONE;
 8001b94:	4a1c      	ldr	r2, [pc, #112]	@ (8001c08 <main+0xe48>)
 8001b96:	230c      	movs	r3, #12
 8001b98:	7013      	strb	r3, [r2, #0]
				}
				break;
 8001b9a:	e027      	b.n	8001bec <main+0xe2c>

			case CALIB_DONE:
				Cal_side = 0;
 8001b9c:	4a18      	ldr	r2, [pc, #96]	@ (8001c00 <main+0xe40>)
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	7013      	strb	r3, [r2, #0]
				State = 0;
 8001ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c14 <main+0xe54>)
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	7013      	strb	r3, [r2, #0]
				P_limit = 0;
 8001ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c18 <main+0xe58>)
 8001baa:	2300      	movs	r3, #0
 8001bac:	7013      	strb	r3, [r2, #0]
				R_limit = 0;
 8001bae:	4a15      	ldr	r2, [pc, #84]	@ (8001c04 <main+0xe44>)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	7013      	strb	r3, [r2, #0]
				calibState = CALIB_IDLE;
 8001bb4:	4a14      	ldr	r2, [pc, #80]	@ (8001c08 <main+0xe48>)
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	7013      	strb	r3, [r2, #0]
				break;
 8001bba:	e01a      	b.n	8001bf2 <main+0xe32>
				break;
 8001bbc:	bf00      	nop
 8001bbe:	f7ff b95b 	b.w	8000e78 <main+0xb8>
				break;
 8001bc2:	bf00      	nop
 8001bc4:	f7ff b958 	b.w	8000e78 <main+0xb8>
				break;
 8001bc8:	bf00      	nop
 8001bca:	f7ff b955 	b.w	8000e78 <main+0xb8>
				break;
 8001bce:	bf00      	nop
 8001bd0:	f7ff b952 	b.w	8000e78 <main+0xb8>
				break;
 8001bd4:	bf00      	nop
 8001bd6:	f7ff b94f 	b.w	8000e78 <main+0xb8>
				break;
 8001bda:	bf00      	nop
 8001bdc:	f7ff b94c 	b.w	8000e78 <main+0xb8>
				break;
 8001be0:	bf00      	nop
 8001be2:	f7ff b949 	b.w	8000e78 <main+0xb8>
				break;
 8001be6:	bf00      	nop
 8001be8:	f7ff b946 	b.w	8000e78 <main+0xb8>
				break;
 8001bec:	bf00      	nop
 8001bee:	f7ff b943 	b.w	8000e78 <main+0xb8>
  {
 8001bf2:	f7ff b941 	b.w	8000e78 <main+0xb8>
 8001bf6:	bf00      	nop
 8001bf8:	20000358 	.word	0x20000358
 8001bfc:	000186a1 	.word	0x000186a1
 8001c00:	20000289 	.word	0x20000289
 8001c04:	20000355 	.word	0x20000355
 8001c08:	20000356 	.word	0x20000356
 8001c0c:	48000400 	.word	0x48000400
 8001c10:	00000000 	.word	0x00000000
 8001c14:	20000288 	.word	0x20000288
 8001c18:	20000354 	.word	0x20000354

08001c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b094      	sub	sp, #80	@ 0x50
 8001c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c22:	f107 0318 	add.w	r3, r7, #24
 8001c26:	2238      	movs	r2, #56	@ 0x38
 8001c28:	2100      	movs	r1, #0
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f004 fd46 	bl	80066bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f001 fd7e 	bl	8003740 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c44:	2302      	movs	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c4e:	2340      	movs	r3, #64	@ 0x40
 8001c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c52:	2302      	movs	r3, #2
 8001c54:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c56:	2302      	movs	r3, #2
 8001c58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001c5e:	2355      	movs	r3, #85	@ 0x55
 8001c60:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c62:	2302      	movs	r3, #2
 8001c64:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c66:	2302      	movs	r3, #2
 8001c68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c6e:	f107 0318 	add.w	r3, r7, #24
 8001c72:	4618      	mov	r0, r3
 8001c74:	f001 fe18 	bl	80038a8 <HAL_RCC_OscConfig>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c7e:	f000 ff99 	bl	8002bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c82:	230f      	movs	r3, #15
 8001c84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c86:	2303      	movs	r3, #3
 8001c88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	2104      	movs	r1, #4
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f002 f916 	bl	8003ecc <HAL_RCC_ClockConfig>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ca6:	f000 ff85 	bl	8002bb4 <Error_Handler>
  }
}
 8001caa:	bf00      	nop
 8001cac:	3750      	adds	r7, #80	@ 0x50
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08c      	sub	sp, #48	@ 0x30
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
 8001cc8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cca:	f107 030c 	add.w	r3, r7, #12
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd8:	463b      	mov	r3, r7
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ce2:	4b35      	ldr	r3, [pc, #212]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001ce4:	4a35      	ldr	r2, [pc, #212]	@ (8001dbc <MX_TIM1_Init+0x108>)
 8001ce6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001ce8:	4b33      	ldr	r3, [pc, #204]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001cea:	22a9      	movs	r2, #169	@ 0xa9
 8001cec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cee:	4b32      	ldr	r3, [pc, #200]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001cf4:	4b30      	ldr	r3, [pc, #192]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001cf6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cfa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d02:	4b2d      	ldr	r3, [pc, #180]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d08:	4b2b      	ldr	r3, [pc, #172]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001d0e:	482a      	ldr	r0, [pc, #168]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d10:	f002 fd74 	bl	80047fc <HAL_TIM_IC_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001d1a:	f000 ff4b 	bl	8002bb4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001d1e:	2304      	movs	r3, #4
 8001d20:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001d22:	2360      	movs	r3, #96	@ 0x60
 8001d24:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001d26:	2302      	movs	r3, #2
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	481f      	ldr	r0, [pc, #124]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d3a:	f003 fc05 	bl	8005548 <HAL_TIM_SlaveConfigSynchro>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001d44:	f000 ff36 	bl	8002bb4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d58:	f107 030c 	add.w	r3, r7, #12
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4815      	ldr	r0, [pc, #84]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d62:	f003 f92a 	bl	8004fba <HAL_TIM_IC_ConfigChannel>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001d6c:	f000 ff22 	bl	8002bb4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001d70:	2302      	movs	r3, #2
 8001d72:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d74:	2301      	movs	r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001d82:	f003 f91a 	bl	8004fba <HAL_TIM_IC_ConfigChannel>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001d8c:	f000 ff12 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <MX_TIM1_Init+0x104>)
 8001da2:	f004 fae5 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001dac:	f000 ff02 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001db0:	bf00      	nop
 8001db2:	3730      	adds	r7, #48	@ 0x30
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	2000002c 	.word	0x2000002c
 8001dbc:	40012c00 	.word	0x40012c00

08001dc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08c      	sub	sp, #48	@ 0x30
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001dc6:	f107 031c 	add.w	r3, r7, #28
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	60da      	str	r2, [r3, #12]
 8001dd4:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	463b      	mov	r3, r7
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dee:	4b33      	ldr	r3, [pc, #204]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001df0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001df4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001df6:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001df8:	22a9      	movs	r2, #169	@ 0xa9
 8001dfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfc:	4b2f      	ldr	r3, [pc, #188]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001e02:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e04:	f04f 32ff 	mov.w	r2, #4294967295
 8001e08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e10:	4b2a      	ldr	r3, [pc, #168]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001e16:	4829      	ldr	r0, [pc, #164]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e18:	f002 fcf0 	bl	80047fc <HAL_TIM_IC_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001e22:	f000 fec7 	bl	8002bb4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001e26:	2304      	movs	r3, #4
 8001e28:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001e2a:	2350      	movs	r3, #80	@ 0x50
 8001e2c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001e32:	2300      	movs	r3, #0
 8001e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001e3a:	f107 031c 	add.w	r3, r7, #28
 8001e3e:	4619      	mov	r1, r3
 8001e40:	481e      	ldr	r0, [pc, #120]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e42:	f003 fb81 	bl	8005548 <HAL_TIM_SlaveConfigSynchro>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001e4c:	f000 feb2 	bl	8002bb4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e54:	2301      	movs	r3, #1
 8001e56:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	2200      	movs	r2, #0
 8001e66:	4619      	mov	r1, r3
 8001e68:	4814      	ldr	r0, [pc, #80]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e6a:	f003 f8a6 	bl	8004fba <HAL_TIM_IC_ConfigChannel>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001e74:	f000 fe9e 	bl	8002bb4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	2204      	movs	r2, #4
 8001e86:	4619      	mov	r1, r3
 8001e88:	480c      	ldr	r0, [pc, #48]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001e8a:	f003 f896 	bl	8004fba <HAL_TIM_IC_ConfigChannel>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e94:	f000 fe8e 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ea0:	463b      	mov	r3, r7
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4805      	ldr	r0, [pc, #20]	@ (8001ebc <MX_TIM2_Init+0xfc>)
 8001ea6:	f004 fa63 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8001eb0:	f000 fe80 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eb4:	bf00      	nop
 8001eb6:	3730      	adds	r7, #48	@ 0x30
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000078 	.word	0x20000078

08001ec0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08c      	sub	sp, #48	@ 0x30
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	2224      	movs	r2, #36	@ 0x24
 8001ecc:	2100      	movs	r1, #0
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f004 fbf4 	bl	80066bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed4:	463b      	mov	r3, r7
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ede:	4b21      	ldr	r3, [pc, #132]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001ee0:	4a21      	ldr	r2, [pc, #132]	@ (8001f68 <MX_TIM3_Init+0xa8>)
 8001ee2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ee4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eea:	4b1e      	ldr	r3, [pc, #120]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001ef2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ef6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efe:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f04:	2303      	movs	r3, #3
 8001f06:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f28:	f107 030c 	add.w	r3, r7, #12
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	480d      	ldr	r0, [pc, #52]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001f30:	f002 fdc0 	bl	8004ab4 <HAL_TIM_Encoder_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001f3a:	f000 fe3b 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f46:	463b      	mov	r3, r7
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4806      	ldr	r0, [pc, #24]	@ (8001f64 <MX_TIM3_Init+0xa4>)
 8001f4c:	f004 fa10 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001f56:	f000 fe2d 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	3730      	adds	r7, #48	@ 0x30
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	200000c4 	.word	0x200000c4
 8001f68:	40000400 	.word	0x40000400

08001f6c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08c      	sub	sp, #48	@ 0x30
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2224      	movs	r2, #36	@ 0x24
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f004 fb9e 	bl	80066bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f80:	463b      	mov	r3, r7
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f8a:	4b21      	ldr	r3, [pc, #132]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001f8c:	4a21      	ldr	r2, [pc, #132]	@ (8002014 <MX_TIM4_Init+0xa8>)
 8001f8e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f90:	4b1f      	ldr	r3, [pc, #124]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f96:	4b1e      	ldr	r3, [pc, #120]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001f9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fa2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001faa:	4b19      	ldr	r3, [pc, #100]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	4619      	mov	r1, r3
 8001fda:	480d      	ldr	r0, [pc, #52]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001fdc:	f002 fd6a 	bl	8004ab4 <HAL_TIM_Encoder_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001fe6:	f000 fde5 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ff2:	463b      	mov	r3, r7
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4806      	ldr	r0, [pc, #24]	@ (8002010 <MX_TIM4_Init+0xa4>)
 8001ff8:	f004 f9ba 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002002:	f000 fdd7 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002006:	bf00      	nop
 8002008:	3730      	adds	r7, #48	@ 0x30
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000110 	.word	0x20000110
 8002014:	40000800 	.word	0x40000800

08002018 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b088      	sub	sp, #32
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201e:	f107 0310 	add.w	r3, r7, #16
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002036:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <MX_TIM5_Init+0x94>)
 8002038:	4a1d      	ldr	r2, [pc, #116]	@ (80020b0 <MX_TIM5_Init+0x98>)
 800203a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 800203c:	4b1b      	ldr	r3, [pc, #108]	@ (80020ac <MX_TIM5_Init+0x94>)
 800203e:	22a9      	movs	r2, #169	@ 0xa9
 8002040:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002042:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <MX_TIM5_Init+0x94>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002048:	4b18      	ldr	r3, [pc, #96]	@ (80020ac <MX_TIM5_Init+0x94>)
 800204a:	f04f 32ff 	mov.w	r2, #4294967295
 800204e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002050:	4b16      	ldr	r3, [pc, #88]	@ (80020ac <MX_TIM5_Init+0x94>)
 8002052:	2200      	movs	r2, #0
 8002054:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002056:	4b15      	ldr	r3, [pc, #84]	@ (80020ac <MX_TIM5_Init+0x94>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800205c:	4813      	ldr	r0, [pc, #76]	@ (80020ac <MX_TIM5_Init+0x94>)
 800205e:	f002 f919 	bl	8004294 <HAL_TIM_Base_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002068:	f000 fda4 	bl	8002bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002070:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002072:	f107 0310 	add.w	r3, r7, #16
 8002076:	4619      	mov	r1, r3
 8002078:	480c      	ldr	r0, [pc, #48]	@ (80020ac <MX_TIM5_Init+0x94>)
 800207a:	f003 f94f 	bl	800531c <HAL_TIM_ConfigClockSource>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002084:	f000 fd96 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	@ (80020ac <MX_TIM5_Init+0x94>)
 8002096:	f004 f96b 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80020a0:	f000 fd88 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020a4:	bf00      	nop
 80020a6:	3720      	adds	r7, #32
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	2000015c 	.word	0x2000015c
 80020b0:	40000c00 	.word	0x40000c00

080020b4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b09c      	sub	sp, #112	@ 0x70
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
 80020e4:	615a      	str	r2, [r3, #20]
 80020e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	2234      	movs	r2, #52	@ 0x34
 80020ec:	2100      	movs	r1, #0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f004 fae4 	bl	80066bc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80020f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002228 <MX_TIM8_Init+0x174>)
 80020f6:	4a4d      	ldr	r2, [pc, #308]	@ (800222c <MX_TIM8_Init+0x178>)
 80020f8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 80020fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002228 <MX_TIM8_Init+0x174>)
 80020fc:	22a9      	movs	r2, #169	@ 0xa9
 80020fe:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002100:	4b49      	ldr	r3, [pc, #292]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8002106:	4b48      	ldr	r3, [pc, #288]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002108:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800210c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210e:	4b46      	ldr	r3, [pc, #280]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002114:	4b44      	ldr	r3, [pc, #272]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002116:	2200      	movs	r2, #0
 8002118:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800211a:	4b43      	ldr	r3, [pc, #268]	@ (8002228 <MX_TIM8_Init+0x174>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002120:	4841      	ldr	r0, [pc, #260]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002122:	f002 f8b7 	bl	8004294 <HAL_TIM_Base_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800212c:	f000 fd42 	bl	8002bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002134:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002136:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800213a:	4619      	mov	r1, r3
 800213c:	483a      	ldr	r0, [pc, #232]	@ (8002228 <MX_TIM8_Init+0x174>)
 800213e:	f003 f8ed 	bl	800531c <HAL_TIM_ConfigClockSource>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8002148:	f000 fd34 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800214c:	4836      	ldr	r0, [pc, #216]	@ (8002228 <MX_TIM8_Init+0x174>)
 800214e:	f002 f9e1 	bl	8004514 <HAL_TIM_PWM_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8002158:	f000 fd2c 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215c:	2300      	movs	r3, #0
 800215e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002160:	2300      	movs	r3, #0
 8002162:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002168:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800216c:	4619      	mov	r1, r3
 800216e:	482e      	ldr	r0, [pc, #184]	@ (8002228 <MX_TIM8_Init+0x174>)
 8002170:	f004 f8fe 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800217a:	f000 fd1b 	bl	8002bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217e:	2360      	movs	r3, #96	@ 0x60
 8002180:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1999;
 8002182:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 8002186:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002188:	2300      	movs	r3, #0
 800218a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800218c:	2300      	movs	r3, #0
 800218e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002194:	2300      	movs	r3, #0
 8002196:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002198:	2300      	movs	r3, #0
 800219a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800219c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021a0:	2208      	movs	r2, #8
 80021a2:	4619      	mov	r1, r3
 80021a4:	4820      	ldr	r0, [pc, #128]	@ (8002228 <MX_TIM8_Init+0x174>)
 80021a6:	f002 ffa5 	bl	80050f4 <HAL_TIM_PWM_ConfigChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 80021b0:	f000 fd00 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021b4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021b8:	220c      	movs	r2, #12
 80021ba:	4619      	mov	r1, r3
 80021bc:	481a      	ldr	r0, [pc, #104]	@ (8002228 <MX_TIM8_Init+0x174>)
 80021be:	f002 ff99 	bl	80050f4 <HAL_TIM_PWM_ConfigChannel>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 80021c8:	f000 fcf4 	bl	8002bb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021e4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021fc:	2300      	movs	r3, #0
 80021fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002200:	2300      	movs	r3, #0
 8002202:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002204:	1d3b      	adds	r3, r7, #4
 8002206:	4619      	mov	r1, r3
 8002208:	4807      	ldr	r0, [pc, #28]	@ (8002228 <MX_TIM8_Init+0x174>)
 800220a:	f004 f947 	bl	800649c <HAL_TIMEx_ConfigBreakDeadTime>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8002214:	f000 fcce 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002218:	4803      	ldr	r0, [pc, #12]	@ (8002228 <MX_TIM8_Init+0x174>)
 800221a:	f000 fe33 	bl	8002e84 <HAL_TIM_MspPostInit>

}
 800221e:	bf00      	nop
 8002220:	3770      	adds	r7, #112	@ 0x70
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200001a8 	.word	0x200001a8
 800222c:	40013400 	.word	0x40013400

08002230 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b09c      	sub	sp, #112	@ 0x70
 8002234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002236:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002244:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002250:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
 8002260:	615a      	str	r2, [r3, #20]
 8002262:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2234      	movs	r2, #52	@ 0x34
 8002268:	2100      	movs	r1, #0
 800226a:	4618      	mov	r0, r3
 800226c:	f004 fa26 	bl	80066bc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002270:	4b3f      	ldr	r3, [pc, #252]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002272:	4a40      	ldr	r2, [pc, #256]	@ (8002374 <MX_TIM15_Init+0x144>)
 8002274:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8002276:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002278:	2200      	movs	r2, #0
 800227a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227c:	4b3c      	ldr	r3, [pc, #240]	@ (8002370 <MX_TIM15_Init+0x140>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002282:	4b3b      	ldr	r3, [pc, #236]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002284:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002288:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800228a:	4b39      	ldr	r3, [pc, #228]	@ (8002370 <MX_TIM15_Init+0x140>)
 800228c:	2200      	movs	r2, #0
 800228e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002290:	4b37      	ldr	r3, [pc, #220]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002292:	2200      	movs	r2, #0
 8002294:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002296:	4b36      	ldr	r3, [pc, #216]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800229c:	4834      	ldr	r0, [pc, #208]	@ (8002370 <MX_TIM15_Init+0x140>)
 800229e:	f001 fff9 	bl	8004294 <HAL_TIM_Base_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80022a8:	f000 fc84 	bl	8002bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022b0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80022b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80022b6:	4619      	mov	r1, r3
 80022b8:	482d      	ldr	r0, [pc, #180]	@ (8002370 <MX_TIM15_Init+0x140>)
 80022ba:	f003 f82f 	bl	800531c <HAL_TIM_ConfigClockSource>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80022c4:	f000 fc76 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80022c8:	4829      	ldr	r0, [pc, #164]	@ (8002370 <MX_TIM15_Init+0x140>)
 80022ca:	f002 f923 	bl	8004514 <HAL_TIM_PWM_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80022d4:	f000 fc6e 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022d8:	2300      	movs	r3, #0
 80022da:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022dc:	2300      	movs	r3, #0
 80022de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80022e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022e4:	4619      	mov	r1, r3
 80022e6:	4822      	ldr	r0, [pc, #136]	@ (8002370 <MX_TIM15_Init+0x140>)
 80022e8:	f004 f842 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 80022f2:	f000 fc5f 	bl	8002bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022f6:	2360      	movs	r3, #96	@ 0x60
 80022f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022fe:	2300      	movs	r3, #0
 8002300:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002302:	2300      	movs	r3, #0
 8002304:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800230a:	2300      	movs	r3, #0
 800230c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800230e:	2300      	movs	r3, #0
 8002310:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002312:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002316:	2200      	movs	r2, #0
 8002318:	4619      	mov	r1, r3
 800231a:	4815      	ldr	r0, [pc, #84]	@ (8002370 <MX_TIM15_Init+0x140>)
 800231c:	f002 feea 	bl	80050f4 <HAL_TIM_PWM_ConfigChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8002326:	f000 fc45 	bl	8002bb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800232e:	2300      	movs	r3, #0
 8002330:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800233e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002342:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002348:	2300      	movs	r3, #0
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	4619      	mov	r1, r3
 8002350:	4807      	ldr	r0, [pc, #28]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002352:	f004 f8a3 	bl	800649c <HAL_TIMEx_ConfigBreakDeadTime>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 800235c:	f000 fc2a 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002360:	4803      	ldr	r0, [pc, #12]	@ (8002370 <MX_TIM15_Init+0x140>)
 8002362:	f000 fd8f 	bl	8002e84 <HAL_TIM_MspPostInit>

}
 8002366:	bf00      	nop
 8002368:	3770      	adds	r7, #112	@ 0x70
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200001f4 	.word	0x200001f4
 8002374:	40014000 	.word	0x40014000

08002378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	@ 0x28
 800237c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
 800238c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	4b75      	ldr	r3, [pc, #468]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 8002390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002392:	4a74      	ldr	r2, [pc, #464]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 8002394:	f043 0304 	orr.w	r3, r3, #4
 8002398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239a:	4b72      	ldr	r3, [pc, #456]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023a6:	4b6f      	ldr	r3, [pc, #444]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023aa:	4a6e      	ldr	r2, [pc, #440]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023ac:	f043 0320 	orr.w	r3, r3, #32
 80023b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023b2:	4b6c      	ldr	r3, [pc, #432]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b6:	f003 0320 	and.w	r3, r3, #32
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023be:	4b69      	ldr	r3, [pc, #420]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c2:	4a68      	ldr	r2, [pc, #416]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ca:	4b66      	ldr	r3, [pc, #408]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d6:	4b63      	ldr	r3, [pc, #396]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023da:	4a62      	ldr	r2, [pc, #392]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023e2:	4b60      	ldr	r3, [pc, #384]	@ (8002564 <MX_GPIO_Init+0x1ec>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2120      	movs	r1, #32
 80023f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023f6:	f001 f973 	bl	80036e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	f44f 5183 	mov.w	r1, #4192	@ 0x1060
 8002400:	4859      	ldr	r0, [pc, #356]	@ (8002568 <MX_GPIO_Init+0x1f0>)
 8002402:	f001 f96d 	bl	80036e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002406:	230d      	movs	r3, #13
 8002408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800240a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800240e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	4619      	mov	r1, r3
 800241a:	4853      	ldr	r0, [pc, #332]	@ (8002568 <MX_GPIO_Init+0x1f0>)
 800241c:	f000 ffc6 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002420:	230c      	movs	r3, #12
 8002422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002424:	2302      	movs	r3, #2
 8002426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002430:	2307      	movs	r3, #7
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4619      	mov	r1, r3
 800243a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800243e:	f000 ffb5 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002442:	2320      	movs	r3, #32
 8002444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002446:	2301      	movs	r3, #1
 8002448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	2300      	movs	r3, #0
 8002450:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245c:	f000 ffa6 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 8002460:	f44f 5383 	mov.w	r3, #4192	@ 0x1060
 8002464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002466:	2301      	movs	r3, #1
 8002468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002472:	f107 0314 	add.w	r3, r7, #20
 8002476:	4619      	mov	r1, r3
 8002478:	483b      	ldr	r0, [pc, #236]	@ (8002568 <MX_GPIO_Init+0x1f0>)
 800247a:	f000 ff97 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11;
 800247e:	f640 0304 	movw	r3, #2052	@ 0x804
 8002482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002484:	2300      	movs	r3, #0
 8002486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002488:	2302      	movs	r3, #2
 800248a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	4619      	mov	r1, r3
 8002492:	4836      	ldr	r0, [pc, #216]	@ (800256c <MX_GPIO_Init+0x1f4>)
 8002494:	f000 ff8a 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002498:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800249c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800249e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80024a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024a4:	2302      	movs	r3, #2
 80024a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	482f      	ldr	r0, [pc, #188]	@ (800256c <MX_GPIO_Init+0x1f4>)
 80024b0:	f000 ff7c 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024c0:	2302      	movs	r3, #2
 80024c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4828      	ldr	r0, [pc, #160]	@ (800256c <MX_GPIO_Init+0x1f4>)
 80024cc:	f000 ff6e 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024ea:	f000 ff5f 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	4818      	ldr	r0, [pc, #96]	@ (8002568 <MX_GPIO_Init+0x1f0>)
 8002506:	f000 ff51 	bl	80033ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	2006      	movs	r0, #6
 8002510:	f000 ff17 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002514:	2006      	movs	r0, #6
 8002516:	f000 ff2e 	bl	8003376 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800251a:	2200      	movs	r2, #0
 800251c:	2100      	movs	r1, #0
 800251e:	2008      	movs	r0, #8
 8002520:	f000 ff0f 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002524:	2008      	movs	r0, #8
 8002526:	f000 ff26 	bl	8003376 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800252a:	2200      	movs	r2, #0
 800252c:	2100      	movs	r1, #0
 800252e:	2009      	movs	r0, #9
 8002530:	f000 ff07 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002534:	2009      	movs	r0, #9
 8002536:	f000 ff1e 	bl	8003376 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	2017      	movs	r0, #23
 8002540:	f000 feff 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002544:	2017      	movs	r0, #23
 8002546:	f000 ff16 	bl	8003376 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2100      	movs	r1, #0
 800254e:	2028      	movs	r0, #40	@ 0x28
 8002550:	f000 fef7 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002554:	2028      	movs	r0, #40	@ 0x28
 8002556:	f000 ff0e 	bl	8003376 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800255a:	bf00      	nop
 800255c:	3728      	adds	r7, #40	@ 0x28
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000
 8002568:	48000800 	.word	0x48000800
 800256c:	48000400 	.word	0x48000400

08002570 <map>:

/* USER CODE BEGIN 4 */
float map(float x, float in_min, float in_max, float out_min, float out_max) {
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	ed87 0a05 	vstr	s0, [r7, #20]
 800257a:	edc7 0a04 	vstr	s1, [r7, #16]
 800257e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002582:	edc7 1a02 	vstr	s3, [r7, #8]
 8002586:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800258a:	ed97 7a05 	vldr	s14, [r7, #20]
 800258e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002592:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002596:	edd7 6a01 	vldr	s13, [r7, #4]
 800259a:	edd7 7a02 	vldr	s15, [r7, #8]
 800259e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80025a2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80025a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80025aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80025ba:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80025be:	eeb0 0a67 	vmov.f32	s0, s15
 80025c2:	371c      	adds	r7, #28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <DWT_Init>:

void DWT_Init(void) {
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80025d0:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <DWT_Init+0x28>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4a07      	ldr	r2, [pc, #28]	@ (80025f4 <DWT_Init+0x28>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025da:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80025dc:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <DWT_Init+0x2c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a05      	ldr	r2, [pc, #20]	@ (80025f8 <DWT_Init+0x2c>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	6013      	str	r3, [r2, #0]
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	e000edf0 	.word	0xe000edf0
 80025f8:	e0001000 	.word	0xe0001000

080025fc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80025fc:	b480      	push	{r7}
 80025fe:	b087      	sub	sp, #28
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	80fb      	strh	r3, [r7, #6]
    static uint8_t state[3] = {0};  // 0 = waiting for rise, 1 = waiting for fall

    uint32_t now = DWT->CYCCNT;
 8002606:	4b34      	ldr	r3, [pc, #208]	@ (80026d8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	613b      	str	r3, [r7, #16]
    uint32_t idx;

    if (GPIO_Pin == GPIO_PIN_0) idx = 0;      // PC0
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d102      	bne.n	8002618 <HAL_GPIO_EXTI_Callback+0x1c>
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	e00a      	b.n	800262e <HAL_GPIO_EXTI_Callback+0x32>
    else if (GPIO_Pin == GPIO_PIN_2) idx = 1; // PC2
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	2b04      	cmp	r3, #4
 800261c:	d102      	bne.n	8002624 <HAL_GPIO_EXTI_Callback+0x28>
 800261e:	2301      	movs	r3, #1
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	e004      	b.n	800262e <HAL_GPIO_EXTI_Callback+0x32>
    else if (GPIO_Pin == GPIO_PIN_3) idx = 2; // PC3
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	2b08      	cmp	r3, #8
 8002628:	d14f      	bne.n	80026ca <HAL_GPIO_EXTI_Callback+0xce>
 800262a:	2302      	movs	r3, #2
 800262c:	617b      	str	r3, [r7, #20]
    else return;

    if (state[idx] == 0) {
 800262e:	4a2b      	ldr	r2, [pc, #172]	@ (80026dc <HAL_GPIO_EXTI_Callback+0xe0>)
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	4413      	add	r3, r2
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10a      	bne.n	8002650 <HAL_GPIO_EXTI_Callback+0x54>
        rise_time[idx] = now;
 800263a:	4929      	ldr	r1, [pc, #164]	@ (80026e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        state[idx] = 1;
 8002644:	4a25      	ldr	r2, [pc, #148]	@ (80026dc <HAL_GPIO_EXTI_Callback+0xe0>)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	4413      	add	r3, r2
 800264a:	2201      	movs	r2, #1
 800264c:	701a      	strb	r2, [r3, #0]
 800264e:	e027      	b.n	80026a0 <HAL_GPIO_EXTI_Callback+0xa4>
    } else {
        uint32_t delta = (now >= rise_time[idx])
 8002650:	4a23      	ldr	r2, [pc, #140]	@ (80026e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            ? (now - rise_time[idx])
            : (0xFFFFFFFF - rise_time[idx] + now);
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	429a      	cmp	r2, r3
 800265c:	d306      	bcc.n	800266c <HAL_GPIO_EXTI_Callback+0x70>
            ? (now - rise_time[idx])
 800265e:	4a20      	ldr	r2, [pc, #128]	@ (80026e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            : (0xFFFFFFFF - rise_time[idx] + now);
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	e006      	b.n	800267a <HAL_GPIO_EXTI_Callback+0x7e>
 800266c:	4a1c      	ldr	r2, [pc, #112]	@ (80026e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	3b01      	subs	r3, #1
        uint32_t delta = (now >= rise_time[idx])
 800267a:	60fb      	str	r3, [r7, #12]
        pulse_width_us[idx] = delta / (SystemCoreClock / 1000000);
 800267c:	4b19      	ldr	r3, [pc, #100]	@ (80026e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a19      	ldr	r2, [pc, #100]	@ (80026e8 <HAL_GPIO_EXTI_Callback+0xec>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	0c9b      	lsrs	r3, r3, #18
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	fbb2 f2f3 	udiv	r2, r2, r3
 800268e:	4917      	ldr	r1, [pc, #92]	@ (80026ec <HAL_GPIO_EXTI_Callback+0xf0>)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        state[idx] = 0;
 8002696:	4a11      	ldr	r2, [pc, #68]	@ (80026dc <HAL_GPIO_EXTI_Callback+0xe0>)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	4413      	add	r3, r2
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
    }

	if (GPIO_Pin == GPIO_PIN_12) {
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026a6:	d105      	bne.n	80026b4 <HAL_GPIO_EXTI_Callback+0xb8>
		P_limit += 1;
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	3301      	adds	r3, #1
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 80026b2:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_13) {
 80026b4:	88fb      	ldrh	r3, [r7, #6]
 80026b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026ba:	d107      	bne.n	80026cc <HAL_GPIO_EXTI_Callback+0xd0>
		R_limit += 1;
 80026bc:	4b0d      	ldr	r3, [pc, #52]	@ (80026f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	3301      	adds	r3, #1
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e000      	b.n	80026cc <HAL_GPIO_EXTI_Callback+0xd0>
    else return;
 80026ca:	bf00      	nop
	}
}
 80026cc:	371c      	adds	r7, #28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	e0001000 	.word	0xe0001000
 80026dc:	20000370 	.word	0x20000370
 80026e0:	20000270 	.word	0x20000270
 80026e4:	20000000 	.word	0x20000000
 80026e8:	431bde83 	.word	0x431bde83
 80026ec:	2000027c 	.word	0x2000027c
 80026f0:	20000354 	.word	0x20000354
 80026f4:	20000355 	.word	0x20000355

080026f8 <HAL_TIM_PeriodElapsedCallback>:

//MicroSecondTimer Implement
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80026f8:	b4b0      	push	{r4, r5, r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a08      	ldr	r2, [pc, #32]	@ (8002724 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d108      	bne.n	800271a <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 8002708:	4b07      	ldr	r3, [pc, #28]	@ (8002728 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	1e54      	subs	r4, r2, #1
 8002710:	f143 0500 	adc.w	r5, r3, #0
 8002714:	4b04      	ldr	r3, [pc, #16]	@ (8002728 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002716:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bcb0      	pop	{r4, r5, r7}
 8002722:	4770      	bx	lr
 8002724:	2000015c 	.word	0x2000015c
 8002728:	20000240 	.word	0x20000240

0800272c <micros>:
uint64_t micros() {
 800272c:	b4b0      	push	{r4, r5, r7}
 800272e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 8002730:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <micros+0x2c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	2200      	movs	r2, #0
 8002738:	4618      	mov	r0, r3
 800273a:	4611      	mov	r1, r2
 800273c:	4b07      	ldr	r3, [pc, #28]	@ (800275c <micros+0x30>)
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	1884      	adds	r4, r0, r2
 8002744:	eb41 0503 	adc.w	r5, r1, r3
 8002748:	4622      	mov	r2, r4
 800274a:	462b      	mov	r3, r5
}
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	bcb0      	pop	{r4, r5, r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	2000015c 	.word	0x2000015c
 800275c:	20000240 	.word	0x20000240

08002760 <Revolute_PosVel_Update>:

void Revolute_PosVel_Update() {
 8002760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002764:	b084      	sub	sp, #16
 8002766:	af00      	add	r7, sp, #0
	// Collect data
	Revolute_QEIdata.TimeStamp[NEW] = micros();
 8002768:	f7ff ffe0 	bl	800272c <micros>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	495f      	ldr	r1, [pc, #380]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002772:	e9c1 2302 	strd	r2, r3, [r1, #8]
	Revolute_QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim4);
 8002776:	4b5f      	ldr	r3, [pc, #380]	@ (80028f4 <Revolute_PosVel_Update+0x194>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	4a5c      	ldr	r2, [pc, #368]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800277e:	6013      	str	r3, [r2, #0]

	// Position within one turn
	Revolute_QEIdata.QEIPostion_1turn = Revolute_QEIdata.Position[NEW] % 16384;
 8002780:	4b5b      	ldr	r3, [pc, #364]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002790:	4b57      	ldr	r3, [pc, #348]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002792:	edc3 7a06 	vstr	s15, [r3, #24]

	// Calculate position difference
	int32_t diffPosition = Revolute_QEIdata.Position[NEW] - Revolute_QEIdata.Position[OLD];
 8002796:	4b56      	ldr	r3, [pc, #344]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b55      	ldr	r3, [pc, #340]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	60fb      	str	r3, [r7, #12]

	// Handle wrap-around
	if (diffPosition > (65536 / 2))
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027a8:	dd04      	ble.n	80027b4 <Revolute_PosVel_Update+0x54>
		diffPosition -= 65536;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	e007      	b.n	80027c4 <Revolute_PosVel_Update+0x64>
	else if (diffPosition < -(65536 / 2))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80027ba:	da03      	bge.n	80027c4 <Revolute_PosVel_Update+0x64>
		diffPosition += 65536;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80027c2:	60fb      	str	r3, [r7, #12]

	// Time difference in seconds
	float diffTime = (Revolute_QEIdata.TimeStamp[NEW] - Revolute_QEIdata.TimeStamp[OLD]) * 0.000001f;
 80027c4:	4b4a      	ldr	r3, [pc, #296]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80027c6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80027ca:	4b49      	ldr	r3, [pc, #292]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80027cc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80027d0:	ebb0 0a02 	subs.w	sl, r0, r2
 80027d4:	eb61 0b03 	sbc.w	fp, r1, r3
 80027d8:	4650      	mov	r0, sl
 80027da:	4659      	mov	r1, fp
 80027dc:	f7fe faaa 	bl	8000d34 <__aeabi_ul2f>
 80027e0:	ee07 0a10 	vmov	s14, r0
 80027e4:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80028f8 <Revolute_PosVel_Update+0x198>
 80027e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ec:	edc7 7a02 	vstr	s15, [r7, #8]
	if (diffTime == 0)
 80027f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80027f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80027f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027fc:	d06d      	beq.n	80028da <Revolute_PosVel_Update+0x17a>
		return;

	// Raw angular velocity in counts/sec
	float Vel_counts = (float) diffPosition / diffTime;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	ee07 3a90 	vmov	s15, r3
 8002804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002808:	ed97 7a02 	vldr	s14, [r7, #8]
 800280c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002810:	edc7 7a01 	vstr	s15, [r7, #4]

	// Raw angular acceleration in counts/sec
	Revolute_QEIdata.QEIAngularAcceleration = (Vel_counts - Revolute_QEIdata.QEIAngularVelocity) / diffTime;
 8002814:	4b36      	ldr	r3, [pc, #216]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002816:	edd3 7a07 	vldr	s15, [r3, #28]
 800281a:	ed97 7a01 	vldr	s14, [r7, #4]
 800281e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002822:	ed97 7a02 	vldr	s14, [r7, #8]
 8002826:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800282a:	4b31      	ldr	r3, [pc, #196]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800282c:	edc3 7a08 	vstr	s15, [r3, #32]

	// Store raw velocity
	Revolute_QEIdata.QEIAngularVelocity = Vel_counts;
 8002830:	4a2f      	ldr	r2, [pc, #188]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	61d3      	str	r3, [r2, #28]

	// Angular velocity in rad/s
	Revolute_QEIdata.AngularVelocity_rad = Vel_counts * (2.0f * M_PI / 16384.0f);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fd fe52 	bl	80004e0 <__aeabi_f2d>
 800283c:	a32a      	add	r3, pc, #168	@ (adr r3, 80028e8 <Revolute_PosVel_Update+0x188>)
 800283e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002842:	f7fd fea5 	bl	8000590 <__aeabi_dmul>
 8002846:	4602      	mov	r2, r0
 8002848:	460b      	mov	r3, r1
 800284a:	4610      	mov	r0, r2
 800284c:	4619      	mov	r1, r3
 800284e:	f7fe f959 	bl	8000b04 <__aeabi_d2f>
 8002852:	4603      	mov	r3, r0
 8002854:	4a26      	ldr	r2, [pc, #152]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002856:	6253      	str	r3, [r2, #36]	@ 0x24

	// Angular acceleration in rad/s
	Revolute_QEIdata.AngularAcceleration_rad = Revolute_QEIdata.QEIAngularAcceleration * (2.0f * M_PI / 16384.0f);
 8002858:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4618      	mov	r0, r3
 800285e:	f7fd fe3f 	bl	80004e0 <__aeabi_f2d>
 8002862:	a321      	add	r3, pc, #132	@ (adr r3, 80028e8 <Revolute_PosVel_Update+0x188>)
 8002864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002868:	f7fd fe92 	bl	8000590 <__aeabi_dmul>
 800286c:	4602      	mov	r2, r0
 800286e:	460b      	mov	r3, r1
 8002870:	4610      	mov	r0, r2
 8002872:	4619      	mov	r1, r3
 8002874:	f7fe f946 	bl	8000b04 <__aeabi_d2f>
 8002878:	4603      	mov	r3, r0
 800287a:	4a1d      	ldr	r2, [pc, #116]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800287c:	6293      	str	r3, [r2, #40]	@ 0x28

	// Absolute position update
	Revolute_QEIdata.AbsolutePosition += diffPosition;
 800287e:	4b1c      	ldr	r3, [pc, #112]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002880:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002884:	68f9      	ldr	r1, [r7, #12]
 8002886:	17c8      	asrs	r0, r1, #31
 8002888:	460c      	mov	r4, r1
 800288a:	4605      	mov	r5, r0
 800288c:	eb12 0804 	adds.w	r8, r2, r4
 8002890:	eb43 0905 	adc.w	r9, r3, r5
 8002894:	4b16      	ldr	r3, [pc, #88]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 8002896:	e9c3 890c 	strd	r8, r9, [r3, #48]	@ 0x30

	// Rad position
	Revolute_QEIdata.RadPosition = Revolute_QEIdata.AbsolutePosition * (2.0f * M_PI / 16384.0f);
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 800289c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80028a0:	4610      	mov	r0, r2
 80028a2:	4619      	mov	r1, r3
 80028a4:	f7fd fe46 	bl	8000534 <__aeabi_l2d>
 80028a8:	a30f      	add	r3, pc, #60	@ (adr r3, 80028e8 <Revolute_PosVel_Update+0x188>)
 80028aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ae:	f7fd fe6f 	bl	8000590 <__aeabi_dmul>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4610      	mov	r0, r2
 80028b8:	4619      	mov	r1, r3
 80028ba:	f7fe f923 	bl	8000b04 <__aeabi_d2f>
 80028be:	4603      	mov	r3, r0
 80028c0:	4a0b      	ldr	r2, [pc, #44]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80028c2:	6393      	str	r3, [r2, #56]	@ 0x38

	// Store previous values
	Revolute_QEIdata.Position[OLD] = Revolute_QEIdata.Position[NEW];
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a09      	ldr	r2, [pc, #36]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80028ca:	6053      	str	r3, [r2, #4]
	Revolute_QEIdata.TimeStamp[OLD] = Revolute_QEIdata.TimeStamp[NEW];
 80028cc:	4b08      	ldr	r3, [pc, #32]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80028ce:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80028d2:	4907      	ldr	r1, [pc, #28]	@ (80028f0 <Revolute_PosVel_Update+0x190>)
 80028d4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80028d8:	e000      	b.n	80028dc <Revolute_PosVel_Update+0x17c>
		return;
 80028da:	bf00      	nop
}
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028e4:	f3af 8000 	nop.w
 80028e8:	54442d18 	.word	0x54442d18
 80028ec:	3f3921fb 	.word	0x3f3921fb
 80028f0:	20000298 	.word	0x20000298
 80028f4:	20000110 	.word	0x20000110
 80028f8:	358637bd 	.word	0x358637bd

080028fc <Prismatic_PosVel_Update>:

void Prismatic_PosVel_Update() {
 80028fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002900:	b084      	sub	sp, #16
 8002902:	af00      	add	r7, sp, #0
	// Collect data
	Prismatic_QEIdata.TimeStamp[NEW] = micros();
 8002904:	f7ff ff12 	bl	800272c <micros>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	494c      	ldr	r1, [pc, #304]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 800290e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	Prismatic_QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim3);
 8002912:	4b4c      	ldr	r3, [pc, #304]	@ (8002a44 <Prismatic_PosVel_Update+0x148>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	4a49      	ldr	r2, [pc, #292]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 800291a:	6013      	str	r3, [r2, #0]

	// Calculate position difference
	int32_t diffPosition = Prismatic_QEIdata.Position[NEW] - Prismatic_QEIdata.Position[OLD];
 800291c:	4b48      	ldr	r3, [pc, #288]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b47      	ldr	r3, [pc, #284]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	60fb      	str	r3, [r7, #12]

	// Handle wrap-around
	if (diffPosition > (65536 / 2))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800292e:	dd04      	ble.n	800293a <Prismatic_PosVel_Update+0x3e>
		diffPosition -= 65536;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	e007      	b.n	800294a <Prismatic_PosVel_Update+0x4e>
	else if (diffPosition < -(65536 / 2))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002940:	da03      	bge.n	800294a <Prismatic_PosVel_Update+0x4e>
		diffPosition += 65536;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002948:	60fb      	str	r3, [r7, #12]

	// Time difference in seconds
	float diffTime = (Prismatic_QEIdata.TimeStamp[NEW] - Prismatic_QEIdata.TimeStamp[OLD]) * 0.000001f;
 800294a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 800294c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002950:	4b3b      	ldr	r3, [pc, #236]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002952:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002956:	ebb0 0a02 	subs.w	sl, r0, r2
 800295a:	eb61 0b03 	sbc.w	fp, r1, r3
 800295e:	4650      	mov	r0, sl
 8002960:	4659      	mov	r1, fp
 8002962:	f7fe f9e7 	bl	8000d34 <__aeabi_ul2f>
 8002966:	ee07 0a10 	vmov	s14, r0
 800296a:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8002a48 <Prismatic_PosVel_Update+0x14c>
 800296e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002972:	edc7 7a02 	vstr	s15, [r7, #8]
	if (diffTime == 0)
 8002976:	edd7 7a02 	vldr	s15, [r7, #8]
 800297a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800297e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002982:	d057      	beq.n	8002a34 <Prismatic_PosVel_Update+0x138>
		return;

	// Raw angular velocity in counts/sec
	float Vel_counts = (float) diffPosition / diffTime;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	ee07 3a90 	vmov	s15, r3
 800298a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800298e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002992:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002996:	edc7 7a01 	vstr	s15, [r7, #4]

	// Raw angular acceleration in counts/sec
	Prismatic_QEIdata.QEIAcceleration = (Vel_counts - Prismatic_QEIdata.QEIVelocity) / diffTime;
 800299a:	4b29      	ldr	r3, [pc, #164]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 800299c:	edd3 7a06 	vldr	s15, [r3, #24]
 80029a0:	ed97 7a01 	vldr	s14, [r7, #4]
 80029a4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80029a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80029ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029b0:	4b23      	ldr	r3, [pc, #140]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029b2:	edc3 7a07 	vstr	s15, [r3, #28]

	// Store raw velocity
	Prismatic_QEIdata.QEIVelocity = Vel_counts;
 80029b6:	4a22      	ldr	r2, [pc, #136]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6193      	str	r3, [r2, #24]

	// Velocity in mm/s
	Prismatic_QEIdata.Velocity_mm = Vel_counts * (10.0f / 8192.0f);
 80029bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80029c0:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002a4c <Prismatic_PosVel_Update+0x150>
 80029c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029ca:	edc3 7a08 	vstr	s15, [r3, #32]

	// Acceleration in mm/s
	Prismatic_QEIdata.Acceleration_mm = Prismatic_QEIdata.QEIAcceleration * (10.0f / 8192.0f);
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80029d4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002a4c <Prismatic_PosVel_Update+0x150>
 80029d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029dc:	4b18      	ldr	r3, [pc, #96]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029de:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Absolute position update
	Prismatic_QEIdata.AbsolutePosition += diffPosition;
 80029e2:	4b17      	ldr	r3, [pc, #92]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029e4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80029e8:	68f9      	ldr	r1, [r7, #12]
 80029ea:	17c8      	asrs	r0, r1, #31
 80029ec:	460c      	mov	r4, r1
 80029ee:	4605      	mov	r5, r0
 80029f0:	eb12 0804 	adds.w	r8, r2, r4
 80029f4:	eb43 0905 	adc.w	r9, r3, r5
 80029f8:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 80029fa:	e9c3 890a 	strd	r8, r9, [r3, #40]	@ 0x28

	// mm position
	Prismatic_QEIdata.mmPosition = Prismatic_QEIdata.AbsolutePosition * (10.0f / 8192.0f);
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a00:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002a04:	4610      	mov	r0, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	f7fe f99c 	bl	8000d44 <__aeabi_l2f>
 8002a0c:	ee07 0a10 	vmov	s14, r0
 8002a10:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8002a4c <Prismatic_PosVel_Update+0x150>
 8002a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a18:	4b09      	ldr	r3, [pc, #36]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a1a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	// Store previous values
	Prismatic_QEIdata.Position[OLD] = Prismatic_QEIdata.Position[NEW];
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a24:	6053      	str	r3, [r2, #4]
	Prismatic_QEIdata.TimeStamp[OLD] = Prismatic_QEIdata.TimeStamp[NEW];
 8002a26:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a28:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002a2c:	4904      	ldr	r1, [pc, #16]	@ (8002a40 <Prismatic_PosVel_Update+0x144>)
 8002a2e:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002a32:	e000      	b.n	8002a36 <Prismatic_PosVel_Update+0x13a>
		return;
 8002a34:	bf00      	nop
}
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a3e:	bf00      	nop
 8002a40:	200002d8 	.word	0x200002d8
 8002a44:	200000c4 	.word	0x200000c4
 8002a48:	358637bd 	.word	0x358637bd
 8002a4c:	3aa00000 	.word	0x3aa00000

08002a50 <Set_Motor>:

void Set_Motor(int motor_num,float speed){
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	ed87 0a00 	vstr	s0, [r7]
	if (speed > 100.0f)  speed = 100.0f;
 8002a5c:	edd7 7a00 	vldr	s15, [r7]
 8002a60:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002b50 <Set_Motor+0x100>
 8002a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	dd01      	ble.n	8002a72 <Set_Motor+0x22>
 8002a6e:	4b39      	ldr	r3, [pc, #228]	@ (8002b54 <Set_Motor+0x104>)
 8002a70:	603b      	str	r3, [r7, #0]
	if (speed < -100.0f) speed = -100.0f;
 8002a72:	edd7 7a00 	vldr	s15, [r7]
 8002a76:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002b58 <Set_Motor+0x108>
 8002a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a82:	d501      	bpl.n	8002a88 <Set_Motor+0x38>
 8002a84:	4b35      	ldr	r3, [pc, #212]	@ (8002b5c <Set_Motor+0x10c>)
 8002a86:	603b      	str	r3, [r7, #0]
	uint32_t pwm_value = (uint32_t) ((fabs(speed) * 2000) / 100);
 8002a88:	edd7 7a00 	vldr	s15, [r7]
 8002a8c:	eef0 7ae7 	vabs.f32	s15, s15
 8002a90:	ee17 0a90 	vmov	r0, s15
 8002a94:	f7fd fd24 	bl	80004e0 <__aeabi_f2d>
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	4b30      	ldr	r3, [pc, #192]	@ (8002b60 <Set_Motor+0x110>)
 8002a9e:	f7fd fd77 	bl	8000590 <__aeabi_dmul>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	4b2d      	ldr	r3, [pc, #180]	@ (8002b64 <Set_Motor+0x114>)
 8002ab0:	f7fd fe98 	bl	80007e4 <__aeabi_ddiv>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4619      	mov	r1, r3
 8002abc:	f7fe f802 	bl	8000ac4 <__aeabi_d2uiz>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60fb      	str	r3, [r7, #12]
	if(motor_num == 0){
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d11d      	bne.n	8002b06 <Set_Motor+0xb6>
		if (speed > 0) {
 8002aca:	edd7 7a00 	vldr	s15, [r7]
 8002ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	dd05      	ble.n	8002ae4 <Set_Motor+0x94>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8002ad8:	2201      	movs	r2, #1
 8002ada:	2120      	movs	r1, #32
 8002adc:	4822      	ldr	r0, [pc, #136]	@ (8002b68 <Set_Motor+0x118>)
 8002ade:	f000 fdff 	bl	80036e0 <HAL_GPIO_WritePin>
 8002ae2:	e00b      	b.n	8002afc <Set_Motor+0xac>
		} else if (speed < 0) {
 8002ae4:	edd7 7a00 	vldr	s15, [r7]
 8002ae8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af0:	d504      	bpl.n	8002afc <Set_Motor+0xac>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2120      	movs	r1, #32
 8002af6:	481c      	ldr	r0, [pc, #112]	@ (8002b68 <Set_Motor+0x118>)
 8002af8:	f000 fdf2 	bl	80036e0 <HAL_GPIO_WritePin>
		}
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, pwm_value);
 8002afc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b6c <Set_Motor+0x11c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	63da      	str	r2, [r3, #60]	@ 0x3c
		} else if (speed < 0) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
		}
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pwm_value);
	}
}
 8002b04:	e01f      	b.n	8002b46 <Set_Motor+0xf6>
	else if(motor_num == 1){
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d11c      	bne.n	8002b46 <Set_Motor+0xf6>
		if (speed > 0) {
 8002b0c:	edd7 7a00 	vldr	s15, [r7]
 8002b10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b18:	dd05      	ble.n	8002b26 <Set_Motor+0xd6>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2140      	movs	r1, #64	@ 0x40
 8002b1e:	4812      	ldr	r0, [pc, #72]	@ (8002b68 <Set_Motor+0x118>)
 8002b20:	f000 fdde 	bl	80036e0 <HAL_GPIO_WritePin>
 8002b24:	e00b      	b.n	8002b3e <Set_Motor+0xee>
		} else if (speed < 0) {
 8002b26:	edd7 7a00 	vldr	s15, [r7]
 8002b2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b32:	d504      	bpl.n	8002b3e <Set_Motor+0xee>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8002b34:	2201      	movs	r2, #1
 8002b36:	2140      	movs	r1, #64	@ 0x40
 8002b38:	480b      	ldr	r0, [pc, #44]	@ (8002b68 <Set_Motor+0x118>)
 8002b3a:	f000 fdd1 	bl	80036e0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pwm_value);
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <Set_Motor+0x11c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	42c80000 	.word	0x42c80000
 8002b54:	42c80000 	.word	0x42c80000
 8002b58:	c2c80000 	.word	0xc2c80000
 8002b5c:	c2c80000 	.word	0xc2c80000
 8002b60:	409f4000 	.word	0x409f4000
 8002b64:	40590000 	.word	0x40590000
 8002b68:	48000800 	.word	0x48000800
 8002b6c:	200001a8 	.word	0x200001a8

08002b70 <Reset_R>:

void Reset_R(){
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
	Revolute_QEIdata.AbsolutePosition = M_PI_2 / (2.0f * M_PI / 16384.0f);
 8002b74:	4905      	ldr	r1, [pc, #20]	@ (8002b8c <Reset_R+0x1c>)
 8002b76:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
//	Revolute_QEIdata.RadPosition = M_PI_2;
}
 8002b82:	bf00      	nop
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	20000298 	.word	0x20000298

08002b90 <Reset_P>:
void Reset_P(){
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
	Prismatic_QEIdata.AbsolutePosition = -2.00 / (10.0f / 8192.0f);
 8002b94:	4905      	ldr	r1, [pc, #20]	@ (8002bac <Reset_P+0x1c>)
 8002b96:	4a06      	ldr	r2, [pc, #24]	@ (8002bb0 <Reset_P+0x20>)
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
//	Prismatic_QEIdata.mmPosition = 0;
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	200002d8 	.word	0x200002d8
 8002bb0:	fffff99a 	.word	0xfffff99a

08002bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb8:	b672      	cpsid	i
}
 8002bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <Error_Handler+0x8>

08002bc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c04 <HAL_MspInit+0x44>)
 8002bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bca:	4a0e      	ldr	r2, [pc, #56]	@ (8002c04 <HAL_MspInit+0x44>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002c04 <HAL_MspInit+0x44>)
 8002bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	607b      	str	r3, [r7, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bde:	4b09      	ldr	r3, [pc, #36]	@ (8002c04 <HAL_MspInit+0x44>)
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	4a08      	ldr	r2, [pc, #32]	@ (8002c04 <HAL_MspInit+0x44>)
 8002be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_MspInit+0x44>)
 8002bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002bf6:	f000 fe47 	bl	8003888 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40021000 	.word	0x40021000

08002c08 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08c      	sub	sp, #48	@ 0x30
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a2e      	ldr	r2, [pc, #184]	@ (8002ce0 <HAL_TIM_IC_MspInit+0xd8>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d128      	bne.n	8002c7c <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c34:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c36:	4b2b      	ldr	r3, [pc, #172]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c42:	4b28      	ldr	r3, [pc, #160]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c46:	4a27      	ldr	r2, [pc, #156]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c66:	2300      	movs	r3, #0
 8002c68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6e:	f107 031c 	add.w	r3, r7, #28
 8002c72:	4619      	mov	r1, r3
 8002c74:	481c      	ldr	r0, [pc, #112]	@ (8002ce8 <HAL_TIM_IC_MspInit+0xe0>)
 8002c76:	f000 fb99 	bl	80033ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c7a:	e02d      	b.n	8002cd8 <HAL_TIM_IC_MspInit+0xd0>
  else if(htim_ic->Instance==TIM2)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c84:	d128      	bne.n	8002cd8 <HAL_TIM_IC_MspInit+0xd0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c86:	4b17      	ldr	r3, [pc, #92]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8a:	4a16      	ldr	r2, [pc, #88]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c92:	4b14      	ldr	r3, [pc, #80]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca2:	4a10      	ldr	r2, [pc, #64]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002ca4:	f043 0301 	orr.w	r3, r3, #1
 8002ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002caa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce4 <HAL_TIM_IC_MspInit+0xdc>)
 8002cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cba:	2302      	movs	r3, #2
 8002cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cca:	f107 031c 	add.w	r3, r7, #28
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cd4:	f000 fb6a 	bl	80033ac <HAL_GPIO_Init>
}
 8002cd8:	bf00      	nop
 8002cda:	3730      	adds	r7, #48	@ 0x30
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40012c00 	.word	0x40012c00
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	48000800 	.word	0x48000800

08002cec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08c      	sub	sp, #48	@ 0x30
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 031c 	add.w	r3, r7, #28
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a33      	ldr	r2, [pc, #204]	@ (8002dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d128      	bne.n	8002d60 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d0e:	4b33      	ldr	r3, [pc, #204]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d12:	4a32      	ldr	r2, [pc, #200]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d14:	f043 0302 	orr.w	r3, r3, #2
 8002d18:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d1a:	4b30      	ldr	r3, [pc, #192]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	61bb      	str	r3, [r7, #24]
 8002d24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d26:	4b2d      	ldr	r3, [pc, #180]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d2c:	f043 0302 	orr.w	r3, r3, #2
 8002d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d32:	4b2a      	ldr	r3, [pc, #168]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002d3e:	2330      	movs	r3, #48	@ 0x30
 8002d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d52:	f107 031c 	add.w	r3, r7, #28
 8002d56:	4619      	mov	r1, r3
 8002d58:	4821      	ldr	r0, [pc, #132]	@ (8002de0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002d5a:	f000 fb27 	bl	80033ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002d5e:	e036      	b.n	8002dce <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	@ (8002de4 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d131      	bne.n	8002dce <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d70:	f043 0304 	orr.w	r3, r3, #4
 8002d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d76:	4b19      	ldr	r3, [pc, #100]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d82:	4b16      	ldr	r3, [pc, #88]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d86:	4a15      	ldr	r2, [pc, #84]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d8e:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002d9a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da0:	2302      	movs	r3, #2
 8002da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da8:	2300      	movs	r3, #0
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002dac:	230a      	movs	r3, #10
 8002dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db0:	f107 031c 	add.w	r3, r7, #28
 8002db4:	4619      	mov	r1, r3
 8002db6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dba:	f000 faf7 	bl	80033ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	201e      	movs	r0, #30
 8002dc4:	f000 fabd 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002dc8:	201e      	movs	r0, #30
 8002dca:	f000 fad4 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 8002dce:	bf00      	nop
 8002dd0:	3730      	adds	r7, #48	@ 0x30
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40000400 	.word	0x40000400
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	48000400 	.word	0x48000400
 8002de4:	40000800 	.word	0x40000800

08002de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a1f      	ldr	r2, [pc, #124]	@ (8002e74 <HAL_TIM_Base_MspInit+0x8c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d114      	bne.n	8002e24 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e00:	f043 0308 	orr.w	r3, r3, #8
 8002e04:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e06:	4b1c      	ldr	r3, [pc, #112]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	697b      	ldr	r3, [r7, #20]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2100      	movs	r1, #0
 8002e16:	2032      	movs	r0, #50	@ 0x32
 8002e18:	f000 fa93 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002e1c:	2032      	movs	r0, #50	@ 0x32
 8002e1e:	f000 faaa 	bl	8003376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002e22:	e022      	b.n	8002e6a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a14      	ldr	r2, [pc, #80]	@ (8002e7c <HAL_TIM_Base_MspInit+0x94>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d10c      	bne.n	8002e48 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e32:	4a11      	ldr	r2, [pc, #68]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e38:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e42:	613b      	str	r3, [r7, #16]
 8002e44:	693b      	ldr	r3, [r7, #16]
}
 8002e46:	e010      	b.n	8002e6a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM15)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e80 <HAL_TIM_Base_MspInit+0x98>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d10b      	bne.n	8002e6a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_TIM_Base_MspInit+0x90>)
 8002e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
}
 8002e6a:	bf00      	nop
 8002e6c:	3718      	adds	r7, #24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40000c00 	.word	0x40000c00
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40013400 	.word	0x40013400
 8002e80:	40014000 	.word	0x40014000

08002e84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08a      	sub	sp, #40	@ 0x28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 0314 	add.w	r3, r7, #20
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a23      	ldr	r2, [pc, #140]	@ (8002f30 <HAL_TIM_MspPostInit+0xac>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d11d      	bne.n	8002ee2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ea6:	4b23      	ldr	r3, [pc, #140]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a22      	ldr	r2, [pc, #136]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002eac:	f043 0304 	orr.w	r3, r3, #4
 8002eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb2:	4b20      	ldr	r3, [pc, #128]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ebe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002ed0:	2304      	movs	r3, #4
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4817      	ldr	r0, [pc, #92]	@ (8002f38 <HAL_TIM_MspPostInit+0xb4>)
 8002edc:	f000 fa66 	bl	80033ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002ee0:	e021      	b.n	8002f26 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM15)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a15      	ldr	r2, [pc, #84]	@ (8002f3c <HAL_TIM_MspPostInit+0xb8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d11c      	bne.n	8002f26 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eec:	4b11      	ldr	r3, [pc, #68]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef0:	4a10      	ldr	r2, [pc, #64]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002ef2:	f043 0302 	orr.w	r3, r3, #2
 8002ef6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ef8:	4b0e      	ldr	r3, [pc, #56]	@ (8002f34 <HAL_TIM_MspPostInit+0xb0>)
 8002efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002f04:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f12:	2300      	movs	r3, #0
 8002f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8002f16:	2301      	movs	r3, #1
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1a:	f107 0314 	add.w	r3, r7, #20
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4807      	ldr	r0, [pc, #28]	@ (8002f40 <HAL_TIM_MspPostInit+0xbc>)
 8002f22:	f000 fa43 	bl	80033ac <HAL_GPIO_Init>
}
 8002f26:	bf00      	nop
 8002f28:	3728      	adds	r7, #40	@ 0x28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40013400 	.word	0x40013400
 8002f34:	40021000 	.word	0x40021000
 8002f38:	48000800 	.word	0x48000800
 8002f3c:	40014000 	.word	0x40014000
 8002f40:	48000400 	.word	0x48000400

08002f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <NMI_Handler+0x4>

08002f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <HardFault_Handler+0x4>

08002f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <MemManage_Handler+0x4>

08002f5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f60:	bf00      	nop
 8002f62:	e7fd      	b.n	8002f60 <BusFault_Handler+0x4>

08002f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f68:	bf00      	nop
 8002f6a:	e7fd      	b.n	8002f68 <UsageFault_Handler+0x4>

08002f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f9a:	f000 f8d9 	bl	8003150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002fa6:	2001      	movs	r0, #1
 8002fa8:	f000 fbb2 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002fac:	bf00      	nop
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002fb4:	2004      	movs	r0, #4
 8002fb6:	f000 fbab 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002fc2:	2008      	movs	r0, #8
 8002fc4:	f000 fba4 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002fc8:	bf00      	nop
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002fd0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002fd4:	f000 fb9c 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002fd8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002fdc:	f000 fb98 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002fe0:	bf00      	nop
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fe8:	4802      	ldr	r0, [pc, #8]	@ (8002ff4 <TIM4_IRQHandler+0x10>)
 8002fea:	f001 fe97 	bl	8004d1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000110 	.word	0x20000110

08002ff8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002ffc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003000:	f000 fb86 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003004:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003008:	f000 fb82 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800300c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003010:	f000 fb7e 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003014:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003018:	f000 fb7a 	bl	8003710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}

08003020 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003024:	4802      	ldr	r0, [pc, #8]	@ (8003030 <TIM5_IRQHandler+0x10>)
 8003026:	f001 fe79 	bl	8004d1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	2000015c 	.word	0x2000015c

08003034 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003038:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <SystemInit+0x20>)
 800303a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800303e:	4a05      	ldr	r2, [pc, #20]	@ (8003054 <SystemInit+0x20>)
 8003040:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003044:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003048:	bf00      	nop
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	e000ed00 	.word	0xe000ed00

08003058 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003058:	480d      	ldr	r0, [pc, #52]	@ (8003090 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800305a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800305c:	f7ff ffea 	bl	8003034 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003060:	480c      	ldr	r0, [pc, #48]	@ (8003094 <LoopForever+0x6>)
  ldr r1, =_edata
 8003062:	490d      	ldr	r1, [pc, #52]	@ (8003098 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003064:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <LoopForever+0xe>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003068:	e002      	b.n	8003070 <LoopCopyDataInit>

0800306a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800306a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800306c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800306e:	3304      	adds	r3, #4

08003070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003074:	d3f9      	bcc.n	800306a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003076:	4a0a      	ldr	r2, [pc, #40]	@ (80030a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003078:	4c0a      	ldr	r4, [pc, #40]	@ (80030a4 <LoopForever+0x16>)
  movs r3, #0
 800307a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800307c:	e001      	b.n	8003082 <LoopFillZerobss>

0800307e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800307e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003080:	3204      	adds	r2, #4

08003082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003084:	d3fb      	bcc.n	800307e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003086:	f003 fb21 	bl	80066cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800308a:	f7fd fe99 	bl	8000dc0 <main>

0800308e <LoopForever>:

LoopForever:
    b LoopForever
 800308e:	e7fe      	b.n	800308e <LoopForever>
  ldr   r0, =_estack
 8003090:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003098:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800309c:	08007610 	.word	0x08007610
  ldr r2, =_sbss
 80030a0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80030a4:	20000378 	.word	0x20000378

080030a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030a8:	e7fe      	b.n	80030a8 <ADC1_2_IRQHandler>

080030aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b4:	2003      	movs	r0, #3
 80030b6:	f000 f939 	bl	800332c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030ba:	2000      	movs	r0, #0
 80030bc:	f000 f80e 	bl	80030dc <HAL_InitTick>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	71fb      	strb	r3, [r7, #7]
 80030ca:	e001      	b.n	80030d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030cc:	f7ff fd78 	bl	8002bc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030d0:	79fb      	ldrb	r3, [r7, #7]

}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80030e8:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <HAL_InitTick+0x68>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d022      	beq.n	8003136 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80030f0:	4b15      	ldr	r3, [pc, #84]	@ (8003148 <HAL_InitTick+0x6c>)
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	4b13      	ldr	r3, [pc, #76]	@ (8003144 <HAL_InitTick+0x68>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80030fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003100:	fbb2 f3f3 	udiv	r3, r2, r3
 8003104:	4618      	mov	r0, r3
 8003106:	f000 f944 	bl	8003392 <HAL_SYSTICK_Config>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10f      	bne.n	8003130 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b0f      	cmp	r3, #15
 8003114:	d809      	bhi.n	800312a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003116:	2200      	movs	r2, #0
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	f04f 30ff 	mov.w	r0, #4294967295
 800311e:	f000 f910 	bl	8003342 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003122:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <HAL_InitTick+0x70>)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6013      	str	r3, [r2, #0]
 8003128:	e007      	b.n	800313a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	e004      	b.n	800313a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
 8003134:	e001      	b.n	800313a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800313a:	7bfb      	ldrb	r3, [r7, #15]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	20000008 	.word	0x20000008
 8003148:	20000000 	.word	0x20000000
 800314c:	20000004 	.word	0x20000004

08003150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003154:	4b05      	ldr	r3, [pc, #20]	@ (800316c <HAL_IncTick+0x1c>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b05      	ldr	r3, [pc, #20]	@ (8003170 <HAL_IncTick+0x20>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4413      	add	r3, r2
 800315e:	4a03      	ldr	r2, [pc, #12]	@ (800316c <HAL_IncTick+0x1c>)
 8003160:	6013      	str	r3, [r2, #0]
}
 8003162:	bf00      	nop
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	20000374 	.word	0x20000374
 8003170:	20000008 	.word	0x20000008

08003174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  return uwTick;
 8003178:	4b03      	ldr	r3, [pc, #12]	@ (8003188 <HAL_GetTick+0x14>)
 800317a:	681b      	ldr	r3, [r3, #0]
}
 800317c:	4618      	mov	r0, r3
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	20000374 	.word	0x20000374

0800318c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800319c:	4b0c      	ldr	r3, [pc, #48]	@ (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031a8:	4013      	ands	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031be:	4a04      	ldr	r2, [pc, #16]	@ (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	60d3      	str	r3, [r2, #12]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	e000ed00 	.word	0xe000ed00

080031d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d8:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <__NVIC_GetPriorityGrouping+0x18>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	f003 0307 	and.w	r3, r3, #7
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	db0b      	blt.n	800321a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	f003 021f 	and.w	r2, r3, #31
 8003208:	4907      	ldr	r1, [pc, #28]	@ (8003228 <__NVIC_EnableIRQ+0x38>)
 800320a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	2001      	movs	r0, #1
 8003212:	fa00 f202 	lsl.w	r2, r0, r2
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000e100 	.word	0xe000e100

0800322c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	6039      	str	r1, [r7, #0]
 8003236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323c:	2b00      	cmp	r3, #0
 800323e:	db0a      	blt.n	8003256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	b2da      	uxtb	r2, r3
 8003244:	490c      	ldr	r1, [pc, #48]	@ (8003278 <__NVIC_SetPriority+0x4c>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	0112      	lsls	r2, r2, #4
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	440b      	add	r3, r1
 8003250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003254:	e00a      	b.n	800326c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	b2da      	uxtb	r2, r3
 800325a:	4908      	ldr	r1, [pc, #32]	@ (800327c <__NVIC_SetPriority+0x50>)
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	3b04      	subs	r3, #4
 8003264:	0112      	lsls	r2, r2, #4
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	440b      	add	r3, r1
 800326a:	761a      	strb	r2, [r3, #24]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000e100 	.word	0xe000e100
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003280:	b480      	push	{r7}
 8003282:	b089      	sub	sp, #36	@ 0x24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f1c3 0307 	rsb	r3, r3, #7
 800329a:	2b04      	cmp	r3, #4
 800329c:	bf28      	it	cs
 800329e:	2304      	movcs	r3, #4
 80032a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3304      	adds	r3, #4
 80032a6:	2b06      	cmp	r3, #6
 80032a8:	d902      	bls.n	80032b0 <NVIC_EncodePriority+0x30>
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3b03      	subs	r3, #3
 80032ae:	e000      	b.n	80032b2 <NVIC_EncodePriority+0x32>
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b4:	f04f 32ff 	mov.w	r2, #4294967295
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43da      	mvns	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	401a      	ands	r2, r3
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c8:	f04f 31ff 	mov.w	r1, #4294967295
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	43d9      	mvns	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	4313      	orrs	r3, r2
         );
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3724      	adds	r7, #36	@ 0x24
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032f8:	d301      	bcc.n	80032fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00f      	b.n	800331e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003328 <SysTick_Config+0x40>)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3b01      	subs	r3, #1
 8003304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003306:	210f      	movs	r1, #15
 8003308:	f04f 30ff 	mov.w	r0, #4294967295
 800330c:	f7ff ff8e 	bl	800322c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003310:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <SysTick_Config+0x40>)
 8003312:	2200      	movs	r2, #0
 8003314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003316:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <SysTick_Config+0x40>)
 8003318:	2207      	movs	r2, #7
 800331a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	e000e010 	.word	0xe000e010

0800332c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff ff29 	bl	800318c <__NVIC_SetPriorityGrouping>
}
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b086      	sub	sp, #24
 8003346:	af00      	add	r7, sp, #0
 8003348:	4603      	mov	r3, r0
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003350:	f7ff ff40 	bl	80031d4 <__NVIC_GetPriorityGrouping>
 8003354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f7ff ff90 	bl	8003280 <NVIC_EncodePriority>
 8003360:	4602      	mov	r2, r0
 8003362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff5f 	bl	800322c <__NVIC_SetPriority>
}
 800336e:	bf00      	nop
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	4603      	mov	r3, r0
 800337e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff33 	bl	80031f0 <__NVIC_EnableIRQ>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff ffa4 	bl	80032e8 <SysTick_Config>
 80033a0:	4603      	mov	r3, r0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b087      	sub	sp, #28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80033ba:	e15a      	b.n	8003672 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	2101      	movs	r1, #1
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	fa01 f303 	lsl.w	r3, r1, r3
 80033c8:	4013      	ands	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f000 814c 	beq.w	800366c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d005      	beq.n	80033ec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d130      	bne.n	800344e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003422:	2201      	movs	r2, #1
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	091b      	lsrs	r3, r3, #4
 8003438:	f003 0201 	and.w	r2, r3, #1
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	2b03      	cmp	r3, #3
 8003458:	d017      	beq.n	800348a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	2203      	movs	r2, #3
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43db      	mvns	r3, r3
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4013      	ands	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	4313      	orrs	r3, r2
 8003482:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d123      	bne.n	80034de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	08da      	lsrs	r2, r3, #3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	3208      	adds	r2, #8
 800349e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	220f      	movs	r2, #15
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	43db      	mvns	r3, r3
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	4013      	ands	r3, r2
 80034b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	691a      	ldr	r2, [r3, #16]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	08da      	lsrs	r2, r3, #3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3208      	adds	r2, #8
 80034d8:	6939      	ldr	r1, [r7, #16]
 80034da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	2203      	movs	r2, #3
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4013      	ands	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 0203 	and.w	r2, r3, #3
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	fa02 f303 	lsl.w	r3, r2, r3
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800351a:	2b00      	cmp	r3, #0
 800351c:	f000 80a6 	beq.w	800366c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003520:	4b5b      	ldr	r3, [pc, #364]	@ (8003690 <HAL_GPIO_Init+0x2e4>)
 8003522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003524:	4a5a      	ldr	r2, [pc, #360]	@ (8003690 <HAL_GPIO_Init+0x2e4>)
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	6613      	str	r3, [r2, #96]	@ 0x60
 800352c:	4b58      	ldr	r3, [pc, #352]	@ (8003690 <HAL_GPIO_Init+0x2e4>)
 800352e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003538:	4a56      	ldr	r2, [pc, #344]	@ (8003694 <HAL_GPIO_Init+0x2e8>)
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	089b      	lsrs	r3, r3, #2
 800353e:	3302      	adds	r3, #2
 8003540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003544:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f003 0303 	and.w	r3, r3, #3
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	220f      	movs	r2, #15
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	4013      	ands	r3, r2
 800355a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003562:	d01f      	beq.n	80035a4 <HAL_GPIO_Init+0x1f8>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a4c      	ldr	r2, [pc, #304]	@ (8003698 <HAL_GPIO_Init+0x2ec>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d019      	beq.n	80035a0 <HAL_GPIO_Init+0x1f4>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a4b      	ldr	r2, [pc, #300]	@ (800369c <HAL_GPIO_Init+0x2f0>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d013      	beq.n	800359c <HAL_GPIO_Init+0x1f0>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a4a      	ldr	r2, [pc, #296]	@ (80036a0 <HAL_GPIO_Init+0x2f4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d00d      	beq.n	8003598 <HAL_GPIO_Init+0x1ec>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a49      	ldr	r2, [pc, #292]	@ (80036a4 <HAL_GPIO_Init+0x2f8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d007      	beq.n	8003594 <HAL_GPIO_Init+0x1e8>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a48      	ldr	r2, [pc, #288]	@ (80036a8 <HAL_GPIO_Init+0x2fc>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d101      	bne.n	8003590 <HAL_GPIO_Init+0x1e4>
 800358c:	2305      	movs	r3, #5
 800358e:	e00a      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 8003590:	2306      	movs	r3, #6
 8003592:	e008      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 8003594:	2304      	movs	r3, #4
 8003596:	e006      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 8003598:	2303      	movs	r3, #3
 800359a:	e004      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 800359c:	2302      	movs	r3, #2
 800359e:	e002      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 80035a0:	2301      	movs	r3, #1
 80035a2:	e000      	b.n	80035a6 <HAL_GPIO_Init+0x1fa>
 80035a4:	2300      	movs	r3, #0
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	f002 0203 	and.w	r2, r2, #3
 80035ac:	0092      	lsls	r2, r2, #2
 80035ae:	4093      	lsls	r3, r2
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035b6:	4937      	ldr	r1, [pc, #220]	@ (8003694 <HAL_GPIO_Init+0x2e8>)
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	089b      	lsrs	r3, r3, #2
 80035bc:	3302      	adds	r3, #2
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035c4:	4b39      	ldr	r3, [pc, #228]	@ (80036ac <HAL_GPIO_Init+0x300>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035e8:	4a30      	ldr	r2, [pc, #192]	@ (80036ac <HAL_GPIO_Init+0x300>)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035ee:	4b2f      	ldr	r3, [pc, #188]	@ (80036ac <HAL_GPIO_Init+0x300>)
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4013      	ands	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003612:	4a26      	ldr	r2, [pc, #152]	@ (80036ac <HAL_GPIO_Init+0x300>)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003618:	4b24      	ldr	r3, [pc, #144]	@ (80036ac <HAL_GPIO_Init+0x300>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	43db      	mvns	r3, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4013      	ands	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800363c:	4a1b      	ldr	r2, [pc, #108]	@ (80036ac <HAL_GPIO_Init+0x300>)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003642:	4b1a      	ldr	r3, [pc, #104]	@ (80036ac <HAL_GPIO_Init+0x300>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4313      	orrs	r3, r2
 8003664:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003666:	4a11      	ldr	r2, [pc, #68]	@ (80036ac <HAL_GPIO_Init+0x300>)
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	3301      	adds	r3, #1
 8003670:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	f47f ae9d 	bne.w	80033bc <HAL_GPIO_Init+0x10>
  }
}
 8003682:	bf00      	nop
 8003684:	bf00      	nop
 8003686:	371c      	adds	r7, #28
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	40021000 	.word	0x40021000
 8003694:	40010000 	.word	0x40010000
 8003698:	48000400 	.word	0x48000400
 800369c:	48000800 	.word	0x48000800
 80036a0:	48000c00 	.word	0x48000c00
 80036a4:	48001000 	.word	0x48001000
 80036a8:	48001400 	.word	0x48001400
 80036ac:	40010400 	.word	0x40010400

080036b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	887b      	ldrh	r3, [r7, #2]
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036c8:	2301      	movs	r3, #1
 80036ca:	73fb      	strb	r3, [r7, #15]
 80036cc:	e001      	b.n	80036d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	807b      	strh	r3, [r7, #2]
 80036ec:	4613      	mov	r3, r2
 80036ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036f0:	787b      	ldrb	r3, [r7, #1]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036f6:	887a      	ldrh	r2, [r7, #2]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036fc:	e002      	b.n	8003704 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036fe:	887a      	ldrh	r2, [r7, #2]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800371a:	4b08      	ldr	r3, [pc, #32]	@ (800373c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800371c:	695a      	ldr	r2, [r3, #20]
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	4013      	ands	r3, r2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d006      	beq.n	8003734 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003726:	4a05      	ldr	r2, [pc, #20]	@ (800373c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800372c:	88fb      	ldrh	r3, [r7, #6]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe ff64 	bl	80025fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003734:	bf00      	nop
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40010400 	.word	0x40010400

08003740 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d141      	bne.n	80037d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800374e:	4b4b      	ldr	r3, [pc, #300]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375a:	d131      	bne.n	80037c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800375c:	4b47      	ldr	r3, [pc, #284]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003762:	4a46      	ldr	r2, [pc, #280]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003768:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800376c:	4b43      	ldr	r3, [pc, #268]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003774:	4a41      	ldr	r2, [pc, #260]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800377c:	4b40      	ldr	r3, [pc, #256]	@ (8003880 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2232      	movs	r2, #50	@ 0x32
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	4a3f      	ldr	r2, [pc, #252]	@ (8003884 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003788:	fba2 2303 	umull	r2, r3, r2, r3
 800378c:	0c9b      	lsrs	r3, r3, #18
 800378e:	3301      	adds	r3, #1
 8003790:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003792:	e002      	b.n	800379a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3b01      	subs	r3, #1
 8003798:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800379a:	4b38      	ldr	r3, [pc, #224]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a6:	d102      	bne.n	80037ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f2      	bne.n	8003794 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ae:	4b33      	ldr	r3, [pc, #204]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ba:	d158      	bne.n	800386e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e057      	b.n	8003870 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037c0:	4b2e      	ldr	r3, [pc, #184]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c6:	4a2d      	ldr	r2, [pc, #180]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037d0:	e04d      	b.n	800386e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037d8:	d141      	bne.n	800385e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037da:	4b28      	ldr	r3, [pc, #160]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e6:	d131      	bne.n	800384c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037e8:	4b24      	ldr	r3, [pc, #144]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ee:	4a23      	ldr	r2, [pc, #140]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037f8:	4b20      	ldr	r3, [pc, #128]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003800:	4a1e      	ldr	r2, [pc, #120]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003802:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003806:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003808:	4b1d      	ldr	r3, [pc, #116]	@ (8003880 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2232      	movs	r2, #50	@ 0x32
 800380e:	fb02 f303 	mul.w	r3, r2, r3
 8003812:	4a1c      	ldr	r2, [pc, #112]	@ (8003884 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003814:	fba2 2303 	umull	r2, r3, r2, r3
 8003818:	0c9b      	lsrs	r3, r3, #18
 800381a:	3301      	adds	r3, #1
 800381c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800381e:	e002      	b.n	8003826 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3b01      	subs	r3, #1
 8003824:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003826:	4b15      	ldr	r3, [pc, #84]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800382e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003832:	d102      	bne.n	800383a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f2      	bne.n	8003820 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800383a:	4b10      	ldr	r3, [pc, #64]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003846:	d112      	bne.n	800386e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e011      	b.n	8003870 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800384c:	4b0b      	ldr	r3, [pc, #44]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800384e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003852:	4a0a      	ldr	r2, [pc, #40]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003858:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800385c:	e007      	b.n	800386e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800385e:	4b07      	ldr	r3, [pc, #28]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003866:	4a05      	ldr	r2, [pc, #20]	@ (800387c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003868:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800386c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	40007000 	.word	0x40007000
 8003880:	20000000 	.word	0x20000000
 8003884:	431bde83 	.word	0x431bde83

08003888 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003892:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003896:	6093      	str	r3, [r2, #8]
}
 8003898:	bf00      	nop
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40007000 	.word	0x40007000

080038a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e2fe      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d075      	beq.n	80039b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038c6:	4b97      	ldr	r3, [pc, #604]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038d0:	4b94      	ldr	r3, [pc, #592]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	2b0c      	cmp	r3, #12
 80038de:	d102      	bne.n	80038e6 <HAL_RCC_OscConfig+0x3e>
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d002      	beq.n	80038ec <HAL_RCC_OscConfig+0x44>
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d10b      	bne.n	8003904 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ec:	4b8d      	ldr	r3, [pc, #564]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d05b      	beq.n	80039b0 <HAL_RCC_OscConfig+0x108>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d157      	bne.n	80039b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e2d9      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800390c:	d106      	bne.n	800391c <HAL_RCC_OscConfig+0x74>
 800390e:	4b85      	ldr	r3, [pc, #532]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a84      	ldr	r2, [pc, #528]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	e01d      	b.n	8003958 <HAL_RCC_OscConfig+0xb0>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003924:	d10c      	bne.n	8003940 <HAL_RCC_OscConfig+0x98>
 8003926:	4b7f      	ldr	r3, [pc, #508]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a7e      	ldr	r2, [pc, #504]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 800392c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	4b7c      	ldr	r3, [pc, #496]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a7b      	ldr	r2, [pc, #492]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	e00b      	b.n	8003958 <HAL_RCC_OscConfig+0xb0>
 8003940:	4b78      	ldr	r3, [pc, #480]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a77      	ldr	r2, [pc, #476]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003946:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	4b75      	ldr	r3, [pc, #468]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a74      	ldr	r2, [pc, #464]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003952:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003956:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d013      	beq.n	8003988 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003960:	f7ff fc08 	bl	8003174 <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003968:	f7ff fc04 	bl	8003174 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b64      	cmp	r3, #100	@ 0x64
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e29e      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800397a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0f0      	beq.n	8003968 <HAL_RCC_OscConfig+0xc0>
 8003986:	e014      	b.n	80039b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003988:	f7ff fbf4 	bl	8003174 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003990:	f7ff fbf0 	bl	8003174 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e28a      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039a2:	4b60      	ldr	r3, [pc, #384]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1f0      	bne.n	8003990 <HAL_RCC_OscConfig+0xe8>
 80039ae:	e000      	b.n	80039b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d075      	beq.n	8003aaa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039be:	4b59      	ldr	r3, [pc, #356]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
 80039c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039c8:	4b56      	ldr	r3, [pc, #344]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	2b0c      	cmp	r3, #12
 80039d6:	d102      	bne.n	80039de <HAL_RCC_OscConfig+0x136>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d002      	beq.n	80039e4 <HAL_RCC_OscConfig+0x13c>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	d11f      	bne.n	8003a24 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d005      	beq.n	80039fc <HAL_RCC_OscConfig+0x154>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e25d      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fc:	4b49      	ldr	r3, [pc, #292]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	061b      	lsls	r3, r3, #24
 8003a0a:	4946      	ldr	r1, [pc, #280]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a10:	4b45      	ldr	r3, [pc, #276]	@ (8003b28 <HAL_RCC_OscConfig+0x280>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff fb61 	bl	80030dc <HAL_InitTick>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d043      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e249      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d023      	beq.n	8003a74 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a2c:	4b3d      	ldr	r3, [pc, #244]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a3c      	ldr	r2, [pc, #240]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7ff fb9c 	bl	8003174 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a40:	f7ff fb98 	bl	8003174 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e232      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a52:	4b34      	ldr	r3, [pc, #208]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0f0      	beq.n	8003a40 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a5e:	4b31      	ldr	r3, [pc, #196]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	061b      	lsls	r3, r3, #24
 8003a6c:	492d      	ldr	r1, [pc, #180]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	604b      	str	r3, [r1, #4]
 8003a72:	e01a      	b.n	8003aaa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a74:	4b2b      	ldr	r3, [pc, #172]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a2a      	ldr	r2, [pc, #168]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7ff fb78 	bl	8003174 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a88:	f7ff fb74 	bl	8003174 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e20e      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a9a:	4b22      	ldr	r3, [pc, #136]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x1e0>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d041      	beq.n	8003b3a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d01c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003abe:	4b19      	ldr	r3, [pc, #100]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003ac0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ac4:	4a17      	ldr	r2, [pc, #92]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ace:	f7ff fb51 	bl	8003174 <HAL_GetTick>
 8003ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad6:	f7ff fb4d 	bl	8003174 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e1e7      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0ef      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x22e>
 8003af6:	e020      	b.n	8003b3a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003af8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003afe:	4a09      	ldr	r2, [pc, #36]	@ (8003b24 <HAL_RCC_OscConfig+0x27c>)
 8003b00:	f023 0301 	bic.w	r3, r3, #1
 8003b04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b08:	f7ff fb34 	bl	8003174 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b0e:	e00d      	b.n	8003b2c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b10:	f7ff fb30 	bl	8003174 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d906      	bls.n	8003b2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e1ca      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
 8003b22:	bf00      	nop
 8003b24:	40021000 	.word	0x40021000
 8003b28:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b2c:	4b8c      	ldr	r3, [pc, #560]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1ea      	bne.n	8003b10 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 80a6 	beq.w	8003c94 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b4c:	4b84      	ldr	r3, [pc, #528]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d101      	bne.n	8003b5c <HAL_RCC_OscConfig+0x2b4>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x2b6>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00d      	beq.n	8003b7e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b62:	4b7f      	ldr	r3, [pc, #508]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b66:	4a7e      	ldr	r2, [pc, #504]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003b68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b6e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b7e:	4b79      	ldr	r3, [pc, #484]	@ (8003d64 <HAL_RCC_OscConfig+0x4bc>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d118      	bne.n	8003bbc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b8a:	4b76      	ldr	r3, [pc, #472]	@ (8003d64 <HAL_RCC_OscConfig+0x4bc>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a75      	ldr	r2, [pc, #468]	@ (8003d64 <HAL_RCC_OscConfig+0x4bc>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b96:	f7ff faed 	bl	8003174 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9e:	f7ff fae9 	bl	8003174 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e183      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bb0:	4b6c      	ldr	r3, [pc, #432]	@ (8003d64 <HAL_RCC_OscConfig+0x4bc>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d108      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x32e>
 8003bc4:	4b66      	ldr	r3, [pc, #408]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	4a65      	ldr	r2, [pc, #404]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bd4:	e024      	b.n	8003c20 <HAL_RCC_OscConfig+0x378>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d110      	bne.n	8003c00 <HAL_RCC_OscConfig+0x358>
 8003bde:	4b60      	ldr	r3, [pc, #384]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003be6:	f043 0304 	orr.w	r3, r3, #4
 8003bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bee:	4b5c      	ldr	r3, [pc, #368]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf4:	4a5a      	ldr	r2, [pc, #360]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003bf6:	f043 0301 	orr.w	r3, r3, #1
 8003bfa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bfe:	e00f      	b.n	8003c20 <HAL_RCC_OscConfig+0x378>
 8003c00:	4b57      	ldr	r3, [pc, #348]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c06:	4a56      	ldr	r2, [pc, #344]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c08:	f023 0301 	bic.w	r3, r3, #1
 8003c0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c10:	4b53      	ldr	r3, [pc, #332]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c16:	4a52      	ldr	r2, [pc, #328]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c18:	f023 0304 	bic.w	r3, r3, #4
 8003c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d016      	beq.n	8003c56 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c28:	f7ff faa4 	bl	8003174 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c30:	f7ff faa0 	bl	8003174 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e138      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c46:	4b46      	ldr	r3, [pc, #280]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ed      	beq.n	8003c30 <HAL_RCC_OscConfig+0x388>
 8003c54:	e015      	b.n	8003c82 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c56:	f7ff fa8d 	bl	8003174 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5e:	f7ff fa89 	bl	8003174 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e121      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c74:	4b3a      	ldr	r3, [pc, #232]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1ed      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c82:	7ffb      	ldrb	r3, [r7, #31]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d105      	bne.n	8003c94 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c88:	4b35      	ldr	r3, [pc, #212]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c8c:	4a34      	ldr	r2, [pc, #208]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c92:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0320 	and.w	r3, r3, #32
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d03c      	beq.n	8003d1a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01c      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cae:	4a2c      	ldr	r2, [pc, #176]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003cb0:	f043 0301 	orr.w	r3, r3, #1
 8003cb4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb8:	f7ff fa5c 	bl	8003174 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cc0:	f7ff fa58 	bl	8003174 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e0f2      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cd2:	4b23      	ldr	r3, [pc, #140]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003cd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0ef      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x418>
 8003ce0:	e01b      	b.n	8003d1a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003ce4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003cea:	f023 0301 	bic.w	r3, r3, #1
 8003cee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf2:	f7ff fa3f 	bl	8003174 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cfa:	f7ff fa3b 	bl	8003174 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e0d5      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d0c:	4b14      	ldr	r3, [pc, #80]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1ef      	bne.n	8003cfa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 80c9 	beq.w	8003eb6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d24:	4b0e      	ldr	r3, [pc, #56]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b0c      	cmp	r3, #12
 8003d2e:	f000 8083 	beq.w	8003e38 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d15e      	bne.n	8003df8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3a:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a08      	ldr	r2, [pc, #32]	@ (8003d60 <HAL_RCC_OscConfig+0x4b8>)
 8003d40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d46:	f7ff fa15 	bl	8003174 <HAL_GetTick>
 8003d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d4c:	e00c      	b.n	8003d68 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d4e:	f7ff fa11 	bl	8003174 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d905      	bls.n	8003d68 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e0ab      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d68:	4b55      	ldr	r3, [pc, #340]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1ec      	bne.n	8003d4e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d74:	4b52      	ldr	r3, [pc, #328]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	4b52      	ldr	r3, [pc, #328]	@ (8003ec4 <HAL_RCC_OscConfig+0x61c>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6a11      	ldr	r1, [r2, #32]
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d84:	3a01      	subs	r2, #1
 8003d86:	0112      	lsls	r2, r2, #4
 8003d88:	4311      	orrs	r1, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d8e:	0212      	lsls	r2, r2, #8
 8003d90:	4311      	orrs	r1, r2
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d96:	0852      	lsrs	r2, r2, #1
 8003d98:	3a01      	subs	r2, #1
 8003d9a:	0552      	lsls	r2, r2, #21
 8003d9c:	4311      	orrs	r1, r2
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003da2:	0852      	lsrs	r2, r2, #1
 8003da4:	3a01      	subs	r2, #1
 8003da6:	0652      	lsls	r2, r2, #25
 8003da8:	4311      	orrs	r1, r2
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003dae:	06d2      	lsls	r2, r2, #27
 8003db0:	430a      	orrs	r2, r1
 8003db2:	4943      	ldr	r1, [pc, #268]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db8:	4b41      	ldr	r3, [pc, #260]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a40      	ldr	r2, [pc, #256]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dc2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4a3d      	ldr	r2, [pc, #244]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd0:	f7ff f9d0 	bl	8003174 <HAL_GetTick>
 8003dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd8:	f7ff f9cc 	bl	8003174 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e066      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dea:	4b35      	ldr	r3, [pc, #212]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0f0      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x530>
 8003df6:	e05e      	b.n	8003eb6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df8:	4b31      	ldr	r3, [pc, #196]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a30      	ldr	r2, [pc, #192]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003dfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7ff f9b6 	bl	8003174 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0c:	f7ff f9b2 	bl	8003174 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e04c      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e1e:	4b28      	ldr	r3, [pc, #160]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e2a:	4b25      	ldr	r3, [pc, #148]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003e2c:	68da      	ldr	r2, [r3, #12]
 8003e2e:	4924      	ldr	r1, [pc, #144]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003e30:	4b25      	ldr	r3, [pc, #148]	@ (8003ec8 <HAL_RCC_OscConfig+0x620>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	60cb      	str	r3, [r1, #12]
 8003e36:	e03e      	b.n	8003eb6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e039      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e44:	4b1e      	ldr	r3, [pc, #120]	@ (8003ec0 <HAL_RCC_OscConfig+0x618>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f003 0203 	and.w	r2, r3, #3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d12c      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e62:	3b01      	subs	r3, #1
 8003e64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d123      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d11b      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e84:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d113      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e94:	085b      	lsrs	r3, r3, #1
 8003e96:	3b01      	subs	r3, #1
 8003e98:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d109      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea8:	085b      	lsrs	r3, r3, #1
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d001      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3720      	adds	r7, #32
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	019f800c 	.word	0x019f800c
 8003ec8:	feeefffc 	.word	0xfeeefffc

08003ecc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e11e      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ee4:	4b91      	ldr	r3, [pc, #580]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 030f 	and.w	r3, r3, #15
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d910      	bls.n	8003f14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef2:	4b8e      	ldr	r3, [pc, #568]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f023 020f 	bic.w	r2, r3, #15
 8003efa:	498c      	ldr	r1, [pc, #560]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b8a      	ldr	r3, [pc, #552]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 030f 	and.w	r3, r3, #15
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e106      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d073      	beq.n	8004008 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d129      	bne.n	8003f7c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f28:	4b81      	ldr	r3, [pc, #516]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0f4      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f38:	f000 f966 	bl	8004208 <RCC_GetSysClockFreqFromPLLSource>
 8003f3c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4a7c      	ldr	r2, [pc, #496]	@ (8004134 <HAL_RCC_ClockConfig+0x268>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d93f      	bls.n	8003fc6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f46:	4b7a      	ldr	r3, [pc, #488]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d033      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d12f      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f66:	4b72      	ldr	r3, [pc, #456]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f6e:	4a70      	ldr	r2, [pc, #448]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f74:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f76:	2380      	movs	r3, #128	@ 0x80
 8003f78:	617b      	str	r3, [r7, #20]
 8003f7a:	e024      	b.n	8003fc6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d107      	bne.n	8003f94 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f84:	4b6a      	ldr	r3, [pc, #424]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d109      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0c6      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f94:	4b66      	ldr	r3, [pc, #408]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e0be      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003fa4:	f000 f8ce 	bl	8004144 <HAL_RCC_GetSysClockFreq>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	4a61      	ldr	r2, [pc, #388]	@ (8004134 <HAL_RCC_ClockConfig+0x268>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d909      	bls.n	8003fc6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fb2:	4b5f      	ldr	r3, [pc, #380]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fba:	4a5d      	ldr	r2, [pc, #372]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003fbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fc0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003fc2:	2380      	movs	r3, #128	@ 0x80
 8003fc4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fc6:	4b5a      	ldr	r3, [pc, #360]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 0203 	bic.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4957      	ldr	r1, [pc, #348]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd8:	f7ff f8cc 	bl	8003174 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7ff f8c8 	bl	8003174 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e095      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 020c 	and.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	429a      	cmp	r2, r3
 8004006:	d1eb      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d023      	beq.n	800405c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d005      	beq.n	800402c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004020:	4b43      	ldr	r3, [pc, #268]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	4a42      	ldr	r2, [pc, #264]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004026:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800402a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d007      	beq.n	8004048 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004038:	4b3d      	ldr	r3, [pc, #244]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004040:	4a3b      	ldr	r2, [pc, #236]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004042:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004046:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004048:	4b39      	ldr	r3, [pc, #228]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	4936      	ldr	r1, [pc, #216]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004056:	4313      	orrs	r3, r2
 8004058:	608b      	str	r3, [r1, #8]
 800405a:	e008      	b.n	800406e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2b80      	cmp	r3, #128	@ 0x80
 8004060:	d105      	bne.n	800406e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004062:	4b33      	ldr	r3, [pc, #204]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	4a32      	ldr	r2, [pc, #200]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 8004068:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800406c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800406e:	4b2f      	ldr	r3, [pc, #188]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	429a      	cmp	r2, r3
 800407a:	d21d      	bcs.n	80040b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407c:	4b2b      	ldr	r3, [pc, #172]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f023 020f 	bic.w	r2, r3, #15
 8004084:	4929      	ldr	r1, [pc, #164]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	4313      	orrs	r3, r2
 800408a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800408c:	f7ff f872 	bl	8003174 <HAL_GetTick>
 8004090:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004092:	e00a      	b.n	80040aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004094:	f7ff f86e 	bl	8003174 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e03b      	b.n	8004122 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040aa:	4b20      	ldr	r3, [pc, #128]	@ (800412c <HAL_RCC_ClockConfig+0x260>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d1ed      	bne.n	8004094 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d008      	beq.n	80040d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4917      	ldr	r1, [pc, #92]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d009      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040e2:	4b13      	ldr	r3, [pc, #76]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	490f      	ldr	r1, [pc, #60]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040f6:	f000 f825 	bl	8004144 <HAL_RCC_GetSysClockFreq>
 80040fa:	4602      	mov	r2, r0
 80040fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004130 <HAL_RCC_ClockConfig+0x264>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	091b      	lsrs	r3, r3, #4
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	490c      	ldr	r1, [pc, #48]	@ (8004138 <HAL_RCC_ClockConfig+0x26c>)
 8004108:	5ccb      	ldrb	r3, [r1, r3]
 800410a:	f003 031f 	and.w	r3, r3, #31
 800410e:	fa22 f303 	lsr.w	r3, r2, r3
 8004112:	4a0a      	ldr	r2, [pc, #40]	@ (800413c <HAL_RCC_ClockConfig+0x270>)
 8004114:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004116:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <HAL_RCC_ClockConfig+0x274>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe ffde 	bl	80030dc <HAL_InitTick>
 8004120:	4603      	mov	r3, r0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3718      	adds	r7, #24
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	40022000 	.word	0x40022000
 8004130:	40021000 	.word	0x40021000
 8004134:	04c4b400 	.word	0x04c4b400
 8004138:	08007228 	.word	0x08007228
 800413c:	20000000 	.word	0x20000000
 8004140:	20000004 	.word	0x20000004

08004144 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004144:	b480      	push	{r7}
 8004146:	b087      	sub	sp, #28
 8004148:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800414a:	4b2c      	ldr	r3, [pc, #176]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
 8004152:	2b04      	cmp	r3, #4
 8004154:	d102      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004156:	4b2a      	ldr	r3, [pc, #168]	@ (8004200 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	e047      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800415c:	4b27      	ldr	r3, [pc, #156]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 030c 	and.w	r3, r3, #12
 8004164:	2b08      	cmp	r3, #8
 8004166:	d102      	bne.n	800416e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004168:	4b26      	ldr	r3, [pc, #152]	@ (8004204 <HAL_RCC_GetSysClockFreq+0xc0>)
 800416a:	613b      	str	r3, [r7, #16]
 800416c:	e03e      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800416e:	4b23      	ldr	r3, [pc, #140]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f003 030c 	and.w	r3, r3, #12
 8004176:	2b0c      	cmp	r3, #12
 8004178:	d136      	bne.n	80041e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800417a:	4b20      	ldr	r3, [pc, #128]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004184:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	3301      	adds	r3, #1
 8004190:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2b03      	cmp	r3, #3
 8004196:	d10c      	bne.n	80041b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004198:	4a1a      	ldr	r2, [pc, #104]	@ (8004204 <HAL_RCC_GetSysClockFreq+0xc0>)
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a0:	4a16      	ldr	r2, [pc, #88]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80041a2:	68d2      	ldr	r2, [r2, #12]
 80041a4:	0a12      	lsrs	r2, r2, #8
 80041a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041aa:	fb02 f303 	mul.w	r3, r2, r3
 80041ae:	617b      	str	r3, [r7, #20]
      break;
 80041b0:	e00c      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041b2:	4a13      	ldr	r2, [pc, #76]	@ (8004200 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	4a10      	ldr	r2, [pc, #64]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80041bc:	68d2      	ldr	r2, [r2, #12]
 80041be:	0a12      	lsrs	r2, r2, #8
 80041c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041c4:	fb02 f303 	mul.w	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
      break;
 80041ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041cc:	4b0b      	ldr	r3, [pc, #44]	@ (80041fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	0e5b      	lsrs	r3, r3, #25
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	3301      	adds	r3, #1
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	e001      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80041e8:	2300      	movs	r3, #0
 80041ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041ec:	693b      	ldr	r3, [r7, #16]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	371c      	adds	r7, #28
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40021000 	.word	0x40021000
 8004200:	00f42400 	.word	0x00f42400
 8004204:	016e3600 	.word	0x016e3600

08004208 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004208:	b480      	push	{r7}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420e:	4b1e      	ldr	r3, [pc, #120]	@ (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004218:	4b1b      	ldr	r3, [pc, #108]	@ (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	091b      	lsrs	r3, r3, #4
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	3301      	adds	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d10c      	bne.n	8004246 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800422c:	4a17      	ldr	r2, [pc, #92]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	4a14      	ldr	r2, [pc, #80]	@ (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004236:	68d2      	ldr	r2, [r2, #12]
 8004238:	0a12      	lsrs	r2, r2, #8
 800423a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	617b      	str	r3, [r7, #20]
    break;
 8004244:	e00c      	b.n	8004260 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004246:	4a12      	ldr	r2, [pc, #72]	@ (8004290 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	fbb2 f3f3 	udiv	r3, r2, r3
 800424e:	4a0e      	ldr	r2, [pc, #56]	@ (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004250:	68d2      	ldr	r2, [r2, #12]
 8004252:	0a12      	lsrs	r2, r2, #8
 8004254:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004258:	fb02 f303 	mul.w	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]
    break;
 800425e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004260:	4b09      	ldr	r3, [pc, #36]	@ (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	0e5b      	lsrs	r3, r3, #25
 8004266:	f003 0303 	and.w	r3, r3, #3
 800426a:	3301      	adds	r3, #1
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800427a:	687b      	ldr	r3, [r7, #4]
}
 800427c:	4618      	mov	r0, r3
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	40021000 	.word	0x40021000
 800428c:	016e3600 	.word	0x016e3600
 8004290:	00f42400 	.word	0x00f42400

08004294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e049      	b.n	800433a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d106      	bne.n	80042c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7fe fd94 	bl	8002de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3304      	adds	r3, #4
 80042d0:	4619      	mov	r1, r3
 80042d2:	4610      	mov	r0, r2
 80042d4:	f001 f9a2 	bl	800561c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b01      	cmp	r3, #1
 8004356:	d001      	beq.n	800435c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e04c      	b.n	80043f6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a26      	ldr	r2, [pc, #152]	@ (8004404 <HAL_TIM_Base_Start+0xc0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d022      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004376:	d01d      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a22      	ldr	r2, [pc, #136]	@ (8004408 <HAL_TIM_Base_Start+0xc4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d018      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a21      	ldr	r2, [pc, #132]	@ (800440c <HAL_TIM_Base_Start+0xc8>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d013      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a1f      	ldr	r2, [pc, #124]	@ (8004410 <HAL_TIM_Base_Start+0xcc>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d00e      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a1e      	ldr	r2, [pc, #120]	@ (8004414 <HAL_TIM_Base_Start+0xd0>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d009      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004418 <HAL_TIM_Base_Start+0xd4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d004      	beq.n	80043b4 <HAL_TIM_Base_Start+0x70>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a1b      	ldr	r2, [pc, #108]	@ (800441c <HAL_TIM_Base_Start+0xd8>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d115      	bne.n	80043e0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	4b19      	ldr	r3, [pc, #100]	@ (8004420 <HAL_TIM_Base_Start+0xdc>)
 80043bc:	4013      	ands	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2b06      	cmp	r3, #6
 80043c4:	d015      	beq.n	80043f2 <HAL_TIM_Base_Start+0xae>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043cc:	d011      	beq.n	80043f2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0201 	orr.w	r2, r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043de:	e008      	b.n	80043f2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	e000      	b.n	80043f4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	40012c00 	.word	0x40012c00
 8004408:	40000400 	.word	0x40000400
 800440c:	40000800 	.word	0x40000800
 8004410:	40000c00 	.word	0x40000c00
 8004414:	40013400 	.word	0x40013400
 8004418:	40014000 	.word	0x40014000
 800441c:	40015000 	.word	0x40015000
 8004420:	00010007 	.word	0x00010007

08004424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d001      	beq.n	800443c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e054      	b.n	80044e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0201 	orr.w	r2, r2, #1
 8004452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a26      	ldr	r2, [pc, #152]	@ (80044f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d022      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004466:	d01d      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a22      	ldr	r2, [pc, #136]	@ (80044f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d018      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a21      	ldr	r2, [pc, #132]	@ (80044fc <HAL_TIM_Base_Start_IT+0xd8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d013      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1f      	ldr	r2, [pc, #124]	@ (8004500 <HAL_TIM_Base_Start_IT+0xdc>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00e      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1e      	ldr	r2, [pc, #120]	@ (8004504 <HAL_TIM_Base_Start_IT+0xe0>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d009      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1c      	ldr	r2, [pc, #112]	@ (8004508 <HAL_TIM_Base_Start_IT+0xe4>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d004      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x80>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1b      	ldr	r2, [pc, #108]	@ (800450c <HAL_TIM_Base_Start_IT+0xe8>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d115      	bne.n	80044d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	4b19      	ldr	r3, [pc, #100]	@ (8004510 <HAL_TIM_Base_Start_IT+0xec>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b06      	cmp	r3, #6
 80044b4:	d015      	beq.n	80044e2 <HAL_TIM_Base_Start_IT+0xbe>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044bc:	d011      	beq.n	80044e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0201 	orr.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	e008      	b.n	80044e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
 80044e0:	e000      	b.n	80044e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40000400 	.word	0x40000400
 80044fc:	40000800 	.word	0x40000800
 8004500:	40000c00 	.word	0x40000c00
 8004504:	40013400 	.word	0x40013400
 8004508:	40014000 	.word	0x40014000
 800450c:	40015000 	.word	0x40015000
 8004510:	00010007 	.word	0x00010007

08004514 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e049      	b.n	80045ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d106      	bne.n	8004540 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f841 	bl	80045c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3304      	adds	r3, #4
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f001 f862 	bl	800561c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
	...

080045d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d109      	bne.n	80045fc <HAL_TIM_PWM_Start+0x24>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	bf14      	ite	ne
 80045f4:	2301      	movne	r3, #1
 80045f6:	2300      	moveq	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	e03c      	b.n	8004676 <HAL_TIM_PWM_Start+0x9e>
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d109      	bne.n	8004616 <HAL_TIM_PWM_Start+0x3e>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b01      	cmp	r3, #1
 800460c:	bf14      	ite	ne
 800460e:	2301      	movne	r3, #1
 8004610:	2300      	moveq	r3, #0
 8004612:	b2db      	uxtb	r3, r3
 8004614:	e02f      	b.n	8004676 <HAL_TIM_PWM_Start+0x9e>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b08      	cmp	r3, #8
 800461a:	d109      	bne.n	8004630 <HAL_TIM_PWM_Start+0x58>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	bf14      	ite	ne
 8004628:	2301      	movne	r3, #1
 800462a:	2300      	moveq	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	e022      	b.n	8004676 <HAL_TIM_PWM_Start+0x9e>
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	2b0c      	cmp	r3, #12
 8004634:	d109      	bne.n	800464a <HAL_TIM_PWM_Start+0x72>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b01      	cmp	r3, #1
 8004640:	bf14      	ite	ne
 8004642:	2301      	movne	r3, #1
 8004644:	2300      	moveq	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	e015      	b.n	8004676 <HAL_TIM_PWM_Start+0x9e>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b10      	cmp	r3, #16
 800464e:	d109      	bne.n	8004664 <HAL_TIM_PWM_Start+0x8c>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b01      	cmp	r3, #1
 800465a:	bf14      	ite	ne
 800465c:	2301      	movne	r3, #1
 800465e:	2300      	moveq	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	e008      	b.n	8004676 <HAL_TIM_PWM_Start+0x9e>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	bf14      	ite	ne
 8004670:	2301      	movne	r3, #1
 8004672:	2300      	moveq	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e0a6      	b.n	80047cc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d104      	bne.n	800468e <HAL_TIM_PWM_Start+0xb6>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800468c:	e023      	b.n	80046d6 <HAL_TIM_PWM_Start+0xfe>
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2b04      	cmp	r3, #4
 8004692:	d104      	bne.n	800469e <HAL_TIM_PWM_Start+0xc6>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800469c:	e01b      	b.n	80046d6 <HAL_TIM_PWM_Start+0xfe>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d104      	bne.n	80046ae <HAL_TIM_PWM_Start+0xd6>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046ac:	e013      	b.n	80046d6 <HAL_TIM_PWM_Start+0xfe>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	d104      	bne.n	80046be <HAL_TIM_PWM_Start+0xe6>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046bc:	e00b      	b.n	80046d6 <HAL_TIM_PWM_Start+0xfe>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_PWM_Start+0xf6>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046cc:	e003      	b.n	80046d6 <HAL_TIM_PWM_Start+0xfe>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2202      	movs	r2, #2
 80046d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2201      	movs	r2, #1
 80046dc:	6839      	ldr	r1, [r7, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f001 fe20 	bl	8006324 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a3a      	ldr	r2, [pc, #232]	@ (80047d4 <HAL_TIM_PWM_Start+0x1fc>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d018      	beq.n	8004720 <HAL_TIM_PWM_Start+0x148>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a39      	ldr	r2, [pc, #228]	@ (80047d8 <HAL_TIM_PWM_Start+0x200>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d013      	beq.n	8004720 <HAL_TIM_PWM_Start+0x148>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a37      	ldr	r2, [pc, #220]	@ (80047dc <HAL_TIM_PWM_Start+0x204>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00e      	beq.n	8004720 <HAL_TIM_PWM_Start+0x148>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a36      	ldr	r2, [pc, #216]	@ (80047e0 <HAL_TIM_PWM_Start+0x208>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d009      	beq.n	8004720 <HAL_TIM_PWM_Start+0x148>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a34      	ldr	r2, [pc, #208]	@ (80047e4 <HAL_TIM_PWM_Start+0x20c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d004      	beq.n	8004720 <HAL_TIM_PWM_Start+0x148>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a33      	ldr	r2, [pc, #204]	@ (80047e8 <HAL_TIM_PWM_Start+0x210>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d101      	bne.n	8004724 <HAL_TIM_PWM_Start+0x14c>
 8004720:	2301      	movs	r3, #1
 8004722:	e000      	b.n	8004726 <HAL_TIM_PWM_Start+0x14e>
 8004724:	2300      	movs	r3, #0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004738:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a25      	ldr	r2, [pc, #148]	@ (80047d4 <HAL_TIM_PWM_Start+0x1fc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d022      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474c:	d01d      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a26      	ldr	r2, [pc, #152]	@ (80047ec <HAL_TIM_PWM_Start+0x214>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d018      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a24      	ldr	r2, [pc, #144]	@ (80047f0 <HAL_TIM_PWM_Start+0x218>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d013      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a23      	ldr	r2, [pc, #140]	@ (80047f4 <HAL_TIM_PWM_Start+0x21c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d00e      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a19      	ldr	r2, [pc, #100]	@ (80047d8 <HAL_TIM_PWM_Start+0x200>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d009      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a18      	ldr	r2, [pc, #96]	@ (80047dc <HAL_TIM_PWM_Start+0x204>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d004      	beq.n	800478a <HAL_TIM_PWM_Start+0x1b2>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a18      	ldr	r2, [pc, #96]	@ (80047e8 <HAL_TIM_PWM_Start+0x210>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d115      	bne.n	80047b6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	4b19      	ldr	r3, [pc, #100]	@ (80047f8 <HAL_TIM_PWM_Start+0x220>)
 8004792:	4013      	ands	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b06      	cmp	r3, #6
 800479a:	d015      	beq.n	80047c8 <HAL_TIM_PWM_Start+0x1f0>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047a2:	d011      	beq.n	80047c8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b4:	e008      	b.n	80047c8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0201 	orr.w	r2, r2, #1
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	e000      	b.n	80047ca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40012c00 	.word	0x40012c00
 80047d8:	40013400 	.word	0x40013400
 80047dc:	40014000 	.word	0x40014000
 80047e0:	40014400 	.word	0x40014400
 80047e4:	40014800 	.word	0x40014800
 80047e8:	40015000 	.word	0x40015000
 80047ec:	40000400 	.word	0x40000400
 80047f0:	40000800 	.word	0x40000800
 80047f4:	40000c00 	.word	0x40000c00
 80047f8:	00010007 	.word	0x00010007

080047fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e049      	b.n	80048a2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fe f9f0 	bl	8002c08 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3304      	adds	r3, #4
 8004838:	4619      	mov	r1, r3
 800483a:	4610      	mov	r0, r2
 800483c:	f000 feee 	bl	800561c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
	...

080048ac <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d104      	bne.n	80048c6 <HAL_TIM_IC_Start+0x1a>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	e023      	b.n	800490e <HAL_TIM_IC_Start+0x62>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d104      	bne.n	80048d6 <HAL_TIM_IC_Start+0x2a>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	e01b      	b.n	800490e <HAL_TIM_IC_Start+0x62>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d104      	bne.n	80048e6 <HAL_TIM_IC_Start+0x3a>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	e013      	b.n	800490e <HAL_TIM_IC_Start+0x62>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d104      	bne.n	80048f6 <HAL_TIM_IC_Start+0x4a>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	e00b      	b.n	800490e <HAL_TIM_IC_Start+0x62>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2b10      	cmp	r3, #16
 80048fa:	d104      	bne.n	8004906 <HAL_TIM_IC_Start+0x5a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004902:	b2db      	uxtb	r3, r3
 8004904:	e003      	b.n	800490e <HAL_TIM_IC_Start+0x62>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800490c:	b2db      	uxtb	r3, r3
 800490e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d104      	bne.n	8004920 <HAL_TIM_IC_Start+0x74>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800491c:	b2db      	uxtb	r3, r3
 800491e:	e013      	b.n	8004948 <HAL_TIM_IC_Start+0x9c>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b04      	cmp	r3, #4
 8004924:	d104      	bne.n	8004930 <HAL_TIM_IC_Start+0x84>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800492c:	b2db      	uxtb	r3, r3
 800492e:	e00b      	b.n	8004948 <HAL_TIM_IC_Start+0x9c>
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	2b08      	cmp	r3, #8
 8004934:	d104      	bne.n	8004940 <HAL_TIM_IC_Start+0x94>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800493c:	b2db      	uxtb	r3, r3
 800493e:	e003      	b.n	8004948 <HAL_TIM_IC_Start+0x9c>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004946:	b2db      	uxtb	r3, r3
 8004948:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d102      	bne.n	8004956 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004950:	7bbb      	ldrb	r3, [r7, #14]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d001      	beq.n	800495a <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e097      	b.n	8004a8a <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d104      	bne.n	800496a <HAL_TIM_IC_Start+0xbe>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004968:	e023      	b.n	80049b2 <HAL_TIM_IC_Start+0x106>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b04      	cmp	r3, #4
 800496e:	d104      	bne.n	800497a <HAL_TIM_IC_Start+0xce>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004978:	e01b      	b.n	80049b2 <HAL_TIM_IC_Start+0x106>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d104      	bne.n	800498a <HAL_TIM_IC_Start+0xde>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004988:	e013      	b.n	80049b2 <HAL_TIM_IC_Start+0x106>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b0c      	cmp	r3, #12
 800498e:	d104      	bne.n	800499a <HAL_TIM_IC_Start+0xee>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004998:	e00b      	b.n	80049b2 <HAL_TIM_IC_Start+0x106>
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	2b10      	cmp	r3, #16
 800499e:	d104      	bne.n	80049aa <HAL_TIM_IC_Start+0xfe>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2202      	movs	r2, #2
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049a8:	e003      	b.n	80049b2 <HAL_TIM_IC_Start+0x106>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2202      	movs	r2, #2
 80049ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d104      	bne.n	80049c2 <HAL_TIM_IC_Start+0x116>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049c0:	e013      	b.n	80049ea <HAL_TIM_IC_Start+0x13e>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d104      	bne.n	80049d2 <HAL_TIM_IC_Start+0x126>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049d0:	e00b      	b.n	80049ea <HAL_TIM_IC_Start+0x13e>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d104      	bne.n	80049e2 <HAL_TIM_IC_Start+0x136>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049e0:	e003      	b.n	80049ea <HAL_TIM_IC_Start+0x13e>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2202      	movs	r2, #2
 80049e6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2201      	movs	r2, #1
 80049f0:	6839      	ldr	r1, [r7, #0]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 fc96 	bl	8006324 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a25      	ldr	r2, [pc, #148]	@ (8004a94 <HAL_TIM_IC_Start+0x1e8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d022      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a0a:	d01d      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a21      	ldr	r2, [pc, #132]	@ (8004a98 <HAL_TIM_IC_Start+0x1ec>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d018      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a20      	ldr	r2, [pc, #128]	@ (8004a9c <HAL_TIM_IC_Start+0x1f0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d013      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa0 <HAL_TIM_IC_Start+0x1f4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00e      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa4 <HAL_TIM_IC_Start+0x1f8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d009      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa8 <HAL_TIM_IC_Start+0x1fc>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d004      	beq.n	8004a48 <HAL_TIM_IC_Start+0x19c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1a      	ldr	r2, [pc, #104]	@ (8004aac <HAL_TIM_IC_Start+0x200>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d115      	bne.n	8004a74 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	4b18      	ldr	r3, [pc, #96]	@ (8004ab0 <HAL_TIM_IC_Start+0x204>)
 8004a50:	4013      	ands	r3, r2
 8004a52:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b06      	cmp	r3, #6
 8004a58:	d015      	beq.n	8004a86 <HAL_TIM_IC_Start+0x1da>
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a60:	d011      	beq.n	8004a86 <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0201 	orr.w	r2, r2, #1
 8004a70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a72:	e008      	b.n	8004a86 <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e000      	b.n	8004a88 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	40000400 	.word	0x40000400
 8004a9c:	40000800 	.word	0x40000800
 8004aa0:	40000c00 	.word	0x40000c00
 8004aa4:	40013400 	.word	0x40013400
 8004aa8:	40014000 	.word	0x40014000
 8004aac:	40015000 	.word	0x40015000
 8004ab0:	00010007 	.word	0x00010007

08004ab4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e097      	b.n	8004bf8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d106      	bne.n	8004ae2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f7fe f905 	bl	8002cec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2202      	movs	r2, #2
 8004ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004af8:	f023 0307 	bic.w	r3, r3, #7
 8004afc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3304      	adds	r3, #4
 8004b06:	4619      	mov	r1, r3
 8004b08:	4610      	mov	r0, r2
 8004b0a:	f000 fd87 	bl	800561c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b36:	f023 0303 	bic.w	r3, r3, #3
 8004b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	021b      	lsls	r3, r3, #8
 8004b46:	4313      	orrs	r3, r2
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004b54:	f023 030c 	bic.w	r3, r3, #12
 8004b58:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	4313      	orrs	r3, r2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	011a      	lsls	r2, r3, #4
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	031b      	lsls	r3, r3, #12
 8004b84:	4313      	orrs	r3, r2
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004b92:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004b9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3718      	adds	r7, #24
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c10:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c18:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c20:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c28:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d110      	bne.n	8004c52 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d102      	bne.n	8004c3c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c36:	7b7b      	ldrb	r3, [r7, #13]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d001      	beq.n	8004c40 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e069      	b.n	8004d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c50:	e031      	b.n	8004cb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d110      	bne.n	8004c7a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c58:	7bbb      	ldrb	r3, [r7, #14]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d102      	bne.n	8004c64 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c5e:	7b3b      	ldrb	r3, [r7, #12]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d001      	beq.n	8004c68 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e055      	b.n	8004d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c78:	e01d      	b.n	8004cb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d108      	bne.n	8004c92 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c80:	7bbb      	ldrb	r3, [r7, #14]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d105      	bne.n	8004c92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c86:	7b7b      	ldrb	r3, [r7, #13]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d102      	bne.n	8004c92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c8c:	7b3b      	ldrb	r3, [r7, #12]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d001      	beq.n	8004c96 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e03e      	b.n	8004d14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <HAL_TIM_Encoder_Start+0xc4>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2b04      	cmp	r3, #4
 8004cc0:	d008      	beq.n	8004cd4 <HAL_TIM_Encoder_Start+0xd4>
 8004cc2:	e00f      	b.n	8004ce4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f001 fb29 	bl	8006324 <TIM_CCxChannelCmd>
      break;
 8004cd2:	e016      	b.n	8004d02 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	2104      	movs	r1, #4
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f001 fb21 	bl	8006324 <TIM_CCxChannelCmd>
      break;
 8004ce2:	e00e      	b.n	8004d02 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	2100      	movs	r1, #0
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 fb19 	bl	8006324 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	2104      	movs	r1, #4
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f001 fb12 	bl	8006324 <TIM_CCxChannelCmd>
      break;
 8004d00:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f042 0201 	orr.w	r2, r2, #1
 8004d10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d020      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01b      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f06f 0202 	mvn.w	r2, #2
 8004d50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	f003 0303 	and.w	r3, r3, #3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 fc3a 	bl	80055e0 <HAL_TIM_IC_CaptureCallback>
 8004d6c:	e005      	b.n	8004d7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 fc2c 	bl	80055cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fc3d 	bl	80055f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d020      	beq.n	8004dcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d01b      	beq.n	8004dcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0204 	mvn.w	r2, #4
 8004d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2202      	movs	r2, #2
 8004da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fc14 	bl	80055e0 <HAL_TIM_IC_CaptureCallback>
 8004db8:	e005      	b.n	8004dc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fc06 	bl	80055cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fc17 	bl	80055f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d020      	beq.n	8004e18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d01b      	beq.n	8004e18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0208 	mvn.w	r2, #8
 8004de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2204      	movs	r2, #4
 8004dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d003      	beq.n	8004e06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fbee 	bl	80055e0 <HAL_TIM_IC_CaptureCallback>
 8004e04:	e005      	b.n	8004e12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 fbe0 	bl	80055cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fbf1 	bl	80055f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f003 0310 	and.w	r3, r3, #16
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d020      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d01b      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0210 	mvn.w	r2, #16
 8004e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2208      	movs	r2, #8
 8004e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	69db      	ldr	r3, [r3, #28]
 8004e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fbc8 	bl	80055e0 <HAL_TIM_IC_CaptureCallback>
 8004e50:	e005      	b.n	8004e5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 fbba 	bl	80055cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fbcb 	bl	80055f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00c      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d007      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0201 	mvn.w	r2, #1
 8004e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fd fc38 	bl	80026f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00c      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d007      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004eae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f001 fb91 	bl	80065d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00c      	beq.n	8004eda <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 fb89 	bl	80065ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00c      	beq.n	8004efe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d007      	beq.n	8004efe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 fb85 	bl	8005608 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f003 0320 	and.w	r3, r3, #32
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00c      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f06f 0220 	mvn.w	r2, #32
 8004f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f001 fb51 	bl	80065c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00c      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d007      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f001 fb5d 	bl	8006600 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00c      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d007      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f001 fb55 	bl	8006614 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00c      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d007      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f001 fb4d 	bl	8006628 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00c      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d007      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f001 fb45 	bl	800663c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fb2:	bf00      	nop
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b086      	sub	sp, #24
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e088      	b.n	80050ea <HAL_TIM_IC_ConfigChannel+0x130>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d11b      	bne.n	800501e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004ff6:	f000 ffcf 	bl	8005f98 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	699a      	ldr	r2, [r3, #24]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 020c 	bic.w	r2, r2, #12
 8005008:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6999      	ldr	r1, [r3, #24]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	619a      	str	r2, [r3, #24]
 800501c:	e060      	b.n	80050e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b04      	cmp	r3, #4
 8005022:	d11c      	bne.n	800505e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005034:	f001 f853 	bl	80060de <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005046:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6999      	ldr	r1, [r3, #24]
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	021a      	lsls	r2, r3, #8
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	619a      	str	r2, [r3, #24]
 800505c:	e040      	b.n	80050e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b08      	cmp	r3, #8
 8005062:	d11b      	bne.n	800509c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005074:	f001 f8a0 	bl	80061b8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	69da      	ldr	r2, [r3, #28]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 020c 	bic.w	r2, r2, #12
 8005086:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	69d9      	ldr	r1, [r3, #28]
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	689a      	ldr	r2, [r3, #8]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	430a      	orrs	r2, r1
 8005098:	61da      	str	r2, [r3, #28]
 800509a:	e021      	b.n	80050e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b0c      	cmp	r3, #12
 80050a0:	d11c      	bne.n	80050dc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80050b2:	f001 f8bd 	bl	8006230 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69da      	ldr	r2, [r3, #28]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80050c4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69d9      	ldr	r1, [r3, #28]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	021a      	lsls	r2, r3, #8
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	61da      	str	r2, [r3, #28]
 80050da:	e001      	b.n	80050e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800510a:	2b01      	cmp	r3, #1
 800510c:	d101      	bne.n	8005112 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800510e:	2302      	movs	r3, #2
 8005110:	e0ff      	b.n	8005312 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b14      	cmp	r3, #20
 800511e:	f200 80f0 	bhi.w	8005302 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005122:	a201      	add	r2, pc, #4	@ (adr r2, 8005128 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005128:	0800517d 	.word	0x0800517d
 800512c:	08005303 	.word	0x08005303
 8005130:	08005303 	.word	0x08005303
 8005134:	08005303 	.word	0x08005303
 8005138:	080051bd 	.word	0x080051bd
 800513c:	08005303 	.word	0x08005303
 8005140:	08005303 	.word	0x08005303
 8005144:	08005303 	.word	0x08005303
 8005148:	080051ff 	.word	0x080051ff
 800514c:	08005303 	.word	0x08005303
 8005150:	08005303 	.word	0x08005303
 8005154:	08005303 	.word	0x08005303
 8005158:	0800523f 	.word	0x0800523f
 800515c:	08005303 	.word	0x08005303
 8005160:	08005303 	.word	0x08005303
 8005164:	08005303 	.word	0x08005303
 8005168:	08005281 	.word	0x08005281
 800516c:	08005303 	.word	0x08005303
 8005170:	08005303 	.word	0x08005303
 8005174:	08005303 	.word	0x08005303
 8005178:	080052c1 	.word	0x080052c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fafe 	bl	8005784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699a      	ldr	r2, [r3, #24]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0208 	orr.w	r2, r2, #8
 8005196:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	699a      	ldr	r2, [r3, #24]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0204 	bic.w	r2, r2, #4
 80051a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6999      	ldr	r1, [r3, #24]
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	691a      	ldr	r2, [r3, #16]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	430a      	orrs	r2, r1
 80051b8:	619a      	str	r2, [r3, #24]
      break;
 80051ba:	e0a5      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68b9      	ldr	r1, [r7, #8]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fb78 	bl	80058b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	699a      	ldr	r2, [r3, #24]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	6999      	ldr	r1, [r3, #24]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	021a      	lsls	r2, r3, #8
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	619a      	str	r2, [r3, #24]
      break;
 80051fc:	e084      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68b9      	ldr	r1, [r7, #8]
 8005204:	4618      	mov	r0, r3
 8005206:	f000 fbeb 	bl	80059e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69da      	ldr	r2, [r3, #28]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0208 	orr.w	r2, r2, #8
 8005218:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0204 	bic.w	r2, r2, #4
 8005228:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69d9      	ldr	r1, [r3, #28]
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	691a      	ldr	r2, [r3, #16]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	61da      	str	r2, [r3, #28]
      break;
 800523c:	e064      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fc5d 	bl	8005b04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69da      	ldr	r2, [r3, #28]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005258:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69da      	ldr	r2, [r3, #28]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005268:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	69d9      	ldr	r1, [r3, #28]
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	021a      	lsls	r2, r3, #8
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	61da      	str	r2, [r3, #28]
      break;
 800527e:	e043      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fcd0 	bl	8005c2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0208 	orr.w	r2, r2, #8
 800529a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0204 	bic.w	r2, r2, #4
 80052aa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	691a      	ldr	r2, [r3, #16]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80052be:	e023      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f000 fd1a 	bl	8005d00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	021a      	lsls	r2, r3, #8
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005300:	e002      	b.n	8005308 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	75fb      	strb	r3, [r7, #23]
      break;
 8005306:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005310:	7dfb      	ldrb	r3, [r7, #23]
}
 8005312:	4618      	mov	r0, r3
 8005314:	3718      	adds	r7, #24
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop

0800531c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005326:	2300      	movs	r3, #0
 8005328:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_TIM_ConfigClockSource+0x1c>
 8005334:	2302      	movs	r3, #2
 8005336:	e0f6      	b.n	8005526 <HAL_TIM_ConfigClockSource+0x20a>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005356:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800535a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005362:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a6f      	ldr	r2, [pc, #444]	@ (8005530 <HAL_TIM_ConfigClockSource+0x214>)
 8005372:	4293      	cmp	r3, r2
 8005374:	f000 80c1 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005378:	4a6d      	ldr	r2, [pc, #436]	@ (8005530 <HAL_TIM_ConfigClockSource+0x214>)
 800537a:	4293      	cmp	r3, r2
 800537c:	f200 80c6 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 8005380:	4a6c      	ldr	r2, [pc, #432]	@ (8005534 <HAL_TIM_ConfigClockSource+0x218>)
 8005382:	4293      	cmp	r3, r2
 8005384:	f000 80b9 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005388:	4a6a      	ldr	r2, [pc, #424]	@ (8005534 <HAL_TIM_ConfigClockSource+0x218>)
 800538a:	4293      	cmp	r3, r2
 800538c:	f200 80be 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 8005390:	4a69      	ldr	r2, [pc, #420]	@ (8005538 <HAL_TIM_ConfigClockSource+0x21c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	f000 80b1 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005398:	4a67      	ldr	r2, [pc, #412]	@ (8005538 <HAL_TIM_ConfigClockSource+0x21c>)
 800539a:	4293      	cmp	r3, r2
 800539c:	f200 80b6 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053a0:	4a66      	ldr	r2, [pc, #408]	@ (800553c <HAL_TIM_ConfigClockSource+0x220>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	f000 80a9 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 80053a8:	4a64      	ldr	r2, [pc, #400]	@ (800553c <HAL_TIM_ConfigClockSource+0x220>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	f200 80ae 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053b0:	4a63      	ldr	r2, [pc, #396]	@ (8005540 <HAL_TIM_ConfigClockSource+0x224>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	f000 80a1 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 80053b8:	4a61      	ldr	r2, [pc, #388]	@ (8005540 <HAL_TIM_ConfigClockSource+0x224>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	f200 80a6 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053c0:	4a60      	ldr	r2, [pc, #384]	@ (8005544 <HAL_TIM_ConfigClockSource+0x228>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	f000 8099 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 80053c8:	4a5e      	ldr	r2, [pc, #376]	@ (8005544 <HAL_TIM_ConfigClockSource+0x228>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	f200 809e 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80053d4:	f000 8091 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 80053d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80053dc:	f200 8096 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053e4:	f000 8089 	beq.w	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 80053e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053ec:	f200 808e 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053f4:	d03e      	beq.n	8005474 <HAL_TIM_ConfigClockSource+0x158>
 80053f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053fa:	f200 8087 	bhi.w	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 80053fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005402:	f000 8086 	beq.w	8005512 <HAL_TIM_ConfigClockSource+0x1f6>
 8005406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540a:	d87f      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 800540c:	2b70      	cmp	r3, #112	@ 0x70
 800540e:	d01a      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x12a>
 8005410:	2b70      	cmp	r3, #112	@ 0x70
 8005412:	d87b      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 8005414:	2b60      	cmp	r3, #96	@ 0x60
 8005416:	d050      	beq.n	80054ba <HAL_TIM_ConfigClockSource+0x19e>
 8005418:	2b60      	cmp	r3, #96	@ 0x60
 800541a:	d877      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 800541c:	2b50      	cmp	r3, #80	@ 0x50
 800541e:	d03c      	beq.n	800549a <HAL_TIM_ConfigClockSource+0x17e>
 8005420:	2b50      	cmp	r3, #80	@ 0x50
 8005422:	d873      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 8005424:	2b40      	cmp	r3, #64	@ 0x40
 8005426:	d058      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x1be>
 8005428:	2b40      	cmp	r3, #64	@ 0x40
 800542a:	d86f      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 800542c:	2b30      	cmp	r3, #48	@ 0x30
 800542e:	d064      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005430:	2b30      	cmp	r3, #48	@ 0x30
 8005432:	d86b      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 8005434:	2b20      	cmp	r3, #32
 8005436:	d060      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005438:	2b20      	cmp	r3, #32
 800543a:	d867      	bhi.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
 800543c:	2b00      	cmp	r3, #0
 800543e:	d05c      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005440:	2b10      	cmp	r3, #16
 8005442:	d05a      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x1de>
 8005444:	e062      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005456:	f000 ff45 	bl	80062e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005468:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	609a      	str	r2, [r3, #8]
      break;
 8005472:	e04f      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005484:	f000 ff2e 	bl	80062e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005496:	609a      	str	r2, [r3, #8]
      break;
 8005498:	e03c      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a6:	461a      	mov	r2, r3
 80054a8:	f000 fdea 	bl	8006080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2150      	movs	r1, #80	@ 0x50
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 fef9 	bl	80062aa <TIM_ITRx_SetConfig>
      break;
 80054b8:	e02c      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054c6:	461a      	mov	r2, r3
 80054c8:	f000 fe46 	bl	8006158 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2160      	movs	r1, #96	@ 0x60
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fee9 	bl	80062aa <TIM_ITRx_SetConfig>
      break;
 80054d8:	e01c      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054e6:	461a      	mov	r2, r3
 80054e8:	f000 fdca 	bl	8006080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2140      	movs	r1, #64	@ 0x40
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 fed9 	bl	80062aa <TIM_ITRx_SetConfig>
      break;
 80054f8:	e00c      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4619      	mov	r1, r3
 8005504:	4610      	mov	r0, r2
 8005506:	f000 fed0 	bl	80062aa <TIM_ITRx_SetConfig>
      break;
 800550a:	e003      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
      break;
 8005510:	e000      	b.n	8005514 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005512:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005524:	7bfb      	ldrb	r3, [r7, #15]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	00100070 	.word	0x00100070
 8005534:	00100060 	.word	0x00100060
 8005538:	00100050 	.word	0x00100050
 800553c:	00100040 	.word	0x00100040
 8005540:	00100030 	.word	0x00100030
 8005544:	00100020 	.word	0x00100020

08005548 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIM_SlaveConfigSynchro+0x18>
 800555c:	2302      	movs	r3, #2
 800555e:	e031      	b.n	80055c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005570:	6839      	ldr	r1, [r7, #0]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fc30 	bl	8005dd8 <TIM_SlaveTimer_SetConfig>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e018      	b.n	80055c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68da      	ldr	r2, [r3, #12]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055a0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68da      	ldr	r2, [r3, #12]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055b0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a4c      	ldr	r2, [pc, #304]	@ (8005760 <TIM_Base_SetConfig+0x144>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d017      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563a:	d013      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a49      	ldr	r2, [pc, #292]	@ (8005764 <TIM_Base_SetConfig+0x148>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00f      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a48      	ldr	r2, [pc, #288]	@ (8005768 <TIM_Base_SetConfig+0x14c>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d00b      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a47      	ldr	r2, [pc, #284]	@ (800576c <TIM_Base_SetConfig+0x150>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d007      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a46      	ldr	r2, [pc, #280]	@ (8005770 <TIM_Base_SetConfig+0x154>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d003      	beq.n	8005664 <TIM_Base_SetConfig+0x48>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a45      	ldr	r2, [pc, #276]	@ (8005774 <TIM_Base_SetConfig+0x158>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d108      	bne.n	8005676 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	4313      	orrs	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a39      	ldr	r2, [pc, #228]	@ (8005760 <TIM_Base_SetConfig+0x144>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d023      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005684:	d01f      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a36      	ldr	r2, [pc, #216]	@ (8005764 <TIM_Base_SetConfig+0x148>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d01b      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a35      	ldr	r2, [pc, #212]	@ (8005768 <TIM_Base_SetConfig+0x14c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d017      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a34      	ldr	r2, [pc, #208]	@ (800576c <TIM_Base_SetConfig+0x150>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d013      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a33      	ldr	r2, [pc, #204]	@ (8005770 <TIM_Base_SetConfig+0x154>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00f      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a33      	ldr	r2, [pc, #204]	@ (8005778 <TIM_Base_SetConfig+0x15c>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d00b      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a32      	ldr	r2, [pc, #200]	@ (800577c <TIM_Base_SetConfig+0x160>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d007      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a31      	ldr	r2, [pc, #196]	@ (8005780 <TIM_Base_SetConfig+0x164>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d003      	beq.n	80056c6 <TIM_Base_SetConfig+0xaa>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005774 <TIM_Base_SetConfig+0x158>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d108      	bne.n	80056d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a18      	ldr	r2, [pc, #96]	@ (8005760 <TIM_Base_SetConfig+0x144>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d013      	beq.n	800572c <TIM_Base_SetConfig+0x110>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a1a      	ldr	r2, [pc, #104]	@ (8005770 <TIM_Base_SetConfig+0x154>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00f      	beq.n	800572c <TIM_Base_SetConfig+0x110>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a1a      	ldr	r2, [pc, #104]	@ (8005778 <TIM_Base_SetConfig+0x15c>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00b      	beq.n	800572c <TIM_Base_SetConfig+0x110>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a19      	ldr	r2, [pc, #100]	@ (800577c <TIM_Base_SetConfig+0x160>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d007      	beq.n	800572c <TIM_Base_SetConfig+0x110>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a18      	ldr	r2, [pc, #96]	@ (8005780 <TIM_Base_SetConfig+0x164>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d003      	beq.n	800572c <TIM_Base_SetConfig+0x110>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a13      	ldr	r2, [pc, #76]	@ (8005774 <TIM_Base_SetConfig+0x158>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d103      	bne.n	8005734 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b01      	cmp	r3, #1
 8005744:	d105      	bne.n	8005752 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	f023 0201 	bic.w	r2, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	611a      	str	r2, [r3, #16]
  }
}
 8005752:	bf00      	nop
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40012c00 	.word	0x40012c00
 8005764:	40000400 	.word	0x40000400
 8005768:	40000800 	.word	0x40000800
 800576c:	40000c00 	.word	0x40000c00
 8005770:	40013400 	.word	0x40013400
 8005774:	40015000 	.word	0x40015000
 8005778:	40014000 	.word	0x40014000
 800577c:	40014400 	.word	0x40014400
 8005780:	40014800 	.word	0x40014800

08005784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005784:	b480      	push	{r7}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f023 0201 	bic.w	r2, r3, #1
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f023 0303 	bic.w	r3, r3, #3
 80057be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f023 0302 	bic.w	r3, r3, #2
 80057d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	4313      	orrs	r3, r2
 80057da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a30      	ldr	r2, [pc, #192]	@ (80058a0 <TIM_OC1_SetConfig+0x11c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d013      	beq.n	800580c <TIM_OC1_SetConfig+0x88>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a2f      	ldr	r2, [pc, #188]	@ (80058a4 <TIM_OC1_SetConfig+0x120>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00f      	beq.n	800580c <TIM_OC1_SetConfig+0x88>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a2e      	ldr	r2, [pc, #184]	@ (80058a8 <TIM_OC1_SetConfig+0x124>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00b      	beq.n	800580c <TIM_OC1_SetConfig+0x88>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a2d      	ldr	r2, [pc, #180]	@ (80058ac <TIM_OC1_SetConfig+0x128>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_OC1_SetConfig+0x88>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a2c      	ldr	r2, [pc, #176]	@ (80058b0 <TIM_OC1_SetConfig+0x12c>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_OC1_SetConfig+0x88>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a2b      	ldr	r2, [pc, #172]	@ (80058b4 <TIM_OC1_SetConfig+0x130>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d10c      	bne.n	8005826 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f023 0308 	bic.w	r3, r3, #8
 8005812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	4313      	orrs	r3, r2
 800581c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f023 0304 	bic.w	r3, r3, #4
 8005824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a1d      	ldr	r2, [pc, #116]	@ (80058a0 <TIM_OC1_SetConfig+0x11c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d013      	beq.n	8005856 <TIM_OC1_SetConfig+0xd2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a1c      	ldr	r2, [pc, #112]	@ (80058a4 <TIM_OC1_SetConfig+0x120>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00f      	beq.n	8005856 <TIM_OC1_SetConfig+0xd2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a1b      	ldr	r2, [pc, #108]	@ (80058a8 <TIM_OC1_SetConfig+0x124>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00b      	beq.n	8005856 <TIM_OC1_SetConfig+0xd2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a1a      	ldr	r2, [pc, #104]	@ (80058ac <TIM_OC1_SetConfig+0x128>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d007      	beq.n	8005856 <TIM_OC1_SetConfig+0xd2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a19      	ldr	r2, [pc, #100]	@ (80058b0 <TIM_OC1_SetConfig+0x12c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d003      	beq.n	8005856 <TIM_OC1_SetConfig+0xd2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a18      	ldr	r2, [pc, #96]	@ (80058b4 <TIM_OC1_SetConfig+0x130>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d111      	bne.n	800587a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800585c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	4313      	orrs	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	621a      	str	r2, [r3, #32]
}
 8005894:	bf00      	nop
 8005896:	371c      	adds	r7, #28
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	40012c00 	.word	0x40012c00
 80058a4:	40013400 	.word	0x40013400
 80058a8:	40014000 	.word	0x40014000
 80058ac:	40014400 	.word	0x40014400
 80058b0:	40014800 	.word	0x40014800
 80058b4:	40015000 	.word	0x40015000

080058b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	f023 0210 	bic.w	r2, r3, #16
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f023 0320 	bic.w	r3, r3, #32
 8005906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	011b      	lsls	r3, r3, #4
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a2c      	ldr	r2, [pc, #176]	@ (80059c8 <TIM_OC2_SetConfig+0x110>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d007      	beq.n	800592c <TIM_OC2_SetConfig+0x74>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a2b      	ldr	r2, [pc, #172]	@ (80059cc <TIM_OC2_SetConfig+0x114>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d003      	beq.n	800592c <TIM_OC2_SetConfig+0x74>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a2a      	ldr	r2, [pc, #168]	@ (80059d0 <TIM_OC2_SetConfig+0x118>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d10d      	bne.n	8005948 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	011b      	lsls	r3, r3, #4
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005946:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a1f      	ldr	r2, [pc, #124]	@ (80059c8 <TIM_OC2_SetConfig+0x110>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d013      	beq.n	8005978 <TIM_OC2_SetConfig+0xc0>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a1e      	ldr	r2, [pc, #120]	@ (80059cc <TIM_OC2_SetConfig+0x114>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_OC2_SetConfig+0xc0>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a1e      	ldr	r2, [pc, #120]	@ (80059d4 <TIM_OC2_SetConfig+0x11c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00b      	beq.n	8005978 <TIM_OC2_SetConfig+0xc0>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a1d      	ldr	r2, [pc, #116]	@ (80059d8 <TIM_OC2_SetConfig+0x120>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_OC2_SetConfig+0xc0>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a1c      	ldr	r2, [pc, #112]	@ (80059dc <TIM_OC2_SetConfig+0x124>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_OC2_SetConfig+0xc0>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a17      	ldr	r2, [pc, #92]	@ (80059d0 <TIM_OC2_SetConfig+0x118>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d113      	bne.n	80059a0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800597e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005986:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	621a      	str	r2, [r3, #32]
}
 80059ba:	bf00      	nop
 80059bc:	371c      	adds	r7, #28
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	40012c00 	.word	0x40012c00
 80059cc:	40013400 	.word	0x40013400
 80059d0:	40015000 	.word	0x40015000
 80059d4:	40014000 	.word	0x40014000
 80059d8:	40014400 	.word	0x40014400
 80059dc:	40014800 	.word	0x40014800

080059e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 0303 	bic.w	r3, r3, #3
 8005a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	021b      	lsls	r3, r3, #8
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8005aec <TIM_OC3_SetConfig+0x10c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d007      	beq.n	8005a52 <TIM_OC3_SetConfig+0x72>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2a      	ldr	r2, [pc, #168]	@ (8005af0 <TIM_OC3_SetConfig+0x110>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d003      	beq.n	8005a52 <TIM_OC3_SetConfig+0x72>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a29      	ldr	r2, [pc, #164]	@ (8005af4 <TIM_OC3_SetConfig+0x114>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d10d      	bne.n	8005a6e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	021b      	lsls	r3, r3, #8
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a1e      	ldr	r2, [pc, #120]	@ (8005aec <TIM_OC3_SetConfig+0x10c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d013      	beq.n	8005a9e <TIM_OC3_SetConfig+0xbe>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a1d      	ldr	r2, [pc, #116]	@ (8005af0 <TIM_OC3_SetConfig+0x110>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d00f      	beq.n	8005a9e <TIM_OC3_SetConfig+0xbe>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a1d      	ldr	r2, [pc, #116]	@ (8005af8 <TIM_OC3_SetConfig+0x118>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00b      	beq.n	8005a9e <TIM_OC3_SetConfig+0xbe>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a1c      	ldr	r2, [pc, #112]	@ (8005afc <TIM_OC3_SetConfig+0x11c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d007      	beq.n	8005a9e <TIM_OC3_SetConfig+0xbe>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a1b      	ldr	r2, [pc, #108]	@ (8005b00 <TIM_OC3_SetConfig+0x120>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d003      	beq.n	8005a9e <TIM_OC3_SetConfig+0xbe>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a16      	ldr	r2, [pc, #88]	@ (8005af4 <TIM_OC3_SetConfig+0x114>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d113      	bne.n	8005ac6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005aa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005aac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	011b      	lsls	r3, r3, #4
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	011b      	lsls	r3, r3, #4
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	621a      	str	r2, [r3, #32]
}
 8005ae0:	bf00      	nop
 8005ae2:	371c      	adds	r7, #28
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40013400 	.word	0x40013400
 8005af4:	40015000 	.word	0x40015000
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800

08005b04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	031b      	lsls	r3, r3, #12
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a2c      	ldr	r2, [pc, #176]	@ (8005c14 <TIM_OC4_SetConfig+0x110>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d007      	beq.n	8005b78 <TIM_OC4_SetConfig+0x74>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a2b      	ldr	r2, [pc, #172]	@ (8005c18 <TIM_OC4_SetConfig+0x114>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d003      	beq.n	8005b78 <TIM_OC4_SetConfig+0x74>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a2a      	ldr	r2, [pc, #168]	@ (8005c1c <TIM_OC4_SetConfig+0x118>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d10d      	bne.n	8005b94 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	031b      	lsls	r3, r3, #12
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a1f      	ldr	r2, [pc, #124]	@ (8005c14 <TIM_OC4_SetConfig+0x110>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d013      	beq.n	8005bc4 <TIM_OC4_SetConfig+0xc0>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8005c18 <TIM_OC4_SetConfig+0x114>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d00f      	beq.n	8005bc4 <TIM_OC4_SetConfig+0xc0>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8005c20 <TIM_OC4_SetConfig+0x11c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00b      	beq.n	8005bc4 <TIM_OC4_SetConfig+0xc0>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a1d      	ldr	r2, [pc, #116]	@ (8005c24 <TIM_OC4_SetConfig+0x120>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d007      	beq.n	8005bc4 <TIM_OC4_SetConfig+0xc0>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c28 <TIM_OC4_SetConfig+0x124>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d003      	beq.n	8005bc4 <TIM_OC4_SetConfig+0xc0>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a17      	ldr	r2, [pc, #92]	@ (8005c1c <TIM_OC4_SetConfig+0x118>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d113      	bne.n	8005bec <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005bd2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	019b      	lsls	r3, r3, #6
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	019b      	lsls	r3, r3, #6
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	621a      	str	r2, [r3, #32]
}
 8005c06:	bf00      	nop
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00
 8005c18:	40013400 	.word	0x40013400
 8005c1c:	40015000 	.word	0x40015000
 8005c20:	40014000 	.word	0x40014000
 8005c24:	40014400 	.word	0x40014400
 8005c28:	40014800 	.word	0x40014800

08005c2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	041b      	lsls	r3, r3, #16
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a19      	ldr	r2, [pc, #100]	@ (8005ce8 <TIM_OC5_SetConfig+0xbc>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d013      	beq.n	8005cae <TIM_OC5_SetConfig+0x82>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a18      	ldr	r2, [pc, #96]	@ (8005cec <TIM_OC5_SetConfig+0xc0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00f      	beq.n	8005cae <TIM_OC5_SetConfig+0x82>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a17      	ldr	r2, [pc, #92]	@ (8005cf0 <TIM_OC5_SetConfig+0xc4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d00b      	beq.n	8005cae <TIM_OC5_SetConfig+0x82>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a16      	ldr	r2, [pc, #88]	@ (8005cf4 <TIM_OC5_SetConfig+0xc8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d007      	beq.n	8005cae <TIM_OC5_SetConfig+0x82>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a15      	ldr	r2, [pc, #84]	@ (8005cf8 <TIM_OC5_SetConfig+0xcc>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d003      	beq.n	8005cae <TIM_OC5_SetConfig+0x82>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a14      	ldr	r2, [pc, #80]	@ (8005cfc <TIM_OC5_SetConfig+0xd0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d109      	bne.n	8005cc2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	021b      	lsls	r3, r3, #8
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	621a      	str	r2, [r3, #32]
}
 8005cdc:	bf00      	nop
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	40012c00 	.word	0x40012c00
 8005cec:	40013400 	.word	0x40013400
 8005cf0:	40014000 	.word	0x40014000
 8005cf4:	40014400 	.word	0x40014400
 8005cf8:	40014800 	.word	0x40014800
 8005cfc:	40015000 	.word	0x40015000

08005d00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	051b      	lsls	r3, r3, #20
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a1a      	ldr	r2, [pc, #104]	@ (8005dc0 <TIM_OC6_SetConfig+0xc0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d013      	beq.n	8005d84 <TIM_OC6_SetConfig+0x84>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a19      	ldr	r2, [pc, #100]	@ (8005dc4 <TIM_OC6_SetConfig+0xc4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d00f      	beq.n	8005d84 <TIM_OC6_SetConfig+0x84>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a18      	ldr	r2, [pc, #96]	@ (8005dc8 <TIM_OC6_SetConfig+0xc8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00b      	beq.n	8005d84 <TIM_OC6_SetConfig+0x84>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a17      	ldr	r2, [pc, #92]	@ (8005dcc <TIM_OC6_SetConfig+0xcc>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d007      	beq.n	8005d84 <TIM_OC6_SetConfig+0x84>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a16      	ldr	r2, [pc, #88]	@ (8005dd0 <TIM_OC6_SetConfig+0xd0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d003      	beq.n	8005d84 <TIM_OC6_SetConfig+0x84>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a15      	ldr	r2, [pc, #84]	@ (8005dd4 <TIM_OC6_SetConfig+0xd4>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d109      	bne.n	8005d98 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	029b      	lsls	r3, r3, #10
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	621a      	str	r2, [r3, #32]
}
 8005db2:	bf00      	nop
 8005db4:	371c      	adds	r7, #28
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40013400 	.word	0x40013400
 8005dc8:	40014000 	.word	0x40014000
 8005dcc:	40014400 	.word	0x40014400
 8005dd0:	40014800 	.word	0x40014800
 8005dd4:	40015000 	.word	0x40015000

08005dd8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005df4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005df8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e0a:	f023 0307 	bic.w	r3, r3, #7
 8005e0e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	4a56      	ldr	r2, [pc, #344]	@ (8005f80 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	f000 80a2 	beq.w	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e2e:	4a54      	ldr	r2, [pc, #336]	@ (8005f80 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	f200 809b 	bhi.w	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e36:	4a53      	ldr	r2, [pc, #332]	@ (8005f84 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	f000 809a 	beq.w	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e3e:	4a51      	ldr	r2, [pc, #324]	@ (8005f84 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	f200 8093 	bhi.w	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e46:	4a50      	ldr	r2, [pc, #320]	@ (8005f88 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	f000 8092 	beq.w	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e4e:	4a4e      	ldr	r2, [pc, #312]	@ (8005f88 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	f200 808b 	bhi.w	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e56:	4a4d      	ldr	r2, [pc, #308]	@ (8005f8c <TIM_SlaveTimer_SetConfig+0x1b4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	f000 808a 	beq.w	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e5e:	4a4b      	ldr	r2, [pc, #300]	@ (8005f8c <TIM_SlaveTimer_SetConfig+0x1b4>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	f200 8083 	bhi.w	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e66:	4a4a      	ldr	r2, [pc, #296]	@ (8005f90 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	f000 8082 	beq.w	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e6e:	4a48      	ldr	r2, [pc, #288]	@ (8005f90 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d87b      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e74:	4a47      	ldr	r2, [pc, #284]	@ (8005f94 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d07b      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e7a:	4a46      	ldr	r2, [pc, #280]	@ (8005f94 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d875      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e80:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005e84:	d075      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e86:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005e8a:	d86f      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e90:	d06f      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e96:	d869      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005e98:	2b70      	cmp	r3, #112	@ 0x70
 8005e9a:	d01a      	beq.n	8005ed2 <TIM_SlaveTimer_SetConfig+0xfa>
 8005e9c:	2b70      	cmp	r3, #112	@ 0x70
 8005e9e:	d865      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005ea0:	2b60      	cmp	r3, #96	@ 0x60
 8005ea2:	d059      	beq.n	8005f58 <TIM_SlaveTimer_SetConfig+0x180>
 8005ea4:	2b60      	cmp	r3, #96	@ 0x60
 8005ea6:	d861      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005ea8:	2b50      	cmp	r3, #80	@ 0x50
 8005eaa:	d04b      	beq.n	8005f44 <TIM_SlaveTimer_SetConfig+0x16c>
 8005eac:	2b50      	cmp	r3, #80	@ 0x50
 8005eae:	d85d      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005eb0:	2b40      	cmp	r3, #64	@ 0x40
 8005eb2:	d019      	beq.n	8005ee8 <TIM_SlaveTimer_SetConfig+0x110>
 8005eb4:	2b40      	cmp	r3, #64	@ 0x40
 8005eb6:	d859      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005eb8:	2b30      	cmp	r3, #48	@ 0x30
 8005eba:	d05a      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005ebc:	2b30      	cmp	r3, #48	@ 0x30
 8005ebe:	d855      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005ec0:	2b20      	cmp	r3, #32
 8005ec2:	d056      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	d851      	bhi.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d052      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005ecc:	2b10      	cmp	r3, #16
 8005ece:	d050      	beq.n	8005f72 <TIM_SlaveTimer_SetConfig+0x19a>
 8005ed0:	e04c      	b.n	8005f6c <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005ee2:	f000 f9ff 	bl	80062e4 <TIM_ETR_SetConfig>
      break;
 8005ee6:	e045      	b.n	8005f74 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b05      	cmp	r3, #5
 8005eee:	d004      	beq.n	8005efa <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005ef4:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8005ef8:	d101      	bne.n	8005efe <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e03b      	b.n	8005f76 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6a1a      	ldr	r2, [r3, #32]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0201 	bic.w	r2, r2, #1
 8005f14:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f24:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	621a      	str	r2, [r3, #32]
      break;
 8005f42:	e017      	b.n	8005f74 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f50:	461a      	mov	r2, r3
 8005f52:	f000 f895 	bl	8006080 <TIM_TI1_ConfigInputStage>
      break;
 8005f56:	e00d      	b.n	8005f74 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f64:	461a      	mov	r2, r3
 8005f66:	f000 f8f7 	bl	8006158 <TIM_TI2_ConfigInputStage>
      break;
 8005f6a:	e003      	b.n	8005f74 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f70:	e000      	b.n	8005f74 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8005f72:	bf00      	nop
  }

  return status;
 8005f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	00100070 	.word	0x00100070
 8005f84:	00100060 	.word	0x00100060
 8005f88:	00100050 	.word	0x00100050
 8005f8c:	00100040 	.word	0x00100040
 8005f90:	00100030 	.word	0x00100030
 8005f94:	00100020 	.word	0x00100020

08005f98 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
 8005fa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	f023 0201 	bic.w	r2, r3, #1
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	4a28      	ldr	r2, [pc, #160]	@ (8006064 <TIM_TI1_SetConfig+0xcc>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d01b      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fcc:	d017      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	4a25      	ldr	r2, [pc, #148]	@ (8006068 <TIM_TI1_SetConfig+0xd0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d013      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	4a24      	ldr	r2, [pc, #144]	@ (800606c <TIM_TI1_SetConfig+0xd4>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d00f      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	4a23      	ldr	r2, [pc, #140]	@ (8006070 <TIM_TI1_SetConfig+0xd8>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d00b      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	4a22      	ldr	r2, [pc, #136]	@ (8006074 <TIM_TI1_SetConfig+0xdc>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d007      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	4a21      	ldr	r2, [pc, #132]	@ (8006078 <TIM_TI1_SetConfig+0xe0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d003      	beq.n	8005ffe <TIM_TI1_SetConfig+0x66>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4a20      	ldr	r2, [pc, #128]	@ (800607c <TIM_TI1_SetConfig+0xe4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d101      	bne.n	8006002 <TIM_TI1_SetConfig+0x6a>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e000      	b.n	8006004 <TIM_TI1_SetConfig+0x6c>
 8006002:	2300      	movs	r3, #0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d008      	beq.n	800601a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4313      	orrs	r3, r2
 8006016:	617b      	str	r3, [r7, #20]
 8006018:	e003      	b.n	8006022 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006028:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	011b      	lsls	r3, r3, #4
 800602e:	b2db      	uxtb	r3, r3
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	4313      	orrs	r3, r2
 8006034:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f023 030a 	bic.w	r3, r3, #10
 800603c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	f003 030a 	and.w	r3, r3, #10
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	621a      	str	r2, [r3, #32]
}
 8006056:	bf00      	nop
 8006058:	371c      	adds	r7, #28
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	40012c00 	.word	0x40012c00
 8006068:	40000400 	.word	0x40000400
 800606c:	40000800 	.word	0x40000800
 8006070:	40000c00 	.word	0x40000c00
 8006074:	40013400 	.word	0x40013400
 8006078:	40014000 	.word	0x40014000
 800607c:	40015000 	.word	0x40015000

08006080 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	f023 0201 	bic.w	r2, r3, #1
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f023 030a 	bic.w	r3, r3, #10
 80060bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	621a      	str	r2, [r3, #32]
}
 80060d2:	bf00      	nop
 80060d4:	371c      	adds	r7, #28
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060de:	b480      	push	{r7}
 80060e0:	b087      	sub	sp, #28
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	607a      	str	r2, [r7, #4]
 80060ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	f023 0210 	bic.w	r2, r3, #16
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800610a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	021b      	lsls	r3, r3, #8
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4313      	orrs	r3, r2
 8006114:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800611c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	031b      	lsls	r3, r3, #12
 8006122:	b29b      	uxth	r3, r3
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006130:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	011b      	lsls	r3, r3, #4
 8006136:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	4313      	orrs	r3, r2
 800613e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	621a      	str	r2, [r3, #32]
}
 800614c:	bf00      	nop
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	f023 0210 	bic.w	r2, r3, #16
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	031b      	lsls	r3, r3, #12
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	4313      	orrs	r3, r2
 800618c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006194:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	621a      	str	r2, [r3, #32]
}
 80061ac:	bf00      	nop
 80061ae:	371c      	adds	r7, #28
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b087      	sub	sp, #28
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6a1b      	ldr	r3, [r3, #32]
 80061d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	f023 0303 	bic.w	r3, r3, #3
 80061e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006208:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	021b      	lsls	r3, r3, #8
 800620e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	4313      	orrs	r3, r2
 8006216:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	621a      	str	r2, [r3, #32]
}
 8006224:	bf00      	nop
 8006226:	371c      	adds	r7, #28
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006230:	b480      	push	{r7}
 8006232:	b087      	sub	sp, #28
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
 800623c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800625c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	021b      	lsls	r3, r3, #8
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4313      	orrs	r3, r2
 8006266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800626e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	031b      	lsls	r3, r3, #12
 8006274:	b29b      	uxth	r3, r3
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006282:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	031b      	lsls	r3, r3, #12
 8006288:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	621a      	str	r2, [r3, #32]
}
 800629e:	bf00      	nop
 80062a0:	371c      	adds	r7, #28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b085      	sub	sp, #20
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
 80062b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80062c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	f043 0307 	orr.w	r3, r3, #7
 80062d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	609a      	str	r2, [r3, #8]
}
 80062d8:	bf00      	nop
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
 80062f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	021a      	lsls	r2, r3, #8
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	431a      	orrs	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	4313      	orrs	r3, r2
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	609a      	str	r2, [r3, #8]
}
 8006318:	bf00      	nop
 800631a:	371c      	adds	r7, #28
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006324:	b480      	push	{r7}
 8006326:	b087      	sub	sp, #28
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	f003 031f 	and.w	r3, r3, #31
 8006336:	2201      	movs	r2, #1
 8006338:	fa02 f303 	lsl.w	r3, r2, r3
 800633c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a1a      	ldr	r2, [r3, #32]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	43db      	mvns	r3, r3
 8006346:	401a      	ands	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a1a      	ldr	r2, [r3, #32]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	f003 031f 	and.w	r3, r3, #31
 8006356:	6879      	ldr	r1, [r7, #4]
 8006358:	fa01 f303 	lsl.w	r3, r1, r3
 800635c:	431a      	orrs	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	621a      	str	r2, [r3, #32]
}
 8006362:	bf00      	nop
 8006364:	371c      	adds	r7, #28
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
	...

08006370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006384:	2302      	movs	r3, #2
 8006386:	e074      	b.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a34      	ldr	r2, [pc, #208]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d009      	beq.n	80063c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a33      	ldr	r2, [pc, #204]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d004      	beq.n	80063c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a31      	ldr	r2, [pc, #196]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d108      	bne.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80063de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a21      	ldr	r2, [pc, #132]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d022      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006408:	d01d      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1f      	ldr	r2, [pc, #124]	@ (800648c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1d      	ldr	r2, [pc, #116]	@ (8006490 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a1c      	ldr	r2, [pc, #112]	@ (8006494 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a18      	ldr	r2, [pc, #96]	@ (8006498 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a11      	ldr	r2, [pc, #68]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d10c      	bne.n	8006460 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800644c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	4313      	orrs	r3, r2
 8006456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40012c00 	.word	0x40012c00
 8006484:	40013400 	.word	0x40013400
 8006488:	40015000 	.word	0x40015000
 800648c:	40000400 	.word	0x40000400
 8006490:	40000800 	.word	0x40000800
 8006494:	40000c00 	.word	0x40000c00
 8006498:	40014000 	.word	0x40014000

0800649c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e078      	b.n	80065aa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	4313      	orrs	r3, r2
 8006504:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	041b      	lsls	r3, r3, #16
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	69db      	ldr	r3, [r3, #28]
 800653c:	4313      	orrs	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1c      	ldr	r2, [pc, #112]	@ (80065b8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d009      	beq.n	800655e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1b      	ldr	r2, [pc, #108]	@ (80065bc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d004      	beq.n	800655e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a19      	ldr	r2, [pc, #100]	@ (80065c0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d11c      	bne.n	8006598 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006568:	051b      	lsls	r3, r3, #20
 800656a:	4313      	orrs	r3, r2
 800656c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	4313      	orrs	r3, r2
 800657a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006594:	4313      	orrs	r3, r2
 8006596:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40015000 	.word	0x40015000

080065c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	ed93 7a06 	vldr	s14, [r3, #24]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	edd3 7a07 	vldr	s15, [r3, #28]
 8006666:	ee37 7a27 	vadd.f32	s14, s14, s15
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	edd3 7a08 	vldr	s15, [r3, #32]
 8006670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	edd3 7a06 	vldr	s15, [r3, #24]
 8006680:	eeb1 7a67 	vneg.f32	s14, s15
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	edd3 7a08 	vldr	s15, [r3, #32]
 800668a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800668e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a1a      	ldr	r2, [r3, #32]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d006      	beq.n	80066b4 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	330c      	adds	r3, #12
 80066aa:	220c      	movs	r2, #12
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 f804 	bl	80066bc <memset>
  }

}
 80066b4:	bf00      	nop
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <memset>:
 80066bc:	4402      	add	r2, r0
 80066be:	4603      	mov	r3, r0
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d100      	bne.n	80066c6 <memset+0xa>
 80066c4:	4770      	bx	lr
 80066c6:	f803 1b01 	strb.w	r1, [r3], #1
 80066ca:	e7f9      	b.n	80066c0 <memset+0x4>

080066cc <__libc_init_array>:
 80066cc:	b570      	push	{r4, r5, r6, lr}
 80066ce:	4d0d      	ldr	r5, [pc, #52]	@ (8006704 <__libc_init_array+0x38>)
 80066d0:	4c0d      	ldr	r4, [pc, #52]	@ (8006708 <__libc_init_array+0x3c>)
 80066d2:	1b64      	subs	r4, r4, r5
 80066d4:	10a4      	asrs	r4, r4, #2
 80066d6:	2600      	movs	r6, #0
 80066d8:	42a6      	cmp	r6, r4
 80066da:	d109      	bne.n	80066f0 <__libc_init_array+0x24>
 80066dc:	4d0b      	ldr	r5, [pc, #44]	@ (800670c <__libc_init_array+0x40>)
 80066de:	4c0c      	ldr	r4, [pc, #48]	@ (8006710 <__libc_init_array+0x44>)
 80066e0:	f000 fd96 	bl	8007210 <_init>
 80066e4:	1b64      	subs	r4, r4, r5
 80066e6:	10a4      	asrs	r4, r4, #2
 80066e8:	2600      	movs	r6, #0
 80066ea:	42a6      	cmp	r6, r4
 80066ec:	d105      	bne.n	80066fa <__libc_init_array+0x2e>
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066f4:	4798      	blx	r3
 80066f6:	3601      	adds	r6, #1
 80066f8:	e7ee      	b.n	80066d8 <__libc_init_array+0xc>
 80066fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066fe:	4798      	blx	r3
 8006700:	3601      	adds	r6, #1
 8006702:	e7f2      	b.n	80066ea <__libc_init_array+0x1e>
 8006704:	08007608 	.word	0x08007608
 8006708:	08007608 	.word	0x08007608
 800670c:	08007608 	.word	0x08007608
 8006710:	0800760c 	.word	0x0800760c

08006714 <cosf>:
 8006714:	ee10 3a10 	vmov	r3, s0
 8006718:	b507      	push	{r0, r1, r2, lr}
 800671a:	4a1e      	ldr	r2, [pc, #120]	@ (8006794 <cosf+0x80>)
 800671c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006720:	4293      	cmp	r3, r2
 8006722:	d806      	bhi.n	8006732 <cosf+0x1e>
 8006724:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8006798 <cosf+0x84>
 8006728:	b003      	add	sp, #12
 800672a:	f85d eb04 	ldr.w	lr, [sp], #4
 800672e:	f000 b87b 	b.w	8006828 <__kernel_cosf>
 8006732:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006736:	d304      	bcc.n	8006742 <cosf+0x2e>
 8006738:	ee30 0a40 	vsub.f32	s0, s0, s0
 800673c:	b003      	add	sp, #12
 800673e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006742:	4668      	mov	r0, sp
 8006744:	f000 f910 	bl	8006968 <__ieee754_rem_pio2f>
 8006748:	f000 0003 	and.w	r0, r0, #3
 800674c:	2801      	cmp	r0, #1
 800674e:	d009      	beq.n	8006764 <cosf+0x50>
 8006750:	2802      	cmp	r0, #2
 8006752:	d010      	beq.n	8006776 <cosf+0x62>
 8006754:	b9b0      	cbnz	r0, 8006784 <cosf+0x70>
 8006756:	eddd 0a01 	vldr	s1, [sp, #4]
 800675a:	ed9d 0a00 	vldr	s0, [sp]
 800675e:	f000 f863 	bl	8006828 <__kernel_cosf>
 8006762:	e7eb      	b.n	800673c <cosf+0x28>
 8006764:	eddd 0a01 	vldr	s1, [sp, #4]
 8006768:	ed9d 0a00 	vldr	s0, [sp]
 800676c:	f000 f8b4 	bl	80068d8 <__kernel_sinf>
 8006770:	eeb1 0a40 	vneg.f32	s0, s0
 8006774:	e7e2      	b.n	800673c <cosf+0x28>
 8006776:	eddd 0a01 	vldr	s1, [sp, #4]
 800677a:	ed9d 0a00 	vldr	s0, [sp]
 800677e:	f000 f853 	bl	8006828 <__kernel_cosf>
 8006782:	e7f5      	b.n	8006770 <cosf+0x5c>
 8006784:	eddd 0a01 	vldr	s1, [sp, #4]
 8006788:	ed9d 0a00 	vldr	s0, [sp]
 800678c:	2001      	movs	r0, #1
 800678e:	f000 f8a3 	bl	80068d8 <__kernel_sinf>
 8006792:	e7d3      	b.n	800673c <cosf+0x28>
 8006794:	3f490fd8 	.word	0x3f490fd8
 8006798:	00000000 	.word	0x00000000

0800679c <sinf>:
 800679c:	ee10 3a10 	vmov	r3, s0
 80067a0:	b507      	push	{r0, r1, r2, lr}
 80067a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006820 <sinf+0x84>)
 80067a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d807      	bhi.n	80067bc <sinf+0x20>
 80067ac:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006824 <sinf+0x88>
 80067b0:	2000      	movs	r0, #0
 80067b2:	b003      	add	sp, #12
 80067b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067b8:	f000 b88e 	b.w	80068d8 <__kernel_sinf>
 80067bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80067c0:	d304      	bcc.n	80067cc <sinf+0x30>
 80067c2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80067c6:	b003      	add	sp, #12
 80067c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80067cc:	4668      	mov	r0, sp
 80067ce:	f000 f8cb 	bl	8006968 <__ieee754_rem_pio2f>
 80067d2:	f000 0003 	and.w	r0, r0, #3
 80067d6:	2801      	cmp	r0, #1
 80067d8:	d00a      	beq.n	80067f0 <sinf+0x54>
 80067da:	2802      	cmp	r0, #2
 80067dc:	d00f      	beq.n	80067fe <sinf+0x62>
 80067de:	b9c0      	cbnz	r0, 8006812 <sinf+0x76>
 80067e0:	eddd 0a01 	vldr	s1, [sp, #4]
 80067e4:	ed9d 0a00 	vldr	s0, [sp]
 80067e8:	2001      	movs	r0, #1
 80067ea:	f000 f875 	bl	80068d8 <__kernel_sinf>
 80067ee:	e7ea      	b.n	80067c6 <sinf+0x2a>
 80067f0:	eddd 0a01 	vldr	s1, [sp, #4]
 80067f4:	ed9d 0a00 	vldr	s0, [sp]
 80067f8:	f000 f816 	bl	8006828 <__kernel_cosf>
 80067fc:	e7e3      	b.n	80067c6 <sinf+0x2a>
 80067fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8006802:	ed9d 0a00 	vldr	s0, [sp]
 8006806:	2001      	movs	r0, #1
 8006808:	f000 f866 	bl	80068d8 <__kernel_sinf>
 800680c:	eeb1 0a40 	vneg.f32	s0, s0
 8006810:	e7d9      	b.n	80067c6 <sinf+0x2a>
 8006812:	eddd 0a01 	vldr	s1, [sp, #4]
 8006816:	ed9d 0a00 	vldr	s0, [sp]
 800681a:	f000 f805 	bl	8006828 <__kernel_cosf>
 800681e:	e7f5      	b.n	800680c <sinf+0x70>
 8006820:	3f490fd8 	.word	0x3f490fd8
 8006824:	00000000 	.word	0x00000000

08006828 <__kernel_cosf>:
 8006828:	ee10 3a10 	vmov	r3, s0
 800682c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006830:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006834:	eef0 6a40 	vmov.f32	s13, s0
 8006838:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800683c:	d204      	bcs.n	8006848 <__kernel_cosf+0x20>
 800683e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006842:	ee17 2a90 	vmov	r2, s15
 8006846:	b342      	cbz	r2, 800689a <__kernel_cosf+0x72>
 8006848:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800684c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80068b8 <__kernel_cosf+0x90>
 8006850:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80068bc <__kernel_cosf+0x94>
 8006854:	4a1a      	ldr	r2, [pc, #104]	@ (80068c0 <__kernel_cosf+0x98>)
 8006856:	eea7 6a27 	vfma.f32	s12, s14, s15
 800685a:	4293      	cmp	r3, r2
 800685c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80068c4 <__kernel_cosf+0x9c>
 8006860:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006864:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80068c8 <__kernel_cosf+0xa0>
 8006868:	eea7 6a87 	vfma.f32	s12, s15, s14
 800686c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80068cc <__kernel_cosf+0xa4>
 8006870:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006874:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80068d0 <__kernel_cosf+0xa8>
 8006878:	eea7 6a87 	vfma.f32	s12, s15, s14
 800687c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8006880:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006884:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006888:	eee7 0a06 	vfma.f32	s1, s14, s12
 800688c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006890:	d804      	bhi.n	800689c <__kernel_cosf+0x74>
 8006892:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006896:	ee30 0a67 	vsub.f32	s0, s0, s15
 800689a:	4770      	bx	lr
 800689c:	4a0d      	ldr	r2, [pc, #52]	@ (80068d4 <__kernel_cosf+0xac>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	bf9a      	itte	ls
 80068a2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80068a6:	ee07 3a10 	vmovls	s14, r3
 80068aa:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80068ae:	ee30 0a47 	vsub.f32	s0, s0, s14
 80068b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068b6:	e7ec      	b.n	8006892 <__kernel_cosf+0x6a>
 80068b8:	ad47d74e 	.word	0xad47d74e
 80068bc:	310f74f6 	.word	0x310f74f6
 80068c0:	3e999999 	.word	0x3e999999
 80068c4:	b493f27c 	.word	0xb493f27c
 80068c8:	37d00d01 	.word	0x37d00d01
 80068cc:	bab60b61 	.word	0xbab60b61
 80068d0:	3d2aaaab 	.word	0x3d2aaaab
 80068d4:	3f480000 	.word	0x3f480000

080068d8 <__kernel_sinf>:
 80068d8:	ee10 3a10 	vmov	r3, s0
 80068dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068e0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80068e4:	d204      	bcs.n	80068f0 <__kernel_sinf+0x18>
 80068e6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80068ea:	ee17 3a90 	vmov	r3, s15
 80068ee:	b35b      	cbz	r3, 8006948 <__kernel_sinf+0x70>
 80068f0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80068f4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800694c <__kernel_sinf+0x74>
 80068f8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006950 <__kernel_sinf+0x78>
 80068fc:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006900:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006954 <__kernel_sinf+0x7c>
 8006904:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006908:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006958 <__kernel_sinf+0x80>
 800690c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006910:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800695c <__kernel_sinf+0x84>
 8006914:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006918:	eee6 7a07 	vfma.f32	s15, s12, s14
 800691c:	b930      	cbnz	r0, 800692c <__kernel_sinf+0x54>
 800691e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006960 <__kernel_sinf+0x88>
 8006922:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006926:	eea6 0a26 	vfma.f32	s0, s12, s13
 800692a:	4770      	bx	lr
 800692c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006930:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006934:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006938:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800693c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006964 <__kernel_sinf+0x8c>
 8006940:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006944:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	2f2ec9d3 	.word	0x2f2ec9d3
 8006950:	b2d72f34 	.word	0xb2d72f34
 8006954:	3638ef1b 	.word	0x3638ef1b
 8006958:	b9500d01 	.word	0xb9500d01
 800695c:	3c088889 	.word	0x3c088889
 8006960:	be2aaaab 	.word	0xbe2aaaab
 8006964:	3e2aaaab 	.word	0x3e2aaaab

08006968 <__ieee754_rem_pio2f>:
 8006968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800696a:	ee10 6a10 	vmov	r6, s0
 800696e:	4b88      	ldr	r3, [pc, #544]	@ (8006b90 <__ieee754_rem_pio2f+0x228>)
 8006970:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006974:	429d      	cmp	r5, r3
 8006976:	b087      	sub	sp, #28
 8006978:	4604      	mov	r4, r0
 800697a:	d805      	bhi.n	8006988 <__ieee754_rem_pio2f+0x20>
 800697c:	2300      	movs	r3, #0
 800697e:	ed80 0a00 	vstr	s0, [r0]
 8006982:	6043      	str	r3, [r0, #4]
 8006984:	2000      	movs	r0, #0
 8006986:	e022      	b.n	80069ce <__ieee754_rem_pio2f+0x66>
 8006988:	4b82      	ldr	r3, [pc, #520]	@ (8006b94 <__ieee754_rem_pio2f+0x22c>)
 800698a:	429d      	cmp	r5, r3
 800698c:	d83a      	bhi.n	8006a04 <__ieee754_rem_pio2f+0x9c>
 800698e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006992:	2e00      	cmp	r6, #0
 8006994:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006b98 <__ieee754_rem_pio2f+0x230>
 8006998:	4a80      	ldr	r2, [pc, #512]	@ (8006b9c <__ieee754_rem_pio2f+0x234>)
 800699a:	f023 030f 	bic.w	r3, r3, #15
 800699e:	dd18      	ble.n	80069d2 <__ieee754_rem_pio2f+0x6a>
 80069a0:	4293      	cmp	r3, r2
 80069a2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80069a6:	bf09      	itett	eq
 80069a8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8006ba0 <__ieee754_rem_pio2f+0x238>
 80069ac:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006ba4 <__ieee754_rem_pio2f+0x23c>
 80069b0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006ba8 <__ieee754_rem_pio2f+0x240>
 80069b4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80069b8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80069bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80069c0:	ed80 7a00 	vstr	s14, [r0]
 80069c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80069c8:	edc0 7a01 	vstr	s15, [r0, #4]
 80069cc:	2001      	movs	r0, #1
 80069ce:	b007      	add	sp, #28
 80069d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069d2:	4293      	cmp	r3, r2
 80069d4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80069d8:	bf09      	itett	eq
 80069da:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8006ba0 <__ieee754_rem_pio2f+0x238>
 80069de:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006ba4 <__ieee754_rem_pio2f+0x23c>
 80069e2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006ba8 <__ieee754_rem_pio2f+0x240>
 80069e6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80069ea:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80069ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80069f2:	ed80 7a00 	vstr	s14, [r0]
 80069f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069fa:	edc0 7a01 	vstr	s15, [r0, #4]
 80069fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006a02:	e7e4      	b.n	80069ce <__ieee754_rem_pio2f+0x66>
 8006a04:	4b69      	ldr	r3, [pc, #420]	@ (8006bac <__ieee754_rem_pio2f+0x244>)
 8006a06:	429d      	cmp	r5, r3
 8006a08:	d873      	bhi.n	8006af2 <__ieee754_rem_pio2f+0x18a>
 8006a0a:	f000 f8dd 	bl	8006bc8 <fabsf>
 8006a0e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8006bb0 <__ieee754_rem_pio2f+0x248>
 8006a12:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006a16:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006a1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a22:	ee17 0a90 	vmov	r0, s15
 8006a26:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006b98 <__ieee754_rem_pio2f+0x230>
 8006a2a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006a2e:	281f      	cmp	r0, #31
 8006a30:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006ba4 <__ieee754_rem_pio2f+0x23c>
 8006a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a38:	eeb1 6a47 	vneg.f32	s12, s14
 8006a3c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006a40:	ee16 1a90 	vmov	r1, s13
 8006a44:	dc09      	bgt.n	8006a5a <__ieee754_rem_pio2f+0xf2>
 8006a46:	4a5b      	ldr	r2, [pc, #364]	@ (8006bb4 <__ieee754_rem_pio2f+0x24c>)
 8006a48:	1e47      	subs	r7, r0, #1
 8006a4a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006a4e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006a52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d107      	bne.n	8006a6a <__ieee754_rem_pio2f+0x102>
 8006a5a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8006a5e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006a62:	2a08      	cmp	r2, #8
 8006a64:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006a68:	dc14      	bgt.n	8006a94 <__ieee754_rem_pio2f+0x12c>
 8006a6a:	6021      	str	r1, [r4, #0]
 8006a6c:	ed94 7a00 	vldr	s14, [r4]
 8006a70:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006a74:	2e00      	cmp	r6, #0
 8006a76:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006a7a:	ed84 0a01 	vstr	s0, [r4, #4]
 8006a7e:	daa6      	bge.n	80069ce <__ieee754_rem_pio2f+0x66>
 8006a80:	eeb1 7a47 	vneg.f32	s14, s14
 8006a84:	eeb1 0a40 	vneg.f32	s0, s0
 8006a88:	ed84 7a00 	vstr	s14, [r4]
 8006a8c:	ed84 0a01 	vstr	s0, [r4, #4]
 8006a90:	4240      	negs	r0, r0
 8006a92:	e79c      	b.n	80069ce <__ieee754_rem_pio2f+0x66>
 8006a94:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8006ba0 <__ieee754_rem_pio2f+0x238>
 8006a98:	eef0 6a40 	vmov.f32	s13, s0
 8006a9c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8006aa0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006aa4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006aa8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006ba8 <__ieee754_rem_pio2f+0x240>
 8006aac:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006ab0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006ab4:	ee15 2a90 	vmov	r2, s11
 8006ab8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006abc:	1a5b      	subs	r3, r3, r1
 8006abe:	2b19      	cmp	r3, #25
 8006ac0:	dc04      	bgt.n	8006acc <__ieee754_rem_pio2f+0x164>
 8006ac2:	edc4 5a00 	vstr	s11, [r4]
 8006ac6:	eeb0 0a66 	vmov.f32	s0, s13
 8006aca:	e7cf      	b.n	8006a6c <__ieee754_rem_pio2f+0x104>
 8006acc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006bb8 <__ieee754_rem_pio2f+0x250>
 8006ad0:	eeb0 0a66 	vmov.f32	s0, s13
 8006ad4:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006ad8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006adc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006bbc <__ieee754_rem_pio2f+0x254>
 8006ae0:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006ae4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006ae8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006aec:	ed84 7a00 	vstr	s14, [r4]
 8006af0:	e7bc      	b.n	8006a6c <__ieee754_rem_pio2f+0x104>
 8006af2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006af6:	d306      	bcc.n	8006b06 <__ieee754_rem_pio2f+0x19e>
 8006af8:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006afc:	edc0 7a01 	vstr	s15, [r0, #4]
 8006b00:	edc0 7a00 	vstr	s15, [r0]
 8006b04:	e73e      	b.n	8006984 <__ieee754_rem_pio2f+0x1c>
 8006b06:	15ea      	asrs	r2, r5, #23
 8006b08:	3a86      	subs	r2, #134	@ 0x86
 8006b0a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006b0e:	ee07 3a90 	vmov	s15, r3
 8006b12:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006b16:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006bc0 <__ieee754_rem_pio2f+0x258>
 8006b1a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b22:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006b26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006b2a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006b2e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b36:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006b3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006b3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b46:	edcd 7a05 	vstr	s15, [sp, #20]
 8006b4a:	d11e      	bne.n	8006b8a <__ieee754_rem_pio2f+0x222>
 8006b4c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b54:	bf0c      	ite	eq
 8006b56:	2301      	moveq	r3, #1
 8006b58:	2302      	movne	r3, #2
 8006b5a:	491a      	ldr	r1, [pc, #104]	@ (8006bc4 <__ieee754_rem_pio2f+0x25c>)
 8006b5c:	9101      	str	r1, [sp, #4]
 8006b5e:	2102      	movs	r1, #2
 8006b60:	9100      	str	r1, [sp, #0]
 8006b62:	a803      	add	r0, sp, #12
 8006b64:	4621      	mov	r1, r4
 8006b66:	f000 f89d 	bl	8006ca4 <__kernel_rem_pio2f>
 8006b6a:	2e00      	cmp	r6, #0
 8006b6c:	f6bf af2f 	bge.w	80069ce <__ieee754_rem_pio2f+0x66>
 8006b70:	edd4 7a00 	vldr	s15, [r4]
 8006b74:	eef1 7a67 	vneg.f32	s15, s15
 8006b78:	edc4 7a00 	vstr	s15, [r4]
 8006b7c:	edd4 7a01 	vldr	s15, [r4, #4]
 8006b80:	eef1 7a67 	vneg.f32	s15, s15
 8006b84:	edc4 7a01 	vstr	s15, [r4, #4]
 8006b88:	e782      	b.n	8006a90 <__ieee754_rem_pio2f+0x128>
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e7e5      	b.n	8006b5a <__ieee754_rem_pio2f+0x1f2>
 8006b8e:	bf00      	nop
 8006b90:	3f490fd8 	.word	0x3f490fd8
 8006b94:	4016cbe3 	.word	0x4016cbe3
 8006b98:	3fc90f80 	.word	0x3fc90f80
 8006b9c:	3fc90fd0 	.word	0x3fc90fd0
 8006ba0:	37354400 	.word	0x37354400
 8006ba4:	37354443 	.word	0x37354443
 8006ba8:	2e85a308 	.word	0x2e85a308
 8006bac:	43490f80 	.word	0x43490f80
 8006bb0:	3f22f984 	.word	0x3f22f984
 8006bb4:	08007238 	.word	0x08007238
 8006bb8:	2e85a300 	.word	0x2e85a300
 8006bbc:	248d3132 	.word	0x248d3132
 8006bc0:	43800000 	.word	0x43800000
 8006bc4:	080072b8 	.word	0x080072b8

08006bc8 <fabsf>:
 8006bc8:	ee10 3a10 	vmov	r3, s0
 8006bcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006bd0:	ee00 3a10 	vmov	s0, r3
 8006bd4:	4770      	bx	lr
	...

08006bd8 <scalbnf>:
 8006bd8:	ee10 3a10 	vmov	r3, s0
 8006bdc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006be0:	d02b      	beq.n	8006c3a <scalbnf+0x62>
 8006be2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006be6:	d302      	bcc.n	8006bee <scalbnf+0x16>
 8006be8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006bec:	4770      	bx	lr
 8006bee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006bf2:	d123      	bne.n	8006c3c <scalbnf+0x64>
 8006bf4:	4b24      	ldr	r3, [pc, #144]	@ (8006c88 <scalbnf+0xb0>)
 8006bf6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006c8c <scalbnf+0xb4>
 8006bfa:	4298      	cmp	r0, r3
 8006bfc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006c00:	db17      	blt.n	8006c32 <scalbnf+0x5a>
 8006c02:	ee10 3a10 	vmov	r3, s0
 8006c06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006c0a:	3a19      	subs	r2, #25
 8006c0c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006c10:	4288      	cmp	r0, r1
 8006c12:	dd15      	ble.n	8006c40 <scalbnf+0x68>
 8006c14:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006c90 <scalbnf+0xb8>
 8006c18:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006c94 <scalbnf+0xbc>
 8006c1c:	ee10 3a10 	vmov	r3, s0
 8006c20:	eeb0 7a67 	vmov.f32	s14, s15
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	bfb8      	it	lt
 8006c28:	eef0 7a66 	vmovlt.f32	s15, s13
 8006c2c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006c30:	4770      	bx	lr
 8006c32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006c98 <scalbnf+0xc0>
 8006c36:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006c3a:	4770      	bx	lr
 8006c3c:	0dd2      	lsrs	r2, r2, #23
 8006c3e:	e7e5      	b.n	8006c0c <scalbnf+0x34>
 8006c40:	4410      	add	r0, r2
 8006c42:	28fe      	cmp	r0, #254	@ 0xfe
 8006c44:	dce6      	bgt.n	8006c14 <scalbnf+0x3c>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	dd06      	ble.n	8006c58 <scalbnf+0x80>
 8006c4a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006c4e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006c52:	ee00 3a10 	vmov	s0, r3
 8006c56:	4770      	bx	lr
 8006c58:	f110 0f16 	cmn.w	r0, #22
 8006c5c:	da09      	bge.n	8006c72 <scalbnf+0x9a>
 8006c5e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006c98 <scalbnf+0xc0>
 8006c62:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006c9c <scalbnf+0xc4>
 8006c66:	ee10 3a10 	vmov	r3, s0
 8006c6a:	eeb0 7a67 	vmov.f32	s14, s15
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	e7d9      	b.n	8006c26 <scalbnf+0x4e>
 8006c72:	3019      	adds	r0, #25
 8006c74:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006c78:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006c7c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006ca0 <scalbnf+0xc8>
 8006c80:	ee07 3a90 	vmov	s15, r3
 8006c84:	e7d7      	b.n	8006c36 <scalbnf+0x5e>
 8006c86:	bf00      	nop
 8006c88:	ffff3cb0 	.word	0xffff3cb0
 8006c8c:	4c000000 	.word	0x4c000000
 8006c90:	7149f2ca 	.word	0x7149f2ca
 8006c94:	f149f2ca 	.word	0xf149f2ca
 8006c98:	0da24260 	.word	0x0da24260
 8006c9c:	8da24260 	.word	0x8da24260
 8006ca0:	33000000 	.word	0x33000000

08006ca4 <__kernel_rem_pio2f>:
 8006ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca8:	ed2d 8b04 	vpush	{d8-d9}
 8006cac:	b0d9      	sub	sp, #356	@ 0x164
 8006cae:	4690      	mov	r8, r2
 8006cb0:	9001      	str	r0, [sp, #4]
 8006cb2:	4ab9      	ldr	r2, [pc, #740]	@ (8006f98 <__kernel_rem_pio2f+0x2f4>)
 8006cb4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006cb6:	f118 0f04 	cmn.w	r8, #4
 8006cba:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006cbe:	460f      	mov	r7, r1
 8006cc0:	f103 3bff 	add.w	fp, r3, #4294967295
 8006cc4:	db27      	blt.n	8006d16 <__kernel_rem_pio2f+0x72>
 8006cc6:	f1b8 0203 	subs.w	r2, r8, #3
 8006cca:	bf48      	it	mi
 8006ccc:	f108 0204 	addmi.w	r2, r8, #4
 8006cd0:	10d2      	asrs	r2, r2, #3
 8006cd2:	1c55      	adds	r5, r2, #1
 8006cd4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006cd6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 8006cda:	00e8      	lsls	r0, r5, #3
 8006cdc:	eba2 060b 	sub.w	r6, r2, fp
 8006ce0:	9002      	str	r0, [sp, #8]
 8006ce2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006ce6:	eb0a 0c0b 	add.w	ip, sl, fp
 8006cea:	ac1c      	add	r4, sp, #112	@ 0x70
 8006cec:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	4560      	cmp	r0, ip
 8006cf4:	dd11      	ble.n	8006d1a <__kernel_rem_pio2f+0x76>
 8006cf6:	a91c      	add	r1, sp, #112	@ 0x70
 8006cf8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006cfc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006d00:	f04f 0c00 	mov.w	ip, #0
 8006d04:	45d4      	cmp	ip, sl
 8006d06:	dc27      	bgt.n	8006d58 <__kernel_rem_pio2f+0xb4>
 8006d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006d0c:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 8006d10:	4606      	mov	r6, r0
 8006d12:	2400      	movs	r4, #0
 8006d14:	e016      	b.n	8006d44 <__kernel_rem_pio2f+0xa0>
 8006d16:	2200      	movs	r2, #0
 8006d18:	e7db      	b.n	8006cd2 <__kernel_rem_pio2f+0x2e>
 8006d1a:	42c6      	cmn	r6, r0
 8006d1c:	bf5d      	ittte	pl
 8006d1e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006d22:	ee07 1a90 	vmovpl	s15, r1
 8006d26:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006d2a:	eef0 7a47 	vmovmi.f32	s15, s14
 8006d2e:	ece4 7a01 	vstmia	r4!, {s15}
 8006d32:	3001      	adds	r0, #1
 8006d34:	e7dd      	b.n	8006cf2 <__kernel_rem_pio2f+0x4e>
 8006d36:	ecfe 6a01 	vldmia	lr!, {s13}
 8006d3a:	ed96 7a00 	vldr	s14, [r6]
 8006d3e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006d42:	3401      	adds	r4, #1
 8006d44:	455c      	cmp	r4, fp
 8006d46:	f1a6 0604 	sub.w	r6, r6, #4
 8006d4a:	ddf4      	ble.n	8006d36 <__kernel_rem_pio2f+0x92>
 8006d4c:	ece9 7a01 	vstmia	r9!, {s15}
 8006d50:	f10c 0c01 	add.w	ip, ip, #1
 8006d54:	3004      	adds	r0, #4
 8006d56:	e7d5      	b.n	8006d04 <__kernel_rem_pio2f+0x60>
 8006d58:	a908      	add	r1, sp, #32
 8006d5a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d5e:	9104      	str	r1, [sp, #16]
 8006d60:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006d62:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8006fa4 <__kernel_rem_pio2f+0x300>
 8006d66:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8006fa0 <__kernel_rem_pio2f+0x2fc>
 8006d6a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006d6e:	9203      	str	r2, [sp, #12]
 8006d70:	4654      	mov	r4, sl
 8006d72:	00a2      	lsls	r2, r4, #2
 8006d74:	9205      	str	r2, [sp, #20]
 8006d76:	aa58      	add	r2, sp, #352	@ 0x160
 8006d78:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006d7c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006d80:	a944      	add	r1, sp, #272	@ 0x110
 8006d82:	aa08      	add	r2, sp, #32
 8006d84:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006d88:	4694      	mov	ip, r2
 8006d8a:	4626      	mov	r6, r4
 8006d8c:	2e00      	cmp	r6, #0
 8006d8e:	f1a0 0004 	sub.w	r0, r0, #4
 8006d92:	dc4c      	bgt.n	8006e2e <__kernel_rem_pio2f+0x18a>
 8006d94:	4628      	mov	r0, r5
 8006d96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d9a:	f7ff ff1d 	bl	8006bd8 <scalbnf>
 8006d9e:	eeb0 8a40 	vmov.f32	s16, s0
 8006da2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006da6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006daa:	f000 f9ed 	bl	8007188 <floorf>
 8006dae:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006db2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006db6:	2d00      	cmp	r5, #0
 8006db8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dbc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006dc0:	ee17 9a90 	vmov	r9, s15
 8006dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dc8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006dcc:	dd41      	ble.n	8006e52 <__kernel_rem_pio2f+0x1ae>
 8006dce:	f104 3cff 	add.w	ip, r4, #4294967295
 8006dd2:	a908      	add	r1, sp, #32
 8006dd4:	f1c5 0e08 	rsb	lr, r5, #8
 8006dd8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006ddc:	fa46 f00e 	asr.w	r0, r6, lr
 8006de0:	4481      	add	r9, r0
 8006de2:	fa00 f00e 	lsl.w	r0, r0, lr
 8006de6:	1a36      	subs	r6, r6, r0
 8006de8:	f1c5 0007 	rsb	r0, r5, #7
 8006dec:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006df0:	4106      	asrs	r6, r0
 8006df2:	2e00      	cmp	r6, #0
 8006df4:	dd3c      	ble.n	8006e70 <__kernel_rem_pio2f+0x1cc>
 8006df6:	f04f 0e00 	mov.w	lr, #0
 8006dfa:	f109 0901 	add.w	r9, r9, #1
 8006dfe:	4670      	mov	r0, lr
 8006e00:	4574      	cmp	r4, lr
 8006e02:	dc68      	bgt.n	8006ed6 <__kernel_rem_pio2f+0x232>
 8006e04:	2d00      	cmp	r5, #0
 8006e06:	dd03      	ble.n	8006e10 <__kernel_rem_pio2f+0x16c>
 8006e08:	2d01      	cmp	r5, #1
 8006e0a:	d074      	beq.n	8006ef6 <__kernel_rem_pio2f+0x252>
 8006e0c:	2d02      	cmp	r5, #2
 8006e0e:	d07d      	beq.n	8006f0c <__kernel_rem_pio2f+0x268>
 8006e10:	2e02      	cmp	r6, #2
 8006e12:	d12d      	bne.n	8006e70 <__kernel_rem_pio2f+0x1cc>
 8006e14:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006e18:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006e1c:	b340      	cbz	r0, 8006e70 <__kernel_rem_pio2f+0x1cc>
 8006e1e:	4628      	mov	r0, r5
 8006e20:	9306      	str	r3, [sp, #24]
 8006e22:	f7ff fed9 	bl	8006bd8 <scalbnf>
 8006e26:	9b06      	ldr	r3, [sp, #24]
 8006e28:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006e2c:	e020      	b.n	8006e70 <__kernel_rem_pio2f+0x1cc>
 8006e2e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006e32:	3e01      	subs	r6, #1
 8006e34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e3c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006e40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006e44:	ecac 0a01 	vstmia	ip!, {s0}
 8006e48:	ed90 0a00 	vldr	s0, [r0]
 8006e4c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006e50:	e79c      	b.n	8006d8c <__kernel_rem_pio2f+0xe8>
 8006e52:	d105      	bne.n	8006e60 <__kernel_rem_pio2f+0x1bc>
 8006e54:	1e60      	subs	r0, r4, #1
 8006e56:	a908      	add	r1, sp, #32
 8006e58:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006e5c:	11f6      	asrs	r6, r6, #7
 8006e5e:	e7c8      	b.n	8006df2 <__kernel_rem_pio2f+0x14e>
 8006e60:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006e64:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e6c:	da31      	bge.n	8006ed2 <__kernel_rem_pio2f+0x22e>
 8006e6e:	2600      	movs	r6, #0
 8006e70:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e78:	f040 8098 	bne.w	8006fac <__kernel_rem_pio2f+0x308>
 8006e7c:	1e60      	subs	r0, r4, #1
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4550      	cmp	r0, sl
 8006e82:	da4b      	bge.n	8006f1c <__kernel_rem_pio2f+0x278>
 8006e84:	2a00      	cmp	r2, #0
 8006e86:	d065      	beq.n	8006f54 <__kernel_rem_pio2f+0x2b0>
 8006e88:	3c01      	subs	r4, #1
 8006e8a:	ab08      	add	r3, sp, #32
 8006e8c:	3d08      	subs	r5, #8
 8006e8e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d0f8      	beq.n	8006e88 <__kernel_rem_pio2f+0x1e4>
 8006e96:	4628      	mov	r0, r5
 8006e98:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006e9c:	f7ff fe9c 	bl	8006bd8 <scalbnf>
 8006ea0:	1c63      	adds	r3, r4, #1
 8006ea2:	aa44      	add	r2, sp, #272	@ 0x110
 8006ea4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006fa4 <__kernel_rem_pio2f+0x300>
 8006ea8:	0099      	lsls	r1, r3, #2
 8006eaa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006eae:	4623      	mov	r3, r4
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f280 80a9 	bge.w	8007008 <__kernel_rem_pio2f+0x364>
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f2c0 80c7 	blt.w	800704c <__kernel_rem_pio2f+0x3a8>
 8006ebe:	aa44      	add	r2, sp, #272	@ 0x110
 8006ec0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006ec4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006f9c <__kernel_rem_pio2f+0x2f8>
 8006ec8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 8006ecc:	2000      	movs	r0, #0
 8006ece:	1ae2      	subs	r2, r4, r3
 8006ed0:	e0b1      	b.n	8007036 <__kernel_rem_pio2f+0x392>
 8006ed2:	2602      	movs	r6, #2
 8006ed4:	e78f      	b.n	8006df6 <__kernel_rem_pio2f+0x152>
 8006ed6:	f852 1b04 	ldr.w	r1, [r2], #4
 8006eda:	b948      	cbnz	r0, 8006ef0 <__kernel_rem_pio2f+0x24c>
 8006edc:	b121      	cbz	r1, 8006ee8 <__kernel_rem_pio2f+0x244>
 8006ede:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006ee2:	f842 1c04 	str.w	r1, [r2, #-4]
 8006ee6:	2101      	movs	r1, #1
 8006ee8:	f10e 0e01 	add.w	lr, lr, #1
 8006eec:	4608      	mov	r0, r1
 8006eee:	e787      	b.n	8006e00 <__kernel_rem_pio2f+0x15c>
 8006ef0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006ef4:	e7f5      	b.n	8006ee2 <__kernel_rem_pio2f+0x23e>
 8006ef6:	f104 3cff 	add.w	ip, r4, #4294967295
 8006efa:	aa08      	add	r2, sp, #32
 8006efc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f04:	a908      	add	r1, sp, #32
 8006f06:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8006f0a:	e781      	b.n	8006e10 <__kernel_rem_pio2f+0x16c>
 8006f0c:	f104 3cff 	add.w	ip, r4, #4294967295
 8006f10:	aa08      	add	r2, sp, #32
 8006f12:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006f16:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006f1a:	e7f3      	b.n	8006f04 <__kernel_rem_pio2f+0x260>
 8006f1c:	a908      	add	r1, sp, #32
 8006f1e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006f22:	3801      	subs	r0, #1
 8006f24:	430a      	orrs	r2, r1
 8006f26:	e7ab      	b.n	8006e80 <__kernel_rem_pio2f+0x1dc>
 8006f28:	3201      	adds	r2, #1
 8006f2a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006f2e:	2e00      	cmp	r6, #0
 8006f30:	d0fa      	beq.n	8006f28 <__kernel_rem_pio2f+0x284>
 8006f32:	9905      	ldr	r1, [sp, #20]
 8006f34:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006f38:	eb0d 0001 	add.w	r0, sp, r1
 8006f3c:	18e6      	adds	r6, r4, r3
 8006f3e:	a91c      	add	r1, sp, #112	@ 0x70
 8006f40:	f104 0c01 	add.w	ip, r4, #1
 8006f44:	384c      	subs	r0, #76	@ 0x4c
 8006f46:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006f4a:	4422      	add	r2, r4
 8006f4c:	4562      	cmp	r2, ip
 8006f4e:	da04      	bge.n	8006f5a <__kernel_rem_pio2f+0x2b6>
 8006f50:	4614      	mov	r4, r2
 8006f52:	e70e      	b.n	8006d72 <__kernel_rem_pio2f+0xce>
 8006f54:	9804      	ldr	r0, [sp, #16]
 8006f56:	2201      	movs	r2, #1
 8006f58:	e7e7      	b.n	8006f2a <__kernel_rem_pio2f+0x286>
 8006f5a:	9903      	ldr	r1, [sp, #12]
 8006f5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006f60:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006f64:	9105      	str	r1, [sp, #20]
 8006f66:	ee07 1a90 	vmov	s15, r1
 8006f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f6e:	2400      	movs	r4, #0
 8006f70:	ece6 7a01 	vstmia	r6!, {s15}
 8006f74:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 8006f78:	46b1      	mov	r9, r6
 8006f7a:	455c      	cmp	r4, fp
 8006f7c:	dd04      	ble.n	8006f88 <__kernel_rem_pio2f+0x2e4>
 8006f7e:	ece0 7a01 	vstmia	r0!, {s15}
 8006f82:	f10c 0c01 	add.w	ip, ip, #1
 8006f86:	e7e1      	b.n	8006f4c <__kernel_rem_pio2f+0x2a8>
 8006f88:	ecfe 6a01 	vldmia	lr!, {s13}
 8006f8c:	ed39 7a01 	vldmdb	r9!, {s14}
 8006f90:	3401      	adds	r4, #1
 8006f92:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006f96:	e7f0      	b.n	8006f7a <__kernel_rem_pio2f+0x2d6>
 8006f98:	080075fc 	.word	0x080075fc
 8006f9c:	080075d0 	.word	0x080075d0
 8006fa0:	43800000 	.word	0x43800000
 8006fa4:	3b800000 	.word	0x3b800000
 8006fa8:	00000000 	.word	0x00000000
 8006fac:	9b02      	ldr	r3, [sp, #8]
 8006fae:	eeb0 0a48 	vmov.f32	s0, s16
 8006fb2:	eba3 0008 	sub.w	r0, r3, r8
 8006fb6:	f7ff fe0f 	bl	8006bd8 <scalbnf>
 8006fba:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006fa0 <__kernel_rem_pio2f+0x2fc>
 8006fbe:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fc6:	db19      	blt.n	8006ffc <__kernel_rem_pio2f+0x358>
 8006fc8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006fa4 <__kernel_rem_pio2f+0x300>
 8006fcc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006fd0:	aa08      	add	r2, sp, #32
 8006fd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fd6:	3508      	adds	r5, #8
 8006fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fdc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006fe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fe4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006fe8:	ee10 3a10 	vmov	r3, s0
 8006fec:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006ff0:	ee17 3a90 	vmov	r3, s15
 8006ff4:	3401      	adds	r4, #1
 8006ff6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006ffa:	e74c      	b.n	8006e96 <__kernel_rem_pio2f+0x1f2>
 8006ffc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007000:	aa08      	add	r2, sp, #32
 8007002:	ee10 3a10 	vmov	r3, s0
 8007006:	e7f6      	b.n	8006ff6 <__kernel_rem_pio2f+0x352>
 8007008:	a808      	add	r0, sp, #32
 800700a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800700e:	9001      	str	r0, [sp, #4]
 8007010:	ee07 0a90 	vmov	s15, r0
 8007014:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007018:	3b01      	subs	r3, #1
 800701a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800701e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007022:	ed62 7a01 	vstmdb	r2!, {s15}
 8007026:	e743      	b.n	8006eb0 <__kernel_rem_pio2f+0x20c>
 8007028:	ecfc 6a01 	vldmia	ip!, {s13}
 800702c:	ecb5 7a01 	vldmia	r5!, {s14}
 8007030:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007034:	3001      	adds	r0, #1
 8007036:	4550      	cmp	r0, sl
 8007038:	dc01      	bgt.n	800703e <__kernel_rem_pio2f+0x39a>
 800703a:	4282      	cmp	r2, r0
 800703c:	daf4      	bge.n	8007028 <__kernel_rem_pio2f+0x384>
 800703e:	a858      	add	r0, sp, #352	@ 0x160
 8007040:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007044:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8007048:	3b01      	subs	r3, #1
 800704a:	e735      	b.n	8006eb8 <__kernel_rem_pio2f+0x214>
 800704c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800704e:	2b02      	cmp	r3, #2
 8007050:	dc09      	bgt.n	8007066 <__kernel_rem_pio2f+0x3c2>
 8007052:	2b00      	cmp	r3, #0
 8007054:	dc2b      	bgt.n	80070ae <__kernel_rem_pio2f+0x40a>
 8007056:	d044      	beq.n	80070e2 <__kernel_rem_pio2f+0x43e>
 8007058:	f009 0007 	and.w	r0, r9, #7
 800705c:	b059      	add	sp, #356	@ 0x164
 800705e:	ecbd 8b04 	vpop	{d8-d9}
 8007062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007066:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007068:	2b03      	cmp	r3, #3
 800706a:	d1f5      	bne.n	8007058 <__kernel_rem_pio2f+0x3b4>
 800706c:	aa30      	add	r2, sp, #192	@ 0xc0
 800706e:	1f0b      	subs	r3, r1, #4
 8007070:	4413      	add	r3, r2
 8007072:	461a      	mov	r2, r3
 8007074:	4620      	mov	r0, r4
 8007076:	2800      	cmp	r0, #0
 8007078:	f1a2 0204 	sub.w	r2, r2, #4
 800707c:	dc52      	bgt.n	8007124 <__kernel_rem_pio2f+0x480>
 800707e:	4622      	mov	r2, r4
 8007080:	2a01      	cmp	r2, #1
 8007082:	f1a3 0304 	sub.w	r3, r3, #4
 8007086:	dc5d      	bgt.n	8007144 <__kernel_rem_pio2f+0x4a0>
 8007088:	ab30      	add	r3, sp, #192	@ 0xc0
 800708a:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 800708e:	440b      	add	r3, r1
 8007090:	2c01      	cmp	r4, #1
 8007092:	dc67      	bgt.n	8007164 <__kernel_rem_pio2f+0x4c0>
 8007094:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8007098:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800709c:	2e00      	cmp	r6, #0
 800709e:	d167      	bne.n	8007170 <__kernel_rem_pio2f+0x4cc>
 80070a0:	edc7 6a00 	vstr	s13, [r7]
 80070a4:	ed87 7a01 	vstr	s14, [r7, #4]
 80070a8:	edc7 7a02 	vstr	s15, [r7, #8]
 80070ac:	e7d4      	b.n	8007058 <__kernel_rem_pio2f+0x3b4>
 80070ae:	ab30      	add	r3, sp, #192	@ 0xc0
 80070b0:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 80070b4:	440b      	add	r3, r1
 80070b6:	4622      	mov	r2, r4
 80070b8:	2a00      	cmp	r2, #0
 80070ba:	da24      	bge.n	8007106 <__kernel_rem_pio2f+0x462>
 80070bc:	b34e      	cbz	r6, 8007112 <__kernel_rem_pio2f+0x46e>
 80070be:	eef1 7a47 	vneg.f32	s15, s14
 80070c2:	edc7 7a00 	vstr	s15, [r7]
 80070c6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80070ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80070ce:	aa31      	add	r2, sp, #196	@ 0xc4
 80070d0:	2301      	movs	r3, #1
 80070d2:	429c      	cmp	r4, r3
 80070d4:	da20      	bge.n	8007118 <__kernel_rem_pio2f+0x474>
 80070d6:	b10e      	cbz	r6, 80070dc <__kernel_rem_pio2f+0x438>
 80070d8:	eef1 7a67 	vneg.f32	s15, s15
 80070dc:	edc7 7a01 	vstr	s15, [r7, #4]
 80070e0:	e7ba      	b.n	8007058 <__kernel_rem_pio2f+0x3b4>
 80070e2:	ab30      	add	r3, sp, #192	@ 0xc0
 80070e4:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8006fa8 <__kernel_rem_pio2f+0x304>
 80070e8:	440b      	add	r3, r1
 80070ea:	2c00      	cmp	r4, #0
 80070ec:	da05      	bge.n	80070fa <__kernel_rem_pio2f+0x456>
 80070ee:	b10e      	cbz	r6, 80070f4 <__kernel_rem_pio2f+0x450>
 80070f0:	eef1 7a67 	vneg.f32	s15, s15
 80070f4:	edc7 7a00 	vstr	s15, [r7]
 80070f8:	e7ae      	b.n	8007058 <__kernel_rem_pio2f+0x3b4>
 80070fa:	ed33 7a01 	vldmdb	r3!, {s14}
 80070fe:	3c01      	subs	r4, #1
 8007100:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007104:	e7f1      	b.n	80070ea <__kernel_rem_pio2f+0x446>
 8007106:	ed73 7a01 	vldmdb	r3!, {s15}
 800710a:	3a01      	subs	r2, #1
 800710c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007110:	e7d2      	b.n	80070b8 <__kernel_rem_pio2f+0x414>
 8007112:	eef0 7a47 	vmov.f32	s15, s14
 8007116:	e7d4      	b.n	80070c2 <__kernel_rem_pio2f+0x41e>
 8007118:	ecb2 7a01 	vldmia	r2!, {s14}
 800711c:	3301      	adds	r3, #1
 800711e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007122:	e7d6      	b.n	80070d2 <__kernel_rem_pio2f+0x42e>
 8007124:	edd2 7a00 	vldr	s15, [r2]
 8007128:	edd2 6a01 	vldr	s13, [r2, #4]
 800712c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007130:	3801      	subs	r0, #1
 8007132:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007136:	ed82 7a00 	vstr	s14, [r2]
 800713a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800713e:	edc2 7a01 	vstr	s15, [r2, #4]
 8007142:	e798      	b.n	8007076 <__kernel_rem_pio2f+0x3d2>
 8007144:	edd3 7a00 	vldr	s15, [r3]
 8007148:	edd3 6a01 	vldr	s13, [r3, #4]
 800714c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007150:	3a01      	subs	r2, #1
 8007152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007156:	ed83 7a00 	vstr	s14, [r3]
 800715a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800715e:	edc3 7a01 	vstr	s15, [r3, #4]
 8007162:	e78d      	b.n	8007080 <__kernel_rem_pio2f+0x3dc>
 8007164:	ed33 7a01 	vldmdb	r3!, {s14}
 8007168:	3c01      	subs	r4, #1
 800716a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800716e:	e78f      	b.n	8007090 <__kernel_rem_pio2f+0x3ec>
 8007170:	eef1 6a66 	vneg.f32	s13, s13
 8007174:	eeb1 7a47 	vneg.f32	s14, s14
 8007178:	edc7 6a00 	vstr	s13, [r7]
 800717c:	ed87 7a01 	vstr	s14, [r7, #4]
 8007180:	eef1 7a67 	vneg.f32	s15, s15
 8007184:	e790      	b.n	80070a8 <__kernel_rem_pio2f+0x404>
 8007186:	bf00      	nop

08007188 <floorf>:
 8007188:	ee10 3a10 	vmov	r3, s0
 800718c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007190:	3a7f      	subs	r2, #127	@ 0x7f
 8007192:	2a16      	cmp	r2, #22
 8007194:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007198:	dc2b      	bgt.n	80071f2 <floorf+0x6a>
 800719a:	2a00      	cmp	r2, #0
 800719c:	da12      	bge.n	80071c4 <floorf+0x3c>
 800719e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007204 <floorf+0x7c>
 80071a2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80071a6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80071aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ae:	dd06      	ble.n	80071be <floorf+0x36>
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	da24      	bge.n	80071fe <floorf+0x76>
 80071b4:	2900      	cmp	r1, #0
 80071b6:	4b14      	ldr	r3, [pc, #80]	@ (8007208 <floorf+0x80>)
 80071b8:	bf08      	it	eq
 80071ba:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80071be:	ee00 3a10 	vmov	s0, r3
 80071c2:	4770      	bx	lr
 80071c4:	4911      	ldr	r1, [pc, #68]	@ (800720c <floorf+0x84>)
 80071c6:	4111      	asrs	r1, r2
 80071c8:	420b      	tst	r3, r1
 80071ca:	d0fa      	beq.n	80071c2 <floorf+0x3a>
 80071cc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007204 <floorf+0x7c>
 80071d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80071d4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80071d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071dc:	ddef      	ble.n	80071be <floorf+0x36>
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bfbe      	ittt	lt
 80071e2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80071e6:	fa40 f202 	asrlt.w	r2, r0, r2
 80071ea:	189b      	addlt	r3, r3, r2
 80071ec:	ea23 0301 	bic.w	r3, r3, r1
 80071f0:	e7e5      	b.n	80071be <floorf+0x36>
 80071f2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80071f6:	d3e4      	bcc.n	80071c2 <floorf+0x3a>
 80071f8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80071fc:	4770      	bx	lr
 80071fe:	2300      	movs	r3, #0
 8007200:	e7dd      	b.n	80071be <floorf+0x36>
 8007202:	bf00      	nop
 8007204:	7149f2ca 	.word	0x7149f2ca
 8007208:	bf800000 	.word	0xbf800000
 800720c:	007fffff 	.word	0x007fffff

08007210 <_init>:
 8007210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007212:	bf00      	nop
 8007214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007216:	bc08      	pop	{r3}
 8007218:	469e      	mov	lr, r3
 800721a:	4770      	bx	lr

0800721c <_fini>:
 800721c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721e:	bf00      	nop
 8007220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007222:	bc08      	pop	{r3}
 8007224:	469e      	mov	lr, r3
 8007226:	4770      	bx	lr
