

================================================================
== Vivado HLS Report for 'g_rg_t'
================================================================
* Date:           Sat May 18 23:31:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+-------+-----+------+-----+------+---------+
        |                   |       |   Latency  |  Interval  | Pipeline|
        |      Instance     | Module| min |  max | min |  max |   Type  |
        +-------------------+-------+-----+------+-----+------+---------+
        |grp_unite_fu_1187  |unite  |    6|  3590|    6|  3590|   none  |
        +-------------------+-------+-----+------+-----+------+---------+

        * Loop: 
        +-------------------+-----+-----+-----------+-----------+-----------+--------+----------+
        |                   |  Latency  | Iteration |  Initiation Interval  |  Trip  |          |
        |     Loop Name     | min | max |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------+-----+-----+-----------+-----------+-----------+--------+----------+
        |- transit_loop_rg  |    ?|    ?| 55 ~ 7703 |          -|          -|       ?|    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|         15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |   15|  240|         15|          -|          -| 1 ~ 16 |    no    |
        +-------------------+-----+-----+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|   10952|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       30|      -|    2920|   16330|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    2914|    -|
|Register         |        -|      -|   25753|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       30|      0|   28673|   30196|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|      0|       6|      13|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+------+-------+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------+-----------------------+---------+-------+------+-------+
    |g_rg_t_AXILiteS_s_axi_U  |g_rg_t_AXILiteS_s_axi  |        0|      0|   182|    296|
    |g_rg_t_control_s_axi_U   |g_rg_t_control_s_axi   |        0|      0|    68|    104|
    |g_rg_t_gmem_m_axi_U      |g_rg_t_gmem_m_axi      |       30|      0|  1415|   1585|
    |grp_unite_fu_1187        |unite                  |        0|      0|  1255|  14345|
    +-------------------------+-----------------------+---------+-------+------+-------+
    |Total                    |                       |       30|      0|  2920|  16330|
    +-------------------------+-----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |adjs_data_V8_sum10_fu_2147_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum11_fu_2173_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum12_fu_2222_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum13_fu_2248_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum14_fu_2297_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum15_fu_2323_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum16_fu_2372_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum17_fu_2398_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum18_fu_2447_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum19_fu_2473_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum1_fu_1922_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum20_fu_2522_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum21_fu_2548_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum22_fu_2597_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum23_fu_2623_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum24_fu_2672_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum25_fu_2698_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum26_fu_2747_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum27_fu_2773_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum28_fu_2822_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum29_fu_2848_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum2_fu_1948_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum30_fu_2901_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum31_fu_2906_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum3_fu_1997_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum4_fu_2023_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum5_fu_2072_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum6_fu_1772_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum7_fu_1798_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum8_fu_1847_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum9_fu_2098_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum_fu_1873_p2       |     +    |      0|  0|   39|          32|          32|
    |b_1_10_fu_2583_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_11_fu_2658_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_12_fu_2733_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_13_fu_2808_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_14_fu_2887_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_1_fu_1833_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_2_fu_1908_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_3_fu_1983_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_4_fu_2058_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_5_fu_2133_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_6_fu_2208_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_7_fu_2283_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_8_fu_2358_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_9_fu_2433_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_fu_1758_p2                    |     +    |      0|  0|   15|           6|           2|
    |b_1_s_fu_2508_p2                  |     +    |      0|  0|   15|           6|           2|
    |g_data_V4_sum_fu_1276_p2          |     +    |      0|  0|   39|          32|          32|
    |i_2_fu_1270_p2                    |     +    |      0|  0|   38|          31|           1|
    |numadjs_10_fu_1655_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_11_fu_1671_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_12_fu_1690_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_13_fu_1709_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_14_fu_1730_p2             |     +    |      0|  0|   15|           1|           5|
    |numadjs_1_fu_1636_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_2_fu_1483_p2              |     +    |      0|  0|    9|           1|           2|
    |numadjs_3_fu_1505_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_4_fu_1524_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_5_fu_1543_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_6_fu_1559_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_7_fu_1582_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_8_fu_1601_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_9_fu_1617_p2              |     +    |      0|  0|   12|           1|           4|
    |out_data_V6_sum_fu_3418_p2        |     +    |      0|  0|   39|          32|          32|
    |rg_data_V2_sum10_fu_2530_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum11_fu_2605_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum12_fu_2680_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum13_fu_2755_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum14_fu_2830_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum15_fu_2914_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum1_fu_1855_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum2_fu_1930_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum3_fu_2005_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum4_fu_2080_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum5_fu_2155_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum6_fu_2230_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum7_fu_2305_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum8_fu_2380_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum9_fu_2455_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum_fu_1780_p2         |     +    |      0|  0|   40|          33|          33|
    |ap_block_state103                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state132                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state161                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state190                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state219                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state248                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state277                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state306                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state335                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state364                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state393                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state422                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state45                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state451                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state480                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state74                  |    and   |      0|  0|    2|           1|           1|
    |tmp_4_10_fu_1650_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_11_fu_1666_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_12_fu_1685_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_13_fu_1704_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_14_fu_1725_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_1_fu_1450_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_2_fu_1455_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_3_fu_1500_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_4_fu_1519_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_5_fu_1538_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_6_fu_1554_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_7_fu_1577_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_8_fu_1596_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_9_fu_1612_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_fu_1445_p2                  |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_s_fu_1631_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_6_10_fu_3314_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_11_fu_3346_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_12_fu_3381_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_13_fu_3413_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_14_fu_3449_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_1_fu_2985_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_2_fu_3017_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_3_fu_3049_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_4_fu_3084_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_5_fu_3116_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_6_fu_3148_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_7_fu_3183_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_8_fu_3215_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_9_fu_3247_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_6_fu_2953_p2                  |   icmp   |      0|  0|   20|          32|           1|
    |tmp_6_s_fu_3282_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_7_10_fu_2577_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_11_fu_2652_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_12_fu_2727_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_13_fu_2802_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_14_fu_2877_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_1_fu_1827_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_2_fu_1902_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_3_fu_1977_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_4_fu_2052_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_5_fu_2127_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_6_fu_2202_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_7_fu_2277_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_8_fu_2352_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_9_fu_2427_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_fu_1752_p2                  |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_s_fu_2502_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_fu_1265_p2                    |   icmp   |      0|  0|   20|          32|          32|
    |ap_block_state3_io                |    or    |      0|  0|    2|           1|           1|
    |adj_out_data_V_3_10_fu_3330_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_11_fu_3363_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_12_fu_3396_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_13_fu_3433_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_14_fu_3466_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_1_fu_3001_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_2_fu_3033_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_3_fu_3066_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_4_fu_3099_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_5_fu_3132_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_6_fu_3165_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_7_fu_3198_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_8_fu_3231_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_9_fu_3264_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_fu_2968_p3       |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_s_fu_3297_p3     |  select  |      0|  0|  476|           1|         512|
    |numadjs_1_11_numadjs_fu_1677_p3   |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_13_numadjs_fu_1714_p3   |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_1_fu_1476_p3            |  select  |      0|  0|    2|           1|           2|
    |numadjs_1_1_numadjs_2_fu_1489_p3  |  select  |      0|  0|    2|           1|           2|
    |numadjs_1_2_fu_1696_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_3_fu_1511_p3            |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_3_numadjs_4_fu_1530_p3  |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_4_fu_1736_p3            |  select  |      0|  0|    5|           1|           5|
    |numadjs_1_5_fu_1548_p3            |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_5_numadjs_6_fu_1565_p3  |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_7_fu_1588_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_7_numadjs_8_fu_1606_p3  |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_9_fu_1623_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_9_numadjs_s_fu_1642_p3  |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_s_fu_1660_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_s_fu_1469_p3              |  select  |      0|  0|    3|           1|           1|
    |not_tmp_4_fu_1460_p2              |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|10952|        2959|       10526|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  2141|        499|    1|        499|
    |ap_sig_ioackin_gmem_ARREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |     9|          2|    1|          2|
    |b1_10_reg_1142               |     9|          2|    6|         12|
    |b1_11_reg_1151               |     9|          2|    6|         12|
    |b1_12_reg_1160               |     9|          2|    6|         12|
    |b1_13_reg_1169               |     9|          2|    6|         12|
    |b1_14_reg_1178               |     9|          2|    6|         12|
    |b1_1_reg_1052                |     9|          2|    6|         12|
    |b1_2_reg_1061                |     9|          2|    6|         12|
    |b1_3_reg_1070                |     9|          2|    6|         12|
    |b1_4_reg_1079                |     9|          2|    6|         12|
    |b1_5_reg_1088                |     9|          2|    6|         12|
    |b1_6_reg_1097                |     9|          2|    6|         12|
    |b1_7_reg_1106                |     9|          2|    6|         12|
    |b1_8_reg_1115                |     9|          2|    6|         12|
    |b1_9_reg_1124                |     9|          2|    6|         12|
    |b1_reg_1043                  |     9|          2|    6|         12|
    |b1_s_reg_1133                |     9|          2|    6|         12|
    |gmem_ARADDR                  |   157|         35|   32|       1120|
    |gmem_ARBURST                 |     9|          2|    2|          4|
    |gmem_ARCACHE                 |     9|          2|    4|          8|
    |gmem_ARID                    |     9|          2|    1|          2|
    |gmem_ARLEN                   |    15|          3|   32|         96|
    |gmem_ARLOCK                  |     9|          2|    2|          4|
    |gmem_ARPROT                  |     9|          2|    3|          6|
    |gmem_ARQOS                   |     9|          2|    4|          8|
    |gmem_ARREGION                |     9|          2|    4|          8|
    |gmem_ARSIZE                  |     9|          2|    3|          6|
    |gmem_ARUSER                  |     9|          2|    1|          2|
    |gmem_ARVALID                 |    15|          3|    1|          3|
    |gmem_AWADDR                  |    93|         19|   32|        608|
    |gmem_AWLEN                   |    15|          3|   32|         96|
    |gmem_RREADY                  |    15|          3|    1|          3|
    |gmem_WDATA                   |   157|         35|  512|      17920|
    |gmem_blk_n_AR                |     9|          2|    1|          2|
    |gmem_blk_n_AW                |     9|          2|    1|          2|
    |gmem_blk_n_B                 |     9|          2|    1|          2|
    |gmem_blk_n_R                 |     9|          2|    1|          2|
    |gmem_blk_n_W                 |     9|          2|    1|          2|
    |i_reg_1032                   |     9|          2|   31|         62|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  2914|        668|  802|      20663|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |N_read_reg_3484                 |   32|   0|   32|          0|
    |adj_out_data_V_3_11_reg_4828    |  512|   0|  512|          0|
    |adj_out_data_V_3_12_reg_4839    |  512|   0|  512|          0|
    |adj_out_data_V_3_14_reg_4855    |  512|   0|  512|          0|
    |adj_out_data_V_3_1_reg_4751     |  512|   0|  512|          0|
    |adj_out_data_V_3_3_reg_4762     |  512|   0|  512|          0|
    |adj_out_data_V_3_4_reg_4773     |  512|   0|  512|          0|
    |adj_out_data_V_3_6_reg_4784     |  512|   0|  512|          0|
    |adj_out_data_V_3_7_reg_4795     |  512|   0|  512|          0|
    |adj_out_data_V_3_9_reg_4806     |  512|   0|  512|          0|
    |adj_out_data_V_3_reg_4740       |  512|   0|  512|          0|
    |adj_out_data_V_3_s_reg_4817     |  512|   0|  512|          0|
    |adj_out_data_V_reg_4729         |    0|   0|  512|        512|
    |adjs_data_V7_reg_3489           |   26|   0|   26|          0|
    |adjs_data_V8_sum10_reg_4131     |   32|   0|   32|          0|
    |adjs_data_V8_sum11_reg_4147     |   32|   0|   32|          0|
    |adjs_data_V8_sum12_reg_4187     |   32|   0|   32|          0|
    |adjs_data_V8_sum13_reg_4203     |   32|   0|   32|          0|
    |adjs_data_V8_sum14_reg_4243     |   32|   0|   32|          0|
    |adjs_data_V8_sum15_reg_4259     |   32|   0|   32|          0|
    |adjs_data_V8_sum16_reg_4299     |   32|   0|   32|          0|
    |adjs_data_V8_sum17_reg_4315     |   32|   0|   32|          0|
    |adjs_data_V8_sum18_reg_4355     |   32|   0|   32|          0|
    |adjs_data_V8_sum19_reg_4371     |   32|   0|   32|          0|
    |adjs_data_V8_sum1_reg_3963      |   32|   0|   32|          0|
    |adjs_data_V8_sum20_reg_4411     |   32|   0|   32|          0|
    |adjs_data_V8_sum21_reg_4427     |   32|   0|   32|          0|
    |adjs_data_V8_sum22_reg_4467     |   32|   0|   32|          0|
    |adjs_data_V8_sum23_reg_4483     |   32|   0|   32|          0|
    |adjs_data_V8_sum24_reg_4523     |   32|   0|   32|          0|
    |adjs_data_V8_sum25_reg_4539     |   32|   0|   32|          0|
    |adjs_data_V8_sum26_reg_4579     |   32|   0|   32|          0|
    |adjs_data_V8_sum27_reg_4595     |   32|   0|   32|          0|
    |adjs_data_V8_sum28_reg_4635     |   32|   0|   32|          0|
    |adjs_data_V8_sum29_reg_4651     |   32|   0|   32|          0|
    |adjs_data_V8_sum2_reg_3979      |   32|   0|   32|          0|
    |adjs_data_V8_sum30_reg_4686     |   32|   0|   32|          0|
    |adjs_data_V8_sum31_reg_4691     |   32|   0|   32|          0|
    |adjs_data_V8_sum3_reg_4019      |   32|   0|   32|          0|
    |adjs_data_V8_sum4_reg_4035      |   32|   0|   32|          0|
    |adjs_data_V8_sum5_reg_4075      |   32|   0|   32|          0|
    |adjs_data_V8_sum6_reg_3851      |   32|   0|   32|          0|
    |adjs_data_V8_sum7_reg_3867      |   32|   0|   32|          0|
    |adjs_data_V8_sum8_reg_3907      |   32|   0|   32|          0|
    |adjs_data_V8_sum9_reg_4091      |   32|   0|   32|          0|
    |adjs_data_V8_sum_reg_3923       |   32|   0|   32|          0|
    |ap_CS_fsm                       |  498|   0|  498|          0|
    |ap_reg_ioackin_gmem_ARREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY      |    1|   0|    1|          0|
    |b1_10_cast_reg_4454             |   31|   0|   31|          0|
    |b1_10_reg_1142                  |    6|   0|    6|          0|
    |b1_11_cast_reg_4510             |   31|   0|   31|          0|
    |b1_11_reg_1151                  |    6|   0|    6|          0|
    |b1_12_cast_reg_4566             |   31|   0|   31|          0|
    |b1_12_reg_1160                  |    6|   0|    6|          0|
    |b1_13_cast_reg_4622             |   31|   0|   31|          0|
    |b1_13_reg_1169                  |    6|   0|    6|          0|
    |b1_14_reg_1178                  |    6|   0|    6|          0|
    |b1_1_cast_reg_3894              |   31|   0|   31|          0|
    |b1_1_reg_1052                   |    6|   0|    6|          0|
    |b1_2_cast_reg_3950              |   31|   0|   31|          0|
    |b1_2_reg_1061                   |    6|   0|    6|          0|
    |b1_3_cast_reg_4006              |   31|   0|   31|          0|
    |b1_3_reg_1070                   |    6|   0|    6|          0|
    |b1_4_cast_reg_4062              |   31|   0|   31|          0|
    |b1_4_reg_1079                   |    6|   0|    6|          0|
    |b1_5_cast_reg_4118              |   31|   0|   31|          0|
    |b1_5_reg_1088                   |    6|   0|    6|          0|
    |b1_6_cast_reg_4174              |   31|   0|   31|          0|
    |b1_6_reg_1097                   |    6|   0|    6|          0|
    |b1_7_cast_reg_4230              |   31|   0|   31|          0|
    |b1_7_reg_1106                   |    6|   0|    6|          0|
    |b1_8_cast_reg_4286              |   31|   0|   31|          0|
    |b1_8_reg_1115                   |    6|   0|    6|          0|
    |b1_9_cast_reg_4342              |   31|   0|   31|          0|
    |b1_9_reg_1124                   |    6|   0|    6|          0|
    |b1_cast_36_reg_4398             |   31|   0|   31|          0|
    |b1_cast_reg_3838                |   31|   0|   31|          0|
    |b1_reg_1043                     |    6|   0|    6|          0|
    |b1_s_reg_1133                   |    6|   0|    6|          0|
    |b_1_10_reg_4462                 |    6|   0|    6|          0|
    |b_1_11_reg_4518                 |    6|   0|    6|          0|
    |b_1_12_reg_4574                 |    6|   0|    6|          0|
    |b_1_13_reg_4630                 |    6|   0|    6|          0|
    |b_1_14_reg_4681                 |    6|   0|    6|          0|
    |b_1_1_reg_3902                  |    6|   0|    6|          0|
    |b_1_2_reg_3958                  |    6|   0|    6|          0|
    |b_1_3_reg_4014                  |    6|   0|    6|          0|
    |b_1_4_reg_4070                  |    6|   0|    6|          0|
    |b_1_5_reg_4126                  |    6|   0|    6|          0|
    |b_1_6_reg_4182                  |    6|   0|    6|          0|
    |b_1_7_reg_4238                  |    6|   0|    6|          0|
    |b_1_8_reg_4294                  |    6|   0|    6|          0|
    |b_1_9_reg_4350                  |    6|   0|    6|          0|
    |b_1_reg_3846                    |    6|   0|    6|          0|
    |b_1_s_reg_4406                  |    6|   0|    6|          0|
    |g_data_V4_sum_reg_3611          |   32|   0|   32|          0|
    |gmem_addr_11_read_reg_4057      |  512|   0|  512|          0|
    |gmem_addr_12_read_reg_4040      |  512|   0|  512|          0|
    |gmem_addr_14_read_reg_4113      |  512|   0|  512|          0|
    |gmem_addr_15_read_reg_4096      |  512|   0|  512|          0|
    |gmem_addr_17_read_reg_4169      |  512|   0|  512|          0|
    |gmem_addr_18_read_reg_4152      |  512|   0|  512|          0|
    |gmem_addr_20_read_reg_4225      |  512|   0|  512|          0|
    |gmem_addr_21_read_reg_4208      |  512|   0|  512|          0|
    |gmem_addr_23_read_reg_4281      |  512|   0|  512|          0|
    |gmem_addr_24_read_reg_4264      |  512|   0|  512|          0|
    |gmem_addr_26_read_reg_4337      |  512|   0|  512|          0|
    |gmem_addr_27_read_reg_4320      |  512|   0|  512|          0|
    |gmem_addr_29_read_reg_4393      |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_3889       |  512|   0|  512|          0|
    |gmem_addr_30_read_reg_4376      |  512|   0|  512|          0|
    |gmem_addr_32_read_reg_4449      |  512|   0|  512|          0|
    |gmem_addr_33_read_reg_4432      |  512|   0|  512|          0|
    |gmem_addr_35_read_reg_4505      |  512|   0|  512|          0|
    |gmem_addr_36_read_reg_4488      |  512|   0|  512|          0|
    |gmem_addr_38_read_reg_4561      |  512|   0|  512|          0|
    |gmem_addr_39_read_reg_4544      |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_3872       |  512|   0|  512|          0|
    |gmem_addr_41_read_reg_4617      |  512|   0|  512|          0|
    |gmem_addr_42_read_reg_4600      |  512|   0|  512|          0|
    |gmem_addr_44_read_reg_4673      |  512|   0|  512|          0|
    |gmem_addr_45_read_reg_4656      |  512|   0|  512|          0|
    |gmem_addr_47_read_reg_4724      |  512|   0|  512|          0|
    |gmem_addr_48_read_reg_4707      |  512|   0|  512|          0|
    |gmem_addr_5_read_reg_3945       |  512|   0|  512|          0|
    |gmem_addr_6_read_reg_3928       |  512|   0|  512|          0|
    |gmem_addr_8_read_reg_4001       |  512|   0|  512|          0|
    |gmem_addr_9_read_reg_3984       |  512|   0|  512|          0|
    |gmem_addr_reg_3530              |   26|   0|   32|          6|
    |i_2_reg_3606                    |   31|   0|   31|          0|
    |i_cast_reg_3582                 |   31|   0|   32|          1|
    |i_reg_1032                      |   31|   0|   31|          0|
    |numadjs_1_2_reg_3799            |    4|   0|    4|          0|
    |numadjs_1_3_numadjs_4_reg_3742  |    3|   0|    3|          0|
    |numadjs_1_4_cast1_ca_reg_3818   |    5|   0|    6|          1|
    |numadjs_1_7_reg_3761            |    4|   0|    4|          0|
    |numadjs_1_9_numadjs_s_reg_3780  |    4|   0|    4|          0|
    |out_data_V6_sum_reg_4850        |   32|   0|   32|          0|
    |p_Result_14_10_reg_3688         |   32|   0|   32|          0|
    |p_Result_14_11_reg_3694         |   32|   0|   32|          0|
    |p_Result_14_12_reg_3700         |   32|   0|   32|          0|
    |p_Result_14_13_reg_3706         |   32|   0|   32|          0|
    |p_Result_14_14_reg_3712         |   32|   0|   32|          0|
    |p_Result_14_1_reg_3628          |   32|   0|   32|          0|
    |p_Result_14_2_reg_3634          |   32|   0|   32|          0|
    |p_Result_14_3_reg_3640          |   32|   0|   32|          0|
    |p_Result_14_4_reg_3646          |   32|   0|   32|          0|
    |p_Result_14_5_reg_3652          |   32|   0|   32|          0|
    |p_Result_14_6_reg_3658          |   32|   0|   32|          0|
    |p_Result_14_7_reg_3664          |   32|   0|   32|          0|
    |p_Result_14_8_reg_3670          |   32|   0|   32|          0|
    |p_Result_14_9_reg_3676          |   32|   0|   32|          0|
    |p_Result_14_s_reg_3682          |   32|   0|   32|          0|
    |p_Result_16_12_reg_4834         |   32|   0|   32|          0|
    |p_Result_16_4_reg_4768          |   32|   0|   32|          0|
    |p_Result_16_7_reg_4790          |   32|   0|   32|          0|
    |p_Result_16_s_reg_4812          |   32|   0|   32|          0|
    |rg_data_V2_sum10_reg_4416       |   33|   0|   33|          0|
    |rg_data_V2_sum11_reg_4472       |   33|   0|   33|          0|
    |rg_data_V2_sum12_reg_4528       |   33|   0|   33|          0|
    |rg_data_V2_sum13_reg_4584       |   33|   0|   33|          0|
    |rg_data_V2_sum14_reg_4640       |   33|   0|   33|          0|
    |rg_data_V2_sum15_reg_4696       |   33|   0|   33|          0|
    |rg_data_V2_sum1_reg_3912        |   33|   0|   33|          0|
    |rg_data_V2_sum2_reg_3968        |   33|   0|   33|          0|
    |rg_data_V2_sum3_reg_4024        |   33|   0|   33|          0|
    |rg_data_V2_sum4_reg_4080        |   33|   0|   33|          0|
    |rg_data_V2_sum5_reg_4136        |   33|   0|   33|          0|
    |rg_data_V2_sum6_reg_4192        |   33|   0|   33|          0|
    |rg_data_V2_sum7_reg_4248        |   33|   0|   33|          0|
    |rg_data_V2_sum8_reg_4304        |   33|   0|   33|          0|
    |rg_data_V2_sum9_reg_4360        |   33|   0|   33|          0|
    |rg_data_V2_sum_reg_3856         |   33|   0|   33|          0|
    |tmp_28_cast_reg_3494            |   26|   0|   32|          6|
    |tmp_29_cast_reg_3552            |   26|   0|   32|          6|
    |tmp_30_cast_reg_3557            |   26|   0|   32|          6|
    |tmp_31_cast_reg_3562            |   26|   0|   33|          7|
    |tmp_4_10_reg_3786               |    1|   0|    1|          0|
    |tmp_4_11_reg_3791               |    1|   0|    1|          0|
    |tmp_4_12_reg_3795               |    1|   0|    1|          0|
    |tmp_4_13_reg_3805               |    1|   0|    1|          0|
    |tmp_4_14_reg_3809               |    1|   0|    1|          0|
    |tmp_4_1_reg_3724                |    1|   0|    1|          0|
    |tmp_4_2_reg_3729                |    1|   0|    1|          0|
    |tmp_4_3_reg_3734                |    1|   0|    1|          0|
    |tmp_4_4_reg_3738                |    1|   0|    1|          0|
    |tmp_4_5_reg_3748                |    1|   0|    1|          0|
    |tmp_4_6_reg_3753                |    1|   0|    1|          0|
    |tmp_4_7_reg_3757                |    1|   0|    1|          0|
    |tmp_4_8_reg_3767                |    1|   0|    1|          0|
    |tmp_4_9_reg_3772                |    1|   0|    1|          0|
    |tmp_4_reg_3718                  |    1|   0|    1|          0|
    |tmp_4_s_reg_3776                |    1|   0|    1|          0|
    |tmp_57_reg_3622                 |   32|   0|   32|          0|
    |tmp_58_reg_4735                 |    0|   0|   32|         32|
    |tmp_6_10_reg_4823               |    1|   0|    1|          0|
    |tmp_6_13_reg_4845               |    1|   0|    1|          0|
    |tmp_6_1_reg_4746                |    1|   0|    1|          0|
    |tmp_6_2_reg_4757                |    1|   0|    1|          0|
    |tmp_6_5_reg_4779                |    1|   0|    1|          0|
    |tmp_6_8_reg_4801                |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |25753|   0|26330|        577|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

