#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 21:44:24 2019
# Process ID: 27141
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1
# Command line: vivado -log DCTCop_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCTCop_wrapper.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCTCop_wrapper.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCTCop_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTs_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTKERNV2_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top DCTCop_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27233 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1710.348 ; gain = 153.719 ; free physical = 1770 ; free virtual = 11174
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCTCop_wrapper' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/hdl/DCTCop_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'DCTCop' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1631' bound to instance 'DCTCop_i' of component 'DCTCop' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/hdl/DCTCop_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'DCTCop' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1644]
INFO: [Synth 8-3491] module 'DCTCop_DCTs_0_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_DCTs_0_1_stub.vhdl:5' bound to instance 'DCTs_0' of component 'DCTCop_DCTs_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'DCTCop_DCTs_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_DCTs_0_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'DCTCop_axi_uartlite_0_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_axi_uartlite_0_1_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'DCTCop_axi_uartlite_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1964]
INFO: [Synth 8-638] synthesizing module 'DCTCop_axi_uartlite_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_axi_uartlite_0_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'DCTCop_clk_wiz_1_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_clk_wiz_1_1_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'DCTCop_clk_wiz_1_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1989]
INFO: [Synth 8-638] synthesizing module 'DCTCop_clk_wiz_1_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_clk_wiz_1_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DCTCop_mdm_1_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'DCTCop_mdm_1_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1996]
INFO: [Synth 8-638] synthesizing module 'DCTCop_mdm_1_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_mdm_1_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'DCTCop_microblaze_0_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'DCTCop_microblaze_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:2009]
INFO: [Synth 8-638] synthesizing module 'DCTCop_microblaze_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_microblaze_0_1_stub.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'DCTCop_microblaze_0_axi_periph_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1095]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_14B8RPX' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_14B8RPX' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_HIL9DW' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_HIL9DW' (2#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:168]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A9WVD0' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:831]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A9WVD0' (3#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:831]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2EQOUT' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:942]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2EQOUT' (4#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:942]
INFO: [Synth 8-3491] module 'DCTCop_xbar_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'DCTCop_xbar_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'DCTCop_xbar_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'DCTCop_microblaze_0_axi_periph_1' (5#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1095]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_DAEQT3' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:252]
INFO: [Synth 8-3491] module 'DCTCop_dlmb_bram_if_cntlr_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'DCTCop_dlmb_bram_if_cntlr_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:466]
INFO: [Synth 8-638] synthesizing module 'DCTCop_dlmb_bram_if_cntlr_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'DCTCop_dlmb_v10_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'DCTCop_dlmb_v10_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:520]
INFO: [Synth 8-638] synthesizing module 'DCTCop_dlmb_v10_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DCTCop_ilmb_bram_if_cntlr_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'DCTCop_ilmb_bram_if_cntlr_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:548]
INFO: [Synth 8-638] synthesizing module 'DCTCop_ilmb_bram_if_cntlr_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'DCTCop_ilmb_v10_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'DCTCop_ilmb_v10_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:602]
INFO: [Synth 8-638] synthesizing module 'DCTCop_ilmb_v10_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DCTCop_lmb_bram_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'DCTCop_lmb_bram_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:630]
INFO: [Synth 8-638] synthesizing module 'DCTCop_lmb_bram_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_lmb_bram_1_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_DAEQT3' (6#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:252]
INFO: [Synth 8-3491] module 'DCTCop_rst_clk_wiz_1_100M_1' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_rst_clk_wiz_1_100M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'DCTCop_rst_clk_wiz_1_100M_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:2194]
INFO: [Synth 8-638] synthesizing module 'DCTCop_rst_clk_wiz_1_100M_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/.Xil/Vivado-27141-abencoado/realtime/DCTCop_rst_clk_wiz_1_100M_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'DCTCop' (7#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/synth/DCTCop.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'DCTCop_wrapper' (8#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/hdl/DCTCop_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s01_couplers_imp_2EQOUT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2EQOUT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2EQOUT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2EQOUT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A9WVD0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A9WVD0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A9WVD0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A9WVD0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_HIL9DW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_HIL9DW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_HIL9DW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_HIL9DW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14B8RPX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14B8RPX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14B8RPX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14B8RPX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1772.066 ; gain = 215.438 ; free physical = 1791 ; free virtual = 11197
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1775.035 ; gain = 218.406 ; free physical = 1804 ; free virtual = 11211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1775.035 ; gain = 218.406 ; free physical = 1804 ; free virtual = 11211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_1/DCTCop_dlmb_v10_1/DCTCop_ilmb_v10_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_1/DCTCop_dlmb_v10_1/DCTCop_ilmb_v10_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_bram_if_cntlr_1/DCTCop_ilmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_bram_if_cntlr_1/DCTCop_ilmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_lmb_bram_1/DCTCop_lmb_bram_1/DCTCop_lmb_bram_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_lmb_bram_1/DCTCop_lmb_bram_1/DCTCop_lmb_bram_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1/DCTCop_mdm_1_0_in_context.xdc] for cell 'DCTCop_i/mdm_1'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1/DCTCop_mdm_1_0_in_context.xdc] for cell 'DCTCop_i/mdm_1'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_in_context.xdc] for cell 'DCTCop_i/clk_wiz_1'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_in_context.xdc] for cell 'DCTCop_i/clk_wiz_1'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/DCTCop_DCTs_0_1/DCTCop_DCTs_0_1_in_context.xdc] for cell 'DCTCop_i/DCTs_0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/DCTCop_DCTs_0_1/DCTCop_DCTs_0_1_in_context.xdc] for cell 'DCTCop_i/DCTs_0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_xbar_1/DCTCop_xbar_1/DCTCop_xbar_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_xbar_1/DCTCop_xbar_1/DCTCop_xbar_1_in_context.xdc] for cell 'DCTCop_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1_in_context.xdc] for cell 'DCTCop_i/axi_uartlite_0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1_in_context.xdc] for cell 'DCTCop_i/axi_uartlite_0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.645 ; gain = 0.000 ; free physical = 1716 ; free virtual = 11124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1885.645 ; gain = 0.000 ; free physical = 1716 ; free virtual = 11124
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DCTCop_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1783 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1783 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for DCTCop_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/DCTs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCTCop_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1783 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1781 ; free virtual = 11197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DCTCop_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1775 ; free virtual = 11196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCTCop_i/mdm_1/Dbg_Clk_0' to pin 'DCTCop_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCTCop_i/mdm_1/Dbg_Update_0' to pin 'DCTCop_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCTCop_i/clk_wiz_1/clk_out1' to pin 'DCTCop_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1603 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1603 ; free virtual = 11049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1602 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1601 ; free virtual = 11048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |DCTCop_xbar_1               |         1|
|2     |DCTCop_DCTs_0_1             |         1|
|3     |DCTCop_axi_uartlite_0_1     |         1|
|4     |DCTCop_clk_wiz_1_1          |         1|
|5     |DCTCop_mdm_1_1              |         1|
|6     |DCTCop_microblaze_0_1       |         1|
|7     |DCTCop_rst_clk_wiz_1_100M_1 |         1|
|8     |DCTCop_dlmb_bram_if_cntlr_1 |         1|
|9     |DCTCop_dlmb_v10_1           |         1|
|10    |DCTCop_ilmb_bram_if_cntlr_1 |         1|
|11    |DCTCop_ilmb_v10_1           |         1|
|12    |DCTCop_lmb_bram_1           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |DCTCop_DCTs_0_1_bbox_0              |     1|
|2     |DCTCop_axi_uartlite_0_1_bbox_1      |     1|
|3     |DCTCop_clk_wiz_1_1_bbox_2           |     1|
|4     |DCTCop_dlmb_bram_if_cntlr_1_bbox_6  |     1|
|5     |DCTCop_dlmb_v10_1_bbox_7            |     1|
|6     |DCTCop_ilmb_bram_if_cntlr_1_bbox_8  |     1|
|7     |DCTCop_ilmb_v10_1_bbox_9            |     1|
|8     |DCTCop_lmb_bram_1_bbox_10           |     1|
|9     |DCTCop_mdm_1_1_bbox_3               |     1|
|10    |DCTCop_microblaze_0_1_bbox_4        |     1|
|11    |DCTCop_rst_clk_wiz_1_100M_1_bbox_11 |     1|
|12    |DCTCop_xbar_1_bbox_5                |     1|
|13    |IBUF                                |     2|
|14    |OBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1240|
|2     |  DCTCop_i                    |DCTCop                               |  1237|
|3     |    microblaze_0_axi_periph   |DCTCop_microblaze_0_axi_periph_1     |   304|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_DAEQT3 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.613 ; gain = 331.984 ; free physical = 1601 ; free virtual = 11048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1888.613 ; gain = 218.406 ; free physical = 1655 ; free virtual = 11102
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.621 ; gain = 331.984 ; free physical = 1670 ; free virtual = 11116
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.621 ; gain = 0.000 ; free physical = 1605 ; free virtual = 11052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1888.621 ; gain = 541.125 ; free physical = 1692 ; free virtual = 11139
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.621 ; gain = 0.000 ; free physical = 1692 ; free virtual = 11139
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCTCop_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCTCop_wrapper_utilization_synth.rpt -pb DCTCop_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 21:45:12 2019...
