//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMPE_H_INC_
#define ___ARMPE_H_INC_
// --------------------------------------------------------------------------
// MPE Registers
// --------------------------------------------------------------------------
// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 
// ############# Internal packet definitions between MPEA/B/C ####################
//********************************************************
// Packet definition of interface between MPEA and MPEB
//********************************************************

// Packet MPEA2B_CURR
#define MPEA2B_CURR_SIZE 128

//16 pixels at 8 bits each
#define MPEA2B_CURR_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA2B_CURR_DATA_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEA2B_CURR_DATA_SHIFT)
#define MPEA2B_CURR_DATA_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define MPEA2B_CURR_DATA_ROW                    0


// Packet MPEA2B_PRED_FWD
#define MPEA2B_PRED_FWD_SIZE 64

//8 pixels at 8 bits each
#define MPEA2B_PRED_FWD_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA2B_PRED_FWD_DATA_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPEA2B_PRED_FWD_DATA_SHIFT)
#define MPEA2B_PRED_FWD_DATA_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MPEA2B_PRED_FWD_DATA_ROW                        0


// Packet MPEA2B_PRED_RCN
#define MPEA2B_PRED_RCN_SIZE 64

//8 pixels at 8 bits each
#define MPEA2B_PRED_RCN_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA2B_PRED_RCN_DATA_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPEA2B_PRED_RCN_DATA_SHIFT)
#define MPEA2B_PRED_RCN_DATA_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MPEA2B_PRED_RCN_DATA_ROW                        0

////////////////////////////////
///  MPEG4/H264 BYPASS MODE (A)
///
///   +-----+-----+
///   | A0  | A1  |
///   +-----+-----+
///   | A2  | A3  |
///   +-----+-----+
///
///  H264 NEW MODE THAT INCLUDES SUB8x8 MODES (B)
///
///  +-----+-----+-----+-----+
///  | B0  | B1  | B4  | B5  |
///  +-----+-----+-----+-----+
///  | B2  | B3  | B6  | B7  |
///  +-----+-----+-----+-----+
///  | B8  | B9  | B12 | B13 |
///  +-----+-----+-----+-----+
///  | B10 | B11 | B14 | B15 |
///  +-----+-----+-----+-----+

// Packet MPEA2B_MB_START_PARAM
#define MPEA2B_MB_START_PARAM_SIZE 514

//1bit,h264
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_FIELD                       (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_SHIFT)
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_ROW                 0
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_NOT_AVAILABLE                       _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_LEFTMB_NB_MAP_AVAILABLE                   _MK_ENUM_CONST(1)

//1bit,h264
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_SHIFT                    _MK_SHIFT_CONST(1)
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_FIELD                    (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_SHIFT)
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_ROW                      0
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_NOT_AVAILABLE                    _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_TOPLEFTMB_NB_MAP_AVAILABLE                        _MK_ENUM_CONST(1)

//1bit,h264
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_SHIFT                        _MK_SHIFT_CONST(2)
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_FIELD                        (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_SHIFT)
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_ROW                  0
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_NOT_AVAILABLE                        _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_TOPMB_NB_MAP_AVAILABLE                    _MK_ENUM_CONST(1)

//1bit,h264
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_SHIFT                     _MK_SHIFT_CONST(3)
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_FIELD                     (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_SHIFT)
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_ROW                       0
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_NOT_AVAILABLE                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_TOPRIGHT_NB_MAP_AVAILABLE                 _MK_ENUM_CONST(1)

//3bit,h264 
#define MPEA2B_MB_START_PARAM_SLICE_GROUPID_SHIFT                       _MK_SHIFT_CONST(4)
#define MPEA2B_MB_START_PARAM_SLICE_GROUPID_FIELD                       (_MK_MASK_CONST(0x7) << MPEA2B_MB_START_PARAM_SLICE_GROUPID_SHIFT)
#define MPEA2B_MB_START_PARAM_SLICE_GROUPID_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(4)
#define MPEA2B_MB_START_PARAM_SLICE_GROUPID_ROW                 0

//1bit,h264
#define MPEA2B_MB_START_PARAM_FIRSTMBINSLICE_SHIFT                      _MK_SHIFT_CONST(7)
#define MPEA2B_MB_START_PARAM_FIRSTMBINSLICE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_FIRSTMBINSLICE_SHIFT)
#define MPEA2B_MB_START_PARAM_FIRSTMBINSLICE_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MPEA2B_MB_START_PARAM_FIRSTMBINSLICE_ROW                        0

//2bit,h264
#define MPEA2B_MB_START_PARAM_REFID_0_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA2B_MB_START_PARAM_REFID_0_FIELD                     (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_REFID_0_SHIFT)
#define MPEA2B_MB_START_PARAM_REFID_0_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define MPEA2B_MB_START_PARAM_REFID_0_ROW                       0
#define MPEA2B_MB_START_PARAM_REFID_0_N_MINUS_1                 _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_REFID_0_N_MINUS_2                 _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_REFID_0_LONGTERM                  _MK_ENUM_CONST(2)

//2bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_REFID_1_SHIFT                     _MK_SHIFT_CONST(10)
#define MPEA2B_MB_START_PARAM_REFID_1_FIELD                     (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_REFID_1_SHIFT)
#define MPEA2B_MB_START_PARAM_REFID_1_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define MPEA2B_MB_START_PARAM_REFID_1_ROW                       0
#define MPEA2B_MB_START_PARAM_REFID_1_N_MINUS_1                 _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_REFID_1_N_MINUS_2                 _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_REFID_1_LONGTERM                  _MK_ENUM_CONST(2)

//2bit,h264/mpeg4 
#define MPEA2B_MB_START_PARAM_REFID_2_SHIFT                     _MK_SHIFT_CONST(12)
#define MPEA2B_MB_START_PARAM_REFID_2_FIELD                     (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_REFID_2_SHIFT)
#define MPEA2B_MB_START_PARAM_REFID_2_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define MPEA2B_MB_START_PARAM_REFID_2_ROW                       0
#define MPEA2B_MB_START_PARAM_REFID_2_N_MINUS_1                 _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_REFID_2_N_MINUS_2                 _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_REFID_2_LONGTERM                  _MK_ENUM_CONST(2)

//2bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_REFID_3_SHIFT                     _MK_SHIFT_CONST(14)
#define MPEA2B_MB_START_PARAM_REFID_3_FIELD                     (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_REFID_3_SHIFT)
#define MPEA2B_MB_START_PARAM_REFID_3_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define MPEA2B_MB_START_PARAM_REFID_3_ROW                       0
#define MPEA2B_MB_START_PARAM_REFID_3_N_MINUS_1                 _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_REFID_3_N_MINUS_2                 _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_REFID_3_LONGTERM                  _MK_ENUM_CONST(2)

//2bit. Increase to 2 bits to support B-slice
#define MPEA2B_MB_START_PARAM_SLICETYPE_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA2B_MB_START_PARAM_SLICETYPE_FIELD                   (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_SLICETYPE_SHIFT)
#define MPEA2B_MB_START_PARAM_SLICETYPE_RANGE                   _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define MPEA2B_MB_START_PARAM_SLICETYPE_ROW                     0
#define MPEA2B_MB_START_PARAM_SLICETYPE_IType                   _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_SLICETYPE_PType                   _MK_ENUM_CONST(1)

//1bit,h264
#define MPEA2B_MB_START_PARAM_LASTMBINSLICEGRP_SHIFT                    _MK_SHIFT_CONST(18)
#define MPEA2B_MB_START_PARAM_LASTMBINSLICEGRP_FIELD                    (_MK_MASK_CONST(0x1) << MPEA2B_MB_START_PARAM_LASTMBINSLICEGRP_SHIFT)
#define MPEA2B_MB_START_PARAM_LASTMBINSLICEGRP_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MPEA2B_MB_START_PARAM_LASTMBINSLICEGRP_ROW                      0

//2bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVMODE_SHIFT                      _MK_SHIFT_CONST(19)
#define MPEA2B_MB_START_PARAM_MVMODE_FIELD                      (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MVMODE_SHIFT)
#define MPEA2B_MB_START_PARAM_MVMODE_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(19)
#define MPEA2B_MB_START_PARAM_MVMODE_ROW                        0
#define MPEA2B_MB_START_PARAM_MVMODE_m16x16                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MVMODE_m8x8                       _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MVMODE_m16x8                      _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MVMODE_m8x16                      _MK_ENUM_CONST(3)

//8bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MBY_SHIFT                 _MK_SHIFT_CONST(21)
#define MPEA2B_MB_START_PARAM_MBY_FIELD                 (_MK_MASK_CONST(0xff) << MPEA2B_MB_START_PARAM_MBY_SHIFT)
#define MPEA2B_MB_START_PARAM_MBY_RANGE                 _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(21)
#define MPEA2B_MB_START_PARAM_MBY_ROW                   0

//8bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MBX_SHIFT                 _MK_SHIFT_CONST(29)
#define MPEA2B_MB_START_PARAM_MBX_FIELD                 (_MK_MASK_CONST(0xff) << MPEA2B_MB_START_PARAM_MBX_SHIFT)
#define MPEA2B_MB_START_PARAM_MBX_RANGE                 _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(29)
#define MPEA2B_MB_START_PARAM_MBX_ROW                   0

//2bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MBTYPE_SHIFT                      _MK_SHIFT_CONST(37)
#define MPEA2B_MB_START_PARAM_MBTYPE_FIELD                      (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MBTYPE_SHIFT)
#define MPEA2B_MB_START_PARAM_MBTYPE_RANGE                      _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(37)
#define MPEA2B_MB_START_PARAM_MBTYPE_ROW                        0
#define MPEA2B_MB_START_PARAM_MBTYPE_I                  _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MBTYPE_P                  _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MBTYPE_IPCM                       _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MBTYPE_SKIPSUG                    _MK_ENUM_CONST(3)

//17bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MSC_MB_COST_SHIFT                 _MK_SHIFT_CONST(39)
#define MPEA2B_MB_START_PARAM_MSC_MB_COST_FIELD                 (_MK_MASK_CONST(0x1ffff) << MPEA2B_MB_START_PARAM_MSC_MB_COST_SHIFT)
#define MPEA2B_MB_START_PARAM_MSC_MB_COST_RANGE                 _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(39)
#define MPEA2B_MB_START_PARAM_MSC_MB_COST_ROW                   0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVY_0_SHIFT                       _MK_SHIFT_CONST(56)
#define MPEA2B_MB_START_PARAM_MVY_0_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_0_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_0_RANGE                       _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(56)
#define MPEA2B_MB_START_PARAM_MVY_0_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVY_1_SHIFT                       _MK_SHIFT_CONST(66)
#define MPEA2B_MB_START_PARAM_MVY_1_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_1_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_1_RANGE                       _MK_SHIFT_CONST(75):_MK_SHIFT_CONST(66)
#define MPEA2B_MB_START_PARAM_MVY_1_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVY_2_SHIFT                       _MK_SHIFT_CONST(76)
#define MPEA2B_MB_START_PARAM_MVY_2_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_2_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_2_RANGE                       _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(76)
#define MPEA2B_MB_START_PARAM_MVY_2_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVY_3_SHIFT                       _MK_SHIFT_CONST(86)
#define MPEA2B_MB_START_PARAM_MVY_3_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_3_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_3_RANGE                       _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(86)
#define MPEA2B_MB_START_PARAM_MVY_3_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVX_0_SHIFT                       _MK_SHIFT_CONST(96)
#define MPEA2B_MB_START_PARAM_MVX_0_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_0_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_0_RANGE                       _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(96)
#define MPEA2B_MB_START_PARAM_MVX_0_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVX_1_SHIFT                       _MK_SHIFT_CONST(106)
#define MPEA2B_MB_START_PARAM_MVX_1_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_1_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_1_RANGE                       _MK_SHIFT_CONST(115):_MK_SHIFT_CONST(106)
#define MPEA2B_MB_START_PARAM_MVX_1_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVX_2_SHIFT                       _MK_SHIFT_CONST(116)
#define MPEA2B_MB_START_PARAM_MVX_2_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_2_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_2_RANGE                       _MK_SHIFT_CONST(125):_MK_SHIFT_CONST(116)
#define MPEA2B_MB_START_PARAM_MVX_2_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_MVX_3_SHIFT                       _MK_SHIFT_CONST(126)
#define MPEA2B_MB_START_PARAM_MVX_3_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_3_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_3_RANGE                       _MK_SHIFT_CONST(135):_MK_SHIFT_CONST(126)
#define MPEA2B_MB_START_PARAM_MVX_3_ROW                 0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVY_0_SHIFT                    _MK_SHIFT_CONST(136)
#define MPEA2B_MB_START_PARAM_NB_MVY_0_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_0_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_0_RANGE                    _MK_SHIFT_CONST(145):_MK_SHIFT_CONST(136)
#define MPEA2B_MB_START_PARAM_NB_MVY_0_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVY_1_SHIFT                    _MK_SHIFT_CONST(146)
#define MPEA2B_MB_START_PARAM_NB_MVY_1_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_1_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_1_RANGE                    _MK_SHIFT_CONST(155):_MK_SHIFT_CONST(146)
#define MPEA2B_MB_START_PARAM_NB_MVY_1_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVY_2_SHIFT                    _MK_SHIFT_CONST(156)
#define MPEA2B_MB_START_PARAM_NB_MVY_2_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_2_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_2_RANGE                    _MK_SHIFT_CONST(165):_MK_SHIFT_CONST(156)
#define MPEA2B_MB_START_PARAM_NB_MVY_2_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVY_3_SHIFT                    _MK_SHIFT_CONST(166)
#define MPEA2B_MB_START_PARAM_NB_MVY_3_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_3_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_3_RANGE                    _MK_SHIFT_CONST(175):_MK_SHIFT_CONST(166)
#define MPEA2B_MB_START_PARAM_NB_MVY_3_ROW                      0

//10bit,mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVY_4_SHIFT                    _MK_SHIFT_CONST(176)
#define MPEA2B_MB_START_PARAM_NB_MVY_4_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_4_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_4_RANGE                    _MK_SHIFT_CONST(185):_MK_SHIFT_CONST(176)
#define MPEA2B_MB_START_PARAM_NB_MVY_4_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVX_0_SHIFT                    _MK_SHIFT_CONST(186)
#define MPEA2B_MB_START_PARAM_NB_MVX_0_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_0_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_0_RANGE                    _MK_SHIFT_CONST(195):_MK_SHIFT_CONST(186)
#define MPEA2B_MB_START_PARAM_NB_MVX_0_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVX_1_SHIFT                    _MK_SHIFT_CONST(196)
#define MPEA2B_MB_START_PARAM_NB_MVX_1_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_1_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_1_RANGE                    _MK_SHIFT_CONST(205):_MK_SHIFT_CONST(196)
#define MPEA2B_MB_START_PARAM_NB_MVX_1_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVX_2_SHIFT                    _MK_SHIFT_CONST(206)
#define MPEA2B_MB_START_PARAM_NB_MVX_2_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_2_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_2_RANGE                    _MK_SHIFT_CONST(215):_MK_SHIFT_CONST(206)
#define MPEA2B_MB_START_PARAM_NB_MVX_2_ROW                      0

//10bit,h264/mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVX_3_SHIFT                    _MK_SHIFT_CONST(216)
#define MPEA2B_MB_START_PARAM_NB_MVX_3_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_3_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_3_RANGE                    _MK_SHIFT_CONST(225):_MK_SHIFT_CONST(216)
#define MPEA2B_MB_START_PARAM_NB_MVX_3_ROW                      0

//10bit,mpeg4
#define MPEA2B_MB_START_PARAM_NB_MVX_4_SHIFT                    _MK_SHIFT_CONST(226)
#define MPEA2B_MB_START_PARAM_NB_MVX_4_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_4_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_4_RANGE                    _MK_SHIFT_CONST(235):_MK_SHIFT_CONST(226)
#define MPEA2B_MB_START_PARAM_NB_MVX_4_ROW                      0

// 10 bit,h264
#define MPEA2B_MB_START_PARAM_NB_MVX_5_SHIFT                    _MK_SHIFT_CONST(236)
#define MPEA2B_MB_START_PARAM_NB_MVX_5_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVX_5_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVX_5_RANGE                    _MK_SHIFT_CONST(245):_MK_SHIFT_CONST(236)
#define MPEA2B_MB_START_PARAM_NB_MVX_5_ROW                      0

// 10 bit,h264
#define MPEA2B_MB_START_PARAM_NB_MVY_5_SHIFT                    _MK_SHIFT_CONST(246)
#define MPEA2B_MB_START_PARAM_NB_MVY_5_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_NB_MVY_5_SHIFT)
#define MPEA2B_MB_START_PARAM_NB_MVY_5_RANGE                    _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(246)
#define MPEA2B_MB_START_PARAM_NB_MVY_5_ROW                      0

// 2 bits, h264
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_SHIFT                    _MK_SHIFT_CONST(256)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_SHIFT)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_RANGE                    _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(256)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_ROW                      0
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_s8x8                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_s8x4                     _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_s4x8                     _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_0_s4x4                     _MK_ENUM_CONST(3)

// 2 bits, h264
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_SHIFT                    _MK_SHIFT_CONST(258)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_SHIFT)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_RANGE                    _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(258)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_ROW                      0
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_s8x8                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_s8x4                     _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_s4x8                     _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_1_s4x4                     _MK_ENUM_CONST(3)

// 2 bits, h264
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_SHIFT                    _MK_SHIFT_CONST(260)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_SHIFT)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_RANGE                    _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(260)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_ROW                      0
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_s8x8                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_s8x4                     _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_s4x8                     _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_2_s4x4                     _MK_ENUM_CONST(3)

// 2 bits, h264
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_SHIFT                    _MK_SHIFT_CONST(262)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_SHIFT)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_RANGE                    _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(262)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_ROW                      0
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_s8x8                     _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_s8x4                     _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_s4x8                     _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_MVMODE_SUBTYPE_3_s4x4                     _MK_ENUM_CONST(3)

// 10bit,h264/mpeg4 (mv pos B4 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_4_SHIFT                       _MK_SHIFT_CONST(264)
#define MPEA2B_MB_START_PARAM_MVX_4_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_4_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_4_RANGE                       _MK_SHIFT_CONST(273):_MK_SHIFT_CONST(264)
#define MPEA2B_MB_START_PARAM_MVX_4_ROW                 0

// 10bit,h264/mpeg4 (mv pos B5 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_5_SHIFT                       _MK_SHIFT_CONST(274)
#define MPEA2B_MB_START_PARAM_MVX_5_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_5_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_5_RANGE                       _MK_SHIFT_CONST(283):_MK_SHIFT_CONST(274)
#define MPEA2B_MB_START_PARAM_MVX_5_ROW                 0

// 10bit,h264/mpeg4 (mv pos B6 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_6_SHIFT                       _MK_SHIFT_CONST(284)
#define MPEA2B_MB_START_PARAM_MVX_6_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_6_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_6_RANGE                       _MK_SHIFT_CONST(293):_MK_SHIFT_CONST(284)
#define MPEA2B_MB_START_PARAM_MVX_6_ROW                 0

// 10bit,h264/mpeg4 (mv pos B7 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_7_SHIFT                       _MK_SHIFT_CONST(294)
#define MPEA2B_MB_START_PARAM_MVX_7_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_7_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_7_RANGE                       _MK_SHIFT_CONST(303):_MK_SHIFT_CONST(294)
#define MPEA2B_MB_START_PARAM_MVX_7_ROW                 0

// 10bit,h264/mpeg4 (mv pos B8 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_8_SHIFT                       _MK_SHIFT_CONST(304)
#define MPEA2B_MB_START_PARAM_MVX_8_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_8_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_8_RANGE                       _MK_SHIFT_CONST(313):_MK_SHIFT_CONST(304)
#define MPEA2B_MB_START_PARAM_MVX_8_ROW                 0

// 10bit,h264/mpeg4 (mv pos B9 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_9_SHIFT                       _MK_SHIFT_CONST(314)
#define MPEA2B_MB_START_PARAM_MVX_9_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_9_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_9_RANGE                       _MK_SHIFT_CONST(323):_MK_SHIFT_CONST(314)
#define MPEA2B_MB_START_PARAM_MVX_9_ROW                 0

// 10bit,h264/mpeg4 (mv pos B10 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_10_SHIFT                      _MK_SHIFT_CONST(324)
#define MPEA2B_MB_START_PARAM_MVX_10_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_10_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_10_RANGE                      _MK_SHIFT_CONST(333):_MK_SHIFT_CONST(324)
#define MPEA2B_MB_START_PARAM_MVX_10_ROW                        0

// 10bit,h264/mpeg4 (mv pos B11 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_11_SHIFT                      _MK_SHIFT_CONST(334)
#define MPEA2B_MB_START_PARAM_MVX_11_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_11_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_11_RANGE                      _MK_SHIFT_CONST(343):_MK_SHIFT_CONST(334)
#define MPEA2B_MB_START_PARAM_MVX_11_ROW                        0

// 10bit,h264/mpeg4 (mv pos B12 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_12_SHIFT                      _MK_SHIFT_CONST(344)
#define MPEA2B_MB_START_PARAM_MVX_12_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_12_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_12_RANGE                      _MK_SHIFT_CONST(353):_MK_SHIFT_CONST(344)
#define MPEA2B_MB_START_PARAM_MVX_12_ROW                        0

// 10bit,h264/mpeg4 (mv pos B13 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_13_SHIFT                      _MK_SHIFT_CONST(354)
#define MPEA2B_MB_START_PARAM_MVX_13_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_13_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_13_RANGE                      _MK_SHIFT_CONST(363):_MK_SHIFT_CONST(354)
#define MPEA2B_MB_START_PARAM_MVX_13_ROW                        0

// 10bit,h264/mpeg4 (mv pos B14 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_14_SHIFT                      _MK_SHIFT_CONST(364)
#define MPEA2B_MB_START_PARAM_MVX_14_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_14_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_14_RANGE                      _MK_SHIFT_CONST(373):_MK_SHIFT_CONST(364)
#define MPEA2B_MB_START_PARAM_MVX_14_ROW                        0

// 10bit,h264/mpeg4 (mv pos B15 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVX_15_SHIFT                      _MK_SHIFT_CONST(374)
#define MPEA2B_MB_START_PARAM_MVX_15_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVX_15_SHIFT)
#define MPEA2B_MB_START_PARAM_MVX_15_RANGE                      _MK_SHIFT_CONST(383):_MK_SHIFT_CONST(374)
#define MPEA2B_MB_START_PARAM_MVX_15_ROW                        0

// 10bit,h264/mpeg4 (mv pos B4 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_4_SHIFT                       _MK_SHIFT_CONST(384)
#define MPEA2B_MB_START_PARAM_MVY_4_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_4_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_4_RANGE                       _MK_SHIFT_CONST(393):_MK_SHIFT_CONST(384)
#define MPEA2B_MB_START_PARAM_MVY_4_ROW                 0

// 10bit,h264/mpeg4 (mv pos B5 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_5_SHIFT                       _MK_SHIFT_CONST(394)
#define MPEA2B_MB_START_PARAM_MVY_5_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_5_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_5_RANGE                       _MK_SHIFT_CONST(403):_MK_SHIFT_CONST(394)
#define MPEA2B_MB_START_PARAM_MVY_5_ROW                 0

// 10bit,h264/mpeg4 (mv pos B6 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_6_SHIFT                       _MK_SHIFT_CONST(404)
#define MPEA2B_MB_START_PARAM_MVY_6_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_6_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_6_RANGE                       _MK_SHIFT_CONST(413):_MK_SHIFT_CONST(404)
#define MPEA2B_MB_START_PARAM_MVY_6_ROW                 0

// 10bit,h264/mpeg4 (mv pos B7 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_7_SHIFT                       _MK_SHIFT_CONST(414)
#define MPEA2B_MB_START_PARAM_MVY_7_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_7_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_7_RANGE                       _MK_SHIFT_CONST(423):_MK_SHIFT_CONST(414)
#define MPEA2B_MB_START_PARAM_MVY_7_ROW                 0

// 10bit,h264/mpeg4 (mv pos B8 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_8_SHIFT                       _MK_SHIFT_CONST(424)
#define MPEA2B_MB_START_PARAM_MVY_8_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_8_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_8_RANGE                       _MK_SHIFT_CONST(433):_MK_SHIFT_CONST(424)
#define MPEA2B_MB_START_PARAM_MVY_8_ROW                 0

// 10bit,h264/mpeg4 (mv pos B9 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_9_SHIFT                       _MK_SHIFT_CONST(434)
#define MPEA2B_MB_START_PARAM_MVY_9_FIELD                       (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_9_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_9_RANGE                       _MK_SHIFT_CONST(443):_MK_SHIFT_CONST(434)
#define MPEA2B_MB_START_PARAM_MVY_9_ROW                 0

// 10bit,h264/mpeg4 (mv pos B10 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_10_SHIFT                      _MK_SHIFT_CONST(444)
#define MPEA2B_MB_START_PARAM_MVY_10_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_10_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_10_RANGE                      _MK_SHIFT_CONST(453):_MK_SHIFT_CONST(444)
#define MPEA2B_MB_START_PARAM_MVY_10_ROW                        0

// 10bit,h264/mpeg4 (mv pos B11 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_11_SHIFT                      _MK_SHIFT_CONST(454)
#define MPEA2B_MB_START_PARAM_MVY_11_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_11_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_11_RANGE                      _MK_SHIFT_CONST(463):_MK_SHIFT_CONST(454)
#define MPEA2B_MB_START_PARAM_MVY_11_ROW                        0

// 10bit,h264/mpeg4 (mv pos B12 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_12_SHIFT                      _MK_SHIFT_CONST(464)
#define MPEA2B_MB_START_PARAM_MVY_12_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_12_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_12_RANGE                      _MK_SHIFT_CONST(473):_MK_SHIFT_CONST(464)
#define MPEA2B_MB_START_PARAM_MVY_12_ROW                        0

// 10bit,h264/mpeg4 (mv pos B13 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_13_SHIFT                      _MK_SHIFT_CONST(474)
#define MPEA2B_MB_START_PARAM_MVY_13_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_13_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_13_RANGE                      _MK_SHIFT_CONST(483):_MK_SHIFT_CONST(474)
#define MPEA2B_MB_START_PARAM_MVY_13_ROW                        0

// 10bit,h264/mpeg4 (mv pos B14 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_14_SHIFT                      _MK_SHIFT_CONST(484)
#define MPEA2B_MB_START_PARAM_MVY_14_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_14_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_14_RANGE                      _MK_SHIFT_CONST(493):_MK_SHIFT_CONST(484)
#define MPEA2B_MB_START_PARAM_MVY_14_ROW                        0

// 10bit,h264/mpeg4 (mv pos B15 refer to diagram above)
#define MPEA2B_MB_START_PARAM_MVY_15_SHIFT                      _MK_SHIFT_CONST(494)
#define MPEA2B_MB_START_PARAM_MVY_15_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA2B_MB_START_PARAM_MVY_15_SHIFT)
#define MPEA2B_MB_START_PARAM_MVY_15_RANGE                      _MK_SHIFT_CONST(503):_MK_SHIFT_CONST(494)
#define MPEA2B_MB_START_PARAM_MVY_15_ROW                        0

// 2 bit, used in APPROX mode, 00=V, 01=H, 10=DC, 11=Planar
#define MPEA2B_MB_START_PARAM_IMODE_SHIFT                       _MK_SHIFT_CONST(504)
#define MPEA2B_MB_START_PARAM_IMODE_FIELD                       (_MK_MASK_CONST(0x3) << MPEA2B_MB_START_PARAM_IMODE_SHIFT)
#define MPEA2B_MB_START_PARAM_IMODE_RANGE                       _MK_SHIFT_CONST(505):_MK_SHIFT_CONST(504)
#define MPEA2B_MB_START_PARAM_IMODE_ROW                 0
#define MPEA2B_MB_START_PARAM_IMODE_VERT                        _MK_ENUM_CONST(0)
#define MPEA2B_MB_START_PARAM_IMODE_HORZ                        _MK_ENUM_CONST(1)
#define MPEA2B_MB_START_PARAM_IMODE_DC                  _MK_ENUM_CONST(2)
#define MPEA2B_MB_START_PARAM_IMODE_PLANAR                      _MK_ENUM_CONST(3)

// 4bit,h264
#define MPEA2B_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT                  _MK_SHIFT_CONST(506)
#define MPEA2B_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_FIELD                  (_MK_MASK_CONST(0xf) << MPEA2B_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT)
#define MPEA2B_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_RANGE                  _MK_SHIFT_CONST(509):_MK_SHIFT_CONST(506)
#define MPEA2B_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_ROW                    0

// 4bit,h264
#define MPEA2B_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_SHIFT                      _MK_SHIFT_CONST(510)
#define MPEA2B_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_FIELD                      (_MK_MASK_CONST(0xf) << MPEA2B_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_SHIFT)
#define MPEA2B_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_RANGE                      _MK_SHIFT_CONST(513):_MK_SHIFT_CONST(510)
#define MPEA2B_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_ROW                        0


// Packet MPEA2B_FRAME_START_PARAM
#define MPEA2B_FRAME_START_PARAM_SIZE 114

//2bit,h264/mpeg4, new field
#define MPEA2B_FRAME_START_PARAM_CONTEXT_ID_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA2B_FRAME_START_PARAM_CONTEXT_ID_FIELD                       (_MK_MASK_CONST(0x3) << MPEA2B_FRAME_START_PARAM_CONTEXT_ID_SHIFT)
#define MPEA2B_FRAME_START_PARAM_CONTEXT_ID_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MPEA2B_FRAME_START_PARAM_CONTEXT_ID_ROW                 0

//3bit,h264. Increased to 3 bits
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_FIELD                 (_MK_MASK_CONST(0x7) << MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_SHIFT)
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_RANGE                 _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(2)
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_ROW                   0
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_ZERO                  _MK_ENUM_CONST(0)
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_ONE                   _MK_ENUM_CONST(1)
#define MPEA2B_FRAME_START_PARAM_NUM_SLICE_GROUPS_TWO                   _MK_ENUM_CONST(2)

//1bit,h264
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_SHIFT                 _MK_SHIFT_CONST(5)
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_FIELD                 (_MK_MASK_CONST(0x1) << MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_SHIFT)
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_ROW                   0
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_SHORTTERM                     _MK_ENUM_CONST(0)
#define MPEA2B_FRAME_START_PARAM_CURRFRAMEREFTYPE_LONGTERM                      _MK_ENUM_CONST(1)

//2bit,h264/mpeg4
//reserve 2'b3 for BFrame      
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_SHIFT                        _MK_SHIFT_CONST(6)
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_FIELD                        (_MK_MASK_CONST(0x3) << MPEA2B_FRAME_START_PARAM_FRAMETYPE_SHIFT)
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_ROW                  0
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_IDR                  _MK_ENUM_CONST(0)
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_NONIDR                       _MK_ENUM_CONST(1)
#define MPEA2B_FRAME_START_PARAM_FRAMETYPE_SKIP                 _MK_ENUM_CONST(2)

//32bit,h264/mpeg4
#define MPEA2B_FRAME_START_PARAM_FRAMENUM_SHIFT                 _MK_SHIFT_CONST(8)
#define MPEA2B_FRAME_START_PARAM_FRAMENUM_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPEA2B_FRAME_START_PARAM_FRAMENUM_SHIFT)
#define MPEA2B_FRAME_START_PARAM_FRAMENUM_RANGE                 _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(8)
#define MPEA2B_FRAME_START_PARAM_FRAMENUM_ROW                   0

//16bit,h264/mpeg4
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEY_SHIFT                       _MK_SHIFT_CONST(40)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEY_FIELD                       (_MK_MASK_CONST(0xffff) << MPEA2B_FRAME_START_PARAM_IMAGESIZEY_SHIFT)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEY_RANGE                       _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(40)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEY_ROW                 0

//16bit,h264/mpeg4
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEX_SHIFT                       _MK_SHIFT_CONST(56)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEX_FIELD                       (_MK_MASK_CONST(0xffff) << MPEA2B_FRAME_START_PARAM_IMAGESIZEX_SHIFT)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEX_RANGE                       _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(56)
#define MPEA2B_FRAME_START_PARAM_IMAGESIZEX_ROW                 0

//32bit,h264/mpeg4
#define MPEA2B_FRAME_START_PARAM_FRAMEBITBUDGET_SHIFT                   _MK_SHIFT_CONST(72)
#define MPEA2B_FRAME_START_PARAM_FRAMEBITBUDGET_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPEA2B_FRAME_START_PARAM_FRAMEBITBUDGET_SHIFT)
#define MPEA2B_FRAME_START_PARAM_FRAMEBITBUDGET_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(72)
#define MPEA2B_FRAME_START_PARAM_FRAMEBITBUDGET_ROW                     0

// 1bit,h264
#define MPEA2B_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_SHIFT                      _MK_SHIFT_CONST(104)
#define MPEA2B_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_FIELD                      (_MK_MASK_CONST(0x1) << MPEA2B_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_SHIFT)
#define MPEA2B_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_RANGE                      _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(104)
#define MPEA2B_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_ROW                        0

// 2bit,h264
// All the following fields are new for AP20
#define MPEA2B_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT                    _MK_SHIFT_CONST(105)
#define MPEA2B_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2B_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT)
#define MPEA2B_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_RANGE                    _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(105)
#define MPEA2B_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_ROW                      0

// This parameter is applicable for APxx H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// Each bit of this parameter specifies which
//  of the inter modes are enabled for encoding.
// 0 means "mode not present (disabled)".
// 1 means "mode is present (enabled)".
// Bit 0 - 16x16.
// Bit 1 - 16x8 (H264 only).
// Bit 2 - 8x16 (H264 only).
// Bit 3 - 8x8.
// Bit 4 - 8x4 (H264 only).
// Bit 5 - 4x8 (H264 only).
// Bit 6 - 4x4 (H264 only).
#define MPEA2B_FRAME_START_PARAM_MV_MODE_SHIFT                  _MK_SHIFT_CONST(107)
#define MPEA2B_FRAME_START_PARAM_MV_MODE_FIELD                  (_MK_MASK_CONST(0x7f) << MPEA2B_FRAME_START_PARAM_MV_MODE_SHIFT)
#define MPEA2B_FRAME_START_PARAM_MV_MODE_RANGE                  _MK_SHIFT_CONST(113):_MK_SHIFT_CONST(107)
#define MPEA2B_FRAME_START_PARAM_MV_MODE_ROW                    0


// Packet MPEA2B_MB_SUGQP
#define MPEA2B_MB_SUGQP_SIZE 25

//1-bit, indicates vlc frame start
#define MPEA2B_MB_SUGQP_VLC_FRAME_START_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA2B_MB_SUGQP_VLC_FRAME_START_FIELD                   (_MK_MASK_CONST(0x1) << MPEA2B_MB_SUGQP_VLC_FRAME_START_SHIFT)
#define MPEA2B_MB_SUGQP_VLC_FRAME_START_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MPEA2B_MB_SUGQP_VLC_FRAME_START_ROW                     0

//6bit,h264/mpeg4
#define MPEA2B_MB_SUGQP_SUGQP_SHIFT                     _MK_SHIFT_CONST(1)
#define MPEA2B_MB_SUGQP_SUGQP_FIELD                     (_MK_MASK_CONST(0x3f) << MPEA2B_MB_SUGQP_SUGQP_SHIFT)
#define MPEA2B_MB_SUGQP_SUGQP_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(1)
#define MPEA2B_MB_SUGQP_SUGQP_ROW                       0

// current slice group id, h264
#define MPEA2B_MB_SUGQP_CURRMB_SLICEGRPID_SHIFT                 _MK_SHIFT_CONST(7)
#define MPEA2B_MB_SUGQP_CURRMB_SLICEGRPID_FIELD                 (_MK_MASK_CONST(0x7) << MPEA2B_MB_SUGQP_CURRMB_SLICEGRPID_SHIFT)
#define MPEA2B_MB_SUGQP_CURRMB_SLICEGRPID_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define MPEA2B_MB_SUGQP_CURRMB_SLICEGRPID_ROW                   0

// left neighbor's slice group id, h264
#define MPEA2B_MB_SUGQP_LEFTMB_SLICEGRPID_SHIFT                 _MK_SHIFT_CONST(10)
#define MPEA2B_MB_SUGQP_LEFTMB_SLICEGRPID_FIELD                 (_MK_MASK_CONST(0x7) << MPEA2B_MB_SUGQP_LEFTMB_SLICEGRPID_SHIFT)
#define MPEA2B_MB_SUGQP_LEFTMB_SLICEGRPID_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(10)
#define MPEA2B_MB_SUGQP_LEFTMB_SLICEGRPID_ROW                   0

// top left neighbor's slice group id, h264
#define MPEA2B_MB_SUGQP_TOPLEFTMB_SLICEGRPID_SHIFT                      _MK_SHIFT_CONST(13)
#define MPEA2B_MB_SUGQP_TOPLEFTMB_SLICEGRPID_FIELD                      (_MK_MASK_CONST(0x7) << MPEA2B_MB_SUGQP_TOPLEFTMB_SLICEGRPID_SHIFT)
#define MPEA2B_MB_SUGQP_TOPLEFTMB_SLICEGRPID_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(13)
#define MPEA2B_MB_SUGQP_TOPLEFTMB_SLICEGRPID_ROW                        0

// top neighbor's slice group id, h264
#define MPEA2B_MB_SUGQP_TOPMB_SLICEGRPID_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA2B_MB_SUGQP_TOPMB_SLICEGRPID_FIELD                  (_MK_MASK_CONST(0x7) << MPEA2B_MB_SUGQP_TOPMB_SLICEGRPID_SHIFT)
#define MPEA2B_MB_SUGQP_TOPMB_SLICEGRPID_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(16)
#define MPEA2B_MB_SUGQP_TOPMB_SLICEGRPID_ROW                    0

// top right neighbor's slice group id, h264
#define MPEA2B_MB_SUGQP_TOPRIGHTMB_SLICEGRPID_SHIFT                     _MK_SHIFT_CONST(19)
#define MPEA2B_MB_SUGQP_TOPRIGHTMB_SLICEGRPID_FIELD                     (_MK_MASK_CONST(0x7) << MPEA2B_MB_SUGQP_TOPRIGHTMB_SLICEGRPID_SHIFT)
#define MPEA2B_MB_SUGQP_TOPRIGHTMB_SLICEGRPID_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(19)
#define MPEA2B_MB_SUGQP_TOPRIGHTMB_SLICEGRPID_ROW                       0

// 2bit,increased to 2 bits to support B-slice
#define MPEA2B_MB_SUGQP_SLICE_TYPE_SHIFT                        _MK_SHIFT_CONST(22)
#define MPEA2B_MB_SUGQP_SLICE_TYPE_FIELD                        (_MK_MASK_CONST(0x3) << MPEA2B_MB_SUGQP_SLICE_TYPE_SHIFT)
#define MPEA2B_MB_SUGQP_SLICE_TYPE_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define MPEA2B_MB_SUGQP_SLICE_TYPE_ROW                  0
#define MPEA2B_MB_SUGQP_SLICE_TYPE_IType                        _MK_ENUM_CONST(0)
#define MPEA2B_MB_SUGQP_SLICE_TYPE_PType                        _MK_ENUM_CONST(1)

//1bit,h264, needed in MB-packetization mode
#define MPEA2B_MB_SUGQP_FIRSTMBINSLICE_SHIFT                    _MK_SHIFT_CONST(24)
#define MPEA2B_MB_SUGQP_FIRSTMBINSLICE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA2B_MB_SUGQP_FIRSTMBINSLICE_SHIFT)
#define MPEA2B_MB_SUGQP_FIRSTMBINSLICE_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MPEA2B_MB_SUGQP_FIRSTMBINSLICE_ROW                      0


// Packet MPEB2A_I_SATD
#define MPEB2A_I_SATD_SIZE 17

// 17 bits, indicates SATD/SAD value of the I-MB in the best mode
#define MPEB2A_I_SATD_SATD_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEB2A_I_SATD_SATD_FIELD                        (_MK_MASK_CONST(0x1ffff) << MPEB2A_I_SATD_SATD_SHIFT)
#define MPEB2A_I_SATD_SATD_RANGE                        _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(0)
#define MPEB2A_I_SATD_SATD_ROW                  0

//*********************************
// packet MPEB2A_PRED_DONE
//
// This packet is sent in H264 hw mode (not valid in  mpeg4 or h264-bypass) for P MB only. 
// It is sent by MPEB, when it is done reading the pred buffer in MPEA, or when it wants to read
// the pred buffer again. The packet contents indicate these two possibilities as follows:
//
// 1. If all the bits in the packet are zero, the packet indicates MB  done.
// 2. If any bit is "1", pred buffer sends the corresponding 8x8 blocks to MPEB, and considers 
// the MB to be done at the end of last block transfer.
//*********************************

// Packet MPEB2A_PRED_DONE
#define MPEB2A_PRED_DONE_SIZE 6

// indicates request for Y0 pred data
#define MPEB2A_PRED_DONE_Y0_PRED_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEB2A_PRED_DONE_Y0_PRED_FIELD                  (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_Y0_PRED_SHIFT)
#define MPEB2A_PRED_DONE_Y0_PRED_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MPEB2A_PRED_DONE_Y0_PRED_ROW                    0

// indicates request for Y1 pred data   
#define MPEB2A_PRED_DONE_Y1_PRED_SHIFT                  _MK_SHIFT_CONST(1)
#define MPEB2A_PRED_DONE_Y1_PRED_FIELD                  (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_Y1_PRED_SHIFT)
#define MPEB2A_PRED_DONE_Y1_PRED_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MPEB2A_PRED_DONE_Y1_PRED_ROW                    0

// indicates request for Y2 pred data
#define MPEB2A_PRED_DONE_Y2_PRED_SHIFT                  _MK_SHIFT_CONST(2)
#define MPEB2A_PRED_DONE_Y2_PRED_FIELD                  (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_Y2_PRED_SHIFT)
#define MPEB2A_PRED_DONE_Y2_PRED_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MPEB2A_PRED_DONE_Y2_PRED_ROW                    0

// indicates request for Y3 pred data
#define MPEB2A_PRED_DONE_Y3_PRED_SHIFT                  _MK_SHIFT_CONST(3)
#define MPEB2A_PRED_DONE_Y3_PRED_FIELD                  (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_Y3_PRED_SHIFT)
#define MPEB2A_PRED_DONE_Y3_PRED_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MPEB2A_PRED_DONE_Y3_PRED_ROW                    0

// indicates request for U pred data
#define MPEB2A_PRED_DONE_U_PRED_SHIFT                   _MK_SHIFT_CONST(4)
#define MPEB2A_PRED_DONE_U_PRED_FIELD                   (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_U_PRED_SHIFT)
#define MPEB2A_PRED_DONE_U_PRED_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MPEB2A_PRED_DONE_U_PRED_ROW                     0

// indicates request for V pred data
#define MPEB2A_PRED_DONE_V_PRED_SHIFT                   _MK_SHIFT_CONST(5)
#define MPEB2A_PRED_DONE_V_PRED_FIELD                   (_MK_MASK_CONST(0x1) << MPEB2A_PRED_DONE_V_PRED_SHIFT)
#define MPEB2A_PRED_DONE_V_PRED_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MPEB2A_PRED_DONE_V_PRED_ROW                     0

//*********************************
//
// MPEA and MPEC packets
//
//*********************************

// Packet MPEC2A_VLC_FRAME_DONE
#define MPEC2A_VLC_FRAME_DONE_SIZE 76

//[31:0]
#define MPEC2A_VLC_FRAME_DONE_FRBITLEN_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEC2A_VLC_FRAME_DONE_FRBITLEN_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPEC2A_VLC_FRAME_DONE_FRBITLEN_SHIFT)
#define MPEC2A_VLC_FRAME_DONE_FRBITLEN_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MPEC2A_VLC_FRAME_DONE_FRBITLEN_ROW                      0

//[19:0]
#define MPEC2A_VLC_FRAME_DONE_VLDMQPSUM_SHIFT                   _MK_SHIFT_CONST(32)
#define MPEC2A_VLC_FRAME_DONE_VLDMQPSUM_FIELD                   (_MK_MASK_CONST(0xfffff) << MPEC2A_VLC_FRAME_DONE_VLDMQPSUM_SHIFT)
#define MPEC2A_VLC_FRAME_DONE_VLDMQPSUM_RANGE                   _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(32)
#define MPEC2A_VLC_FRAME_DONE_VLDMQPSUM_ROW                     0

//[23:0]
#define MPEC2A_VLC_FRAME_DONE_MBMODLENOUT_SHIFT                 _MK_SHIFT_CONST(52)
#define MPEC2A_VLC_FRAME_DONE_MBMODLENOUT_FIELD                 (_MK_MASK_CONST(0xffffff) << MPEC2A_VLC_FRAME_DONE_MBMODLENOUT_SHIFT)
#define MPEC2A_VLC_FRAME_DONE_MBMODLENOUT_RANGE                 _MK_SHIFT_CONST(75):_MK_SHIFT_CONST(52)
#define MPEC2A_VLC_FRAME_DONE_MBMODLENOUT_ROW                   0


// Packet MPEC2A_MB_DONE_PARAM
#define MPEC2A_MB_DONE_PARAM_SIZE 59

//[15:0]
#define MPEC2A_MB_DONE_PARAM_MBTEXLENOUT_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEC2A_MB_DONE_PARAM_MBTEXLENOUT_FIELD                  (_MK_MASK_CONST(0xffff) << MPEC2A_MB_DONE_PARAM_MBTEXLENOUT_SHIFT)
#define MPEC2A_MB_DONE_PARAM_MBTEXLENOUT_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MPEC2A_MB_DONE_PARAM_MBTEXLENOUT_ROW                    0

//[7:0]
#define MPEC2A_MB_DONE_PARAM_CURXRC_SHIFT                       _MK_SHIFT_CONST(16)
#define MPEC2A_MB_DONE_PARAM_CURXRC_FIELD                       (_MK_MASK_CONST(0xff) << MPEC2A_MB_DONE_PARAM_CURXRC_SHIFT)
#define MPEC2A_MB_DONE_PARAM_CURXRC_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define MPEC2A_MB_DONE_PARAM_CURXRC_ROW                 0

//[7:0]
#define MPEC2A_MB_DONE_PARAM_CURYRC_SHIFT                       _MK_SHIFT_CONST(24)
#define MPEC2A_MB_DONE_PARAM_CURYRC_FIELD                       (_MK_MASK_CONST(0xff) << MPEC2A_MB_DONE_PARAM_CURYRC_SHIFT)
#define MPEC2A_MB_DONE_PARAM_CURYRC_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define MPEC2A_MB_DONE_PARAM_CURYRC_ROW                 0

//[5:0]
#define MPEC2A_MB_DONE_PARAM_CURQPRC_SHIFT                      _MK_SHIFT_CONST(32)
#define MPEC2A_MB_DONE_PARAM_CURQPRC_FIELD                      (_MK_MASK_CONST(0x3f) << MPEC2A_MB_DONE_PARAM_CURQPRC_SHIFT)
#define MPEC2A_MB_DONE_PARAM_CURQPRC_RANGE                      _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define MPEC2A_MB_DONE_PARAM_CURQPRC_ROW                        0

#define MPEC2A_MB_DONE_PARAM_IPCM_FLAG_SHIFT                    _MK_SHIFT_CONST(38)
#define MPEC2A_MB_DONE_PARAM_IPCM_FLAG_FIELD                    (_MK_MASK_CONST(0x1) << MPEC2A_MB_DONE_PARAM_IPCM_FLAG_SHIFT)
#define MPEC2A_MB_DONE_PARAM_IPCM_FLAG_RANGE                    _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define MPEC2A_MB_DONE_PARAM_IPCM_FLAG_ROW                      0

#define MPEC2A_MB_DONE_PARAM_NEW_PKT_SHIFT                      _MK_SHIFT_CONST(39)
#define MPEC2A_MB_DONE_PARAM_NEW_PKT_FIELD                      (_MK_MASK_CONST(0x1) << MPEC2A_MB_DONE_PARAM_NEW_PKT_SHIFT)
#define MPEC2A_MB_DONE_PARAM_NEW_PKT_RANGE                      _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(39)
#define MPEC2A_MB_DONE_PARAM_NEW_PKT_ROW                        0

#define MPEC2A_MB_DONE_PARAM_SLICE_GRPID_SHIFT                  _MK_SHIFT_CONST(40)
#define MPEC2A_MB_DONE_PARAM_SLICE_GRPID_FIELD                  (_MK_MASK_CONST(0x7) << MPEC2A_MB_DONE_PARAM_SLICE_GRPID_SHIFT)
#define MPEC2A_MB_DONE_PARAM_SLICE_GRPID_RANGE                  _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(40)
#define MPEC2A_MB_DONE_PARAM_SLICE_GRPID_ROW                    0

#define MPEC2A_MB_DONE_PARAM_CUR_MB_MOD_LEN_SHIFT                       _MK_SHIFT_CONST(43)
#define MPEC2A_MB_DONE_PARAM_CUR_MB_MOD_LEN_FIELD                       (_MK_MASK_CONST(0xffff) << MPEC2A_MB_DONE_PARAM_CUR_MB_MOD_LEN_SHIFT)
#define MPEC2A_MB_DONE_PARAM_CUR_MB_MOD_LEN_RANGE                       _MK_SHIFT_CONST(58):_MK_SHIFT_CONST(43)
#define MPEC2A_MB_DONE_PARAM_CUR_MB_MOD_LEN_ROW                 0


// Packet MPEA2C_FRAME_START_PARAM
#define MPEA2C_FRAME_START_PARAM_SIZE 49

//2bit,h264/mpeg4
//reserve 2'b3 for BFrame      
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_FIELD                        (_MK_MASK_CONST(0x3) << MPEA2C_FRAME_START_PARAM_FRAMETYPE_SHIFT)
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_ROW                  0
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_IDR                  _MK_ENUM_CONST(0)
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_NONIDR                       _MK_ENUM_CONST(1)
#define MPEA2C_FRAME_START_PARAM_FRAMETYPE_SKIP                 _MK_ENUM_CONST(2)

//32bit,h264/mpeg4 
#define MPEA2C_FRAME_START_PARAM_FRAMENUM_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA2C_FRAME_START_PARAM_FRAMENUM_FIELD                 (_MK_MASK_CONST(0xffff) << MPEA2C_FRAME_START_PARAM_FRAMENUM_SHIFT)
#define MPEA2C_FRAME_START_PARAM_FRAMENUM_RANGE                 _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(2)
#define MPEA2C_FRAME_START_PARAM_FRAMENUM_ROW                   0

//32bit,h264/mpeg4
#define MPEA2C_FRAME_START_PARAM_FRAMEINITQP_SHIFT                      _MK_SHIFT_CONST(18)
#define MPEA2C_FRAME_START_PARAM_FRAMEINITQP_FIELD                      (_MK_MASK_CONST(0x3f) << MPEA2C_FRAME_START_PARAM_FRAMEINITQP_SHIFT)
#define MPEA2C_FRAME_START_PARAM_FRAMEINITQP_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MPEA2C_FRAME_START_PARAM_FRAMEINITQP_ROW                        0

// 1bit,h264
#define MPEA2C_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_SHIFT                      _MK_SHIFT_CONST(24)
#define MPEA2C_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_FIELD                      (_MK_MASK_CONST(0x1) << MPEA2C_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_SHIFT)
#define MPEA2C_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MPEA2C_FRAME_START_PARAM_CONSTRAINED_INTRA_PRED_FLAG_ROW                        0

#define MPEA2C_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT                    _MK_SHIFT_CONST(25)
#define MPEA2C_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_FIELD                    (_MK_MASK_CONST(0x3) << MPEA2C_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT)
#define MPEA2C_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(25)
#define MPEA2C_FRAME_START_PARAM_DISABLE_DEBLOCKING_FILTER_IDC_ROW                      0

// 1bit,h264
#define MPEA2C_FRAME_START_PARAM_SEQ_PARAM_CHANGED_SHIFT                        _MK_SHIFT_CONST(27)
#define MPEA2C_FRAME_START_PARAM_SEQ_PARAM_CHANGED_FIELD                        (_MK_MASK_CONST(0x1) << MPEA2C_FRAME_START_PARAM_SEQ_PARAM_CHANGED_SHIFT)
#define MPEA2C_FRAME_START_PARAM_SEQ_PARAM_CHANGED_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MPEA2C_FRAME_START_PARAM_SEQ_PARAM_CHANGED_ROW                  0

// 1bit,h264
#define MPEA2C_FRAME_START_PARAM_PIC_PARAM_CHANGED_SHIFT                        _MK_SHIFT_CONST(28)
#define MPEA2C_FRAME_START_PARAM_PIC_PARAM_CHANGED_FIELD                        (_MK_MASK_CONST(0x1) << MPEA2C_FRAME_START_PARAM_PIC_PARAM_CHANGED_SHIFT)
#define MPEA2C_FRAME_START_PARAM_PIC_PARAM_CHANGED_RANGE                        _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define MPEA2C_FRAME_START_PARAM_PIC_PARAM_CHANGED_ROW                  0

// 4bit,h264
#define MPEA2C_FRAME_START_PARAM_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SHIFT                   _MK_SHIFT_CONST(29)
#define MPEA2C_FRAME_START_PARAM_SLICE_GROUP_CHANGE_CYCLE_WIDTH_FIELD                   (_MK_MASK_CONST(0xf) << MPEA2C_FRAME_START_PARAM_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SHIFT)
#define MPEA2C_FRAME_START_PARAM_SLICE_GROUP_CHANGE_CYCLE_WIDTH_RANGE                   _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(29)
#define MPEA2C_FRAME_START_PARAM_SLICE_GROUP_CHANGE_CYCLE_WIDTH_ROW                     0

//32bit,h264/mpeg4 
#define MPEA2C_FRAME_START_PARAM_MPEC_FRAMENUM_SHIFT                    _MK_SHIFT_CONST(33)
#define MPEA2C_FRAME_START_PARAM_MPEC_FRAMENUM_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA2C_FRAME_START_PARAM_MPEC_FRAMENUM_SHIFT)
#define MPEA2C_FRAME_START_PARAM_MPEC_FRAMENUM_RANGE                    _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(33)
#define MPEA2C_FRAME_START_PARAM_MPEC_FRAMENUM_ROW                      0

//*********************************
//
// MPEB and MPEC packets
//
//*********************************

// Packet MPEB2C_QUANT_DATA
#define MPEB2C_QUANT_DATA_SIZE 104

#define MPEB2C_QUANT_DATA_COEFF_0_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEB2C_QUANT_DATA_COEFF_0_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_0_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_0_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MPEB2C_QUANT_DATA_COEFF_0_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_1_SHIFT                 _MK_SHIFT_CONST(13)
#define MPEB2C_QUANT_DATA_COEFF_1_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_1_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_1_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(13)
#define MPEB2C_QUANT_DATA_COEFF_1_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_2_SHIFT                 _MK_SHIFT_CONST(26)
#define MPEB2C_QUANT_DATA_COEFF_2_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_2_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_2_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(26)
#define MPEB2C_QUANT_DATA_COEFF_2_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_3_SHIFT                 _MK_SHIFT_CONST(39)
#define MPEB2C_QUANT_DATA_COEFF_3_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_3_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_3_RANGE                 _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(39)
#define MPEB2C_QUANT_DATA_COEFF_3_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_4_SHIFT                 _MK_SHIFT_CONST(52)
#define MPEB2C_QUANT_DATA_COEFF_4_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_4_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_4_RANGE                 _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(52)
#define MPEB2C_QUANT_DATA_COEFF_4_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_5_SHIFT                 _MK_SHIFT_CONST(65)
#define MPEB2C_QUANT_DATA_COEFF_5_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_5_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_5_RANGE                 _MK_SHIFT_CONST(77):_MK_SHIFT_CONST(65)
#define MPEB2C_QUANT_DATA_COEFF_5_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_6_SHIFT                 _MK_SHIFT_CONST(78)
#define MPEB2C_QUANT_DATA_COEFF_6_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_6_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_6_RANGE                 _MK_SHIFT_CONST(90):_MK_SHIFT_CONST(78)
#define MPEB2C_QUANT_DATA_COEFF_6_ROW                   0

#define MPEB2C_QUANT_DATA_COEFF_7_SHIFT                 _MK_SHIFT_CONST(91)
#define MPEB2C_QUANT_DATA_COEFF_7_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEB2C_QUANT_DATA_COEFF_7_SHIFT)
#define MPEB2C_QUANT_DATA_COEFF_7_RANGE                 _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(91)
#define MPEB2C_QUANT_DATA_COEFF_7_ROW                   0

#define MPEB2C_QUANT_DATA_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEB2C_QUANT_DATA_DATA_FIELD                    (_MK_MASK_CONST(0xff) << MPEB2C_QUANT_DATA_DATA_SHIFT)
#define MPEB2C_QUANT_DATA_DATA_RANGE                    _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(0)
#define MPEB2C_QUANT_DATA_DATA_ROW                      0


// Packet MPEC2B_QUANT_ADDR
#define MPEC2B_QUANT_ADDR_SIZE 6

#define MPEC2B_QUANT_ADDR_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEC2B_QUANT_ADDR_ADDR_FIELD                    (_MK_MASK_CONST(0x3f) << MPEC2B_QUANT_ADDR_ADDR_SHIFT)
#define MPEC2B_QUANT_ADDR_ADDR_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MPEC2B_QUANT_ADDR_ADDR_ROW                      0


// Packet MPEB2C_H264_PKT
#define MPEB2C_H264_PKT_SIZE 76

#define MPEB2C_H264_PKT_VLC_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEB2C_H264_PKT_VLC_DATA_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEB2C_H264_PKT_VLC_DATA_SHIFT)
#define MPEB2C_H264_PKT_VLC_DATA_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MPEB2C_H264_PKT_VLC_DATA_ROW                    0

#define MPEB2C_H264_PKT_VLC_BLK_NUM_SHIFT                       _MK_SHIFT_CONST(64)
#define MPEB2C_H264_PKT_VLC_BLK_NUM_FIELD                       (_MK_MASK_CONST(0x7) << MPEB2C_H264_PKT_VLC_BLK_NUM_SHIFT)
#define MPEB2C_H264_PKT_VLC_BLK_NUM_RANGE                       _MK_SHIFT_CONST(66):_MK_SHIFT_CONST(64)
#define MPEB2C_H264_PKT_VLC_BLK_NUM_ROW                 0

#define MPEB2C_H264_PKT_VLC_WORD_TYPE_SHIFT                     _MK_SHIFT_CONST(67)
#define MPEB2C_H264_PKT_VLC_WORD_TYPE_FIELD                     (_MK_MASK_CONST(0x7) << MPEB2C_H264_PKT_VLC_WORD_TYPE_SHIFT)
#define MPEB2C_H264_PKT_VLC_WORD_TYPE_RANGE                     _MK_SHIFT_CONST(69):_MK_SHIFT_CONST(67)
#define MPEB2C_H264_PKT_VLC_WORD_TYPE_ROW                       0

#define MPEB2C_H264_PKT_VLC_FR_START_SHIFT                      _MK_SHIFT_CONST(70)
#define MPEB2C_H264_PKT_VLC_FR_START_FIELD                      (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_FR_START_SHIFT)
#define MPEB2C_H264_PKT_VLC_FR_START_RANGE                      _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(70)
#define MPEB2C_H264_PKT_VLC_FR_START_ROW                        0

#define MPEB2C_H264_PKT_VLC_LAST_MB_SHIFT                       _MK_SHIFT_CONST(71)
#define MPEB2C_H264_PKT_VLC_LAST_MB_FIELD                       (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_LAST_MB_SHIFT)
#define MPEB2C_H264_PKT_VLC_LAST_MB_RANGE                       _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(71)
#define MPEB2C_H264_PKT_VLC_LAST_MB_ROW                 0

#define MPEB2C_H264_PKT_VLC_MB_START_SHIFT                      _MK_SHIFT_CONST(72)
#define MPEB2C_H264_PKT_VLC_MB_START_FIELD                      (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_MB_START_SHIFT)
#define MPEB2C_H264_PKT_VLC_MB_START_RANGE                      _MK_SHIFT_CONST(72):_MK_SHIFT_CONST(72)
#define MPEB2C_H264_PKT_VLC_MB_START_ROW                        0

#define MPEB2C_H264_PKT_VLC_MB_END_SHIFT                        _MK_SHIFT_CONST(73)
#define MPEB2C_H264_PKT_VLC_MB_END_FIELD                        (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_MB_END_SHIFT)
#define MPEB2C_H264_PKT_VLC_MB_END_RANGE                        _MK_SHIFT_CONST(73):_MK_SHIFT_CONST(73)
#define MPEB2C_H264_PKT_VLC_MB_END_ROW                  0

#define MPEB2C_H264_PKT_VLC_BLK_START_SHIFT                     _MK_SHIFT_CONST(74)
#define MPEB2C_H264_PKT_VLC_BLK_START_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_BLK_START_SHIFT)
#define MPEB2C_H264_PKT_VLC_BLK_START_RANGE                     _MK_SHIFT_CONST(74):_MK_SHIFT_CONST(74)
#define MPEB2C_H264_PKT_VLC_BLK_START_ROW                       0

#define MPEB2C_H264_PKT_VLC_BLK_END_SHIFT                       _MK_SHIFT_CONST(75)
#define MPEB2C_H264_PKT_VLC_BLK_END_FIELD                       (_MK_MASK_CONST(0x1) << MPEB2C_H264_PKT_VLC_BLK_END_SHIFT)
#define MPEB2C_H264_PKT_VLC_BLK_END_RANGE                       _MK_SHIFT_CONST(75):_MK_SHIFT_CONST(75)
#define MPEB2C_H264_PKT_VLC_BLK_END_ROW                 0


// Packet MPEC2B_QBUF_ADDR
#define MPEC2B_QBUF_ADDR_SIZE 6

#define MPEC2B_QBUF_ADDR_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEC2B_QBUF_ADDR_ADDRESS_FIELD                  (_MK_MASK_CONST(0x3f) << MPEC2B_QBUF_ADDR_ADDRESS_SHIFT)
#define MPEC2B_QBUF_ADDR_ADDRESS_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MPEC2B_QBUF_ADDR_ADDRESS_ROW                    0


// Packet MPEC2B_MB_DONE_PARAM
#define MPEC2B_MB_DONE_PARAM_SIZE 30

#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_FIELD                  (_MK_MASK_CONST(0x3) << MPEC2B_MB_DONE_PARAM_REWIND_TYPE_SHIFT)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_ROW                    0
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_NOREWIND                       _MK_ENUM_CONST(0)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_IPCM                   _MK_ENUM_CONST(1)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_PACKETBASE                     _MK_ENUM_CONST(2)
#define MPEC2B_MB_DONE_PARAM_REWIND_TYPE_BOTH                   _MK_ENUM_CONST(3)

#define MPEC2B_MB_DONE_PARAM_CURXRC_SHIFT                       _MK_SHIFT_CONST(2)
#define MPEC2B_MB_DONE_PARAM_CURXRC_FIELD                       (_MK_MASK_CONST(0xff) << MPEC2B_MB_DONE_PARAM_CURXRC_SHIFT)
#define MPEC2B_MB_DONE_PARAM_CURXRC_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(2)
#define MPEC2B_MB_DONE_PARAM_CURXRC_ROW                 0

#define MPEC2B_MB_DONE_PARAM_CURYRC_SHIFT                       _MK_SHIFT_CONST(10)
#define MPEC2B_MB_DONE_PARAM_CURYRC_FIELD                       (_MK_MASK_CONST(0xff) << MPEC2B_MB_DONE_PARAM_CURYRC_SHIFT)
#define MPEC2B_MB_DONE_PARAM_CURYRC_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(10)
#define MPEC2B_MB_DONE_PARAM_CURYRC_ROW                 0

#define MPEC2B_MB_DONE_PARAM_SLICE_GRPID_SHIFT                  _MK_SHIFT_CONST(18)
#define MPEC2B_MB_DONE_PARAM_SLICE_GRPID_FIELD                  (_MK_MASK_CONST(0x7) << MPEC2B_MB_DONE_PARAM_SLICE_GRPID_SHIFT)
#define MPEC2B_MB_DONE_PARAM_SLICE_GRPID_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(18)
#define MPEC2B_MB_DONE_PARAM_SLICE_GRPID_ROW                    0

#define MPEC2B_MB_DONE_PARAM_CURQPRC_SHIFT                      _MK_SHIFT_CONST(21)
#define MPEC2B_MB_DONE_PARAM_CURQPRC_FIELD                      (_MK_MASK_CONST(0x3f) << MPEC2B_MB_DONE_PARAM_CURQPRC_SHIFT)
#define MPEC2B_MB_DONE_PARAM_CURQPRC_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(21)
#define MPEC2B_MB_DONE_PARAM_CURQPRC_ROW                        0

#define MPEC2B_MB_DONE_PARAM_NEW_PKT_SHIFT                      _MK_SHIFT_CONST(27)
#define MPEC2B_MB_DONE_PARAM_NEW_PKT_FIELD                      (_MK_MASK_CONST(0x1) << MPEC2B_MB_DONE_PARAM_NEW_PKT_SHIFT)
#define MPEC2B_MB_DONE_PARAM_NEW_PKT_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MPEC2B_MB_DONE_PARAM_NEW_PKT_ROW                        0

#define MPEC2B_MB_DONE_PARAM_LEFT_NB_AVAIL_SHIFT                        _MK_SHIFT_CONST(28)
#define MPEC2B_MB_DONE_PARAM_LEFT_NB_AVAIL_FIELD                        (_MK_MASK_CONST(0x1) << MPEC2B_MB_DONE_PARAM_LEFT_NB_AVAIL_SHIFT)
#define MPEC2B_MB_DONE_PARAM_LEFT_NB_AVAIL_RANGE                        _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define MPEC2B_MB_DONE_PARAM_LEFT_NB_AVAIL_ROW                  0

#define MPEC2B_MB_DONE_PARAM_TOP_NB_AVAIL_SHIFT                 _MK_SHIFT_CONST(29)
#define MPEC2B_MB_DONE_PARAM_TOP_NB_AVAIL_FIELD                 (_MK_MASK_CONST(0x1) << MPEC2B_MB_DONE_PARAM_TOP_NB_AVAIL_SHIFT)
#define MPEC2B_MB_DONE_PARAM_TOP_NB_AVAIL_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define MPEC2B_MB_DONE_PARAM_TOP_NB_AVAIL_ROW                   0


// Packet MPEB2C_MB_START_PARAM
#define MPEB2C_MB_START_PARAM_SIZE 572

#define MPEB2C_MB_START_PARAM_MBTYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEB2C_MB_START_PARAM_MBTYPE_FIELD                      (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MBTYPE_SHIFT)
#define MPEB2C_MB_START_PARAM_MBTYPE_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MPEB2C_MB_START_PARAM_MBTYPE_ROW                        0
#define MPEB2C_MB_START_PARAM_MBTYPE_I                  _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MBTYPE_P                  _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MBTYPE_IPCM                       _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MBTYPE_SKIPSUG                    _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_MVMODE_SHIFT                      _MK_SHIFT_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_FIELD                      (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MVMODE_SHIFT)
#define MPEB2C_MB_START_PARAM_MVMODE_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_ROW                        0
#define MPEB2C_MB_START_PARAM_MVMODE_m16x16                     _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MVMODE_m8x8                       _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MVMODE_m16x8                      _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_m8x16                      _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_FIELD                    (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_ROW                      0
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_s8x8                     _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_s8x4                     _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_s4x8                     _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_0_s4x4                     _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_SHIFT                    _MK_SHIFT_CONST(6)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_FIELD                    (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_ROW                      0
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_s8x8                     _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_s8x4                     _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_s4x8                     _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_1_s4x4                     _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_SHIFT                    _MK_SHIFT_CONST(8)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_FIELD                    (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_ROW                      0
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_s8x8                     _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_s8x4                     _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_s4x8                     _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_2_s4x4                     _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_SHIFT                    _MK_SHIFT_CONST(10)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_FIELD                    (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_ROW                      0
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_s8x8                     _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_s8x4                     _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_s4x8                     _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_MVMODE_SUBTYPE_3_s4x4                     _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_CURQP_SHIFT                       _MK_SHIFT_CONST(12)
#define MPEB2C_MB_START_PARAM_CURQP_FIELD                       (_MK_MASK_CONST(0x3f) << MPEB2C_MB_START_PARAM_CURQP_SHIFT)
#define MPEB2C_MB_START_PARAM_CURQP_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MPEB2C_MB_START_PARAM_CURQP_ROW                 0

#define MPEB2C_MB_START_PARAM_MBX_SHIFT                 _MK_SHIFT_CONST(18)
#define MPEB2C_MB_START_PARAM_MBX_FIELD                 (_MK_MASK_CONST(0xff) << MPEB2C_MB_START_PARAM_MBX_SHIFT)
#define MPEB2C_MB_START_PARAM_MBX_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(18)
#define MPEB2C_MB_START_PARAM_MBX_ROW                   0

#define MPEB2C_MB_START_PARAM_MBY_SHIFT                 _MK_SHIFT_CONST(26)
#define MPEB2C_MB_START_PARAM_MBY_FIELD                 (_MK_MASK_CONST(0xff) << MPEB2C_MB_START_PARAM_MBY_SHIFT)
#define MPEB2C_MB_START_PARAM_MBY_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(26)
#define MPEB2C_MB_START_PARAM_MBY_ROW                   0

#define MPEB2C_MB_START_PARAM_TOPLEFT_MVX_SHIFT                 _MK_SHIFT_CONST(34)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVX_FIELD                 (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOPLEFT_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVX_RANGE                 _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(34)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVX_ROW                   0

#define MPEB2C_MB_START_PARAM_TOPLEFT_MVY_SHIFT                 _MK_SHIFT_CONST(44)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVY_FIELD                 (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOPLEFT_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVY_RANGE                 _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(44)
#define MPEB2C_MB_START_PARAM_TOPLEFT_MVY_ROW                   0

#define MPEB2C_MB_START_PARAM_TOP0_MVX_SHIFT                    _MK_SHIFT_CONST(54)
#define MPEB2C_MB_START_PARAM_TOP0_MVX_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP0_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP0_MVX_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(54)
#define MPEB2C_MB_START_PARAM_TOP0_MVX_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP0_MVY_SHIFT                    _MK_SHIFT_CONST(64)
#define MPEB2C_MB_START_PARAM_TOP0_MVY_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP0_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP0_MVY_RANGE                    _MK_SHIFT_CONST(73):_MK_SHIFT_CONST(64)
#define MPEB2C_MB_START_PARAM_TOP0_MVY_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP1_MVX_SHIFT                    _MK_SHIFT_CONST(74)
#define MPEB2C_MB_START_PARAM_TOP1_MVX_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP1_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP1_MVX_RANGE                    _MK_SHIFT_CONST(83):_MK_SHIFT_CONST(74)
#define MPEB2C_MB_START_PARAM_TOP1_MVX_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP1_MVY_SHIFT                    _MK_SHIFT_CONST(84)
#define MPEB2C_MB_START_PARAM_TOP1_MVY_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP1_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP1_MVY_RANGE                    _MK_SHIFT_CONST(93):_MK_SHIFT_CONST(84)
#define MPEB2C_MB_START_PARAM_TOP1_MVY_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP2_MVX_SHIFT                    _MK_SHIFT_CONST(94)
#define MPEB2C_MB_START_PARAM_TOP2_MVX_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP2_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP2_MVX_RANGE                    _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(94)
#define MPEB2C_MB_START_PARAM_TOP2_MVX_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP2_MVY_SHIFT                    _MK_SHIFT_CONST(104)
#define MPEB2C_MB_START_PARAM_TOP2_MVY_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP2_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP2_MVY_RANGE                    _MK_SHIFT_CONST(113):_MK_SHIFT_CONST(104)
#define MPEB2C_MB_START_PARAM_TOP2_MVY_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP3_MVX_SHIFT                    _MK_SHIFT_CONST(114)
#define MPEB2C_MB_START_PARAM_TOP3_MVX_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP3_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP3_MVX_RANGE                    _MK_SHIFT_CONST(123):_MK_SHIFT_CONST(114)
#define MPEB2C_MB_START_PARAM_TOP3_MVX_ROW                      0

#define MPEB2C_MB_START_PARAM_TOP3_MVY_SHIFT                    _MK_SHIFT_CONST(124)
#define MPEB2C_MB_START_PARAM_TOP3_MVY_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOP3_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP3_MVY_RANGE                    _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(124)
#define MPEB2C_MB_START_PARAM_TOP3_MVY_ROW                      0

#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVX_SHIFT                        _MK_SHIFT_CONST(134)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVX_FIELD                        (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOPRIGHT_MVX_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVX_RANGE                        _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(134)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVX_ROW                  0

#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVY_SHIFT                        _MK_SHIFT_CONST(144)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVY_FIELD                        (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_TOPRIGHT_MVY_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVY_RANGE                        _MK_SHIFT_CONST(153):_MK_SHIFT_CONST(144)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_MVY_ROW                  0

#define MPEB2C_MB_START_PARAM_LEFT_SLICE_GRPID_SHIFT                    _MK_SHIFT_CONST(154)
#define MPEB2C_MB_START_PARAM_LEFT_SLICE_GRPID_FIELD                    (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_LEFT_SLICE_GRPID_SHIFT)
#define MPEB2C_MB_START_PARAM_LEFT_SLICE_GRPID_RANGE                    _MK_SHIFT_CONST(156):_MK_SHIFT_CONST(154)
#define MPEB2C_MB_START_PARAM_LEFT_SLICE_GRPID_ROW                      0

#define MPEB2C_MB_START_PARAM_TOPLEFT_SLICE_GRPID_SHIFT                 _MK_SHIFT_CONST(157)
#define MPEB2C_MB_START_PARAM_TOPLEFT_SLICE_GRPID_FIELD                 (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_TOPLEFT_SLICE_GRPID_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPLEFT_SLICE_GRPID_RANGE                 _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(157)
#define MPEB2C_MB_START_PARAM_TOPLEFT_SLICE_GRPID_ROW                   0

#define MPEB2C_MB_START_PARAM_TOP_SLICE_GRPID_SHIFT                     _MK_SHIFT_CONST(160)
#define MPEB2C_MB_START_PARAM_TOP_SLICE_GRPID_FIELD                     (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_TOP_SLICE_GRPID_SHIFT)
#define MPEB2C_MB_START_PARAM_TOP_SLICE_GRPID_RANGE                     _MK_SHIFT_CONST(162):_MK_SHIFT_CONST(160)
#define MPEB2C_MB_START_PARAM_TOP_SLICE_GRPID_ROW                       0

#define MPEB2C_MB_START_PARAM_TOPRIGHT_SLICE_GRPID_SHIFT                        _MK_SHIFT_CONST(163)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_SLICE_GRPID_FIELD                        (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_TOPRIGHT_SLICE_GRPID_SHIFT)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_SLICE_GRPID_RANGE                        _MK_SHIFT_CONST(165):_MK_SHIFT_CONST(163)
#define MPEB2C_MB_START_PARAM_TOPRIGHT_SLICE_GRPID_ROW                  0

#define MPEB2C_MB_START_PARAM_CUR_SLICE_GRPID_SHIFT                     _MK_SHIFT_CONST(166)
#define MPEB2C_MB_START_PARAM_CUR_SLICE_GRPID_FIELD                     (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_CUR_SLICE_GRPID_SHIFT)
#define MPEB2C_MB_START_PARAM_CUR_SLICE_GRPID_RANGE                     _MK_SHIFT_CONST(168):_MK_SHIFT_CONST(166)
#define MPEB2C_MB_START_PARAM_CUR_SLICE_GRPID_ROW                       0

#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_SHIFT                        _MK_SHIFT_CONST(169)
#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_FIELD                        (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_SHIFT)
#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_RANGE                        _MK_SHIFT_CONST(169):_MK_SHIFT_CONST(169)
#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_ROW                  0
#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_I4x4                 _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_INTRA_PART_PRED_MODE_I16x16                       _MK_ENUM_CONST(1)

//block 0, sub-block 0
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_0_SHIFT                     _MK_SHIFT_CONST(170)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_0_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_0_RANGE                     _MK_SHIFT_CONST(170):_MK_SHIFT_CONST(170)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_0_ROW                       0

//block 0, sub-block 1
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_1_SHIFT                     _MK_SHIFT_CONST(171)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_1_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_1_RANGE                     _MK_SHIFT_CONST(171):_MK_SHIFT_CONST(171)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_1_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_2_SHIFT                     _MK_SHIFT_CONST(172)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_2_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_2_RANGE                     _MK_SHIFT_CONST(172):_MK_SHIFT_CONST(172)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_2_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_3_SHIFT                     _MK_SHIFT_CONST(173)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_3_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_3_RANGE                     _MK_SHIFT_CONST(173):_MK_SHIFT_CONST(173)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_0_3_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_0_SHIFT                     _MK_SHIFT_CONST(174)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_0_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_0_RANGE                     _MK_SHIFT_CONST(174):_MK_SHIFT_CONST(174)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_0_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_1_SHIFT                     _MK_SHIFT_CONST(175)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_1_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_1_RANGE                     _MK_SHIFT_CONST(175):_MK_SHIFT_CONST(175)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_1_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_2_SHIFT                     _MK_SHIFT_CONST(176)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_2_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_2_RANGE                     _MK_SHIFT_CONST(176):_MK_SHIFT_CONST(176)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_2_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_3_SHIFT                     _MK_SHIFT_CONST(177)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_3_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_3_RANGE                     _MK_SHIFT_CONST(177):_MK_SHIFT_CONST(177)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_1_3_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_0_SHIFT                     _MK_SHIFT_CONST(178)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_0_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_0_RANGE                     _MK_SHIFT_CONST(178):_MK_SHIFT_CONST(178)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_0_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_1_SHIFT                     _MK_SHIFT_CONST(179)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_1_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_1_RANGE                     _MK_SHIFT_CONST(179):_MK_SHIFT_CONST(179)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_1_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_2_SHIFT                     _MK_SHIFT_CONST(180)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_2_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_2_RANGE                     _MK_SHIFT_CONST(180):_MK_SHIFT_CONST(180)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_2_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_3_SHIFT                     _MK_SHIFT_CONST(181)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_3_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_3_RANGE                     _MK_SHIFT_CONST(181):_MK_SHIFT_CONST(181)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_2_3_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_0_SHIFT                     _MK_SHIFT_CONST(182)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_0_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_0_RANGE                     _MK_SHIFT_CONST(182):_MK_SHIFT_CONST(182)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_0_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_1_SHIFT                     _MK_SHIFT_CONST(183)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_1_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_1_RANGE                     _MK_SHIFT_CONST(183):_MK_SHIFT_CONST(183)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_1_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_2_SHIFT                     _MK_SHIFT_CONST(184)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_2_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_2_RANGE                     _MK_SHIFT_CONST(184):_MK_SHIFT_CONST(184)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_2_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_3_SHIFT                     _MK_SHIFT_CONST(185)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_3_FIELD                     (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_3_RANGE                     _MK_SHIFT_CONST(185):_MK_SHIFT_CONST(185)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_FLAG_3_3_ROW                       0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_0_SHIFT                      _MK_SHIFT_CONST(186)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_0_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_0_RANGE                      _MK_SHIFT_CONST(188):_MK_SHIFT_CONST(186)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_0_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_1_SHIFT                      _MK_SHIFT_CONST(189)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_1_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_1_RANGE                      _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(189)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_1_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_2_SHIFT                      _MK_SHIFT_CONST(192)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_2_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_2_RANGE                      _MK_SHIFT_CONST(194):_MK_SHIFT_CONST(192)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_2_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_3_SHIFT                      _MK_SHIFT_CONST(195)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_3_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_3_RANGE                      _MK_SHIFT_CONST(197):_MK_SHIFT_CONST(195)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_0_3_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_0_SHIFT                      _MK_SHIFT_CONST(198)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_0_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_0_RANGE                      _MK_SHIFT_CONST(200):_MK_SHIFT_CONST(198)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_0_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_1_SHIFT                      _MK_SHIFT_CONST(201)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_1_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_1_RANGE                      _MK_SHIFT_CONST(203):_MK_SHIFT_CONST(201)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_1_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_2_SHIFT                      _MK_SHIFT_CONST(204)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_2_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_2_RANGE                      _MK_SHIFT_CONST(206):_MK_SHIFT_CONST(204)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_2_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_3_SHIFT                      _MK_SHIFT_CONST(207)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_3_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_3_RANGE                      _MK_SHIFT_CONST(209):_MK_SHIFT_CONST(207)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_1_3_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_0_SHIFT                      _MK_SHIFT_CONST(210)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_0_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_0_RANGE                      _MK_SHIFT_CONST(212):_MK_SHIFT_CONST(210)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_0_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_1_SHIFT                      _MK_SHIFT_CONST(213)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_1_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_1_RANGE                      _MK_SHIFT_CONST(215):_MK_SHIFT_CONST(213)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_1_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_2_SHIFT                      _MK_SHIFT_CONST(216)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_2_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_2_RANGE                      _MK_SHIFT_CONST(218):_MK_SHIFT_CONST(216)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_2_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_3_SHIFT                      _MK_SHIFT_CONST(219)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_3_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_3_RANGE                      _MK_SHIFT_CONST(221):_MK_SHIFT_CONST(219)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_2_3_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_0_SHIFT                      _MK_SHIFT_CONST(222)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_0_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_0_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_0_RANGE                      _MK_SHIFT_CONST(224):_MK_SHIFT_CONST(222)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_0_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_1_SHIFT                      _MK_SHIFT_CONST(225)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_1_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_1_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_1_RANGE                      _MK_SHIFT_CONST(227):_MK_SHIFT_CONST(225)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_1_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_2_SHIFT                      _MK_SHIFT_CONST(228)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_2_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_2_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_2_RANGE                      _MK_SHIFT_CONST(230):_MK_SHIFT_CONST(228)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_2_ROW                        0

#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_3_SHIFT                      _MK_SHIFT_CONST(231)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_3_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_3_SHIFT)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_3_RANGE                      _MK_SHIFT_CONST(233):_MK_SHIFT_CONST(231)
#define MPEB2C_MB_START_PARAM_I4x4_PRED_MODE_REM_3_3_ROW                        0

// 2 bit, 00=V, 01=H, 10=DC, 11=Plane
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_SHIFT                       _MK_SHIFT_CONST(234)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_FIELD                       (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_SHIFT)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_RANGE                       _MK_SHIFT_CONST(235):_MK_SHIFT_CONST(234)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_ROW                 0
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_V                   _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_H                   _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_DC                  _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_I16x16_PRED_MODE_TYPE_P                   _MK_ENUM_CONST(3)

// 2 bit, 00=DC, 01=H, 10=V, 11=Plane 
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_SHIFT                       _MK_SHIFT_CONST(236)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_FIELD                       (_MK_MASK_CONST(0x3) << MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_SHIFT)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_RANGE                       _MK_SHIFT_CONST(237):_MK_SHIFT_CONST(236)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_ROW                 0
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_DC                  _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_H                   _MK_ENUM_CONST(1)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_V                   _MK_ENUM_CONST(2)
#define MPEB2C_MB_START_PARAM_CHROMA_PRED_MODE_TYPE_P                   _MK_ENUM_CONST(3)

#define MPEB2C_MB_START_PARAM_SLICE_TYPE_SHIFT                  _MK_SHIFT_CONST(238)
#define MPEB2C_MB_START_PARAM_SLICE_TYPE_FIELD                  (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_SLICE_TYPE_SHIFT)
#define MPEB2C_MB_START_PARAM_SLICE_TYPE_RANGE                  _MK_SHIFT_CONST(238):_MK_SHIFT_CONST(238)
#define MPEB2C_MB_START_PARAM_SLICE_TYPE_ROW                    0
#define MPEB2C_MB_START_PARAM_SLICE_TYPE_I                      _MK_ENUM_CONST(0)
#define MPEB2C_MB_START_PARAM_SLICE_TYPE_P                      _MK_ENUM_CONST(1)

// block = 0, sub-block = 0
#define MPEB2C_MB_START_PARAM_MVX_0_0_SHIFT                     _MK_SHIFT_CONST(239)
#define MPEB2C_MB_START_PARAM_MVX_0_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_0_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_0_0_RANGE                     _MK_SHIFT_CONST(248):_MK_SHIFT_CONST(239)
#define MPEB2C_MB_START_PARAM_MVX_0_0_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_0_0_SHIFT                     _MK_SHIFT_CONST(249)
#define MPEB2C_MB_START_PARAM_MVY_0_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_0_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_0_0_RANGE                     _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(249)
#define MPEB2C_MB_START_PARAM_MVY_0_0_ROW                       0

// block = 0, sub-block = 1
#define MPEB2C_MB_START_PARAM_MVX_0_1_SHIFT                     _MK_SHIFT_CONST(259)
#define MPEB2C_MB_START_PARAM_MVX_0_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_0_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_0_1_RANGE                     _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(259)
#define MPEB2C_MB_START_PARAM_MVX_0_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_0_1_SHIFT                     _MK_SHIFT_CONST(269)
#define MPEB2C_MB_START_PARAM_MVY_0_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_0_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_0_1_RANGE                     _MK_SHIFT_CONST(278):_MK_SHIFT_CONST(269)
#define MPEB2C_MB_START_PARAM_MVY_0_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_0_2_SHIFT                     _MK_SHIFT_CONST(279)
#define MPEB2C_MB_START_PARAM_MVX_0_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_0_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_0_2_RANGE                     _MK_SHIFT_CONST(288):_MK_SHIFT_CONST(279)
#define MPEB2C_MB_START_PARAM_MVX_0_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_0_2_SHIFT                     _MK_SHIFT_CONST(289)
#define MPEB2C_MB_START_PARAM_MVY_0_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_0_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_0_2_RANGE                     _MK_SHIFT_CONST(298):_MK_SHIFT_CONST(289)
#define MPEB2C_MB_START_PARAM_MVY_0_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_0_3_SHIFT                     _MK_SHIFT_CONST(299)
#define MPEB2C_MB_START_PARAM_MVX_0_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_0_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_0_3_RANGE                     _MK_SHIFT_CONST(308):_MK_SHIFT_CONST(299)
#define MPEB2C_MB_START_PARAM_MVX_0_3_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_0_3_SHIFT                     _MK_SHIFT_CONST(309)
#define MPEB2C_MB_START_PARAM_MVY_0_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_0_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_0_3_RANGE                     _MK_SHIFT_CONST(318):_MK_SHIFT_CONST(309)
#define MPEB2C_MB_START_PARAM_MVY_0_3_ROW                       0

// block = 1, sub-block = 0
#define MPEB2C_MB_START_PARAM_MVX_1_0_SHIFT                     _MK_SHIFT_CONST(319)
#define MPEB2C_MB_START_PARAM_MVX_1_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_1_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_1_0_RANGE                     _MK_SHIFT_CONST(328):_MK_SHIFT_CONST(319)
#define MPEB2C_MB_START_PARAM_MVX_1_0_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_1_0_SHIFT                     _MK_SHIFT_CONST(329)
#define MPEB2C_MB_START_PARAM_MVY_1_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_1_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_1_0_RANGE                     _MK_SHIFT_CONST(338):_MK_SHIFT_CONST(329)
#define MPEB2C_MB_START_PARAM_MVY_1_0_ROW                       0

// block = 1, sub-block = 1
#define MPEB2C_MB_START_PARAM_MVX_1_1_SHIFT                     _MK_SHIFT_CONST(339)
#define MPEB2C_MB_START_PARAM_MVX_1_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_1_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_1_1_RANGE                     _MK_SHIFT_CONST(348):_MK_SHIFT_CONST(339)
#define MPEB2C_MB_START_PARAM_MVX_1_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_1_1_SHIFT                     _MK_SHIFT_CONST(349)
#define MPEB2C_MB_START_PARAM_MVY_1_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_1_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_1_1_RANGE                     _MK_SHIFT_CONST(358):_MK_SHIFT_CONST(349)
#define MPEB2C_MB_START_PARAM_MVY_1_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_1_2_SHIFT                     _MK_SHIFT_CONST(359)
#define MPEB2C_MB_START_PARAM_MVX_1_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_1_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_1_2_RANGE                     _MK_SHIFT_CONST(368):_MK_SHIFT_CONST(359)
#define MPEB2C_MB_START_PARAM_MVX_1_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_1_2_SHIFT                     _MK_SHIFT_CONST(369)
#define MPEB2C_MB_START_PARAM_MVY_1_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_1_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_1_2_RANGE                     _MK_SHIFT_CONST(378):_MK_SHIFT_CONST(369)
#define MPEB2C_MB_START_PARAM_MVY_1_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_1_3_SHIFT                     _MK_SHIFT_CONST(379)
#define MPEB2C_MB_START_PARAM_MVX_1_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_1_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_1_3_RANGE                     _MK_SHIFT_CONST(388):_MK_SHIFT_CONST(379)
#define MPEB2C_MB_START_PARAM_MVX_1_3_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_1_3_SHIFT                     _MK_SHIFT_CONST(389)
#define MPEB2C_MB_START_PARAM_MVY_1_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_1_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_1_3_RANGE                     _MK_SHIFT_CONST(398):_MK_SHIFT_CONST(389)
#define MPEB2C_MB_START_PARAM_MVY_1_3_ROW                       0

// block = 2, sub-block = 0
#define MPEB2C_MB_START_PARAM_MVX_2_0_SHIFT                     _MK_SHIFT_CONST(399)
#define MPEB2C_MB_START_PARAM_MVX_2_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_2_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_2_0_RANGE                     _MK_SHIFT_CONST(408):_MK_SHIFT_CONST(399)
#define MPEB2C_MB_START_PARAM_MVX_2_0_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_2_0_SHIFT                     _MK_SHIFT_CONST(409)
#define MPEB2C_MB_START_PARAM_MVY_2_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_2_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_2_0_RANGE                     _MK_SHIFT_CONST(418):_MK_SHIFT_CONST(409)
#define MPEB2C_MB_START_PARAM_MVY_2_0_ROW                       0

// block = 2, sub-block = 1
#define MPEB2C_MB_START_PARAM_MVX_2_1_SHIFT                     _MK_SHIFT_CONST(419)
#define MPEB2C_MB_START_PARAM_MVX_2_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_2_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_2_1_RANGE                     _MK_SHIFT_CONST(428):_MK_SHIFT_CONST(419)
#define MPEB2C_MB_START_PARAM_MVX_2_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_2_1_SHIFT                     _MK_SHIFT_CONST(429)
#define MPEB2C_MB_START_PARAM_MVY_2_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_2_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_2_1_RANGE                     _MK_SHIFT_CONST(438):_MK_SHIFT_CONST(429)
#define MPEB2C_MB_START_PARAM_MVY_2_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_2_2_SHIFT                     _MK_SHIFT_CONST(439)
#define MPEB2C_MB_START_PARAM_MVX_2_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_2_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_2_2_RANGE                     _MK_SHIFT_CONST(448):_MK_SHIFT_CONST(439)
#define MPEB2C_MB_START_PARAM_MVX_2_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_2_2_SHIFT                     _MK_SHIFT_CONST(449)
#define MPEB2C_MB_START_PARAM_MVY_2_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_2_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_2_2_RANGE                     _MK_SHIFT_CONST(458):_MK_SHIFT_CONST(449)
#define MPEB2C_MB_START_PARAM_MVY_2_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_2_3_SHIFT                     _MK_SHIFT_CONST(459)
#define MPEB2C_MB_START_PARAM_MVX_2_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_2_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_2_3_RANGE                     _MK_SHIFT_CONST(468):_MK_SHIFT_CONST(459)
#define MPEB2C_MB_START_PARAM_MVX_2_3_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_2_3_SHIFT                     _MK_SHIFT_CONST(469)
#define MPEB2C_MB_START_PARAM_MVY_2_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_2_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_2_3_RANGE                     _MK_SHIFT_CONST(478):_MK_SHIFT_CONST(469)
#define MPEB2C_MB_START_PARAM_MVY_2_3_ROW                       0

// block = 3, sub-block = 0
#define MPEB2C_MB_START_PARAM_MVX_3_0_SHIFT                     _MK_SHIFT_CONST(479)
#define MPEB2C_MB_START_PARAM_MVX_3_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_3_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_3_0_RANGE                     _MK_SHIFT_CONST(488):_MK_SHIFT_CONST(479)
#define MPEB2C_MB_START_PARAM_MVX_3_0_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_3_0_SHIFT                     _MK_SHIFT_CONST(489)
#define MPEB2C_MB_START_PARAM_MVY_3_0_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_3_0_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_3_0_RANGE                     _MK_SHIFT_CONST(498):_MK_SHIFT_CONST(489)
#define MPEB2C_MB_START_PARAM_MVY_3_0_ROW                       0

// block = 3, sub-block = 1
#define MPEB2C_MB_START_PARAM_MVX_3_1_SHIFT                     _MK_SHIFT_CONST(499)
#define MPEB2C_MB_START_PARAM_MVX_3_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_3_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_3_1_RANGE                     _MK_SHIFT_CONST(508):_MK_SHIFT_CONST(499)
#define MPEB2C_MB_START_PARAM_MVX_3_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_3_1_SHIFT                     _MK_SHIFT_CONST(509)
#define MPEB2C_MB_START_PARAM_MVY_3_1_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_3_1_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_3_1_RANGE                     _MK_SHIFT_CONST(518):_MK_SHIFT_CONST(509)
#define MPEB2C_MB_START_PARAM_MVY_3_1_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_3_2_SHIFT                     _MK_SHIFT_CONST(519)
#define MPEB2C_MB_START_PARAM_MVX_3_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_3_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_3_2_RANGE                     _MK_SHIFT_CONST(528):_MK_SHIFT_CONST(519)
#define MPEB2C_MB_START_PARAM_MVX_3_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_3_2_SHIFT                     _MK_SHIFT_CONST(529)
#define MPEB2C_MB_START_PARAM_MVY_3_2_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_3_2_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_3_2_RANGE                     _MK_SHIFT_CONST(538):_MK_SHIFT_CONST(529)
#define MPEB2C_MB_START_PARAM_MVY_3_2_ROW                       0

#define MPEB2C_MB_START_PARAM_MVX_3_3_SHIFT                     _MK_SHIFT_CONST(539)
#define MPEB2C_MB_START_PARAM_MVX_3_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVX_3_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVX_3_3_RANGE                     _MK_SHIFT_CONST(548):_MK_SHIFT_CONST(539)
#define MPEB2C_MB_START_PARAM_MVX_3_3_ROW                       0

#define MPEB2C_MB_START_PARAM_MVY_3_3_SHIFT                     _MK_SHIFT_CONST(549)
#define MPEB2C_MB_START_PARAM_MVY_3_3_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEB2C_MB_START_PARAM_MVY_3_3_SHIFT)
#define MPEB2C_MB_START_PARAM_MVY_3_3_RANGE                     _MK_SHIFT_CONST(558):_MK_SHIFT_CONST(549)
#define MPEB2C_MB_START_PARAM_MVY_3_3_ROW                       0

#define MPEB2C_MB_START_PARAM_DEQUAN_SHIFT                      _MK_SHIFT_CONST(559)
#define MPEB2C_MB_START_PARAM_DEQUAN_FIELD                      (_MK_MASK_CONST(0x7) << MPEB2C_MB_START_PARAM_DEQUAN_SHIFT)
#define MPEB2C_MB_START_PARAM_DEQUAN_RANGE                      _MK_SHIFT_CONST(561):_MK_SHIFT_CONST(559)
#define MPEB2C_MB_START_PARAM_DEQUAN_ROW                        0

// First MB in slice-valid in macro block based packetization
#define MPEB2C_MB_START_PARAM_FIRSTMBINSLICE_SHIFT                      _MK_SHIFT_CONST(562)
#define MPEB2C_MB_START_PARAM_FIRSTMBINSLICE_FIELD                      (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_FIRSTMBINSLICE_SHIFT)
#define MPEB2C_MB_START_PARAM_FIRSTMBINSLICE_RANGE                      _MK_SHIFT_CONST(562):_MK_SHIFT_CONST(562)
#define MPEB2C_MB_START_PARAM_FIRSTMBINSLICE_ROW                        0

// Last MB in slice grp-valid in macro block based packetization
#define MPEB2C_MB_START_PARAM_LASTMBINSLICEGRP_SHIFT                    _MK_SHIFT_CONST(563)
#define MPEB2C_MB_START_PARAM_LASTMBINSLICEGRP_FIELD                    (_MK_MASK_CONST(0x1) << MPEB2C_MB_START_PARAM_LASTMBINSLICEGRP_SHIFT)
#define MPEB2C_MB_START_PARAM_LASTMBINSLICEGRP_RANGE                    _MK_SHIFT_CONST(563):_MK_SHIFT_CONST(563)
#define MPEB2C_MB_START_PARAM_LASTMBINSLICEGRP_ROW                      0

// 4bit,h264
#define MPEB2C_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT                  _MK_SHIFT_CONST(564)
#define MPEB2C_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_FIELD                  (_MK_MASK_CONST(0xf) << MPEB2C_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT)
#define MPEB2C_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_RANGE                  _MK_SHIFT_CONST(567):_MK_SHIFT_CONST(564)
#define MPEB2C_MB_START_PARAM_SLICE_ALPHA_C0_OFFSET_DIV2_ROW                    0

// 4bit,h264
#define MPEB2C_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_SHIFT                      _MK_SHIFT_CONST(568)
#define MPEB2C_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_FIELD                      (_MK_MASK_CONST(0xf) << MPEB2C_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_SHIFT)
#define MPEB2C_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_RANGE                      _MK_SHIFT_CONST(571):_MK_SHIFT_CONST(568)
#define MPEB2C_MB_START_PARAM_SLICE_BETA_OFFSET_DIV2_ROW                        0

// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 
// -------------------------------------------------------------------
// FIFO parameters (ME legacy)
// -------------------------------------------------------------------
// Host IF FIFOs
#define NV_MPEA_HOST_RDFIFO_DEPTH       5
#define NV_MPEA_HOST_RDFIFO_WIDTH       38
#define NV_MPEA_HOST_WRFIFO_DEPTH       5
#define NV_MPEA_HOST_WRFIFO_WIDTH       55
//this is the depth/width of the fifo used to queue up "new buffer" commands
#define NV_MPEA_IB_FIFO_DEPTH   8
#define NV_MPEA_IB_FIFO_WIDTH   10
#define NV_MPEA_IB_NEW_BUFFER_SIZE      9
#define NV_MPEA_FETCH_SM_STATE_VECTOR_SZ        3
#define NV_MPEA_XFR_SM_STATE_VECTOR_SZ  2
#define NV_MPEA_NGBR_RAM_W      82
// CBR RC Input Bit Width
#define BITS_PER_FRAME_SZ       28
#define BUPFMAD_DO_SZ   24
#define BU_NUM_SZ       10
#define CURRENT_BUFFER_FULLNESS_SZ      28
#define CURRENT_FRAME_AVG_MAD_SZ        30
// define CURRENT_FRAME_BITS_I_SZ                  32;
#define CURRENT_FRAME_BITS_SZ   25
#define CURRENT_FRAME_MAD_SZ    26
#define CURRENT_FRAME_TEXT_BITS_MPEC_SZ 28
#define DDQUANT_SZ      6
#define GOP_OVERDUE_SZ  1
#define GOV_PERIOD_SZ   16
#define INITIAL_DELAY_OFFSET_SZ 28
#define INITIAL_QP_SZ   6
#define INTRA_INTER_SAD_SZ      17
#define LOWER_BOUND_SZ  33
#define MAD_PIC_1_SZ    21
#define MAX_DQP_FROM_PREV_FRM_SZ        6
#define MAX_QP_SZ       6
#define MIN_QP_SZ       6
#define MX1_SZ  21
#define MY_INITIAL_QP_SZ        6
#define NUMBER_OF_BASIC_UNIT_HEADER_BITS_SZ     19
#define NUMBER_OF_BASIC_UNIT_SZ 10
#define NUMBER_OF_BASIC_UNIT_MPEG4_SZ   13
#define NUMBER_OF_BASIC_UNIT_TEXTURE_BITS_SZ    22
#define NUMBER_OF_GOP_SZ        16
#define NUMBER_OF_HEADER_BITS_SZ        25
#define NUM_CODED_FRAMES_I_SZ   26
#define NUM_CODED_FRAMES_SZ     26
#define NUM_CODED_P_FRAMES_SZ   26
#define NUM_P_PICTURE_SZ        16
#define PF_BU_MB_MAD_SZ 17
#define PIC_SIZE_IN_MBS_SZ      13
#define PIC_WIDTH_IN_MBS_SZ     7
#define PREV_FRAME_MAD_SZ       17
#define P_AVE_FRAME_QP_SZ       6
#define P_AVE_HEADER_BITS_1_SZ  25
#define P_AVE_HEADER_BITS_2_SZ  25
#define P_AVE_HEADER_BITS_3_SZ  25
#define QC_SZ   6
// define QP.*_SZ                                  6;
#define QP_SZ   6
#define QP_TOTAL_SZ     19
#define RC_BASIC_UNIT_SIZE_SZ   7
#define REMAINING_BITS_SZ       33
#define REMAINING_P_FRAMES_SZ   16
#define SLICE_TYPE_SZ   1
#define TARGET_BITS_SZ  33
#define TARGET_BUFFER_LEVEL_FLAG_SZ     1
#define TOTAL_FRAME_MAD_SZ      30
#define TOTAL_FRAME_QP_SZ       19
#define TOTAL_MAD_BASIC_UNIT_SZ 24
#define TOTAL_NUM_OF_BASIC_UNIT_SZ      10
#define TOTAL_QP_FOR_P_PICTURE_SZ       22
#define UPM_CNT_SZ      13
#define UPPER_BOUND1_SZ 33
#define UPPER_BOUND2_SZ 33
// PACE_RC WIDTH defines for internal variables
// GetQP
#define TARGET_BITS_DELTA_WIDTH 22
#define BUFFER_FULLNESS_WIDTH   29
#define P_AVERAGE_QP_WIDTH      6
#define INT_QP_WIDTH    8
#define CUR_BU_MAD_WIDTH        24
#define TARGETBITS_TEMP_WIDTH   22
#define TOTALBUMAD_TEMP_WIDTH   12
// InitGOP
#define QP_LAST_FRAME_WIDTH     6
// other funcs
#define QP_STEP_SZ      13
#define M_RP_SZ 32
#define WINDOW_SIZE_SZ  5
#define REAL_WINDOW_SIZE_SZ     5
#define ERROR_SZ        23
#define A00_SZ  11
#define A01_SZ  22
#define A11_SZ  32
#define B0_SZ   36
#define B1_SZ   32
#define AB_VALUE_SZ     32
// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 

// Packet DBLK_PARAM_BUF
#define DBLK_PARAM_BUF_SIZE 128

#define DBLK_PARAM_BUF_MBTYPE_SHIFT                     _MK_SHIFT_CONST(0)
#define DBLK_PARAM_BUF_MBTYPE_FIELD                     (_MK_MASK_CONST(0x3) << DBLK_PARAM_BUF_MBTYPE_SHIFT)
#define DBLK_PARAM_BUF_MBTYPE_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define DBLK_PARAM_BUF_MBTYPE_ROW                       0
#define DBLK_PARAM_BUF_MBTYPE_I                 _MK_ENUM_CONST(0)
#define DBLK_PARAM_BUF_MBTYPE_P                 _MK_ENUM_CONST(1)
#define DBLK_PARAM_BUF_MBTYPE_IPCM                      _MK_ENUM_CONST(2)
#define DBLK_PARAM_BUF_MBTYPE_SKIPSUG                   _MK_ENUM_CONST(3)

#define DBLK_PARAM_BUF_BLKTYPE_15_SHIFT                 _MK_SHIFT_CONST(2)
#define DBLK_PARAM_BUF_BLKTYPE_15_FIELD                 (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_BLKTYPE_15_SHIFT)
#define DBLK_PARAM_BUF_BLKTYPE_15_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define DBLK_PARAM_BUF_BLKTYPE_15_ROW                   0
#define DBLK_PARAM_BUF_BLKTYPE_15_INTER                 _MK_ENUM_CONST(0)
#define DBLK_PARAM_BUF_BLKTYPE_15_INTRA                 _MK_ENUM_CONST(1)

#define DBLK_PARAM_BUF_BLKTYPE_14_SHIFT                 _MK_SHIFT_CONST(3)
#define DBLK_PARAM_BUF_BLKTYPE_14_FIELD                 (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_BLKTYPE_14_SHIFT)
#define DBLK_PARAM_BUF_BLKTYPE_14_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define DBLK_PARAM_BUF_BLKTYPE_14_ROW                   0
#define DBLK_PARAM_BUF_BLKTYPE_14_INTER                 _MK_ENUM_CONST(0)
#define DBLK_PARAM_BUF_BLKTYPE_14_INTRA                 _MK_ENUM_CONST(1)

#define DBLK_PARAM_BUF_BLKTYPE_11_SHIFT                 _MK_SHIFT_CONST(4)
#define DBLK_PARAM_BUF_BLKTYPE_11_FIELD                 (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_BLKTYPE_11_SHIFT)
#define DBLK_PARAM_BUF_BLKTYPE_11_RANGE                 _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define DBLK_PARAM_BUF_BLKTYPE_11_ROW                   0
#define DBLK_PARAM_BUF_BLKTYPE_11_INTER                 _MK_ENUM_CONST(0)
#define DBLK_PARAM_BUF_BLKTYPE_11_INTRA                 _MK_ENUM_CONST(1)

#define DBLK_PARAM_BUF_BLKTYPE_10_SHIFT                 _MK_SHIFT_CONST(5)
#define DBLK_PARAM_BUF_BLKTYPE_10_FIELD                 (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_BLKTYPE_10_SHIFT)
#define DBLK_PARAM_BUF_BLKTYPE_10_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define DBLK_PARAM_BUF_BLKTYPE_10_ROW                   0
#define DBLK_PARAM_BUF_BLKTYPE_10_INTER                 _MK_ENUM_CONST(0)
#define DBLK_PARAM_BUF_BLKTYPE_10_INTRA                 _MK_ENUM_CONST(1)

#define DBLK_PARAM_BUF_QPC_SHIFT                        _MK_SHIFT_CONST(6)
#define DBLK_PARAM_BUF_QPC_FIELD                        (_MK_MASK_CONST(0x3f) << DBLK_PARAM_BUF_QPC_SHIFT)
#define DBLK_PARAM_BUF_QPC_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define DBLK_PARAM_BUF_QPC_ROW                  0

#define DBLK_PARAM_BUF_QPY_SHIFT                        _MK_SHIFT_CONST(12)
#define DBLK_PARAM_BUF_QPY_FIELD                        (_MK_MASK_CONST(0x3f) << DBLK_PARAM_BUF_QPY_SHIFT)
#define DBLK_PARAM_BUF_QPY_RANGE                        _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define DBLK_PARAM_BUF_QPY_ROW                  0

// 1 if non-zero coefficients exist in block 15
#define DBLK_PARAM_BUF_NON_ZERO_COEF_15_SHIFT                   _MK_SHIFT_CONST(18)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_15_FIELD                   (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_NON_ZERO_COEF_15_SHIFT)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_15_RANGE                   _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_15_ROW                     0

// 1 if non-zero coefficients exist in block 14
#define DBLK_PARAM_BUF_NON_ZERO_COEF_14_SHIFT                   _MK_SHIFT_CONST(19)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_14_FIELD                   (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_NON_ZERO_COEF_14_SHIFT)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_14_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_14_ROW                     0

// 1 if non-zero coefficients exist in block 11
#define DBLK_PARAM_BUF_NON_ZERO_COEF_11_SHIFT                   _MK_SHIFT_CONST(20)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_11_FIELD                   (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_NON_ZERO_COEF_11_SHIFT)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_11_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_11_ROW                     0

// 1 if non-zero coefficients exist in block 10
#define DBLK_PARAM_BUF_NON_ZERO_COEF_10_SHIFT                   _MK_SHIFT_CONST(21)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_10_FIELD                   (_MK_MASK_CONST(0x1) << DBLK_PARAM_BUF_NON_ZERO_COEF_10_SHIFT)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_10_RANGE                   _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define DBLK_PARAM_BUF_NON_ZERO_COEF_10_ROW                     0

#define DBLK_PARAM_BUF_REFID_Y2_L0_SHIFT                        _MK_SHIFT_CONST(22)
#define DBLK_PARAM_BUF_REFID_Y2_L0_FIELD                        (_MK_MASK_CONST(0x3) << DBLK_PARAM_BUF_REFID_Y2_L0_SHIFT)
#define DBLK_PARAM_BUF_REFID_Y2_L0_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define DBLK_PARAM_BUF_REFID_Y2_L0_ROW                  0

#define DBLK_PARAM_BUF_REFID_Y3_L0_SHIFT                        _MK_SHIFT_CONST(24)
#define DBLK_PARAM_BUF_REFID_Y3_L0_FIELD                        (_MK_MASK_CONST(0x3) << DBLK_PARAM_BUF_REFID_Y3_L0_SHIFT)
#define DBLK_PARAM_BUF_REFID_Y3_L0_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(24)
#define DBLK_PARAM_BUF_REFID_Y3_L0_ROW                  0

#define DBLK_PARAM_BUF_MVX_10_SHIFT                     _MK_SHIFT_CONST(26)
#define DBLK_PARAM_BUF_MVX_10_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVX_10_SHIFT)
#define DBLK_PARAM_BUF_MVX_10_RANGE                     _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(26)
#define DBLK_PARAM_BUF_MVX_10_ROW                       0

#define DBLK_PARAM_BUF_MVY_10_SHIFT                     _MK_SHIFT_CONST(36)
#define DBLK_PARAM_BUF_MVY_10_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVY_10_SHIFT)
#define DBLK_PARAM_BUF_MVY_10_RANGE                     _MK_SHIFT_CONST(45):_MK_SHIFT_CONST(36)
#define DBLK_PARAM_BUF_MVY_10_ROW                       0

#define DBLK_PARAM_BUF_MVX_11_SHIFT                     _MK_SHIFT_CONST(46)
#define DBLK_PARAM_BUF_MVX_11_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVX_11_SHIFT)
#define DBLK_PARAM_BUF_MVX_11_RANGE                     _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(46)
#define DBLK_PARAM_BUF_MVX_11_ROW                       0

#define DBLK_PARAM_BUF_MVY_11_SHIFT                     _MK_SHIFT_CONST(56)
#define DBLK_PARAM_BUF_MVY_11_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVY_11_SHIFT)
#define DBLK_PARAM_BUF_MVY_11_RANGE                     _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(56)
#define DBLK_PARAM_BUF_MVY_11_ROW                       0

#define DBLK_PARAM_BUF_MVX_14_SHIFT                     _MK_SHIFT_CONST(66)
#define DBLK_PARAM_BUF_MVX_14_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVX_14_SHIFT)
#define DBLK_PARAM_BUF_MVX_14_RANGE                     _MK_SHIFT_CONST(75):_MK_SHIFT_CONST(66)
#define DBLK_PARAM_BUF_MVX_14_ROW                       0

#define DBLK_PARAM_BUF_MVY_14_SHIFT                     _MK_SHIFT_CONST(76)
#define DBLK_PARAM_BUF_MVY_14_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVY_14_SHIFT)
#define DBLK_PARAM_BUF_MVY_14_RANGE                     _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(76)
#define DBLK_PARAM_BUF_MVY_14_ROW                       0

#define DBLK_PARAM_BUF_MVX_15_SHIFT                     _MK_SHIFT_CONST(86)
#define DBLK_PARAM_BUF_MVX_15_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVX_15_SHIFT)
#define DBLK_PARAM_BUF_MVX_15_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(86)
#define DBLK_PARAM_BUF_MVX_15_ROW                       0

#define DBLK_PARAM_BUF_MVY_15_SHIFT                     _MK_SHIFT_CONST(96)
#define DBLK_PARAM_BUF_MVY_15_FIELD                     (_MK_MASK_CONST(0x3ff) << DBLK_PARAM_BUF_MVY_15_SHIFT)
#define DBLK_PARAM_BUF_MVY_15_RANGE                     _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(96)
#define DBLK_PARAM_BUF_MVY_15_ROW                       0

#define DBLK_PARAM_BUF_RESERVED_SHIFT                   _MK_SHIFT_CONST(106)
#define DBLK_PARAM_BUF_RESERVED_FIELD                   (_MK_MASK_CONST(0x3fffff) << DBLK_PARAM_BUF_RESERVED_SHIFT)
#define DBLK_PARAM_BUF_RESERVED_RANGE                   _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(106)
#define DBLK_PARAM_BUF_RESERVED_ROW                     0

// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 
// -------------------------------------------------------------------
// FIFO parameters (ME legacy)
// -------------------------------------------------------------------
// increased to hold 1MB of data (1 chunk + 1 frame + 3 MB) header +   
// (24 curr + 24 pred) data = 53
#define NV_MPEC_DMA2EBM_FIFO_DEPTH      8
#define NV_MPEC_DMA2EBM_FIFO_WIDTH      128

// Packet LL_MPEG4_VLC
#define LL_MPEG4_VLC_SIZE 128

#define LL_MPEG4_VLC_HDR1PKTBITCNT_SHIFT                        _MK_SHIFT_CONST(0)
#define LL_MPEG4_VLC_HDR1PKTBITCNT_FIELD                        (_MK_MASK_CONST(0x7fffff) << LL_MPEG4_VLC_HDR1PKTBITCNT_SHIFT)
#define LL_MPEG4_VLC_HDR1PKTBITCNT_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(0)
#define LL_MPEG4_VLC_HDR1PKTBITCNT_ROW                  0

#define LL_MPEG4_VLC_FRAME_NUM_SHIFT                    _MK_SHIFT_CONST(23)
#define LL_MPEG4_VLC_FRAME_NUM_FIELD                    (_MK_MASK_CONST(0xffff) << LL_MPEG4_VLC_FRAME_NUM_SHIFT)
#define LL_MPEG4_VLC_FRAME_NUM_RANGE                    _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(23)
#define LL_MPEG4_VLC_FRAME_NUM_ROW                      0

#define LL_MPEG4_VLC_SAVEDTSTAMP_SHIFT                  _MK_SHIFT_CONST(64)
#define LL_MPEG4_VLC_SAVEDTSTAMP_FIELD                  (_MK_MASK_CONST(0xffffffff) << LL_MPEG4_VLC_SAVEDTSTAMP_SHIFT)
#define LL_MPEG4_VLC_SAVEDTSTAMP_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_MPEG4_VLC_SAVEDTSTAMP_ROW                    0

#define LL_MPEG4_VLC_STREAM_TYPE_SHIFT                  _MK_SHIFT_CONST(111)
#define LL_MPEG4_VLC_STREAM_TYPE_FIELD                  (_MK_MASK_CONST(0x1) << LL_MPEG4_VLC_STREAM_TYPE_SHIFT)
#define LL_MPEG4_VLC_STREAM_TYPE_RANGE                  _MK_SHIFT_CONST(111):_MK_SHIFT_CONST(111)
#define LL_MPEG4_VLC_STREAM_TYPE_ROW                    0
#define LL_MPEG4_VLC_STREAM_TYPE_NAL                    _MK_ENUM_CONST(0)
#define LL_MPEG4_VLC_STREAM_TYPE_BYTE                   _MK_ENUM_CONST(1)

#define LL_MPEG4_VLC_STREAM_ID_SHIFT                    _MK_SHIFT_CONST(112)
#define LL_MPEG4_VLC_STREAM_ID_FIELD                    (_MK_MASK_CONST(0xff) << LL_MPEG4_VLC_STREAM_ID_SHIFT)
#define LL_MPEG4_VLC_STREAM_ID_RANGE                    _MK_SHIFT_CONST(119):_MK_SHIFT_CONST(112)
#define LL_MPEG4_VLC_STREAM_ID_ROW                      0

#define LL_MPEG4_VLC_VIDEO_MODE_SHIFT                   _MK_SHIFT_CONST(120)
#define LL_MPEG4_VLC_VIDEO_MODE_FIELD                   (_MK_MASK_CONST(0xf) << LL_MPEG4_VLC_VIDEO_MODE_SHIFT)
#define LL_MPEG4_VLC_VIDEO_MODE_RANGE                   _MK_SHIFT_CONST(123):_MK_SHIFT_CONST(120)
#define LL_MPEG4_VLC_VIDEO_MODE_ROW                     0
#define LL_MPEG4_VLC_VIDEO_MODE_MPEG4_VLC                       _MK_ENUM_CONST(0)
#define LL_MPEG4_VLC_VIDEO_MODE_MPEG4_DP                        _MK_ENUM_CONST(1)
#define LL_MPEG4_VLC_VIDEO_MODE_MPEG4_VLC_BYPASS                        _MK_ENUM_CONST(2)
#define LL_MPEG4_VLC_VIDEO_MODE_MPEG4_ME_BYPASS                 _MK_ENUM_CONST(3)
#define LL_MPEG4_VLC_VIDEO_MODE_H264                    _MK_ENUM_CONST(4)
#define LL_MPEG4_VLC_VIDEO_MODE_H264_CAVLC_BYPASS                       _MK_ENUM_CONST(5)
#define LL_MPEG4_VLC_VIDEO_MODE_H264_ME_BYPASS                  _MK_ENUM_CONST(6)

#define LL_MPEG4_VLC_NEW_FRAME_SHIFT                    _MK_SHIFT_CONST(124)
#define LL_MPEG4_VLC_NEW_FRAME_FIELD                    (_MK_MASK_CONST(0x1) << LL_MPEG4_VLC_NEW_FRAME_SHIFT)
#define LL_MPEG4_VLC_NEW_FRAME_RANGE                    _MK_SHIFT_CONST(124):_MK_SHIFT_CONST(124)
#define LL_MPEG4_VLC_NEW_FRAME_ROW                      0

#define LL_MPEG4_VLC_FRAME_TYPE_SHIFT                   _MK_SHIFT_CONST(125)
#define LL_MPEG4_VLC_FRAME_TYPE_FIELD                   (_MK_MASK_CONST(0x3) << LL_MPEG4_VLC_FRAME_TYPE_SHIFT)
#define LL_MPEG4_VLC_FRAME_TYPE_RANGE                   _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(125)
#define LL_MPEG4_VLC_FRAME_TYPE_ROW                     0
#define LL_MPEG4_VLC_FRAME_TYPE_I                       _MK_ENUM_CONST(0)
#define LL_MPEG4_VLC_FRAME_TYPE_P                       _MK_ENUM_CONST(1)

#define LL_MPEG4_VLC_END_FRAME_SHIFT                    _MK_SHIFT_CONST(127)
#define LL_MPEG4_VLC_END_FRAME_FIELD                    (_MK_MASK_CONST(0x1) << LL_MPEG4_VLC_END_FRAME_SHIFT)
#define LL_MPEG4_VLC_END_FRAME_RANGE                    _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define LL_MPEG4_VLC_END_FRAME_ROW                      0

#define LL_MPEG4_VLC_NEW_PACKET_SHIFT                   _MK_SHIFT_CONST(125)
#define LL_MPEG4_VLC_NEW_PACKET_FIELD                   (_MK_MASK_CONST(0x1) << LL_MPEG4_VLC_NEW_PACKET_SHIFT)
#define LL_MPEG4_VLC_NEW_PACKET_RANGE                   _MK_SHIFT_CONST(125):_MK_SHIFT_CONST(125)
#define LL_MPEG4_VLC_NEW_PACKET_ROW                     0

#define LL_MPEG4_VLC_FRAME_BIT_LENGTH_SHIFT                     _MK_SHIFT_CONST(64)
#define LL_MPEG4_VLC_FRAME_BIT_LENGTH_FIELD                     (_MK_MASK_CONST(0xffffffff) << LL_MPEG4_VLC_FRAME_BIT_LENGTH_SHIFT)
#define LL_MPEG4_VLC_FRAME_BIT_LENGTH_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_MPEG4_VLC_FRAME_BIT_LENGTH_ROW                       0

#define LL_MPEG4_VLC_BUFFER_OVERFLOW_SHIFT                      _MK_SHIFT_CONST(126)
#define LL_MPEG4_VLC_BUFFER_OVERFLOW_FIELD                      (_MK_MASK_CONST(0x1) << LL_MPEG4_VLC_BUFFER_OVERFLOW_SHIFT)
#define LL_MPEG4_VLC_BUFFER_OVERFLOW_RANGE                      _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(126)
#define LL_MPEG4_VLC_BUFFER_OVERFLOW_ROW                        0


// Packet LL_MPEG4_DP
#define LL_MPEG4_DP_SIZE 128

#define LL_MPEG4_DP_HDR1PKTBITCNT_SHIFT                 _MK_SHIFT_CONST(0)
#define LL_MPEG4_DP_HDR1PKTBITCNT_FIELD                 (_MK_MASK_CONST(0x7fff) << LL_MPEG4_DP_HDR1PKTBITCNT_SHIFT)
#define LL_MPEG4_DP_HDR1PKTBITCNT_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(0)
#define LL_MPEG4_DP_HDR1PKTBITCNT_ROW                   0

#define LL_MPEG4_DP_HDR2PKTBITCNT_SHIFT                 _MK_SHIFT_CONST(15)
#define LL_MPEG4_DP_HDR2PKTBITCNT_FIELD                 (_MK_MASK_CONST(0x7fff) << LL_MPEG4_DP_HDR2PKTBITCNT_SHIFT)
#define LL_MPEG4_DP_HDR2PKTBITCNT_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(15)
#define LL_MPEG4_DP_HDR2PKTBITCNT_ROW                   0

#define LL_MPEG4_DP_TEXTPKTBITCNT_SHIFT                 _MK_SHIFT_CONST(30)
#define LL_MPEG4_DP_TEXTPKTBITCNT_FIELD                 (_MK_MASK_CONST(0x7fff) << LL_MPEG4_DP_TEXTPKTBITCNT_SHIFT)
#define LL_MPEG4_DP_TEXTPKTBITCNT_RANGE                 _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(30)
#define LL_MPEG4_DP_TEXTPKTBITCNT_ROW                   0

#define LL_MPEG4_DP_FRAME_NUM_SHIFT                     _MK_SHIFT_CONST(45)
#define LL_MPEG4_DP_FRAME_NUM_FIELD                     (_MK_MASK_CONST(0xffff) << LL_MPEG4_DP_FRAME_NUM_SHIFT)
#define LL_MPEG4_DP_FRAME_NUM_RANGE                     _MK_SHIFT_CONST(60):_MK_SHIFT_CONST(45)
#define LL_MPEG4_DP_FRAME_NUM_ROW                       0

#define LL_MPEG4_DP_SAVEDTSTAMP_SHIFT                   _MK_SHIFT_CONST(64)
#define LL_MPEG4_DP_SAVEDTSTAMP_FIELD                   (_MK_MASK_CONST(0xffffffff) << LL_MPEG4_DP_SAVEDTSTAMP_SHIFT)
#define LL_MPEG4_DP_SAVEDTSTAMP_RANGE                   _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_MPEG4_DP_SAVEDTSTAMP_ROW                     0

#define LL_MPEG4_DP_STREAM_TYPE_SHIFT                   _MK_SHIFT_CONST(111)
#define LL_MPEG4_DP_STREAM_TYPE_FIELD                   (_MK_MASK_CONST(0x1) << LL_MPEG4_DP_STREAM_TYPE_SHIFT)
#define LL_MPEG4_DP_STREAM_TYPE_RANGE                   _MK_SHIFT_CONST(111):_MK_SHIFT_CONST(111)
#define LL_MPEG4_DP_STREAM_TYPE_ROW                     0
#define LL_MPEG4_DP_STREAM_TYPE_NAL                     _MK_ENUM_CONST(0)
#define LL_MPEG4_DP_STREAM_TYPE_BYTE                    _MK_ENUM_CONST(1)

#define LL_MPEG4_DP_STREAM_ID_SHIFT                     _MK_SHIFT_CONST(112)
#define LL_MPEG4_DP_STREAM_ID_FIELD                     (_MK_MASK_CONST(0xff) << LL_MPEG4_DP_STREAM_ID_SHIFT)
#define LL_MPEG4_DP_STREAM_ID_RANGE                     _MK_SHIFT_CONST(119):_MK_SHIFT_CONST(112)
#define LL_MPEG4_DP_STREAM_ID_ROW                       0

#define LL_MPEG4_DP_VIDEO_MODE_SHIFT                    _MK_SHIFT_CONST(120)
#define LL_MPEG4_DP_VIDEO_MODE_FIELD                    (_MK_MASK_CONST(0xf) << LL_MPEG4_DP_VIDEO_MODE_SHIFT)
#define LL_MPEG4_DP_VIDEO_MODE_RANGE                    _MK_SHIFT_CONST(123):_MK_SHIFT_CONST(120)
#define LL_MPEG4_DP_VIDEO_MODE_ROW                      0
#define LL_MPEG4_DP_VIDEO_MODE_MPEG4_VLC                        _MK_ENUM_CONST(0)
#define LL_MPEG4_DP_VIDEO_MODE_MPEG4_DP                 _MK_ENUM_CONST(1)
#define LL_MPEG4_DP_VIDEO_MODE_MPEG4_VLC_BYPASS                 _MK_ENUM_CONST(2)
#define LL_MPEG4_DP_VIDEO_MODE_MPEG4_ME_BYPASS                  _MK_ENUM_CONST(3)
#define LL_MPEG4_DP_VIDEO_MODE_H264                     _MK_ENUM_CONST(4)
#define LL_MPEG4_DP_VIDEO_MODE_H264_CAVLC_BYPASS                        _MK_ENUM_CONST(5)
#define LL_MPEG4_DP_VIDEO_MODE_H264_ME_BYPASS                   _MK_ENUM_CONST(6)

#define LL_MPEG4_DP_NEW_FRAME_SHIFT                     _MK_SHIFT_CONST(124)
#define LL_MPEG4_DP_NEW_FRAME_FIELD                     (_MK_MASK_CONST(0x1) << LL_MPEG4_DP_NEW_FRAME_SHIFT)
#define LL_MPEG4_DP_NEW_FRAME_RANGE                     _MK_SHIFT_CONST(124):_MK_SHIFT_CONST(124)
#define LL_MPEG4_DP_NEW_FRAME_ROW                       0

#define LL_MPEG4_DP_FRAME_TYPE_SHIFT                    _MK_SHIFT_CONST(125)
#define LL_MPEG4_DP_FRAME_TYPE_FIELD                    (_MK_MASK_CONST(0x3) << LL_MPEG4_DP_FRAME_TYPE_SHIFT)
#define LL_MPEG4_DP_FRAME_TYPE_RANGE                    _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(125)
#define LL_MPEG4_DP_FRAME_TYPE_ROW                      0
#define LL_MPEG4_DP_FRAME_TYPE_I                        _MK_ENUM_CONST(0)
#define LL_MPEG4_DP_FRAME_TYPE_P                        _MK_ENUM_CONST(1)

#define LL_MPEG4_DP_END_FRAME_SHIFT                     _MK_SHIFT_CONST(127)
#define LL_MPEG4_DP_END_FRAME_FIELD                     (_MK_MASK_CONST(0x1) << LL_MPEG4_DP_END_FRAME_SHIFT)
#define LL_MPEG4_DP_END_FRAME_RANGE                     _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define LL_MPEG4_DP_END_FRAME_ROW                       0

#define LL_MPEG4_DP_NEW_PACKET_SHIFT                    _MK_SHIFT_CONST(125)
#define LL_MPEG4_DP_NEW_PACKET_FIELD                    (_MK_MASK_CONST(0x1) << LL_MPEG4_DP_NEW_PACKET_SHIFT)
#define LL_MPEG4_DP_NEW_PACKET_RANGE                    _MK_SHIFT_CONST(125):_MK_SHIFT_CONST(125)
#define LL_MPEG4_DP_NEW_PACKET_ROW                      0

#define LL_MPEG4_DP_BUFFER_OVERFLOW_SHIFT                       _MK_SHIFT_CONST(126)
#define LL_MPEG4_DP_BUFFER_OVERFLOW_FIELD                       (_MK_MASK_CONST(0x1) << LL_MPEG4_DP_BUFFER_OVERFLOW_SHIFT)
#define LL_MPEG4_DP_BUFFER_OVERFLOW_RANGE                       _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(126)
#define LL_MPEG4_DP_BUFFER_OVERFLOW_ROW                 0

#define LL_MPEG4_DP_FRAME_BIT_LENGTH_SHIFT                      _MK_SHIFT_CONST(64)
#define LL_MPEG4_DP_FRAME_BIT_LENGTH_FIELD                      (_MK_MASK_CONST(0xffffffff) << LL_MPEG4_DP_FRAME_BIT_LENGTH_SHIFT)
#define LL_MPEG4_DP_FRAME_BIT_LENGTH_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_MPEG4_DP_FRAME_BIT_LENGTH_ROW                        0


// Packet LL_H264
#define LL_H264_SIZE 128

#define LL_H264_HDR1PKTBITCNT_SHIFT                     _MK_SHIFT_CONST(0)
#define LL_H264_HDR1PKTBITCNT_FIELD                     (_MK_MASK_CONST(0x7fffff) << LL_H264_HDR1PKTBITCNT_SHIFT)
#define LL_H264_HDR1PKTBITCNT_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(0)
#define LL_H264_HDR1PKTBITCNT_ROW                       0

#define LL_H264_FRAME_NUM_SHIFT                 _MK_SHIFT_CONST(23)
#define LL_H264_FRAME_NUM_FIELD                 (_MK_MASK_CONST(0xffff) << LL_H264_FRAME_NUM_SHIFT)
#define LL_H264_FRAME_NUM_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(23)
#define LL_H264_FRAME_NUM_ROW                   0

#define LL_H264_LAST_SLICE_IN_SG_SHIFT                  _MK_SHIFT_CONST(39)
#define LL_H264_LAST_SLICE_IN_SG_FIELD                  (_MK_MASK_CONST(0x1) << LL_H264_LAST_SLICE_IN_SG_SHIFT)
#define LL_H264_LAST_SLICE_IN_SG_RANGE                  _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(39)
#define LL_H264_LAST_SLICE_IN_SG_ROW                    0

#define LL_H264_FIRST_MBNUM_SHIFT                       _MK_SHIFT_CONST(40)
#define LL_H264_FIRST_MBNUM_FIELD                       (_MK_MASK_CONST(0x1fff) << LL_H264_FIRST_MBNUM_SHIFT)
#define LL_H264_FIRST_MBNUM_RANGE                       _MK_SHIFT_CONST(52):_MK_SHIFT_CONST(40)
#define LL_H264_FIRST_MBNUM_ROW                 0

#define LL_H264_SLICE_GRP_ACT_SHIFT                     _MK_SHIFT_CONST(57)
#define LL_H264_SLICE_GRP_ACT_FIELD                     (_MK_MASK_CONST(0x7) << LL_H264_SLICE_GRP_ACT_SHIFT)
#define LL_H264_SLICE_GRP_ACT_RANGE                     _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(57)
#define LL_H264_SLICE_GRP_ACT_ROW                       0

#define LL_H264_NAL_TYPE_SHIFT                  _MK_SHIFT_CONST(60)
#define LL_H264_NAL_TYPE_FIELD                  (_MK_MASK_CONST(0xf) << LL_H264_NAL_TYPE_SHIFT)
#define LL_H264_NAL_TYPE_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(60)
#define LL_H264_NAL_TYPE_ROW                    0
#define LL_H264_NAL_TYPE_SEQ                    _MK_ENUM_CONST(7)
#define LL_H264_NAL_TYPE_PIC                    _MK_ENUM_CONST(8)
#define LL_H264_NAL_TYPE_NON_IDR                        _MK_ENUM_CONST(1)
#define LL_H264_NAL_TYPE_IDR                    _MK_ENUM_CONST(5)

#define LL_H264_SAVEDTSTAMP_SHIFT                       _MK_SHIFT_CONST(64)
#define LL_H264_SAVEDTSTAMP_FIELD                       (_MK_MASK_CONST(0xffffffff) << LL_H264_SAVEDTSTAMP_SHIFT)
#define LL_H264_SAVEDTSTAMP_RANGE                       _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_H264_SAVEDTSTAMP_ROW                 0

#define LL_H264_STREAM_TYPE_SHIFT                       _MK_SHIFT_CONST(111)
#define LL_H264_STREAM_TYPE_FIELD                       (_MK_MASK_CONST(0x1) << LL_H264_STREAM_TYPE_SHIFT)
#define LL_H264_STREAM_TYPE_RANGE                       _MK_SHIFT_CONST(111):_MK_SHIFT_CONST(111)
#define LL_H264_STREAM_TYPE_ROW                 0
#define LL_H264_STREAM_TYPE_NAL                 _MK_ENUM_CONST(0)
#define LL_H264_STREAM_TYPE_BYTE                        _MK_ENUM_CONST(1)

#define LL_H264_STREAM_ID_SHIFT                 _MK_SHIFT_CONST(112)
#define LL_H264_STREAM_ID_FIELD                 (_MK_MASK_CONST(0xff) << LL_H264_STREAM_ID_SHIFT)
#define LL_H264_STREAM_ID_RANGE                 _MK_SHIFT_CONST(119):_MK_SHIFT_CONST(112)
#define LL_H264_STREAM_ID_ROW                   0

#define LL_H264_VIDEO_MODE_SHIFT                        _MK_SHIFT_CONST(120)
#define LL_H264_VIDEO_MODE_FIELD                        (_MK_MASK_CONST(0xf) << LL_H264_VIDEO_MODE_SHIFT)
#define LL_H264_VIDEO_MODE_RANGE                        _MK_SHIFT_CONST(123):_MK_SHIFT_CONST(120)
#define LL_H264_VIDEO_MODE_ROW                  0
#define LL_H264_VIDEO_MODE_MPEG4_VLC                    _MK_ENUM_CONST(0)
#define LL_H264_VIDEO_MODE_MPEG4_DP                     _MK_ENUM_CONST(1)
#define LL_H264_VIDEO_MODE_MPEG4_VLC_BYPASS                     _MK_ENUM_CONST(2)
#define LL_H264_VIDEO_MODE_MPEG4_ME_BYPASS                      _MK_ENUM_CONST(3)
#define LL_H264_VIDEO_MODE_H264                 _MK_ENUM_CONST(4)
#define LL_H264_VIDEO_MODE_H264_CAVLC_BYPASS                    _MK_ENUM_CONST(5)
#define LL_H264_VIDEO_MODE_H264_ME_BYPASS                       _MK_ENUM_CONST(6)

#define LL_H264_NEW_FRAME_SHIFT                 _MK_SHIFT_CONST(124)
#define LL_H264_NEW_FRAME_FIELD                 (_MK_MASK_CONST(0x1) << LL_H264_NEW_FRAME_SHIFT)
#define LL_H264_NEW_FRAME_RANGE                 _MK_SHIFT_CONST(124):_MK_SHIFT_CONST(124)
#define LL_H264_NEW_FRAME_ROW                   0

#define LL_H264_FRAME_TYPE_SHIFT                        _MK_SHIFT_CONST(125)
#define LL_H264_FRAME_TYPE_FIELD                        (_MK_MASK_CONST(0x3) << LL_H264_FRAME_TYPE_SHIFT)
#define LL_H264_FRAME_TYPE_RANGE                        _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(125)
#define LL_H264_FRAME_TYPE_ROW                  0
#define LL_H264_FRAME_TYPE_I                    _MK_ENUM_CONST(0)
#define LL_H264_FRAME_TYPE_P                    _MK_ENUM_CONST(1)

#define LL_H264_END_FRAME_SHIFT                 _MK_SHIFT_CONST(127)
#define LL_H264_END_FRAME_FIELD                 (_MK_MASK_CONST(0x1) << LL_H264_END_FRAME_SHIFT)
#define LL_H264_END_FRAME_RANGE                 _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define LL_H264_END_FRAME_ROW                   0

#define LL_H264_NEW_PACKET_SHIFT                        _MK_SHIFT_CONST(125)
#define LL_H264_NEW_PACKET_FIELD                        (_MK_MASK_CONST(0x1) << LL_H264_NEW_PACKET_SHIFT)
#define LL_H264_NEW_PACKET_RANGE                        _MK_SHIFT_CONST(125):_MK_SHIFT_CONST(125)
#define LL_H264_NEW_PACKET_ROW                  0

#define LL_H264_BUFFER_OVERFLOW_SHIFT                   _MK_SHIFT_CONST(126)
#define LL_H264_BUFFER_OVERFLOW_FIELD                   (_MK_MASK_CONST(0x1) << LL_H264_BUFFER_OVERFLOW_SHIFT)
#define LL_H264_BUFFER_OVERFLOW_RANGE                   _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(126)
#define LL_H264_BUFFER_OVERFLOW_ROW                     0

#define LL_H264_FRAME_BIT_LENGTH_SHIFT                  _MK_SHIFT_CONST(64)
#define LL_H264_FRAME_BIT_LENGTH_FIELD                  (_MK_MASK_CONST(0xffffffff) << LL_H264_FRAME_BIT_LENGTH_SHIFT)
#define LL_H264_FRAME_BIT_LENGTH_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define LL_H264_FRAME_BIT_LENGTH_ROW                    0


// Packet EBM_MPEG4_FIRST_0
#define EBM_MPEG4_FIRST_0_SIZE 96

#define EBM_MPEG4_FIRST_0_CHUNK_LENGTH_SHIFT                    _MK_SHIFT_CONST(0)
#define EBM_MPEG4_FIRST_0_CHUNK_LENGTH_FIELD                    (_MK_MASK_CONST(0xfffff) << EBM_MPEG4_FIRST_0_CHUNK_LENGTH_SHIFT)
#define EBM_MPEG4_FIRST_0_CHUNK_LENGTH_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_MPEG4_FIRST_0_CHUNK_LENGTH_ROW                      0

#define EBM_MPEG4_FIRST_0_FRAME_TYPE_SHIFT                      _MK_SHIFT_CONST(29)
#define EBM_MPEG4_FIRST_0_FRAME_TYPE_FIELD                      (_MK_MASK_CONST(0x3) << EBM_MPEG4_FIRST_0_FRAME_TYPE_SHIFT)
#define EBM_MPEG4_FIRST_0_FRAME_TYPE_RANGE                      _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(29)
#define EBM_MPEG4_FIRST_0_FRAME_TYPE_ROW                        0
#define EBM_MPEG4_FIRST_0_FRAME_TYPE_I                  _MK_ENUM_CONST(0)
#define EBM_MPEG4_FIRST_0_FRAME_TYPE_P                  _MK_ENUM_CONST(1)

#define EBM_MPEG4_FIRST_0_END_FRAME_SHIFT                       _MK_SHIFT_CONST(31)
#define EBM_MPEG4_FIRST_0_END_FRAME_FIELD                       (_MK_MASK_CONST(0x1) << EBM_MPEG4_FIRST_0_END_FRAME_SHIFT)
#define EBM_MPEG4_FIRST_0_END_FRAME_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_MPEG4_FIRST_0_END_FRAME_ROW                 0

#define EBM_MPEG4_FIRST_0_FRAME_NUM_SHIFT                       _MK_SHIFT_CONST(32)
#define EBM_MPEG4_FIRST_0_FRAME_NUM_FIELD                       (_MK_MASK_CONST(0xffff) << EBM_MPEG4_FIRST_0_FRAME_NUM_SHIFT)
#define EBM_MPEG4_FIRST_0_FRAME_NUM_RANGE                       _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define EBM_MPEG4_FIRST_0_FRAME_NUM_ROW                 0

#define EBM_MPEG4_FIRST_0_STREAM_ID_SHIFT                       _MK_SHIFT_CONST(48)
#define EBM_MPEG4_FIRST_0_STREAM_ID_FIELD                       (_MK_MASK_CONST(0xff) << EBM_MPEG4_FIRST_0_STREAM_ID_SHIFT)
#define EBM_MPEG4_FIRST_0_STREAM_ID_RANGE                       _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define EBM_MPEG4_FIRST_0_STREAM_ID_ROW                 0

#define EBM_MPEG4_FIRST_0_TIMESTAMP_SHIFT                       _MK_SHIFT_CONST(64)
#define EBM_MPEG4_FIRST_0_TIMESTAMP_FIELD                       (_MK_MASK_CONST(0xffffffff) << EBM_MPEG4_FIRST_0_TIMESTAMP_SHIFT)
#define EBM_MPEG4_FIRST_0_TIMESTAMP_RANGE                       _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EBM_MPEG4_FIRST_0_TIMESTAMP_ROW                 0

// packet OLD_EBM_MPEG4_FIRST
//     10:0        0       CHUNK_LENGTH
//     26:11       0       FRAME_NUM
//     30:30       0       FRAME_TYPE
//     31:31       0       END_FRAME
//     63:32       0       TIMESTAMP
// ;

// Packet EBM_MPEG4_MIDDLE_0
#define EBM_MPEG4_MIDDLE_0_SIZE 32

#define EBM_MPEG4_MIDDLE_0_CHUNK_LENGTH_SHIFT                   _MK_SHIFT_CONST(0)
#define EBM_MPEG4_MIDDLE_0_CHUNK_LENGTH_FIELD                   (_MK_MASK_CONST(0xfffff) << EBM_MPEG4_MIDDLE_0_CHUNK_LENGTH_SHIFT)
#define EBM_MPEG4_MIDDLE_0_CHUNK_LENGTH_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_MPEG4_MIDDLE_0_CHUNK_LENGTH_ROW                     0

#define EBM_MPEG4_MIDDLE_0_NEW_PACKET_SHIFT                     _MK_SHIFT_CONST(29)
#define EBM_MPEG4_MIDDLE_0_NEW_PACKET_FIELD                     (_MK_MASK_CONST(0x1) << EBM_MPEG4_MIDDLE_0_NEW_PACKET_SHIFT)
#define EBM_MPEG4_MIDDLE_0_NEW_PACKET_RANGE                     _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define EBM_MPEG4_MIDDLE_0_NEW_PACKET_ROW                       0

#define EBM_MPEG4_MIDDLE_0_END_FRAME_SHIFT                      _MK_SHIFT_CONST(31)
#define EBM_MPEG4_MIDDLE_0_END_FRAME_FIELD                      (_MK_MASK_CONST(0x1) << EBM_MPEG4_MIDDLE_0_END_FRAME_SHIFT)
#define EBM_MPEG4_MIDDLE_0_END_FRAME_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_MPEG4_MIDDLE_0_END_FRAME_ROW                        0


// Packet EBM_MPEG4_LAST_0
#define EBM_MPEG4_LAST_0_SIZE 64

#define EBM_MPEG4_LAST_0_CHUNK_LENGTH_SHIFT                     _MK_SHIFT_CONST(0)
#define EBM_MPEG4_LAST_0_CHUNK_LENGTH_FIELD                     (_MK_MASK_CONST(0xfffff) << EBM_MPEG4_LAST_0_CHUNK_LENGTH_SHIFT)
#define EBM_MPEG4_LAST_0_CHUNK_LENGTH_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_MPEG4_LAST_0_CHUNK_LENGTH_ROW                       0

#define EBM_MPEG4_LAST_0_NEW_PACKET_SHIFT                       _MK_SHIFT_CONST(29)
#define EBM_MPEG4_LAST_0_NEW_PACKET_FIELD                       (_MK_MASK_CONST(0x1) << EBM_MPEG4_LAST_0_NEW_PACKET_SHIFT)
#define EBM_MPEG4_LAST_0_NEW_PACKET_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define EBM_MPEG4_LAST_0_NEW_PACKET_ROW                 0

#define EBM_MPEG4_LAST_0_OVER_FLOW_SHIFT                        _MK_SHIFT_CONST(30)
#define EBM_MPEG4_LAST_0_OVER_FLOW_FIELD                        (_MK_MASK_CONST(0x1) << EBM_MPEG4_LAST_0_OVER_FLOW_SHIFT)
#define EBM_MPEG4_LAST_0_OVER_FLOW_RANGE                        _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define EBM_MPEG4_LAST_0_OVER_FLOW_ROW                  0

#define EBM_MPEG4_LAST_0_END_FRAME_SHIFT                        _MK_SHIFT_CONST(31)
#define EBM_MPEG4_LAST_0_END_FRAME_FIELD                        (_MK_MASK_CONST(0x1) << EBM_MPEG4_LAST_0_END_FRAME_SHIFT)
#define EBM_MPEG4_LAST_0_END_FRAME_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_MPEG4_LAST_0_END_FRAME_ROW                  0

#define EBM_MPEG4_LAST_0_FRAME_LENGTH_SHIFT                     _MK_SHIFT_CONST(32)
#define EBM_MPEG4_LAST_0_FRAME_LENGTH_FIELD                     (_MK_MASK_CONST(0xffffffff) << EBM_MPEG4_LAST_0_FRAME_LENGTH_SHIFT)
#define EBM_MPEG4_LAST_0_FRAME_LENGTH_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EBM_MPEG4_LAST_0_FRAME_LENGTH_ROW                       0


// Packet EBM_H264_NAL_FIRST_0
#define EBM_H264_NAL_FIRST_0_SIZE 96

#define EBM_H264_NAL_FIRST_0_CHUNK_LENGTH_SHIFT                 _MK_SHIFT_CONST(0)
#define EBM_H264_NAL_FIRST_0_CHUNK_LENGTH_FIELD                 (_MK_MASK_CONST(0xfffff) << EBM_H264_NAL_FIRST_0_CHUNK_LENGTH_SHIFT)
#define EBM_H264_NAL_FIRST_0_CHUNK_LENGTH_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_H264_NAL_FIRST_0_CHUNK_LENGTH_ROW                   0

#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_SHIFT                   _MK_SHIFT_CONST(29)
#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_FIELD                   (_MK_MASK_CONST(0x3) << EBM_H264_NAL_FIRST_0_FRAME_TYPE_SHIFT)
#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_RANGE                   _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(29)
#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_ROW                     0
#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_I                       _MK_ENUM_CONST(0)
#define EBM_H264_NAL_FIRST_0_FRAME_TYPE_P                       _MK_ENUM_CONST(1)

#define EBM_H264_NAL_FIRST_0_END_FRAME_SHIFT                    _MK_SHIFT_CONST(31)
#define EBM_H264_NAL_FIRST_0_END_FRAME_FIELD                    (_MK_MASK_CONST(0x1) << EBM_H264_NAL_FIRST_0_END_FRAME_SHIFT)
#define EBM_H264_NAL_FIRST_0_END_FRAME_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_H264_NAL_FIRST_0_END_FRAME_ROW                      0

#define EBM_H264_NAL_FIRST_0_FRAME_NUM_SHIFT                    _MK_SHIFT_CONST(32)
#define EBM_H264_NAL_FIRST_0_FRAME_NUM_FIELD                    (_MK_MASK_CONST(0xffff) << EBM_H264_NAL_FIRST_0_FRAME_NUM_SHIFT)
#define EBM_H264_NAL_FIRST_0_FRAME_NUM_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define EBM_H264_NAL_FIRST_0_FRAME_NUM_ROW                      0

#define EBM_H264_NAL_FIRST_0_STREAM_ID_SHIFT                    _MK_SHIFT_CONST(48)
#define EBM_H264_NAL_FIRST_0_STREAM_ID_FIELD                    (_MK_MASK_CONST(0xff) << EBM_H264_NAL_FIRST_0_STREAM_ID_SHIFT)
#define EBM_H264_NAL_FIRST_0_STREAM_ID_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define EBM_H264_NAL_FIRST_0_STREAM_ID_ROW                      0

#define EBM_H264_NAL_FIRST_0_NAL_TYPE_SHIFT                     _MK_SHIFT_CONST(60)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_FIELD                     (_MK_MASK_CONST(0xf) << EBM_H264_NAL_FIRST_0_NAL_TYPE_SHIFT)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(60)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_ROW                       0
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_SEQ                       _MK_ENUM_CONST(7)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_PIC                       _MK_ENUM_CONST(8)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_NON_IDR                   _MK_ENUM_CONST(1)
#define EBM_H264_NAL_FIRST_0_NAL_TYPE_IDR                       _MK_ENUM_CONST(5)

#define EBM_H264_NAL_FIRST_0_TIMESTAMP_SHIFT                    _MK_SHIFT_CONST(64)
#define EBM_H264_NAL_FIRST_0_TIMESTAMP_FIELD                    (_MK_MASK_CONST(0xffffffff) << EBM_H264_NAL_FIRST_0_TIMESTAMP_SHIFT)
#define EBM_H264_NAL_FIRST_0_TIMESTAMP_RANGE                    _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EBM_H264_NAL_FIRST_0_TIMESTAMP_ROW                      0


// Packet EBM_H264_NAL_MIDDLE_0
#define EBM_H264_NAL_MIDDLE_0_SIZE 32

#define EBM_H264_NAL_MIDDLE_0_CHUNK_LENGTH_SHIFT                        _MK_SHIFT_CONST(0)
#define EBM_H264_NAL_MIDDLE_0_CHUNK_LENGTH_FIELD                        (_MK_MASK_CONST(0xfffff) << EBM_H264_NAL_MIDDLE_0_CHUNK_LENGTH_SHIFT)
#define EBM_H264_NAL_MIDDLE_0_CHUNK_LENGTH_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_H264_NAL_MIDDLE_0_CHUNK_LENGTH_ROW                  0

#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_FIELD                    (_MK_MASK_CONST(0xf) << EBM_H264_NAL_MIDDLE_0_NAL_TYPE_SHIFT)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_ROW                      0
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_SEQ                      _MK_ENUM_CONST(7)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_PIC                      _MK_ENUM_CONST(8)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_NON_IDR                  _MK_ENUM_CONST(1)
#define EBM_H264_NAL_MIDDLE_0_NAL_TYPE_IDR                      _MK_ENUM_CONST(5)

#define EBM_H264_NAL_MIDDLE_0_NEW_PACKET_SHIFT                  _MK_SHIFT_CONST(29)
#define EBM_H264_NAL_MIDDLE_0_NEW_PACKET_FIELD                  (_MK_MASK_CONST(0x1) << EBM_H264_NAL_MIDDLE_0_NEW_PACKET_SHIFT)
#define EBM_H264_NAL_MIDDLE_0_NEW_PACKET_RANGE                  _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define EBM_H264_NAL_MIDDLE_0_NEW_PACKET_ROW                    0

#define EBM_H264_NAL_MIDDLE_0_END_FRAME_SHIFT                   _MK_SHIFT_CONST(31)
#define EBM_H264_NAL_MIDDLE_0_END_FRAME_FIELD                   (_MK_MASK_CONST(0x1) << EBM_H264_NAL_MIDDLE_0_END_FRAME_SHIFT)
#define EBM_H264_NAL_MIDDLE_0_END_FRAME_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_H264_NAL_MIDDLE_0_END_FRAME_ROW                     0


// Packet EBM_H264_NAL_LAST_0
#define EBM_H264_NAL_LAST_0_SIZE 64

#define EBM_H264_NAL_LAST_0_CHUNK_LENGTH_SHIFT                  _MK_SHIFT_CONST(0)
#define EBM_H264_NAL_LAST_0_CHUNK_LENGTH_FIELD                  (_MK_MASK_CONST(0xfffff) << EBM_H264_NAL_LAST_0_CHUNK_LENGTH_SHIFT)
#define EBM_H264_NAL_LAST_0_CHUNK_LENGTH_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define EBM_H264_NAL_LAST_0_CHUNK_LENGTH_ROW                    0

#define EBM_H264_NAL_LAST_0_NAL_TYPE_SHIFT                      _MK_SHIFT_CONST(20)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_FIELD                      (_MK_MASK_CONST(0xf) << EBM_H264_NAL_LAST_0_NAL_TYPE_SHIFT)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_ROW                        0
#define EBM_H264_NAL_LAST_0_NAL_TYPE_SEQ                        _MK_ENUM_CONST(7)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_PIC                        _MK_ENUM_CONST(8)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_NON_IDR                    _MK_ENUM_CONST(1)
#define EBM_H264_NAL_LAST_0_NAL_TYPE_IDR                        _MK_ENUM_CONST(5)

#define EBM_H264_NAL_LAST_0_NEW_PACKET_SHIFT                    _MK_SHIFT_CONST(29)
#define EBM_H264_NAL_LAST_0_NEW_PACKET_FIELD                    (_MK_MASK_CONST(0x1) << EBM_H264_NAL_LAST_0_NEW_PACKET_SHIFT)
#define EBM_H264_NAL_LAST_0_NEW_PACKET_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define EBM_H264_NAL_LAST_0_NEW_PACKET_ROW                      0

#define EBM_H264_NAL_LAST_0_OVER_FLOW_SHIFT                     _MK_SHIFT_CONST(30)
#define EBM_H264_NAL_LAST_0_OVER_FLOW_FIELD                     (_MK_MASK_CONST(0x1) << EBM_H264_NAL_LAST_0_OVER_FLOW_SHIFT)
#define EBM_H264_NAL_LAST_0_OVER_FLOW_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define EBM_H264_NAL_LAST_0_OVER_FLOW_ROW                       0

#define EBM_H264_NAL_LAST_0_END_FRAME_SHIFT                     _MK_SHIFT_CONST(31)
#define EBM_H264_NAL_LAST_0_END_FRAME_FIELD                     (_MK_MASK_CONST(0x1) << EBM_H264_NAL_LAST_0_END_FRAME_SHIFT)
#define EBM_H264_NAL_LAST_0_END_FRAME_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define EBM_H264_NAL_LAST_0_END_FRAME_ROW                       0

#define EBM_H264_NAL_LAST_0_FRAME_LENGTH_SHIFT                  _MK_SHIFT_CONST(32)
#define EBM_H264_NAL_LAST_0_FRAME_LENGTH_FIELD                  (_MK_MASK_CONST(0xffffffff) << EBM_H264_NAL_LAST_0_FRAME_LENGTH_SHIFT)
#define EBM_H264_NAL_LAST_0_FRAME_LENGTH_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EBM_H264_NAL_LAST_0_FRAME_LENGTH_ROW                    0


// Packet EBM_H264_BYTE_0
#define EBM_H264_BYTE_0_SIZE 128

#define EBM_H264_BYTE_0_FRAME_LENGTH_SHIFT                      _MK_SHIFT_CONST(0)
#define EBM_H264_BYTE_0_FRAME_LENGTH_FIELD                      (_MK_MASK_CONST(0x3fffff) << EBM_H264_BYTE_0_FRAME_LENGTH_SHIFT)
#define EBM_H264_BYTE_0_FRAME_LENGTH_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(0)
#define EBM_H264_BYTE_0_FRAME_LENGTH_ROW                        0

#define EBM_H264_BYTE_0_OVER_FLOW_SHIFT                 _MK_SHIFT_CONST(29)
#define EBM_H264_BYTE_0_OVER_FLOW_FIELD                 (_MK_MASK_CONST(0x1) << EBM_H264_BYTE_0_OVER_FLOW_SHIFT)
#define EBM_H264_BYTE_0_OVER_FLOW_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define EBM_H264_BYTE_0_OVER_FLOW_ROW                   0

#define EBM_H264_BYTE_0_FRAME_TYPE_SHIFT                        _MK_SHIFT_CONST(30)
#define EBM_H264_BYTE_0_FRAME_TYPE_FIELD                        (_MK_MASK_CONST(0x3) << EBM_H264_BYTE_0_FRAME_TYPE_SHIFT)
#define EBM_H264_BYTE_0_FRAME_TYPE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define EBM_H264_BYTE_0_FRAME_TYPE_ROW                  0
#define EBM_H264_BYTE_0_FRAME_TYPE_I                    _MK_ENUM_CONST(0)
#define EBM_H264_BYTE_0_FRAME_TYPE_P                    _MK_ENUM_CONST(1)

#define EBM_H264_BYTE_0_FRAME_NUM_SHIFT                 _MK_SHIFT_CONST(32)
#define EBM_H264_BYTE_0_FRAME_NUM_FIELD                 (_MK_MASK_CONST(0xffff) << EBM_H264_BYTE_0_FRAME_NUM_SHIFT)
#define EBM_H264_BYTE_0_FRAME_NUM_RANGE                 _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define EBM_H264_BYTE_0_FRAME_NUM_ROW                   0

#define EBM_H264_BYTE_0_STREAM_ID_SHIFT                 _MK_SHIFT_CONST(48)
#define EBM_H264_BYTE_0_STREAM_ID_FIELD                 (_MK_MASK_CONST(0xff) << EBM_H264_BYTE_0_STREAM_ID_SHIFT)
#define EBM_H264_BYTE_0_STREAM_ID_RANGE                 _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define EBM_H264_BYTE_0_STREAM_ID_ROW                   0

#define EBM_H264_BYTE_0_BYTE_STREAM_SHIFT                       _MK_SHIFT_CONST(59)
#define EBM_H264_BYTE_0_BYTE_STREAM_FIELD                       (_MK_MASK_CONST(0x1) << EBM_H264_BYTE_0_BYTE_STREAM_SHIFT)
#define EBM_H264_BYTE_0_BYTE_STREAM_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(59)
#define EBM_H264_BYTE_0_BYTE_STREAM_ROW                 0

#define EBM_H264_BYTE_0_NAL_TYPE_SHIFT                  _MK_SHIFT_CONST(60)
#define EBM_H264_BYTE_0_NAL_TYPE_FIELD                  (_MK_MASK_CONST(0xf) << EBM_H264_BYTE_0_NAL_TYPE_SHIFT)
#define EBM_H264_BYTE_0_NAL_TYPE_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(60)
#define EBM_H264_BYTE_0_NAL_TYPE_ROW                    0
#define EBM_H264_BYTE_0_NAL_TYPE_SEQ                    _MK_ENUM_CONST(7)
#define EBM_H264_BYTE_0_NAL_TYPE_PIC                    _MK_ENUM_CONST(8)
#define EBM_H264_BYTE_0_NAL_TYPE_NON_IDR                        _MK_ENUM_CONST(1)
#define EBM_H264_BYTE_0_NAL_TYPE_IDR                    _MK_ENUM_CONST(5)

#define EBM_H264_BYTE_0_TIMESTAMP_SHIFT                 _MK_SHIFT_CONST(64)
#define EBM_H264_BYTE_0_TIMESTAMP_FIELD                 (_MK_MASK_CONST(0xffffffff) << EBM_H264_BYTE_0_TIMESTAMP_SHIFT)
#define EBM_H264_BYTE_0_TIMESTAMP_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EBM_H264_BYTE_0_TIMESTAMP_ROW                   0

#define EBM_H264_BYTE_0_ZERO_SHIFT                      _MK_SHIFT_CONST(96)
#define EBM_H264_BYTE_0_ZERO_FIELD                      (_MK_MASK_CONST(0xffffffff) << EBM_H264_BYTE_0_ZERO_SHIFT)
#define EBM_H264_BYTE_0_ZERO_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EBM_H264_BYTE_0_ZERO_ROW                        0

// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// MPEG4 Encoder register definition
//
// The MPEG4 Encoder can perform simple profile DCT-based coding of a input data frames
// Motion Estimation/Compensation is support for P-frames (Predicted frames)
// Only YUV420 input data format is supported.
//
// The input frame data are assumed to be stored in input buffer(s) in the memory in planar
// YUV420 format. The input buffers can be organized as two sets of ring buffer. Each set can
// consists of a number of buffers of same size. Each input buffer must store the data in the
// planar YUV420 format therefore each buffer consists of a Y plane, U plane, and V plane where
// the size of the Y plane is 4 times the size of the U or V plane. The Y, U, and V planes can
// be organized contiguously or scattered in separate area of the memory.
// Each frame can be stored as multiple buffers in the memory but each frame must start on a
// buffer boundary. Y plane must be stored as multiple of 16x16 macro blocks both horizontally
// and vertically. The input memory is restricted such that the macro blocks are aligned on
// 128-bit memory boundary so that blocks of data can be read efficiently.
// Similarly, U and V planes must be stored as multiple of 8x8 blocks both horizontally and
// and vertically. The input memory is restricted such that the blocks are aligned on 64-bit
// memory boundary so that the blocks of data can be read efficiently.
// When an input buffer is ready to be encoded, the MPEG4 Encoder can be triggered to start
// or resume encoding. MPEG4 encoder can be triggered to start/resume encoding by Video Input
// (VI) module or by Encoder Pre-Processor (EPP) module or by host.
//
// When a "new buffer" trigger is sent either by EPP or by host, a start of frame
// indicator should be sent also to indicate whether the new input buffer contains the
// beginning of a a frame.
// 
// The MPEG4 Encoder can be enabled by the host with the following sequence:
//  a. Enable MPEG4 Encoder clock
//  b. Program parameters for MPEG4 encoding in the MPEG4 Encoder registers.
//  c. Enable MPEG4 Encoder module by setting MPEG4_ENABLE register bit to START.
// When MPEG4 Encoder module is enabled it will wait for "New Buffer" commands to be issued
// either by the host (by writing into NEW_BUFFER register) or by VI or EPP module
// (by detecting the "New Buffer" pulse). At any time, only one source can trigger MPEG4
// Encoder.
// After enabling MPEG4 Encoder, the encoding process starts when "New Buffer" command is
// received with "Start of Frame" flag enabled.
// The ME_ENABLE register bit should be kept at START state when encoding multiple frames
// and then set to STOP when encoding the last frame. When encoding a single frame, ME_ENABLE
// register bit can be reset to STOP state immediately after setting ME_ENABLE to START.
// After ME_ENABLE is set to STOP, the MPEG4 Encoder will continue encoding until the end of
// frame. After ME_ENABLE is set to START, if there is no "New Buffer" command with "Start
// of Frame" received, the MPEG4 Encoder will continue to be enabled even after ME_ENABLE is
// set back to STOP. In this scenario, the MPEG4 Encoder can be reset/disabled by disabling the
// MPEG4 Encoder clock.
// A raise can be sent by the host or by VI or EPP module.
// The processing stages are:
//  a. CKG - Clock Generator module that monitors the state of MPEG4_ENABLE and generates
//     the enables for second-level clocks.
//  b. IMI - Input Memory Interface which consists of a 128-bit read/write. An arbiter to handle
//     several clients reading/writing
//  c. MEST - Motion Estimation module that processes on 16x16 blocks. It requests memory access
//     for Input Video Y component, it also caches the reference frame (3x3 windows for the 16x16
//     of the previous frame). SAD and MAD comparison makes decision of macroblock type and motion
//     vectors.
//  d. MCMP - Motion Compensation, take away the residue of the prediction. Both Y and UV
//  e. FDCT - Forward DCT module that processes 8x8 block of input data and generates 64 DCT
//     coefficients in 32 clock cycles. 
//  f. QRZ - Quantization, Rounding and Zig-zag that processes one DCT coefficient per clock
//     cycle in a pre-defined zig-zag ordering.
//  g. ACPRD - AC/DC prediction for INTRA macroblock only.
//  h. ZRLE - Zigzag scan and Run-Length to get zeros run and level for non-zero quantized 
//      coefficients 
//  i. RECN - Reconstructed the frame for next frame reference
//  j. VLC - VLC coding the run length result
//  k. VLCDMA - Generate Link List in the Memory for VLC output
//  l. DMAOUT - Pull out DMA data from host
//  f. RATECN - Rate Control, suggesting Qp for next Macroblock
// Buffer controls and other parameters that controls the MPEG4 encoder operation are programmed
// in 32-bit registers that can be written/read from host register interface.
// 
// When input source comes from host, data must be stored in input buffer set in memory and
// this module supports one buffer set: input buffer set 0. In the future more input buffer
// sets may be supported.
// Each input buffer set consists of a programmable number of buffers (from 1 to 255 for input
// buffer set 0 and 0 to 255 for subsequent input buffer set if there is any). Each input buffer
// consists of a programmable number of macro block rows (from 1 to 256)) and a programmable
// number of macro blocks per macro block row.
// Data in the input buffer must be stored in YUV420 planar format therefore the each input
// buffer set consists of a set for Y, U, and V planes.
// Also in this format, input data must be arranged in multiple of macro blocks horizontally
// and in multiple of macro block rows vertically.
// Each macro block consists of four (2x2) Y blocks, one U block, and one V block and each
// Y/U/V block consists of 8x8 (64) bytes.
// Y buffer must be aligned to macro block (256-byte) boundary in the memory. U and V buffers
// must be aligned to to block (64-byte) boundary in the memory.
// Buffers in the same input buffer set must have the same size horizontally and vertically.
// Input buffer horizontal size is determined by the horizontal scan size (H_SCAN_SIZE).
// Input buffer chroma line stride determines the distance between vertically adjacent pixels
// in the U and V buffers and this is restricted to multiple of 8-bytes so that U and V block
// words are aligned in 8-byte boundary in the memory. An option is provided to set the input
// buffer luma line stride for Y buffer to be either the same as chroma line stride or twice
// the chroma line stride. If luma line stride is set to be the same as the chroma line stride
// then the chroma line stride must be programmed to multiple of 16-bytes so that luma macro
// block words are aligned to 16-byte boundary in the memory.
// Input buffer vertical size determines the number of macro block rows in each buffer in the
// buffer set.
// Input buffer chroma buffer stride determines the distance from start address of one chroma
// buffer to the start address of the next chroma buffer and this is restricted to multiple
// of 64-bytes so that U and V blocks are aligned to 64-byte boundary in the memory.
// An option is provided to set the input buffer luma buffer stride for Y buffer to be either
// the same as chroma buffer stride or four times the chroma buffer stride. If luma buffer
// stride is set to be the same as the chroma buffer stride then the chroma buffer stride
// must be programmed to multiple of 256-bytes so that luma macro blocks are aligned to
// 256-byte boundary in the memory.
//
// When input source comes from VI/EPP, the MPEG4 Encoder expects the respective module to
// send a "New Buffer" pulse. This signal is pulse synchronized by the MPEG4 Encoder module.
// A buffer ID and the "Start of Frame" flag are sent together with the "New Buffer" pulse and
// they are sampled when the pulse synchronized "New Buffer" pulse is received.
// 
// The output buffer consists of linked lists. Each linked-list corresponds to a DMA chunk.
// --------------------------------------------------------------------------
// --------------------------------------------------------------------------
// Include internal defines.
// --------------------------------------------------------------------------
// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 
// -------------------------------------------------------------------
// FIFO parameters (ME legacy)
// -------------------------------------------------------------------
// Host IF FIFOs
#define NV_MPEA_HOST_RDFIFO_DEPTH       5
#define NV_MPEA_HOST_RDFIFO_WIDTH       38
#define NV_MPEA_HOST_WRFIFO_DEPTH       5
#define NV_MPEA_HOST_WRFIFO_WIDTH       55
//this is the depth/width of the fifo used to queue up "new buffer" commands
#define NV_MPEA_IB_FIFO_DEPTH   8
#define NV_MPEA_IB_FIFO_WIDTH   10
#define NV_MPEA_IB_NEW_BUFFER_SIZE      9
#define NV_MPEA_FETCH_SM_STATE_VECTOR_SZ        3
#define NV_MPEA_XFR_SM_STATE_VECTOR_SZ  2
#define NV_MPEA_NGBR_RAM_W      82
// CBR RC Input Bit Width
#define BITS_PER_FRAME_SZ       28
#define BUPFMAD_DO_SZ   24
#define BU_NUM_SZ       10
#define CURRENT_BUFFER_FULLNESS_SZ      28
#define CURRENT_FRAME_AVG_MAD_SZ        30
// define CURRENT_FRAME_BITS_I_SZ                  32;
#define CURRENT_FRAME_BITS_SZ   25
#define CURRENT_FRAME_MAD_SZ    26
#define CURRENT_FRAME_TEXT_BITS_MPEC_SZ 28
#define DDQUANT_SZ      6
#define GOP_OVERDUE_SZ  1
#define GOV_PERIOD_SZ   16
#define INITIAL_DELAY_OFFSET_SZ 28
#define INITIAL_QP_SZ   6
#define INTRA_INTER_SAD_SZ      17
#define LOWER_BOUND_SZ  33
#define MAD_PIC_1_SZ    21
#define MAX_DQP_FROM_PREV_FRM_SZ        6
#define MAX_QP_SZ       6
#define MIN_QP_SZ       6
#define MX1_SZ  21
#define MY_INITIAL_QP_SZ        6
#define NUMBER_OF_BASIC_UNIT_HEADER_BITS_SZ     19
#define NUMBER_OF_BASIC_UNIT_SZ 10
#define NUMBER_OF_BASIC_UNIT_MPEG4_SZ   13
#define NUMBER_OF_BASIC_UNIT_TEXTURE_BITS_SZ    22
#define NUMBER_OF_GOP_SZ        16
#define NUMBER_OF_HEADER_BITS_SZ        25
#define NUM_CODED_FRAMES_I_SZ   26
#define NUM_CODED_FRAMES_SZ     26
#define NUM_CODED_P_FRAMES_SZ   26
#define NUM_P_PICTURE_SZ        16
#define PF_BU_MB_MAD_SZ 17
#define PIC_SIZE_IN_MBS_SZ      13
#define PIC_WIDTH_IN_MBS_SZ     7
#define PREV_FRAME_MAD_SZ       17
#define P_AVE_FRAME_QP_SZ       6
#define P_AVE_HEADER_BITS_1_SZ  25
#define P_AVE_HEADER_BITS_2_SZ  25
#define P_AVE_HEADER_BITS_3_SZ  25
#define QC_SZ   6
// define QP.*_SZ                                  6;
#define QP_SZ   6
#define QP_TOTAL_SZ     19
#define RC_BASIC_UNIT_SIZE_SZ   7
#define REMAINING_BITS_SZ       33
#define REMAINING_P_FRAMES_SZ   16
#define SLICE_TYPE_SZ   1
#define TARGET_BITS_SZ  33
#define TARGET_BUFFER_LEVEL_FLAG_SZ     1
#define TOTAL_FRAME_MAD_SZ      30
#define TOTAL_FRAME_QP_SZ       19
#define TOTAL_MAD_BASIC_UNIT_SZ 24
#define TOTAL_NUM_OF_BASIC_UNIT_SZ      10
#define TOTAL_QP_FOR_P_PICTURE_SZ       22
#define UPM_CNT_SZ      13
#define UPPER_BOUND1_SZ 33
#define UPPER_BOUND2_SZ 33
// PACE_RC WIDTH defines for internal variables
// GetQP
#define TARGET_BITS_DELTA_WIDTH 22
#define BUFFER_FULLNESS_WIDTH   29
#define P_AVERAGE_QP_WIDTH      6
#define INT_QP_WIDTH    8
#define CUR_BU_MAD_WIDTH        24
#define TARGETBITS_TEMP_WIDTH   22
#define TOTALBUMAD_TEMP_WIDTH   12
// InitGOP
#define QP_LAST_FRAME_WIDTH     6
// other funcs
#define QP_STEP_SZ      13
#define M_RP_SZ 32
#define WINDOW_SIZE_SZ  5
#define REAL_WINDOW_SIZE_SZ     5
#define ERROR_SZ        23
#define A00_SZ  11
#define A01_SZ  22
#define A11_SZ  32
#define B0_SZ   36
#define B1_SZ   32
#define AB_VALUE_SZ     32
// --------------------------------------------------------------------------
// Include internal mpe module definition
// --------------------------------------------------------------------------
// move this to mpe when top level wrapper is available
//  #include "armpe_internal.spec"
// --------------------------------------------------------------------------
// MPEA parameters
// --------------------------------------------------------------------------
// Max horizontal/vertical resolution
#define NV_MPEA_MAX_H   1920
#define NV_MPEA_MAX_V   1088
#define NV_MPEA_H_LOG2  12
#define NV_MPEA_V_LOG2  12
#define NV_MPEA_H_WDLOG2        4
#define NV_MPEA_V_WDLOG2        4
// --------------------------------------------------------------------------
// MPEA packets
// --------------------------------------------------------------------------
// Reserved size of 256 bytes for frame parameter section in normal mode 
// no MPEA bypass, in bits
#define MPE_FRAME_PARAM_NORMAL_FSIZE    2048
// Reserved size of 8k bytes for frame parameter section in MPEA bypass mode 
// in bits
#define MPE_FRAME_PARAM_MPEA_BYPASS_FSIZE       65536

// Packet STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_SIZE 10

// FRAME_START is set for the buffer contain
// the beginning of a frame.
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_START_SHIFT                   _MK_SHIFT_CONST(0)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_START_FIELD                   (_MK_MASK_CONST(0x1) << STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_START_SHIFT)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_START_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_START_ROW                     0

// FRAME_END is set when a buffer contain the end of a frame.
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_END_SHIFT                     _MK_SHIFT_CONST(1)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_END_FIELD                     (_MK_MASK_CONST(0x1) << STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_END_SHIFT)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_END_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_FRAME_END_ROW                       0

// Current buffer index number. Y/U/V should have the same index number.
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_CUR_BUFFER_INDEX_SHIFT                      _MK_SHIFT_CONST(2)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_CUR_BUFFER_INDEX_FIELD                      (_MK_MASK_CONST(0x3f) << STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_CUR_BUFFER_INDEX_SHIFT)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_CUR_BUFFER_INDEX_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(2)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_CUR_BUFFER_INDEX_ROW                        0

// MPE parameter buffer index number. 
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_MPE_BUFFER_INDEX_SHIFT                      _MK_SHIFT_CONST(8)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_MPE_BUFFER_INDEX_FIELD                      (_MK_MASK_CONST(0x3) << STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_MPE_BUFFER_INDEX_SHIFT)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_MPE_BUFFER_INDEX_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define STREAM_VIDEO_ASYNC_CONTROL_MPEA2VP2_MPE_BUFFER_INDEX_ROW                        0


// Packet MPE_MB_PARAM
#define MPE_MB_PARAM_SIZE 512

// 0=I, 1=P 
#define MPE_MB_PARAM_MB_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define MPE_MB_PARAM_MB_TYPE_FIELD                      (_MK_MASK_CONST(0x1) << MPE_MB_PARAM_MB_TYPE_SHIFT)
#define MPE_MB_PARAM_MB_TYPE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MPE_MB_PARAM_MB_TYPE_ROW                        0
#define MPE_MB_PARAM_MB_TYPE_INTRA                      _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_MB_TYPE_INTER                      _MK_ENUM_CONST(1)

// H264 mode
// 01 = 16x16
// 00 = 16x8 
// 11 = 8x16
// 10 = 8x8
// MPEG4/H263 mode
// 01 = 16x16
// 10 = 8x8 
#define MPE_MB_PARAM_MV_TYPE_SHIFT                      _MK_SHIFT_CONST(1)
#define MPE_MB_PARAM_MV_TYPE_FIELD                      (_MK_MASK_CONST(0x3) << MPE_MB_PARAM_MV_TYPE_SHIFT)
#define MPE_MB_PARAM_MV_TYPE_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define MPE_MB_PARAM_MV_TYPE_ROW                        0
#define MPE_MB_PARAM_MV_TYPE_P16x16                     _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_MV_TYPE_P16x8                      _MK_ENUM_CONST(1)
#define MPE_MB_PARAM_MV_TYPE_P8x16                      _MK_ENUM_CONST(2)
#define MPE_MB_PARAM_MV_TYPE_P8x8                       _MK_ENUM_CONST(3)

// Frame type: 0=I, 1=P 
#define MPE_MB_PARAM_FRAME_TYPE_SHIFT                   _MK_SHIFT_CONST(3)
#define MPE_MB_PARAM_FRAME_TYPE_FIELD                   (_MK_MASK_CONST(0x1) << MPE_MB_PARAM_FRAME_TYPE_SHIFT)
#define MPE_MB_PARAM_FRAME_TYPE_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MPE_MB_PARAM_FRAME_TYPE_ROW                     0
#define MPE_MB_PARAM_FRAME_TYPE_IFRAME                  _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_FRAME_TYPE_PFRAME                  _MK_ENUM_CONST(1)

// Neighbor Availability Map - based on frame boundary only
// Bit 0 - Left MB
// Bit 1 - Top Left MB
// Bit 2 - Top MB
// Bit 3 - Top Right MB
// 0 = MB not available
// 1 = MB available
#define MPE_MB_PARAM_NB_MAP_SHIFT                       _MK_SHIFT_CONST(4)
#define MPE_MB_PARAM_NB_MAP_FIELD                       (_MK_MASK_CONST(0xf) << MPE_MB_PARAM_NB_MAP_SHIFT)
#define MPE_MB_PARAM_NB_MAP_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MPE_MB_PARAM_NB_MAP_ROW                 0

#define MPE_MB_PARAM_SLICE_GROUP_ID_SHIFT                       _MK_SHIFT_CONST(8)
#define MPE_MB_PARAM_SLICE_GROUP_ID_FIELD                       (_MK_MASK_CONST(0x7) << MPE_MB_PARAM_SLICE_GROUP_ID_SHIFT)
#define MPE_MB_PARAM_SLICE_GROUP_ID_RANGE                       _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define MPE_MB_PARAM_SLICE_GROUP_ID_ROW                 0

#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_SHIFT                      _MK_SHIFT_CONST(11)
#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_FIELD                      (_MK_MASK_CONST(0x1) << MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_SHIFT)
#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_ROW                        0
#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_FALSE                      _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_FIRST_MB_IN_SLICE_GROUP_TRUE                       _MK_ENUM_CONST(1)

#define MPE_MB_PARAM_SLICE_TYPE_SHIFT                   _MK_SHIFT_CONST(12)
#define MPE_MB_PARAM_SLICE_TYPE_FIELD                   (_MK_MASK_CONST(0x1) << MPE_MB_PARAM_SLICE_TYPE_SHIFT)
#define MPE_MB_PARAM_SLICE_TYPE_RANGE                   _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define MPE_MB_PARAM_SLICE_TYPE_ROW                     0
#define MPE_MB_PARAM_SLICE_TYPE_ISLICE                  _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_SLICE_TYPE_PSLICE                  _MK_ENUM_CONST(1)

// SAD - MPEG4/H263 P MB
// MAD - MPEG4/H263 I MB
// SATD - H264
#define MPE_MB_PARAM_SATD_SHIFT                 _MK_SHIFT_CONST(16)
#define MPE_MB_PARAM_SATD_FIELD                 (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_SATD_SHIFT)
#define MPE_MB_PARAM_SATD_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define MPE_MB_PARAM_SATD_ROW                   0

// Frame Number
#define MPE_MB_PARAM_FRAME_NUM_SHIFT                    _MK_SHIFT_CONST(32)
#define MPE_MB_PARAM_FRAME_NUM_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_FRAME_NUM_SHIFT)
#define MPE_MB_PARAM_FRAME_NUM_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define MPE_MB_PARAM_FRAME_NUM_ROW                      0

// Valid at framestart 
#define MPE_MB_PARAM_FRAME_BIT_BUDGET_SHIFT                     _MK_SHIFT_CONST(48)
#define MPE_MB_PARAM_FRAME_BIT_BUDGET_FIELD                     (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_FRAME_BIT_BUDGET_SHIFT)
#define MPE_MB_PARAM_FRAME_BIT_BUDGET_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(48)
#define MPE_MB_PARAM_FRAME_BIT_BUDGET_ROW                       0

// {11,10,9,8}-Ref ID {Y3,Y2,Y1,Y0}
// Ref ID Values
// 0 - Short Term Ref 0
// 1 - Short Term Ref 1 or Long Term Ref Frame
#define MPE_MB_PARAM_REF_ID_SHIFT                       _MK_SHIFT_CONST(64)
#define MPE_MB_PARAM_REF_ID_FIELD                       (_MK_MASK_CONST(0xf) << MPE_MB_PARAM_REF_ID_SHIFT)
#define MPE_MB_PARAM_REF_ID_RANGE                       _MK_SHIFT_CONST(67):_MK_SHIFT_CONST(64)
#define MPE_MB_PARAM_REF_ID_ROW                 0

// Previous Frame type: 0 = Short Term, 1 = Long Term 
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_SHIFT                  _MK_SHIFT_CONST(68)
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_FIELD                  (_MK_MASK_CONST(0x1) << MPE_MB_PARAM_PREV_REF_FRAME_TYPE_SHIFT)
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_RANGE                  _MK_SHIFT_CONST(68):_MK_SHIFT_CONST(68)
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_ROW                    0
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_SHORT                  _MK_ENUM_CONST(0)
#define MPE_MB_PARAM_PREV_REF_FRAME_TYPE_LONG                   _MK_ENUM_CONST(1)

// MV0X_REF0 
#define MPE_MB_PARAM_MV0X_REF0_SHIFT                    _MK_SHIFT_CONST(256)
#define MPE_MB_PARAM_MV0X_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV0X_REF0_SHIFT)
#define MPE_MB_PARAM_MV0X_REF0_RANGE                    _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(256)
#define MPE_MB_PARAM_MV0X_REF0_ROW                      0

// MV0Y_REF0 
#define MPE_MB_PARAM_MV0Y_REF0_SHIFT                    _MK_SHIFT_CONST(272)
#define MPE_MB_PARAM_MV0Y_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV0Y_REF0_SHIFT)
#define MPE_MB_PARAM_MV0Y_REF0_RANGE                    _MK_SHIFT_CONST(287):_MK_SHIFT_CONST(272)
#define MPE_MB_PARAM_MV0Y_REF0_ROW                      0

// MV1X_REF0 
#define MPE_MB_PARAM_MV1X_REF0_SHIFT                    _MK_SHIFT_CONST(288)
#define MPE_MB_PARAM_MV1X_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV1X_REF0_SHIFT)
#define MPE_MB_PARAM_MV1X_REF0_RANGE                    _MK_SHIFT_CONST(303):_MK_SHIFT_CONST(288)
#define MPE_MB_PARAM_MV1X_REF0_ROW                      0

// MV1Y_REF0 
#define MPE_MB_PARAM_MV1Y_REF0_SHIFT                    _MK_SHIFT_CONST(304)
#define MPE_MB_PARAM_MV1Y_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV1Y_REF0_SHIFT)
#define MPE_MB_PARAM_MV1Y_REF0_RANGE                    _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(304)
#define MPE_MB_PARAM_MV1Y_REF0_ROW                      0

// MV2X_REF0 
#define MPE_MB_PARAM_MV2X_REF0_SHIFT                    _MK_SHIFT_CONST(320)
#define MPE_MB_PARAM_MV2X_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV2X_REF0_SHIFT)
#define MPE_MB_PARAM_MV2X_REF0_RANGE                    _MK_SHIFT_CONST(335):_MK_SHIFT_CONST(320)
#define MPE_MB_PARAM_MV2X_REF0_ROW                      0

// MV2Y_REF0 
#define MPE_MB_PARAM_MV2Y_REF0_SHIFT                    _MK_SHIFT_CONST(336)
#define MPE_MB_PARAM_MV2Y_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV2Y_REF0_SHIFT)
#define MPE_MB_PARAM_MV2Y_REF0_RANGE                    _MK_SHIFT_CONST(351):_MK_SHIFT_CONST(336)
#define MPE_MB_PARAM_MV2Y_REF0_ROW                      0

// MV3X_REF0 
#define MPE_MB_PARAM_MV3X_REF0_SHIFT                    _MK_SHIFT_CONST(352)
#define MPE_MB_PARAM_MV3X_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV3X_REF0_SHIFT)
#define MPE_MB_PARAM_MV3X_REF0_RANGE                    _MK_SHIFT_CONST(367):_MK_SHIFT_CONST(352)
#define MPE_MB_PARAM_MV3X_REF0_ROW                      0

// MV3Y_REF0 
#define MPE_MB_PARAM_MV3Y_REF0_SHIFT                    _MK_SHIFT_CONST(368)
#define MPE_MB_PARAM_MV3Y_REF0_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV3Y_REF0_SHIFT)
#define MPE_MB_PARAM_MV3Y_REF0_RANGE                    _MK_SHIFT_CONST(383):_MK_SHIFT_CONST(368)
#define MPE_MB_PARAM_MV3Y_REF0_ROW                      0

// MV0X_REF1 
#define MPE_MB_PARAM_MV0X_REF1_SHIFT                    _MK_SHIFT_CONST(384)
#define MPE_MB_PARAM_MV0X_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV0X_REF1_SHIFT)
#define MPE_MB_PARAM_MV0X_REF1_RANGE                    _MK_SHIFT_CONST(399):_MK_SHIFT_CONST(384)
#define MPE_MB_PARAM_MV0X_REF1_ROW                      0

// MV0Y_REF1 
#define MPE_MB_PARAM_MV0Y_REF1_SHIFT                    _MK_SHIFT_CONST(400)
#define MPE_MB_PARAM_MV0Y_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV0Y_REF1_SHIFT)
#define MPE_MB_PARAM_MV0Y_REF1_RANGE                    _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(400)
#define MPE_MB_PARAM_MV0Y_REF1_ROW                      0

// MV1X_REF1 
#define MPE_MB_PARAM_MV1X_REF1_SHIFT                    _MK_SHIFT_CONST(416)
#define MPE_MB_PARAM_MV1X_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV1X_REF1_SHIFT)
#define MPE_MB_PARAM_MV1X_REF1_RANGE                    _MK_SHIFT_CONST(431):_MK_SHIFT_CONST(416)
#define MPE_MB_PARAM_MV1X_REF1_ROW                      0

// MV1Y_REF1 
#define MPE_MB_PARAM_MV1Y_REF1_SHIFT                    _MK_SHIFT_CONST(432)
#define MPE_MB_PARAM_MV1Y_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV1Y_REF1_SHIFT)
#define MPE_MB_PARAM_MV1Y_REF1_RANGE                    _MK_SHIFT_CONST(447):_MK_SHIFT_CONST(432)
#define MPE_MB_PARAM_MV1Y_REF1_ROW                      0

// MV2X_REF1 
#define MPE_MB_PARAM_MV2X_REF1_SHIFT                    _MK_SHIFT_CONST(448)
#define MPE_MB_PARAM_MV2X_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV2X_REF1_SHIFT)
#define MPE_MB_PARAM_MV2X_REF1_RANGE                    _MK_SHIFT_CONST(463):_MK_SHIFT_CONST(448)
#define MPE_MB_PARAM_MV2X_REF1_ROW                      0

// MV2Y_REF1 
#define MPE_MB_PARAM_MV2Y_REF1_SHIFT                    _MK_SHIFT_CONST(464)
#define MPE_MB_PARAM_MV2Y_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV2Y_REF1_SHIFT)
#define MPE_MB_PARAM_MV2Y_REF1_RANGE                    _MK_SHIFT_CONST(479):_MK_SHIFT_CONST(464)
#define MPE_MB_PARAM_MV2Y_REF1_ROW                      0

// MV3X_REF1 
#define MPE_MB_PARAM_MV3X_REF1_SHIFT                    _MK_SHIFT_CONST(480)
#define MPE_MB_PARAM_MV3X_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV3X_REF1_SHIFT)
#define MPE_MB_PARAM_MV3X_REF1_RANGE                    _MK_SHIFT_CONST(495):_MK_SHIFT_CONST(480)
#define MPE_MB_PARAM_MV3X_REF1_ROW                      0

// MV3Y_REF1 
#define MPE_MB_PARAM_MV3Y_REF1_SHIFT                    _MK_SHIFT_CONST(496)
#define MPE_MB_PARAM_MV3Y_REF1_FIELD                    (_MK_MASK_CONST(0xffff) << MPE_MB_PARAM_MV3Y_REF1_SHIFT)
#define MPE_MB_PARAM_MV3Y_REF1_RANGE                    _MK_SHIFT_CONST(511):_MK_SHIFT_CONST(496)
#define MPE_MB_PARAM_MV3Y_REF1_ROW                      0


// Packet MPE_PRED_PARAM
#define MPE_PRED_PARAM_SIZE 2048

// Predicted Luma Pixels
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row0 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row1 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row2 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row3 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row4 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row5 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row6 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row7 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row8 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row9 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row10 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row11 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row12 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row13 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row14 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
// Row15 Pixels {15, 14, 13, ... 0} 
// {127:120,119:112,111:104,103:96,95:88,87:80,79:72,71:64,63:56,55:48,47:40,39:32,31:24,23:16,15:8,7:0}
#define MPE_PRED_PARAM_LUMA_SHIFT                       _MK_SHIFT_CONST(0)
#define MPE_PRED_PARAM_LUMA_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_PRED_PARAM_LUMA_SHIFT)
#define MPE_PRED_PARAM_LUMA_RANGE                       _MK_SHIFT_CONST(2047):_MK_SHIFT_CONST(0)
#define MPE_PRED_PARAM_LUMA_ROW                 0


// Packet MPEC2MPEA_PARAM
#define MPEC2MPEA_PARAM_SIZE 28

// Frame bit length in bits 
#define MPEC2MPEA_PARAM_FRAME_BIT_LEN_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEC2MPEA_PARAM_FRAME_BIT_LEN_FIELD                     (_MK_MASK_CONST(0x3ffff) << MPEC2MPEA_PARAM_FRAME_BIT_LEN_SHIFT)
#define MPEC2MPEA_PARAM_FRAME_BIT_LEN_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(0)
#define MPEC2MPEA_PARAM_FRAME_BIT_LEN_ROW                       0

// DMA overflow 
#define MPEC2MPEA_PARAM_DMA_OVERFLOW_SHIFT                      _MK_SHIFT_CONST(18)
#define MPEC2MPEA_PARAM_DMA_OVERFLOW_FIELD                      (_MK_MASK_CONST(0x1) << MPEC2MPEA_PARAM_DMA_OVERFLOW_SHIFT)
#define MPEC2MPEA_PARAM_DMA_OVERFLOW_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MPEC2MPEA_PARAM_DMA_OVERFLOW_ROW                        0

// Skip next frame if the DMA buffers exceed predefined thresholds 
#define MPEC2MPEA_PARAM_SKIP_NEXT_FRAME_SHIFT                   _MK_SHIFT_CONST(19)
#define MPEC2MPEA_PARAM_SKIP_NEXT_FRAME_FIELD                   (_MK_MASK_CONST(0x1) << MPEC2MPEA_PARAM_SKIP_NEXT_FRAME_SHIFT)
#define MPEC2MPEA_PARAM_SKIP_NEXT_FRAME_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MPEC2MPEA_PARAM_SKIP_NEXT_FRAME_ROW                     0

// Qp of the last MB of the frame
#define MPEC2MPEA_PARAM_QP_SHIFT                        _MK_SHIFT_CONST(20)
#define MPEC2MPEA_PARAM_QP_FIELD                        (_MK_MASK_CONST(0x3f) << MPEC2MPEA_PARAM_QP_SHIFT)
#define MPEC2MPEA_PARAM_QP_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(20)
#define MPEC2MPEA_PARAM_QP_ROW                  0

// Frame is done
#define MPEC2MPEA_PARAM_FRAME_DONE_SHIFT                        _MK_SHIFT_CONST(26)
#define MPEC2MPEA_PARAM_FRAME_DONE_FIELD                        (_MK_MASK_CONST(0x1) << MPEC2MPEA_PARAM_FRAME_DONE_SHIFT)
#define MPEC2MPEA_PARAM_FRAME_DONE_RANGE                        _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MPEC2MPEA_PARAM_FRAME_DONE_ROW                  0

// Row Done
#define MPEC2MPEA_PARAM_ROW_DONE_SHIFT                  _MK_SHIFT_CONST(27)
#define MPEC2MPEA_PARAM_ROW_DONE_FIELD                  (_MK_MASK_CONST(0x1) << MPEC2MPEA_PARAM_ROW_DONE_SHIFT)
#define MPEC2MPEA_PARAM_ROW_DONE_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MPEC2MPEA_PARAM_ROW_DONE_ROW                    0

// Packet definition for frame parameter section in normal mode (no MPEA bypass)

// Packet MPE_FRAME_PARAM_NORMAL
#define MPE_FRAME_PARAM_NORMAL_SIZE 1152

// 
#define MPE_FRAME_PARAM_NORMAL_VOL_CTRL_SHIFT                   _MK_SHIFT_CONST(0)
#define MPE_FRAME_PARAM_NORMAL_VOL_CTRL_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_VOL_CTRL_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_VOL_CTRL_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MPE_FRAME_PARAM_NORMAL_VOL_CTRL_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_WIDTH_HEIGHT_SHIFT                       _MK_SHIFT_CONST(32)
#define MPE_FRAME_PARAM_NORMAL_WIDTH_HEIGHT_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_WIDTH_HEIGHT_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_WIDTH_HEIGHT_RANGE                       _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define MPE_FRAME_PARAM_NORMAL_WIDTH_HEIGHT_ROW                 0

// 
#define MPE_FRAME_PARAM_NORMAL_REF_Y_ADDR_SHIFT                 _MK_SHIFT_CONST(64)
#define MPE_FRAME_PARAM_NORMAL_REF_Y_ADDR_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_REF_Y_ADDR_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_REF_Y_ADDR_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define MPE_FRAME_PARAM_NORMAL_REF_Y_ADDR_ROW                   0

// 
#define MPE_FRAME_PARAM_NORMAL_REF_U_ADDR_SHIFT                 _MK_SHIFT_CONST(96)
#define MPE_FRAME_PARAM_NORMAL_REF_U_ADDR_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_REF_U_ADDR_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_REF_U_ADDR_RANGE                 _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define MPE_FRAME_PARAM_NORMAL_REF_U_ADDR_ROW                   0

// 
#define MPE_FRAME_PARAM_NORMAL_REF_V_ADDR_SHIFT                 _MK_SHIFT_CONST(128)
#define MPE_FRAME_PARAM_NORMAL_REF_V_ADDR_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_REF_V_ADDR_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_REF_V_ADDR_RANGE                 _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define MPE_FRAME_PARAM_NORMAL_REF_V_ADDR_ROW                   0

// 
#define MPE_FRAME_PARAM_NORMAL_REF_STRIDE_SHIFT                 _MK_SHIFT_CONST(160)
#define MPE_FRAME_PARAM_NORMAL_REF_STRIDE_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_REF_STRIDE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_REF_STRIDE_RANGE                 _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define MPE_FRAME_PARAM_NORMAL_REF_STRIDE_ROW                   0

// 
#define MPE_FRAME_PARAM_NORMAL_REF_BUFFER_LEN_SHIFT                     _MK_SHIFT_CONST(192)
#define MPE_FRAME_PARAM_NORMAL_REF_BUFFER_LEN_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_REF_BUFFER_LEN_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_REF_BUFFER_LEN_RANGE                     _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define MPE_FRAME_PARAM_NORMAL_REF_BUFFER_LEN_ROW                       0

// 
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_CHROMA_SHIFT                   _MK_SHIFT_CONST(224)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_CHROMA_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB_OFFSET_CHROMA_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_CHROMA_RANGE                   _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_CHROMA_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_LUMA_SHIFT                     _MK_SHIFT_CONST(256)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_LUMA_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB_OFFSET_LUMA_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_LUMA_RANGE                     _MK_SHIFT_CONST(287):_MK_SHIFT_CONST(256)
#define MPE_FRAME_PARAM_NORMAL_IB_OFFSET_LUMA_ROW                       0

// 
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_CHROMA_SHIFT                     _MK_SHIFT_CONST(288)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_CHROMA_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_CHROMA_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_CHROMA_RANGE                     _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(288)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_CHROMA_ROW                       0

// 
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_LUMA_SHIFT                       _MK_SHIFT_CONST(320)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_LUMA_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_LUMA_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_LUMA_RANGE                       _MK_SHIFT_CONST(351):_MK_SHIFT_CONST(320)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_OFFSET_LUMA_ROW                 0

// 
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_V_SIZE_SHIFT                    _MK_SHIFT_CONST(352)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_V_SIZE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_FIRST_IB_V_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_V_SIZE_RANGE                    _MK_SHIFT_CONST(383):_MK_SHIFT_CONST(352)
#define MPE_FRAME_PARAM_NORMAL_FIRST_IB_V_SIZE_ROW                      0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_Y_SHIFT                   _MK_SHIFT_CONST(384)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_Y_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_Y_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_Y_RANGE                   _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(384)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_Y_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_U_SHIFT                   _MK_SHIFT_CONST(416)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_U_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_U_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_U_RANGE                   _MK_SHIFT_CONST(447):_MK_SHIFT_CONST(416)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_U_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_V_SHIFT                   _MK_SHIFT_CONST(448)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_V_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_V_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_V_RANGE                   _MK_SHIFT_CONST(479):_MK_SHIFT_CONST(448)
#define MPE_FRAME_PARAM_NORMAL_IB0_START_ADDR_V_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_SIZE_SHIFT                   _MK_SHIFT_CONST(480)
#define MPE_FRAME_PARAM_NORMAL_IB0_SIZE_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_SIZE_RANGE                   _MK_SHIFT_CONST(511):_MK_SHIFT_CONST(480)
#define MPE_FRAME_PARAM_NORMAL_IB0_SIZE_ROW                     0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_LINE_STRIDE_SHIFT                    _MK_SHIFT_CONST(512)
#define MPE_FRAME_PARAM_NORMAL_IB0_LINE_STRIDE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_LINE_STRIDE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_LINE_STRIDE_RANGE                    _MK_SHIFT_CONST(543):_MK_SHIFT_CONST(512)
#define MPE_FRAME_PARAM_NORMAL_IB0_LINE_STRIDE_ROW                      0

// 
#define MPE_FRAME_PARAM_NORMAL_IB0_BUFFER_STRIDE_LUMA_SHIFT                     _MK_SHIFT_CONST(544)
#define MPE_FRAME_PARAM_NORMAL_IB0_BUFFER_STRIDE_LUMA_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_IB0_BUFFER_STRIDE_LUMA_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_IB0_BUFFER_STRIDE_LUMA_RANGE                     _MK_SHIFT_CONST(575):_MK_SHIFT_CONST(544)
#define MPE_FRAME_PARAM_NORMAL_IB0_BUFFER_STRIDE_LUMA_ROW                       0

// Grey scale encode
#define MPE_FRAME_PARAM_NORMAL_FRAME_CTRL_SHIFT                 _MK_SHIFT_CONST(576)
#define MPE_FRAME_PARAM_NORMAL_FRAME_CTRL_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_FRAME_CTRL_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_FRAME_CTRL_RANGE                 _MK_SHIFT_CONST(607):_MK_SHIFT_CONST(576)
#define MPE_FRAME_PARAM_NORMAL_FRAME_CTRL_ROW                   0

// Rate Control 
#define MPE_FRAME_PARAM_NORMAL_I_RATE_CTRL_SHIFT                        _MK_SHIFT_CONST(608)
#define MPE_FRAME_PARAM_NORMAL_I_RATE_CTRL_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_I_RATE_CTRL_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_I_RATE_CTRL_RANGE                        _MK_SHIFT_CONST(639):_MK_SHIFT_CONST(608)
#define MPE_FRAME_PARAM_NORMAL_I_RATE_CTRL_ROW                  0

//      
#define MPE_FRAME_PARAM_NORMAL_P_RATE_CTRL_SHIFT                        _MK_SHIFT_CONST(640)
#define MPE_FRAME_PARAM_NORMAL_P_RATE_CTRL_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_P_RATE_CTRL_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_P_RATE_CTRL_RANGE                        _MK_SHIFT_CONST(671):_MK_SHIFT_CONST(640)
#define MPE_FRAME_PARAM_NORMAL_P_RATE_CTRL_ROW                  0

//      
#define MPE_FRAME_PARAM_NORMAL_OUTPUT_BUFFER_INFO_SHIFT                 _MK_SHIFT_CONST(672)
#define MPE_FRAME_PARAM_NORMAL_OUTPUT_BUFFER_INFO_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_OUTPUT_BUFFER_INFO_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_OUTPUT_BUFFER_INFO_RANGE                 _MK_SHIFT_CONST(703):_MK_SHIFT_CONST(672)
#define MPE_FRAME_PARAM_NORMAL_OUTPUT_BUFFER_INFO_ROW                   0

//      
#define MPE_FRAME_PARAM_NORMAL_MIN_FRAME_SIZE_SHIFT                     _MK_SHIFT_CONST(704)
#define MPE_FRAME_PARAM_NORMAL_MIN_FRAME_SIZE_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MIN_FRAME_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MIN_FRAME_SIZE_RANGE                     _MK_SHIFT_CONST(735):_MK_SHIFT_CONST(704)
#define MPE_FRAME_PARAM_NORMAL_MIN_FRAME_SIZE_ROW                       0

//      
#define MPE_FRAME_PARAM_NORMAL_SUGGESTED_FRAME_SIZE_SHIFT                       _MK_SHIFT_CONST(736)
#define MPE_FRAME_PARAM_NORMAL_SUGGESTED_FRAME_SIZE_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_SUGGESTED_FRAME_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_SUGGESTED_FRAME_SIZE_RANGE                       _MK_SHIFT_CONST(767):_MK_SHIFT_CONST(736)
#define MPE_FRAME_PARAM_NORMAL_SUGGESTED_FRAME_SIZE_ROW                 0

//      
#define MPE_FRAME_PARAM_NORMAL_TARGET_BUFFER_SIZE_SHIFT                 _MK_SHIFT_CONST(768)
#define MPE_FRAME_PARAM_NORMAL_TARGET_BUFFER_SIZE_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_TARGET_BUFFER_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_TARGET_BUFFER_SIZE_RANGE                 _MK_SHIFT_CONST(799):_MK_SHIFT_CONST(768)
#define MPE_FRAME_PARAM_NORMAL_TARGET_BUFFER_SIZE_ROW                   0

//      
#define MPE_FRAME_PARAM_NORMAL_SKIP_THRESHOLD_SHIFT                     _MK_SHIFT_CONST(800)
#define MPE_FRAME_PARAM_NORMAL_SKIP_THRESHOLD_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_SKIP_THRESHOLD_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_SKIP_THRESHOLD_RANGE                     _MK_SHIFT_CONST(831):_MK_SHIFT_CONST(800)
#define MPE_FRAME_PARAM_NORMAL_SKIP_THRESHOLD_ROW                       0

//      
#define MPE_FRAME_PARAM_NORMAL_OVERFLOW_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(832)
#define MPE_FRAME_PARAM_NORMAL_OVERFLOW_THRESHOLD_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_OVERFLOW_THRESHOLD_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_OVERFLOW_THRESHOLD_RANGE                 _MK_SHIFT_CONST(863):_MK_SHIFT_CONST(832)
#define MPE_FRAME_PARAM_NORMAL_OVERFLOW_THRESHOLD_ROW                   0

// A to B Buffer        
#define MPE_FRAME_PARAM_NORMAL_MPE_PRED_BUF_AB_ADDR_SHIFT                       _MK_SHIFT_CONST(864)
#define MPE_FRAME_PARAM_NORMAL_MPE_PRED_BUF_AB_ADDR_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MPE_PRED_BUF_AB_ADDR_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MPE_PRED_BUF_AB_ADDR_RANGE                       _MK_SHIFT_CONST(895):_MK_SHIFT_CONST(864)
#define MPE_FRAME_PARAM_NORMAL_MPE_PRED_BUF_AB_ADDR_ROW                 0

// B to C Buffer        
#define MPE_FRAME_PARAM_NORMAL_MPE_PARAM_BUF_BC_ADDR_SHIFT                      _MK_SHIFT_CONST(896)
#define MPE_FRAME_PARAM_NORMAL_MPE_PARAM_BUF_BC_ADDR_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MPE_PARAM_BUF_BC_ADDR_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MPE_PARAM_BUF_BC_ADDR_RANGE                      _MK_SHIFT_CONST(927):_MK_SHIFT_CONST(896)
#define MPE_FRAME_PARAM_NORMAL_MPE_PARAM_BUF_BC_ADDR_ROW                        0

//      
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_AB_SIZE_SHIFT                    _MK_SHIFT_CONST(928)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_AB_SIZE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MPE_BUF_AB_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_AB_SIZE_RANGE                    _MK_SHIFT_CONST(959):_MK_SHIFT_CONST(928)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_AB_SIZE_ROW                      0

//      
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_BC_SIZE_SHIFT                    _MK_SHIFT_CONST(960)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_BC_SIZE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MPE_BUF_BC_SIZE_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_BC_SIZE_RANGE                    _MK_SHIFT_CONST(991):_MK_SHIFT_CONST(960)
#define MPE_FRAME_PARAM_NORMAL_MPE_BUF_BC_SIZE_ROW                      0

//      
#define MPE_FRAME_PARAM_NORMAL_SLICE_PARAMS_SHIFT                       _MK_SHIFT_CONST(992)
#define MPE_FRAME_PARAM_NORMAL_SLICE_PARAMS_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_SLICE_PARAMS_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_SLICE_PARAMS_RANGE                       _MK_SHIFT_CONST(1023):_MK_SHIFT_CONST(992)
#define MPE_FRAME_PARAM_NORMAL_SLICE_PARAMS_ROW                 0

//      
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_A_SHIFT                 _MK_SHIFT_CONST(1024)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_A_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_A_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_A_RANGE                 _MK_SHIFT_CONST(1055):_MK_SHIFT_CONST(1024)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_A_ROW                   0

//      
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_B_SHIFT                 _MK_SHIFT_CONST(1056)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_B_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_B_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_B_RANGE                 _MK_SHIFT_CONST(1087):_MK_SHIFT_CONST(1056)
#define MPE_FRAME_PARAM_NORMAL_SLICE_MAP_OFFSET_B_ROW                   0

// Intra Pred Ctrl, SAD/SATD    
#define MPE_FRAME_PARAM_NORMAL_MOT_SEARCH_CTRL_SHIFT                    _MK_SHIFT_CONST(1088)
#define MPE_FRAME_PARAM_NORMAL_MOT_SEARCH_CTRL_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_MOT_SEARCH_CTRL_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_MOT_SEARCH_CTRL_RANGE                    _MK_SHIFT_CONST(1119):_MK_SHIFT_CONST(1088)
#define MPE_FRAME_PARAM_NORMAL_MOT_SEARCH_CTRL_ROW                      0

//      
#define MPE_FRAME_PARAM_NORMAL_PIC_PARAMETERS_SHIFT                     _MK_SHIFT_CONST(1120)
#define MPE_FRAME_PARAM_NORMAL_PIC_PARAMETERS_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_NORMAL_PIC_PARAMETERS_SHIFT)
#define MPE_FRAME_PARAM_NORMAL_PIC_PARAMETERS_RANGE                     _MK_SHIFT_CONST(1151):_MK_SHIFT_CONST(1120)
#define MPE_FRAME_PARAM_NORMAL_PIC_PARAMETERS_ROW                       0

// Packet definition for frame parameter section in MPEA bypass mode 

// Packet MPE_FRAME_PARAM_MPEA_BYPASS
#define MPE_FRAME_PARAM_MPEA_BYPASS_SIZE 1152

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_VOL_CTRL_SHIFT                      _MK_SHIFT_CONST(0)
#define MPE_FRAME_PARAM_MPEA_BYPASS_VOL_CTRL_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_VOL_CTRL_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_VOL_CTRL_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MPE_FRAME_PARAM_MPEA_BYPASS_VOL_CTRL_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_WIDTH_HEIGHT_SHIFT                  _MK_SHIFT_CONST(32)
#define MPE_FRAME_PARAM_MPEA_BYPASS_WIDTH_HEIGHT_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_WIDTH_HEIGHT_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_WIDTH_HEIGHT_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define MPE_FRAME_PARAM_MPEA_BYPASS_WIDTH_HEIGHT_ROW                    0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_Y_ADDR_SHIFT                    _MK_SHIFT_CONST(64)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_Y_ADDR_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_REF_Y_ADDR_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_Y_ADDR_RANGE                    _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_Y_ADDR_ROW                      0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_U_ADDR_SHIFT                    _MK_SHIFT_CONST(96)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_U_ADDR_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_REF_U_ADDR_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_U_ADDR_RANGE                    _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_U_ADDR_ROW                      0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_V_ADDR_SHIFT                    _MK_SHIFT_CONST(128)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_V_ADDR_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_REF_V_ADDR_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_V_ADDR_RANGE                    _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_V_ADDR_ROW                      0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_STRIDE_SHIFT                    _MK_SHIFT_CONST(160)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_STRIDE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_REF_STRIDE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_STRIDE_RANGE                    _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_STRIDE_ROW                      0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_BUFFER_LEN_SHIFT                        _MK_SHIFT_CONST(192)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_BUFFER_LEN_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_REF_BUFFER_LEN_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_BUFFER_LEN_RANGE                        _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define MPE_FRAME_PARAM_MPEA_BYPASS_REF_BUFFER_LEN_ROW                  0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_CHROMA_SHIFT                      _MK_SHIFT_CONST(224)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_CHROMA_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_CHROMA_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_CHROMA_RANGE                      _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_CHROMA_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_LUMA_SHIFT                        _MK_SHIFT_CONST(256)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_LUMA_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_LUMA_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_LUMA_RANGE                        _MK_SHIFT_CONST(287):_MK_SHIFT_CONST(256)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB_OFFSET_LUMA_ROW                  0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_CHROMA_SHIFT                        _MK_SHIFT_CONST(288)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_CHROMA_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_CHROMA_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_CHROMA_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(288)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_CHROMA_ROW                  0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_LUMA_SHIFT                  _MK_SHIFT_CONST(320)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_LUMA_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_LUMA_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_LUMA_RANGE                  _MK_SHIFT_CONST(351):_MK_SHIFT_CONST(320)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_OFFSET_LUMA_ROW                    0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_V_SIZE_SHIFT                       _MK_SHIFT_CONST(352)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_V_SIZE_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_V_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_V_SIZE_RANGE                       _MK_SHIFT_CONST(383):_MK_SHIFT_CONST(352)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FIRST_IB_V_SIZE_ROW                 0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_Y_SHIFT                      _MK_SHIFT_CONST(384)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_Y_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_Y_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_Y_RANGE                      _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(384)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_Y_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_U_SHIFT                      _MK_SHIFT_CONST(416)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_U_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_U_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_U_RANGE                      _MK_SHIFT_CONST(447):_MK_SHIFT_CONST(416)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_U_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_V_SHIFT                      _MK_SHIFT_CONST(448)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_V_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_V_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_V_RANGE                      _MK_SHIFT_CONST(479):_MK_SHIFT_CONST(448)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_START_ADDR_V_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_SIZE_SHIFT                      _MK_SHIFT_CONST(480)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_SIZE_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_SIZE_RANGE                      _MK_SHIFT_CONST(511):_MK_SHIFT_CONST(480)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_SIZE_ROW                        0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_LINE_STRIDE_SHIFT                       _MK_SHIFT_CONST(512)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_LINE_STRIDE_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_LINE_STRIDE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_LINE_STRIDE_RANGE                       _MK_SHIFT_CONST(543):_MK_SHIFT_CONST(512)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_LINE_STRIDE_ROW                 0

// 
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_BUFFER_STRIDE_LUMA_SHIFT                        _MK_SHIFT_CONST(544)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_BUFFER_STRIDE_LUMA_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_IB0_BUFFER_STRIDE_LUMA_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_BUFFER_STRIDE_LUMA_RANGE                        _MK_SHIFT_CONST(575):_MK_SHIFT_CONST(544)
#define MPE_FRAME_PARAM_MPEA_BYPASS_IB0_BUFFER_STRIDE_LUMA_ROW                  0

// Grey scale encode
#define MPE_FRAME_PARAM_MPEA_BYPASS_FRAME_CTRL_SHIFT                    _MK_SHIFT_CONST(576)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FRAME_CTRL_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_FRAME_CTRL_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FRAME_CTRL_RANGE                    _MK_SHIFT_CONST(607):_MK_SHIFT_CONST(576)
#define MPE_FRAME_PARAM_MPEA_BYPASS_FRAME_CTRL_ROW                      0

// Rate Control 
#define MPE_FRAME_PARAM_MPEA_BYPASS_I_RATE_CTRL_SHIFT                   _MK_SHIFT_CONST(608)
#define MPE_FRAME_PARAM_MPEA_BYPASS_I_RATE_CTRL_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_I_RATE_CTRL_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_I_RATE_CTRL_RANGE                   _MK_SHIFT_CONST(639):_MK_SHIFT_CONST(608)
#define MPE_FRAME_PARAM_MPEA_BYPASS_I_RATE_CTRL_ROW                     0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_P_RATE_CTRL_SHIFT                   _MK_SHIFT_CONST(640)
#define MPE_FRAME_PARAM_MPEA_BYPASS_P_RATE_CTRL_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_P_RATE_CTRL_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_P_RATE_CTRL_RANGE                   _MK_SHIFT_CONST(671):_MK_SHIFT_CONST(640)
#define MPE_FRAME_PARAM_MPEA_BYPASS_P_RATE_CTRL_ROW                     0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_OUTPUT_BUFFER_INFO_SHIFT                    _MK_SHIFT_CONST(672)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OUTPUT_BUFFER_INFO_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_OUTPUT_BUFFER_INFO_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OUTPUT_BUFFER_INFO_RANGE                    _MK_SHIFT_CONST(703):_MK_SHIFT_CONST(672)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OUTPUT_BUFFER_INFO_ROW                      0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_MIN_FRAME_SIZE_SHIFT                        _MK_SHIFT_CONST(704)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MIN_FRAME_SIZE_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MIN_FRAME_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MIN_FRAME_SIZE_RANGE                        _MK_SHIFT_CONST(735):_MK_SHIFT_CONST(704)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MIN_FRAME_SIZE_ROW                  0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_SUGGESTED_FRAME_SIZE_SHIFT                  _MK_SHIFT_CONST(736)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SUGGESTED_FRAME_SIZE_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_SUGGESTED_FRAME_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SUGGESTED_FRAME_SIZE_RANGE                  _MK_SHIFT_CONST(767):_MK_SHIFT_CONST(736)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SUGGESTED_FRAME_SIZE_ROW                    0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_TARGET_BUFFER_SIZE_SHIFT                    _MK_SHIFT_CONST(768)
#define MPE_FRAME_PARAM_MPEA_BYPASS_TARGET_BUFFER_SIZE_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_TARGET_BUFFER_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_TARGET_BUFFER_SIZE_RANGE                    _MK_SHIFT_CONST(799):_MK_SHIFT_CONST(768)
#define MPE_FRAME_PARAM_MPEA_BYPASS_TARGET_BUFFER_SIZE_ROW                      0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_SKIP_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(800)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SKIP_THRESHOLD_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_SKIP_THRESHOLD_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SKIP_THRESHOLD_RANGE                        _MK_SHIFT_CONST(831):_MK_SHIFT_CONST(800)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SKIP_THRESHOLD_ROW                  0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_OVERFLOW_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(832)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OVERFLOW_THRESHOLD_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_OVERFLOW_THRESHOLD_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OVERFLOW_THRESHOLD_RANGE                    _MK_SHIFT_CONST(863):_MK_SHIFT_CONST(832)
#define MPE_FRAME_PARAM_MPEA_BYPASS_OVERFLOW_THRESHOLD_ROW                      0

// A to B Buffer        
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PRED_BUF_AB_ADDR_SHIFT                  _MK_SHIFT_CONST(864)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PRED_BUF_AB_ADDR_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PRED_BUF_AB_ADDR_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PRED_BUF_AB_ADDR_RANGE                  _MK_SHIFT_CONST(895):_MK_SHIFT_CONST(864)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PRED_BUF_AB_ADDR_ROW                    0

// B to C Buffer        
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PARAM_BUF_BC_ADDR_SHIFT                 _MK_SHIFT_CONST(896)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PARAM_BUF_BC_ADDR_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PARAM_BUF_BC_ADDR_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PARAM_BUF_BC_ADDR_RANGE                 _MK_SHIFT_CONST(927):_MK_SHIFT_CONST(896)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_PARAM_BUF_BC_ADDR_ROW                   0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_AB_SIZE_SHIFT                       _MK_SHIFT_CONST(928)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_AB_SIZE_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_AB_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_AB_SIZE_RANGE                       _MK_SHIFT_CONST(959):_MK_SHIFT_CONST(928)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_AB_SIZE_ROW                 0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_BC_SIZE_SHIFT                       _MK_SHIFT_CONST(960)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_BC_SIZE_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_BC_SIZE_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_BC_SIZE_RANGE                       _MK_SHIFT_CONST(991):_MK_SHIFT_CONST(960)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MPE_BUF_BC_SIZE_ROW                 0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_PARAMS_SHIFT                  _MK_SHIFT_CONST(992)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_PARAMS_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_PARAMS_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_PARAMS_RANGE                  _MK_SHIFT_CONST(1023):_MK_SHIFT_CONST(992)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_PARAMS_ROW                    0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_A_SHIFT                    _MK_SHIFT_CONST(1024)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_A_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_A_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_A_RANGE                    _MK_SHIFT_CONST(1055):_MK_SHIFT_CONST(1024)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_A_ROW                      0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_B_SHIFT                    _MK_SHIFT_CONST(1056)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_B_FIELD                    (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_B_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_B_RANGE                    _MK_SHIFT_CONST(1087):_MK_SHIFT_CONST(1056)
#define MPE_FRAME_PARAM_MPEA_BYPASS_SLICE_MAP_OFFSET_B_ROW                      0

// Intra Pred Ctrl, SAD/SATD    
#define MPE_FRAME_PARAM_MPEA_BYPASS_MOT_SEARCH_CTRL_SHIFT                       _MK_SHIFT_CONST(1088)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MOT_SEARCH_CTRL_FIELD                       (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_MOT_SEARCH_CTRL_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MOT_SEARCH_CTRL_RANGE                       _MK_SHIFT_CONST(1119):_MK_SHIFT_CONST(1088)
#define MPE_FRAME_PARAM_MPEA_BYPASS_MOT_SEARCH_CTRL_ROW                 0

//      
#define MPE_FRAME_PARAM_MPEA_BYPASS_PIC_PARAMETERS_SHIFT                        _MK_SHIFT_CONST(1120)
#define MPE_FRAME_PARAM_MPEA_BYPASS_PIC_PARAMETERS_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPE_FRAME_PARAM_MPEA_BYPASS_PIC_PARAMETERS_SHIFT)
#define MPE_FRAME_PARAM_MPEA_BYPASS_PIC_PARAMETERS_RANGE                        _MK_SHIFT_CONST(1151):_MK_SHIFT_CONST(1120)
#define MPE_FRAME_PARAM_MPEA_BYPASS_PIC_PARAMETERS_ROW                  0

// --------------------------------------------------------------------------
// Special Packets
// --------------------------------------------------------------------------
// Registers to be used by both MPEA and MPEC

// Packet MPEA2MPEC_SHARED_REGS
#define MPEA2MPEC_SHARED_REGS_SIZE 32

#define MPEA2MPEC_SHARED_REGS_WIDTH_HEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA2MPEC_SHARED_REGS_WIDTH_HEIGHT_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPEA2MPEC_SHARED_REGS_WIDTH_HEIGHT_SHIFT)
#define MPEA2MPEC_SHARED_REGS_WIDTH_HEIGHT_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MPEA2MPEC_SHARED_REGS_WIDTH_HEIGHT_ROW                  0

// Registers to be used by MPEC exclusively

// Packet MPEA2MPEC_EXCLUSIVE_REGS
#define MPEA2MPEC_EXCLUSIVE_REGS_SIZE 32

#define MPEA2MPEC_EXCLUSIVE_REGS_ACDC_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA2MPEC_EXCLUSIVE_REGS_ACDC_ADDR_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPEA2MPEC_EXCLUSIVE_REGS_ACDC_ADDR_SHIFT)
#define MPEA2MPEC_EXCLUSIVE_REGS_ACDC_ADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MPEA2MPEC_EXCLUSIVE_REGS_ACDC_ADDR_ROW                  0

// The following should be moved into armpe.spec once the arreggen is done in MPE RTL module instead of MPEA RTL
// module
// --------------------------------------------------------------------------
// MPEA Registers
// --------------------------------------------------------------------------
//#undef NV_MPE_CONTEXT_1
// Stream 0
// ---------------------------------------------------------------------------------------------
// 
// Copyright (c) 2007, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
//----------------------------------------------------------------------------------------------
// MPEG4/H264 Encoder register definition
// The MPEG4/H264 Encoder can perform Simple Profile MPEG4/H.263 and Baseline Profile H.264
// DCT-based coding of a input data frames and Motion Estimation/Compensation for P-frames
// (Predicted frames) as well as H.264 Intra-Prediction for H.264 and CA-VLC (Content Adaptive
// Variable Length Coding).
// Only YUV420 input data format with 8-bit per color component is supported.
//
// The input frame data are assumed to be stored in input buffer(s) in the memory in planar
// or semi-planar YUV420 format. The input buffers can be organized as two sets of ring buffer.
// Each set can consists of a number of buffers of same size. Each input buffer must store the
// data in YUV420 format therefore each buffer consists of a Y plane, and either separate
// U plane, and V plane (planar) or combined UV plane (semi-planar) where the size of the
// Y plane is 4 times the size of the U or V plane.
// The Y, U, V, or combined UV planes can be organized contiguously or scattered in separate
// area of the memory.
// Each frame can be stored as multiple buffers in the memory but each frame must start on a
// buffer boundary. Y plane must be stored as multiple of 16x16 macro blocks both horizontally
// and vertically. The input memory is restricted such that the macro blocks are aligned on
// 128-bit memory boundary so that blocks of data can be read efficiently.
// Similarly, U and V planes must be stored as multiple of 8x8 blocks both horizontally and
// and vertically. The input memory is restricted such that the blocks are aligned on 64-bit
// memory boundary so that the blocks of data can be read efficiently.
// When an input buffer is ready to be encoded, the MPEG4/H264 Encoder can be triggered to start
// or resume encoding. MPEG4/H264 encoder can be triggered to start/resume encoding by
// host.
//
// When a "new buffer" trigger is sent either by host, a start of frame
// indicator should be sent also to indicate whether the new input buffer contains the
// beginning of a a frame.
// 
// The MPEG4/H264 Encoder can be enabled by the host with the following sequence:
//  a. Enable MPEG4/H264 Encoder clock
//  b. Program parameters for MPEG4/H264 encoding in the MPEG4/H264 Encoder registers.
//  c. Enable MPEG4/H264 Encoder module by setting ME_ENABLE register bit to START.
// When MPEG4/H264 Encoder module is enabled it will wait for "New Buffer" commands to be
// issued either by the host (by writing into NEW_BUFFER register) 
// (by detecting the "New Buffer" pulse). At any time, only one source can trigger MPEG4/H264
// Encoder.
// After enabling MPEG4/H264 Encoder, the encoding process starts when "New Buffer" command is
// received with "Start of Frame" flag enabled.
// The ME_ENABLE register bit should be kept at START state when encoding multiple frames
// and then set to STOP when encoding the last frame. When encoding a single frame, ME_ENABLE
// register bit can be reset to STOP state immediately after setting ME_ENABLE to START.
// After ME_ENABLE is set to STOP, the MPEG4/H264 Encoder will continue encoding until the end
// of frame. After ME_ENABLE is set to START, if there is no "New Buffer" command with "Start
// of Frame" received, the MPEG4/H264 Encoder will continue to be enabled even after ME_ENABLE
// is set back to STOP. In this scenario, the MPEG4/H264 Encoder can be reset/disabled by
// disabling the MPEG4/H264 Encoder clock.
// A raise can be sent by the host .
// The processing stages are:
//  a. CKG - Clock Generator module that monitors the state of ME_ENABLE and generates
//     the enables for second-level clocks.
//  b. IMI - Input Memory Interface which consists of a 128-bit read/write. An arbiter to handle
//     several clients reading/writing
//  c. MEST - Motion Estimation module that processes on 16x16 blocks. It requests memory access
//     for Input Video Y component, it also caches the reference frame (3x3 windows for the
//     16x16 of the previous frame). SAD and MAD comparison makes decision of macroblock type
//     and motion vectors.
//  d. MCMP - Motion Compensation, take away the residue of the prediction. Both Y and UV
//     motion compensation.
//  e. FDCT - Forward DCT module that processes 8x8 block of input data and generates 64 DCT
//     coefficients in 32 clock cycles.
//  f. QRZ - Quantization, Rounding and Zig-zag that processes one DCT coefficient per clock
//     cycle in a pre-defined zig-zag ordering.
//  g. IPRED - Intra Prediction for INTRA macroblock only (for H264).
//  h. ACPRD - AC/DC prediction for INTRA macroblock only (for MPEG4).
//  i. ZRLE - Zigzag scan and Run-Length to get zeros run and level for non-zero quantized 
//     coefficients 
//  j. RECN - Reconstructed the frame for next frame reference
//  k. VLC - VLC coding the run length result
//  l. VLC DMA - Generate Link List in the Memory for VLC output
//  m. VLC DMAOUT - Pull out encoded packets data from memory and send to EBM.
//  n. RATECN - Rate Control, suggesting Qp for next Macroblock
//  o. EBM - Encoded Bitstream Manager that takes encoded packets from DMAOUT and write them
//     to memory.
// Buffer controls and other parameters that controls the MPEG encoder operation are programmed
// in 32-bit registers that can be written/read from host register interface.
// 
// When input source comes from host, data must be stored in input buffer set in memory and
// this module supports one buffer set: input buffer set 0. In the future more input buffer
// sets may be supported.
// Each input buffer set consists of a programmable number of buffers (from 1 to 255 for input
// buffer set 0 and 0 to 255 for subsequent input buffer set if there is any). Each input buffer
// consists of a programmable number of macro block rows (from 1 to 256)) and a programmable
// number of macro blocks per macro block row.
// Data in the input buffer must be stored in YUV420 planar/semi-planar format therefore
// each input buffer set consists of a set for Y, U, V planes or Y, UV planes.
// Also in this format, input data must be arranged in multiple of macro blocks horizontally
// and in multiple of macro block rows vertically.
// Each macro block consists of four (2x2) Y blocks, one U block, and one V block and each
// Y/U/V block consists of 8x8 (64) bytes.
// Y buffer must be aligned to macro block (16-byte) boundary in the memory. U and V buffers
// must be aligned to to block (16-byte) boundary in the memory. If memory tiling is enabled
// all blocks must be aligned to 64-byte boundary in memory.
// Buffers in the same input buffer set must have the same size horizontally and vertically.
// Input buffer horizontal size is determined by the horizontal scan size (WIDTH).
// Input buffer chroma line stride determines the distance between vertically adjacent pixels
// in the U and V buffers and this is restricted to multiple of 16-bytes so that U and V block
// words are aligned in 16-byte boundary in the memory.
// Similarly, input buffer luma line stride determines the distance between verticall adjacent
// pixels in the Y buffers and this is restricted to multiple of 16-bytes so that Y block words
// are aligned in 16-byte boundary in the memory.
// Input buffer vertical size determines the number of macro block rows in each buffer in the
// buffer set.
// Input buffer chroma buffer stride determines the distance from start address of one chroma
// buffer to the start address of the next chroma buffer and this is restricted to multiple
// of 16-bytes so that U and V blocks are aligned to 16-byte boundary in the memory.
// Input buffer luma buffer stride determines the distance from start address of one luma
// buffer to the start address of the next luma buffer and this is restricted to multiple
// of 16-bytes so that Y blocks are aligned to 16-byte boundary in the memory.
//
// The VLC buffer consists of linked lists. Each linked-list corresponds to a DMA chunk.
// This buffer will be transferred and output via an Encoded Bitstream Manager logic and
//  written to memory.
// 
// ---------------------------------------------------------------------------------------------
// ---------------------------------------------------------------------------------------------
// Context save and restore.
// Note that this is P1 feature in AP15 so it is likely that the implementation is broken :-(
//
// Context of encoder can be saved at the end of the frame encoding after REG_WR_SAFE condition
//  is reached. Note however that at REG_WR_SAFE condition, part of VLC DMA that reads the
//  encoded data packets from VLC DMA buffer and transfer it to EBM may still have activities.
//  However, it is safe to change VLC DMA buffer context during REG_WR_SAFE condition. But it
//  is not safe to change EBM active buffer contexts until ENCODER_IDLE condition occurs.
//  Typically it should be possible to share EBM buffers with the new/next context so in this
//  case it is not necessary to flush EBM before saving encoder context and programming new
//  context. 
//  If it is necessary to reset EBM active context or to change EBM buffer size for the next
//  context then software must also wait for ENCODER_IDLE condition, which indicates that all
//  encoded data to be written by EBM.
// 
// For context saving, the following internal encoder state must also be saved:
// 1. Intra refresh RAM must be saved if intra refresh is enabled.
// 2. REF_BUFFER_IDX register.
// 3. REF_RD_MBROW  register.
// 4. REF_WR_MBROW register.
// 5. FRAME_INDEX register.
// 6. ENC_FRAME_NUM parameter in ENC_FRAME_NUM register.
// 7. FRAME_NUM_GOP and FRAME_NUM parameter in FRAME_NUM register.
// 8. IDR_PIC_ID register.
// 9. Rate Control RAM.
// 10. LOWER_BOUND register.
// 11. UPPER_BOUND register.
// 12. REMAINING_BITS register.
// 13. NUM_CODED_BU register.
// 14. PREVIOUS_QP register.
// 15. NUM_P_PICTURE register.
// 16. QP_SUM register.
// 17. TOTAL_ENERGY register.
// 18. A1_VALUE register.
// 19. LENGTH_OF_STREAM register.
// 20. BUFFER_FULL_READ register.
// 21. CODED_FRAMES register.
// 22. P_AVE_HEADER_BITS_A register.
// 23. P_AVE_HEADER_BITS_B register.
// 24. PREV_FRAME_MAD register.
// 25. TOTAL_QP_FOR_P_PICTURE register.
// 26. CONTEXT_SAVE_MISC register.
// 27. LENGTH_OF_MOTION_MODE register.
// 28. TARGET_BUFFER_LEVEL register.
// 29. DELTA_P register.
// 30. LENGTH_OF_STREAM_CBR register.
// ---------------------------------------------------------------------------------------------
//base MPE 0x000000;
// The following include is to add registers to control IB and REF surfaces address tiling.
// The registers are not inserted here but instead inserted at the point where 
//  ADD_TILE_MODE_REG_SPEC is specified.
// --------------------------------------------------------------------------
//
// Copyright (c) 2004-2005, NVIDIA Corp.
// All Rights Reserved.
//
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
//
// --------------------------------------------------------------------------
//
// Memory Controller Tiling definitions
//
//
//  To enable tiling for a buffer in your module you'll want to include
//  this spec file and then make use of either the ADD_TILE_MODE_REG_SPEC
//  or ADD_TILE_MODE_REG_FIELD_SPEC macro.
//
//  For the ADD_TILE_MODE_REG_SPEC macro, the regp arg is added to the
//  register name as a prefix to match the names of the other registers
//  for this buffer. The fldp is the field name prefix to make the name
//  unique so it works with arreggen generated reg blocks (e.g.):
//
//      // specify how addressing should occur for IB0 buffer
//      ADD_TILE_MODE_REG_SPEC(IB0, IB0);
//
//  There's also a REG_RW_SPEC version, if you need to specify a special
//  flag (e.g. rws for shadow, or rwt for trigger).
//  
//  For the ADD_TILE_MODE_REG_FIELD_SPEC macro, the fldp is the field
//  name prefix and bitpos arg describes the starting bit position for
//  this field within another register.
//
//  Like the register version, there's a REG_RW_FIELD_SPEC version if
//  you need to set explicit bits other than "rw".
//
//  Note: this requires having at least NV_MC_TILE_MODEWIDTH bits of
//  space available after bitpos (e.g.) in the register:
//
//      ADD_TILE_MODE_REG_FIELD_SPEC(REF, 16)   // This parameter specifies how addressing
//                                              // for the REF buffer should occur
//
// ---------------------------------------------------------------------------------------------
// Sync Point condition definition.
// Note that host interface supports sync point counters that may be incremented when certain
//  sync point conditions are met. Software would send command to MPE to increment the sync
//  point counter at the proper sync point condition(s) and with corresponding sync point
//  counter index for each condition. When the condition event occurs, the sync point counter
//  index is returned to host interface logic.
//  The host interface logic would then increments the appropriate sync point counter based
//  on the sync point counter index.  Software can use these sync point counters value to
//  to issue a "WAIT" command or to program such that interrupt is generated when sync point
//  counter is incremented.
// Software enables a sync point condition by writing into INCR_SYNCPT register and providing
//  the condition and the corresponding sync point counter index to be incremented when the
//  condition event occurs.
// MPE can deal with multiple sync point conditions in parallel. However for each unique sync
//  point condition to be monitored, only one pending sync point can be programmed.
//  If software issues more than one INCR_SYNCPT commands for the same sync point condition
//  without waiting for the sync point counters to be incremented then less number of sync
//  point index will be returned. This condition will also be recorded in INCR_SYNCPT_ERROR
//  register. One exception is OP_DONE sync point. The encoder hardware can queue up to 128
//  requests to increment at OP_DONE.
//
// Primary mode of operation for MPE will be with INPUT_SRC_SEL set to HOST.
// In this case, input buffer should be set to 1 frame per buffer to withstand host latencies.
// Three sync points should be used by host to control encoding operation:
// a. RD_DONE (End of Input Buffer) can be used to indicate to host that input buffer has been
//    consumed by encoder so that the module that generate the encoding source clip can refill
//    this buffer with the next input frame. This sync point condition is generated even if
//    encoder decides to drop/skip the corresponding input buffer for any reason. Frame
//    dropping may occur due to decision by rate control or frame pattern logic, or due to
//    input buffer arriving early and IB_FRAME_SKIP_MODE is set to SKIP.
// b. OP_DONE (Operation Done) can be used to keep tracks of execution of NEW_BUFFER commands.
//    This may be checked prior to each frame encoding to make sure that increment OP_DONE
//    requests do not overlow the internal hardware queue. More importantly this may be used
//    to keep track of end of encoding to know when EBM can be reset.
// c. REG_WR_SAFE (Safe to Write Registers) can be used by host to indicate when it is safe
//    to reprogram encoder context (especially non-shadow registers) except for EBM active
//    buffer context. This sync point condition is generated after previous frame encoding is
//    completed and previous encoded frame data has been written to VLC DMA buffer and its
//    reconstructed frame has been written to reference buffer and before next frame encoding
//    starts. Internally this is a level signal which may not be generated if the next frame
//    NEW_BUFFER command is issued while the current frame encoding is in progress.
//    If there is no change in encoder context for the next frame to be encoded, software may
//    choose not to check for REG_WR_SAFE sync point before issuing NEW_BUFFER command for the
//    next frame. This will allow encoder hardware to do frame skipping for early input frame
//    (IB_FRAME_SKIP_MODE set to SKIP).
//    This sync point MUST not be checked if the next NEW_BUFFER command does not start a new
//    frame.
//
// The encoded output of encoder must typically be processed by host to be either transmitted
//  or stored. Host must read the chunk headers in memory in order to process the encoded
//  bitstream, therefore an interrupt should be used.  EBM End of Frame interrupt should be
//  used typically. However there maybe cases where a large encoded frame is generated that
//  spans over multiple EBM buffers. In this case, EBM End of Buffer interrupt can also be
//  used in addition to EBM End of Frame to distribute load on host and prevent VLC DMA buffer
//  overflow due to unavailable EBM buffer. Continuous sync points for EBM End of Frame and
//  EBM End of Buffer are provided since the use of sync point to generate interrupts is
//  recommended for a more uniform interrupt handling in the Resource Manager (RM) software.
//  Note however that using sync point to generate interrupts will tie up sync point counter.
//  Note that EBM has no knowledge of skipped buffer/frame so if a buffer is skipped/frame,
//  there will be no corresponding EBM End of Frame interrupt generated. Host must not expect
//  a 1-to-1 correspondence between NEW_BUFFER commands issued and EBM End of Interrupts.
// 
// At the end of stream encoding if encoder is to be shut down, due to the fact that the last
//  frame(s) may be skipped, it maybe necessary to know whether encoding pipeline and VLC DMA
//  buffers have been completely flushed and written to EBM buffers. When encoding from host,
//  OP_DONE sync point counters may be used to get this status. Typically the command to 
//  increment at ENCODER_IDLE sync point should be issued
//  after setting ME_ENABLE to STOP.
//
// During encoding, host need to periodically send feedback to the encoder rate control on
//  the status of virtual output buffer fullness. The virtual output buffer may be the EBM
//  buffer or another buffer which is used for bitstream transmission or storage.
//  This is done by writing into BUFFER_FULL and REPORTED_FRAME registers.
//  There may also be other rate control specific direction that host may want to do
//  (such as forcing I_frame) in CYA mode if internal rate control needs extra help from host.
//  One way is to synchronize this feedback mechanism with issuance of the next NEW_BUFFER
//  command. However if host is "looking ahead", i.e. encoder commands are prepared by host
//  not for the next frame but for the one after, this may introduce additional frame delay
//  on encoder receiving this feedback and may affect rate control performance even though
//  the rate control is designed to withstand multiple frame latencies.
//  A better way to send this information is to use the shadow register mechanism. Note that
//  not all encoder registers are shadowed.
//  
// Typical programming sequence during normal encoding from host may look like:
// a. Enable MPE clock.
// b. Set ME_ENABLE=START and program static registers such as memory client interface
//    parameters and set up interrupts for EBM end of frame/buffer.
// c. If starting a new frame, send increment at REG_WR_SAFE and wait for the sync point
//    counter to be incremented, and then program new context for the next frame to be encoded.
//    This step may be skipped if there is no encoder context change for the next frame.
//    This step MUST not performed if not starting a new frame.
// d. Check sync point counter for OP_DONE and make sure there are not more than 128 pending
//    requests for increment at OP_DONE.
// e. Send new buffer (NEW_BUFFER) command.
// f. Send increment at RD_DONE (end of input buffer).
// g. Send increment at OP_DONE sync point.
// h. Wait for RD_DONE sync point counter increment (end of input buffer) to let encoding
//    source to re-use this buffer (this maybe in a separate s/w thread that controls the
//    encoding source?). For real-time camera encoding, this sync point should also be used for
//    host to decide if an input frame encoding should be skipped if encoder cannot encode the
//    current frame fast enough and to prevent overflow in source module (VI).
// i. Repeat step c to h if there is more input buffer to encode
// j. When there is no more input buffer to encode and encoder needs to be shut down or for
//    full context switch to a different sequence that requires a new set of EBM buffer,
//    wait for OP_DONE sync point counter to be incremented for the last request to increment
//    at OP_DONE.
// k. Set ME_ENABLE to STOP.
// l. Save encoder context if encoding is to be resumed at a later point. Note that
//    implementation of context save/restore may be incomplete in AP15 (this is P1 feature).
// m. Disable MPE clock if MPE is to be shut down or re-program MPE with a new context if
//    a new/different sequence encoding is to be started/resumed.
//
// The above sequence does not "look ahead" 1 frame but can be modified to look ahead for
//  better pipelining.
//
// ---------------------------------------------------------------------------------------------
#define NV_MPE_INCR_SYNCPT_NB_CONDS     7
// Number of sync point conditions.
// Sync point IMMEDIATE : No condition
// Immediate return of the sync point index.
// Sync point OP_DONE : Operation Done.
// This sync point condition is generated when all previously issued NEW_BUFFER commands
//  execution have been completed.
//  This indicates that the input buffers corresponding to the NEW_BUFFER commands have been
//  either skipped or encoded and encoded bitstream have been transferred from VLC DMA buffers
//  to EBM buffers.
//  In case that a frame is composed of multiple buffers and the number of buffers per frame
//  then requests for increment at OP_DONE sync point is queued internally for all buffers and
//  the corresponding sync point indices returned at the end of frames.
//  Also in case that a frame is skipped for any reason while previous frame is still being
//  encoded or before the previous frame output bitstream is completely written to EBM memory,
//  the requests for increment at OP_DONE is queued internally until previous frame encoding is
//  completed before the sync point indices are returned.
//  Note that input frames/buffers may be dropped for various reasons. Input frames may be
//  dropped by the encoder rate control or encoder frame pattern programming. Input frames may
//  also be dropped because input buffer comes too early and IB_FRAME_SKIP_MODE is set to SKIP.
//  Input buffers may also be dropped if they're beyond the current encoded frame size.
//  The encoder hardware is capable of queuing up to 128 requests for increment at OP_DONE.
//  The host software MUST not issue anymore NEW_BUFFER command if there are 128 requests
//  for OP_DONE pending. If there are 128 requests for OP_DONE pending then REG_WR_SAFE
//  condition will be deactivated.
//  So one way to ensure that NEW_BUFFER is not issued while there are 128 OP_DONE pending is
/// to check for REG_WR_SAFE condition before starting a new frame encoding. However in this
//  way, early frame skip cannot be done by encoder hardware and must be done by software.
//  A better way is to check for OP_DONE sync point counter state.
// When encoding input source is host, this sync point should be issued after every
//  NEW_BUFFER command and the corresponding sync point counter value may be used by host to
//  know when all NEW_BUFFER commands have been completed at the end of encoding so that
//  host knows when to reset EBM to release all unused active EBM buffers.
// Sync point RD_DONE : Read Done (End of Input Buffer).
// This sync point condition indicates that current input buffer has been read by encoder
//  hardware. This allow host or input source to re-use/overwrite this current input buffer.
//  Note that this does not mean that the current input buffer has been fully encoded; it just
//  means that encoder hardware no longer needs this input buffer. The condition is also met
//  and the sync point index returned to host if the input buffer is dropped by the encoder
//  rate control or encoder frame pattern. The sync point index is returned to host also when
//  an input buffer is skipped because it comes too early and IB_FRAME_SKIP_MODE is set to SKIP.
// When encoding input source is host, this sync point may be used by host to re-use the input
//  buffer and start generation of next input buffer from encoding source or reclaim this buffer
//  for other use. This sync point condition may also be used for host to decide on frame
//  skipping.
// Sync point REG_WR_SAFE : Safe to Write Registers.
// This sync point condition is generated when encoding of current frame encoding is done
//  and the next frame encoding has not started.  Note that this indicates that the
//  previous encoded frame data has been written to VLC DMA buffer and its reconstructed
//  frame data written to reference buffer. But this does not indicate that content of
//  VLC DMA buffer has been transferred to EBM buffer for the previous encoded frame.
//  If after the the current frame encoding, the next NEW_BUFFER command is already pending,
//  then this condition will NOT be met in between the two buffer/frame encoding.
//  If input frame is composed of more multiple input buffers then this condition will NOT
//  be generated in between input buffers in the middle of the frame encoding. This condition
//  can only be generated in between frames so this MUST NOT be checked to issue input buffers
//  in the middle of a frame in case the frame consists of multiple buffers.
// When encoding input source is host, this sync point may be used by host to re-program encoder
//  context (both shadowed and non-shadowed registers) and issue the next NEW_BUFFER command
//  to encode the next frame. However active EBM buffers programming MUST be preserved until
//  data transfer from VLC DMA buffer to EBM is completed.
//  If encoder non-shadowed registers do not need to be reprogrammed (encoder context remain the
//  same) for the next frame to be encoded, it is possible for host to issue the next NEW_BUFFER
//  command for the next frame without checking for this condition. This allow the use of
//  hardware early frame skip feature (IB_FRAME_SKIP_MODE is set to SKIP) to drop an input frame
//  if the input frame comes before the current frame encoding is completed. However software
//  must check that there are not too many pending increment at OP_DONE requests.
// Sync point ENCODER_IDLE : Encoder Idle.
// This sync point condition indicates that no encoding is in progress AND encoded data transfer
//  from VLC DMA buffer to EBM buffer is complete (no pending VLC DMA read and no pending EBM
//  buffer write). This is a point where it is safe to reprogram any encoder context including
//  EBM context.
// If encoding input source is host, this sync point is not needed and OP_DONE should be used
//  instead.
// Sync point XFER_DONE: Shadow Register Transfer completed.
// This should be used just before XFER in SHADOW_REG_EN is set to ENABLE to provide response to
//  host when the shadow registers have been transferred to working registers.
// Note that if this is issued after XFER in SHADOW_REG_EN is set to ENABLE, there is a slight
//  possibility that condition might be missed.
// This sync point is needed only if host is concern about updating shadow register more than
//  once in the same frame. The register shadowing will only retain the last programming if
//  shadow register is updated more than once in the same frame. This shadow register behavior
//  is acceptable for updating virtual output buffer fullness for rate control operation but
//  could be a problem for other shadow register programming that must take effect for at least
//  one frame.
// Sync point IB_SOF: Input Start of Frame.
// This sync point condition indicates that encoder starts encoding a new input frame.
//
// VOL and VOP Short Header Insertion
//
// In MPEG4 and H263 mode, MPE does not generate the complete decodable bitstream.  
//
// In MPEG4, the encode encodes VOP level and below.  Syntax above VOP, such as VOL are inserted
//  by the software at the beginning of the bitstream.
// In H263 mode, MPE provides all the encoded bits except the first 5 bytes (40bits) of 
//  video_palen_with_short_header.  That means software needs to insert the followings at the
//  beginning of each frame:
//      short_video_start_marker
//      temporal_reference
//      marker_bit
//      zero_bit
//      split_screen_indicator
//      document_camera_indicator
//      full_picture_freeze_release
//      source_format
//      picture_coding_type
//      four_reserved_zero_bits (only 1 bit is needed to insert by sw)
//  The rest of the video_plane_with_short_header are provided in the encoded bitsteam.
//      four_reserved_zero_bits  (remaining 3 bits)
//      vop_quant 
//      zero_bit
//      .....
//
//
//
// MinQp/MaxQp/InitQp/MaxQpRelieve for VBR (MPEG4 Rate Control)
// 
// MinQp/MaxQp/InitQp/MaxQpRelieve can be looked up based on BITS_PER_MB:
//
// If I-Frame is not inserted
//           BITS_PER_MB = bitrate/(framerate * MB width * MB height);
// else if I-Frame is inserted periodically
//           I_Frame_size_factor = 3 (I-Frame size factor compared to P-Frame)
//           IFPS = framerate/period_of_I_frame    ( No. of Periodic I_Frame per sec. ) 
//           effective_fps = framerate + (I_Frame_size_factor-1)*IFPS;
// 
//           BITS_PER_MB = bitrate/(effective_fps * MB width * MB height);
//
//  Depending on the frame resolution, look up and linear interpolate the MinQp/MaxQp from 
//    one of the following three sets of (QCIF, CIF/QVGA, VGA) tables. 
//   
//    *** QCIF ***
//    MinQp,  BITS_PER_MB
//        1, 351
//        2, 103
//        3,  70
//        4,  48
//        5,  39
//        6,  31
//        7,  26
//        8,  22
//        9,  20
//       10,  17
//       12,  14
//       14,  12
//       16,  10
//       18,   9
//       20,   8
//       24,   7
//       29,   6
//
// 
//    *** QCIF ***
//    MaxQp,  BITS_PER_MB
//        4, 338
//        6, 218
//        8, 159
//       10, 124
//       12, 102
//       14, 86
//       16, 76
//       18, 67
//       20, 61
//       22, 56
//       24, 52
//       26, 48
//       28, 45
//       29, 44
//       30, 43
//
//
//    ** CIF/QVGA ***
//    MinQp,  BITS_PER_MB
//        1, 327
//        2, 66
//        3, 44
//        4, 29
//        5, 24
//        6, 19
//        7, 16
//        8, 13
//        9, 12
//       10, 11
//       12, 9
//       14, 8
//       16, 7
//       19, 6
//       24, 5
//       31, 4
//
//
//    *** CIF/QVGA ***
//    MaxQp,  BITS_PER_MB
//        4, 239
//        6, 153
//        8, 112
//       10, 88
//       12, 73
//       14, 63
//       16, 56
//       18, 50
//       20, 46
//       22, 43
//       24, 40
//       26, 38
//       28, 36
//       30, 34
//
//
//    *** VGA ***
//    MinQp,  BITS_PER_MB
//        1, 114
//        2,  57
//        3,  28
//        4,  22
//
//
//    *** VGA ***
//    MaxQp,  BITS_PER_MB
//       12, 114
//       14,  57
//       16,  28
//       20,  22
//
//    *** 720P P-Frame ***
//    MinQp,  BITS_PER_MB
//        1, 9999
//        2,  91
//        3,  31
//        4,  17
//        5,  11
//        6,   7
//        7,   5
//        8,   4
//        9,   3
//       12,   2
//       24,   1
//
//    *** 720P P-Frame ***
//    MaxQp,  BITS_PER_MB
//       17,   5
//       20,   4
//       24,   3
//       31,   2
//
//    *** 720P I-Frame ***
//    MinQp   BITS_PER_MB
//        3,  62
//        4,  47
//        5,  37
//        6,  30
//        7,  25
//        8,  22
//        9,  19
//       10,  17
//       11,  16
//       13,  13
//       14,  12
//       17,  10
//       19,   9
//       22,   8
//       25,   7
//       31,   5
//
//    *** 720P I-Frame ***
//    MaxQp   BITS_PER_MB
//       17,  25
//       19,  22
//       25,  16
//       28,  14
//       31,  12
//
//    **** 1080P P-Frame ***
//    MinQp,  BITS_PER_MB
//        1, 9999
//        2, 167
//        3,  88
//        4,  51
//        5,  41
//        6,  32 
//        7,  28
//        8,  24
//        9,  22
//       10,  20
//       1l,  18
//       12,  17
//       13,  16
//       15,  15
//       17,  14
//       19,  13
//       23,  12
//       31,  11
// 
//    **** 1080P P-Frame ***
//    MaxQp,  BITS_PER_MB
//       15,  57
//       16,  53
//       17,  51
//       18,  48
//       19,  46
//       20,  44
//       21,  43
//       22,  41
//       23,  40
//       24,  38
//       25,  37
//       26,  36
//       27,  35
//       28,  34
//       31,  32
//
//    **** 1080P I-Frame ***
//    MinQp,  BITS_PER_MB
//        1,  9999 
//        2,  281
//        3,  158
//        4,  113
//        5,   90
//        6,   76
//        7,   67
//        8,   60
//        9,   55
//       10,   51
//       11,   47
//       12,   45
//       13,   42
//       14,   40
//       15,   39
//       16,   37
//       17,   36
//       18,   35
//       19,   34
//       20,   33
//       22,   32
//       23,   31
//       25,   30
//       30,   28
//
//    **** 1080P I-Frame ***
//    MaxQp,  BITS_PER_MB
//       15,   58
//       16,   55
//       17,   53
//       18,   51
//       19,   48
//       20,   47
//       21,   45
//       22,   43
//       23,   42
//       24,   41
//       25,   40
//       26,   38
//       27,   37
//       28,   36
//       29,   35
//       31,   34
//
//  Recommended InitQp/MaxQpRelieve value for VBR:
//     if (Num of MBs <= 396) { # Up to CIF
//         InitQP = 12;
//         MaxQpRelieve = 12;
//     } else if (Num of MBs <= 1650)  {
//         if (BITS_PER_MB >= 100)  {
//             InitQP = 10;
//             MaxQpRelieve = 6;
//         } else {
//             InitQp = 12;
//             MaxQpRelieve = 12;
//         }
//     }  else {    // 720P or 1080P
//         if (BITS_PER_MB >= 100)  {
//             MaxQpRelieve = 6;
//         } else {
//             MaxQpRelieve = 12;
//         }
//         InitQpI = (MaxQpI + MinQpI)/2;
//         InitQpP = (MaxQpP + MinQpP)/2;
//     }     
//
//
//
//  MinQp/InitQp recommendation for H264 Rate Control
//
//  double  L1,L2,L3,bpp;
//  double FrameRate;
//  int min_i_qp,max_i_qp,min_p_qp,max_p_qp;
//  FrameRate = (double)frameRate / (double)(skip + 1);
//  bpp = 1.0 * bitRate / (FrameRate * width*height);
//  if(width == 176) {
//            L1 = 0.1;
//            L2 = 0.3;
//            L3 = 0.6;
//  }
//  else if(width == 352) {
//            L1 = 0.2;
//            L2 = 0.6;
//            L3 = 1.2;
//  }
//  else {
//            L1 = 0.1*sqrt((1.0 * width*height)/(256 * 99.0));
//            L2 = 0.3*sqrt((1.0 * width*height)/(256 * 99.0));
//            L3 = 0.6*sqrt((1.0 * width*height)/(256 * 99.0));
//  }
//  if(bpp <= L1) {
//                  
//                    init_qp = 35;        
//                    min_i_qp = 25;
//  }
//  else if(bpp <=L2)
//  {
//                    init_qp = 25;        
//                    min_i_qp = 20;
//  }
//  else if(bpp <=L3) {
//                    init_qp = 20;        
//                    min_i_qp = 15;
//  }
//  else {
//                    init_qp = 10;
//                    min_i_qp = 5;
//  }
//  
//  max_i_qp = 51;
//  min_p_qp = 0;
//  max_p_qp = 51;
// The following include file defines the host registers including context switch and sync
//  point registers.
// Total of 8 registers are reserved although only 3 are currently defined.
// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 

// Register MPEA_INCR_SYNCPT_0  
#define MPEA_INCR_SYNCPT_0                      _MK_ADDR_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_SECURE                       0x0
#define MPEA_INCR_SYNCPT_0_WORD_COUNT                   0x1
#define MPEA_INCR_SYNCPT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define MPEA_INCR_SYNCPT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_INCR_SYNCPT_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
// Condition mapped from raise/wait
#define MPEA_INCR_SYNCPT_0_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_INCR_SYNCPT_0_COND_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_INCR_SYNCPT_0_COND_SHIFT)
#define MPEA_INCR_SYNCPT_0_COND_RANGE                   15:8
#define MPEA_INCR_SYNCPT_0_COND_WOFFSET                 0x0
#define MPEA_INCR_SYNCPT_0_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_COND_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_INCR_SYNCPT_0_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_COND_IMMEDIATE                       _MK_ENUM_CONST(0)
#define MPEA_INCR_SYNCPT_0_COND_OP_DONE                 _MK_ENUM_CONST(1)
#define MPEA_INCR_SYNCPT_0_COND_RD_DONE                 _MK_ENUM_CONST(2)
#define MPEA_INCR_SYNCPT_0_COND_REG_WR_SAFE                     _MK_ENUM_CONST(3)
#define MPEA_INCR_SYNCPT_0_COND_ENCODER_IDLE                    _MK_ENUM_CONST(4)
#define MPEA_INCR_SYNCPT_0_COND_XFER_DONE                       _MK_ENUM_CONST(5)
#define MPEA_INCR_SYNCPT_0_COND_IB_SOF                  _MK_ENUM_CONST(6)
#define MPEA_INCR_SYNCPT_0_COND_COND_7                  _MK_ENUM_CONST(7)
#define MPEA_INCR_SYNCPT_0_COND_COND_8                  _MK_ENUM_CONST(8)
#define MPEA_INCR_SYNCPT_0_COND_COND_9                  _MK_ENUM_CONST(9)
#define MPEA_INCR_SYNCPT_0_COND_COND_10                 _MK_ENUM_CONST(10)
#define MPEA_INCR_SYNCPT_0_COND_COND_11                 _MK_ENUM_CONST(11)
#define MPEA_INCR_SYNCPT_0_COND_COND_12                 _MK_ENUM_CONST(12)
#define MPEA_INCR_SYNCPT_0_COND_COND_13                 _MK_ENUM_CONST(13)
#define MPEA_INCR_SYNCPT_0_COND_COND_14                 _MK_ENUM_CONST(14)
#define MPEA_INCR_SYNCPT_0_COND_COND_15                 _MK_ENUM_CONST(15)

// syncpt index value
#define MPEA_INCR_SYNCPT_0_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INCR_SYNCPT_0_INDX_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_INCR_SYNCPT_0_INDX_SHIFT)
#define MPEA_INCR_SYNCPT_0_INDX_RANGE                   7:0
#define MPEA_INCR_SYNCPT_0_INDX_WOFFSET                 0x0
#define MPEA_INCR_SYNCPT_0_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_INCR_SYNCPT_0_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_INCR_SYNCPT_CNTRL_0  
#define MPEA_INCR_SYNCPT_CNTRL_0                        _MK_ADDR_CONST(0x1)
#define MPEA_INCR_SYNCPT_CNTRL_0_SECURE                         0x0
#define MPEA_INCR_SYNCPT_CNTRL_0_WORD_COUNT                     0x1
#define MPEA_INCR_SYNCPT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x101)
#define MPEA_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x101)
#define MPEA_INCR_SYNCPT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x101)
// If NO_STALL is 1, then when fifos are full,
// INCR_SYNCPT methods will be dropped and the
// INCR_SYNCPT_ERROR[COND] bit will be set.
// If NO_STALL is 0, then when fifos are full,
// the client host interface will be stalled.
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                     8:8
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                   0x0
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// If SOFT_RESET is set, then all internal state
// of the client syncpt block will be reset.
// To do soft reset, first set SOFT_RESET of
// all host1x clients affected, then clear all
// SOFT_RESETs.
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                   0:0
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                 0x0
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_INCR_SYNCPT_ERROR_0  
#define MPEA_INCR_SYNCPT_ERROR_0                        _MK_ADDR_CONST(0x2)
#define MPEA_INCR_SYNCPT_ERROR_0_SECURE                         0x0
#define MPEA_INCR_SYNCPT_ERROR_0_WORD_COUNT                     0x1
#define MPEA_INCR_SYNCPT_ERROR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MPEA_INCR_SYNCPT_ERROR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
// COND_STATUS[COND] is set if the fifo for COND overflows.
// This bit is sticky and will remain set until cleared.
// Cleared by writing 1.
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                      31:0
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                    0x0
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// reserve locations for future expansion

// Reserved address 3 [0x3] 

// Reserved address 4 [0x4] 

// Reserved address 5 [0x5] 

// Reserved address 6 [0x6] 

// Reserved address 7 [0x7] 
// just in case names were redefined using macros
// Context switch reg is defined in this include file which takes one 4-byte register space.
// Note that at some point this maybe absorbed inside "hcif_syncpt.spec".
// Context switch register.  Should be common to all modules.  Includes the
// current channel/class (which is writable by SW) and the next channel/class
// (which the hardware sets when it receives a context switch).
// Context switch works like this:
// Any context switch request triggers an interrupt to the host and causes the
// new channel/class to be stored in NEXT_CHANNEL/NEXT_CLASS (see
// vmod/chexample).  SW sees that there is a context switch interrupt and does
// the necessary operations to make the module ready to receive traffic from
// the new context.  It clears the context switch interrupt and writes
// CURR_CHANNEL/CLASS to the same value as NEXT_CHANNEL/CLASS, which causes a
// context switch acknowledge packet to be sent to the host.  This completes
// the context switch and allows the host to continue sending data to the
// module.
// Context switches can also be pre-loaded.  If CURR_CLASS/CHANNEL are written
// and updated to the next CLASS/CHANNEL before the context switch request
// occurs, an acknowledge will be generated by the module and no interrupt will
// be triggered.  This is one way for software to avoid dealing with context
// switch interrupts.
// Another way to avoid context switch interrupts is to set the AUTO_ACK bit.
// This bit tells the module to automatically acknowledge any incoming context
// switch requests without triggering an interrupt.  CURR_* and NEXT_* will be
// updated by the module so they will always be current.

// Register MPEA_CTXSW_0  
#define MPEA_CTXSW_0                    _MK_ADDR_CONST(0x8)
#define MPEA_CTXSW_0_SECURE                     0x0
#define MPEA_CTXSW_0_WORD_COUNT                         0x1
#define MPEA_CTXSW_0_RESET_VAL                  _MK_MASK_CONST(0xf000f800)
#define MPEA_CTXSW_0_RESET_MASK                         _MK_MASK_CONST(0xf3fffbff)
#define MPEA_CTXSW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_READ_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define MPEA_CTXSW_0_WRITE_MASK                         _MK_MASK_CONST(0xfbff)
// Current working class
#define MPEA_CTXSW_0_CURR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_CTXSW_0_CURR_CLASS_FIELD                   (_MK_MASK_CONST(0x3ff) << MPEA_CTXSW_0_CURR_CLASS_SHIFT)
#define MPEA_CTXSW_0_CURR_CLASS_RANGE                   9:0
#define MPEA_CTXSW_0_CURR_CLASS_WOFFSET                 0x0
#define MPEA_CTXSW_0_CURR_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_CURR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define MPEA_CTXSW_0_CURR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Automatically acknowledge any incoming context switch requests
#define MPEA_CTXSW_0_AUTO_ACK_SHIFT                     _MK_SHIFT_CONST(11)
#define MPEA_CTXSW_0_AUTO_ACK_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CTXSW_0_AUTO_ACK_SHIFT)
#define MPEA_CTXSW_0_AUTO_ACK_RANGE                     11:11
#define MPEA_CTXSW_0_AUTO_ACK_WOFFSET                   0x0
#define MPEA_CTXSW_0_AUTO_ACK_DEFAULT                   _MK_MASK_CONST(0x1)
#define MPEA_CTXSW_0_AUTO_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CTXSW_0_AUTO_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_AUTO_ACK_MANUAL                    _MK_ENUM_CONST(0)
#define MPEA_CTXSW_0_AUTO_ACK_AUTOACK                   _MK_ENUM_CONST(1)

// Current working channel, reset to 'invalid'
#define MPEA_CTXSW_0_CURR_CHANNEL_SHIFT                 _MK_SHIFT_CONST(12)
#define MPEA_CTXSW_0_CURR_CHANNEL_FIELD                 (_MK_MASK_CONST(0xf) << MPEA_CTXSW_0_CURR_CHANNEL_SHIFT)
#define MPEA_CTXSW_0_CURR_CHANNEL_RANGE                 15:12
#define MPEA_CTXSW_0_CURR_CHANNEL_WOFFSET                       0x0
#define MPEA_CTXSW_0_CURR_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define MPEA_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define MPEA_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Next requested class
#define MPEA_CTXSW_0_NEXT_CLASS_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_CTXSW_0_NEXT_CLASS_FIELD                   (_MK_MASK_CONST(0x3ff) << MPEA_CTXSW_0_NEXT_CLASS_SHIFT)
#define MPEA_CTXSW_0_NEXT_CLASS_RANGE                   25:16
#define MPEA_CTXSW_0_NEXT_CLASS_WOFFSET                 0x0
#define MPEA_CTXSW_0_NEXT_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define MPEA_CTXSW_0_NEXT_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Next requested channel
#define MPEA_CTXSW_0_NEXT_CHANNEL_SHIFT                 _MK_SHIFT_CONST(28)
#define MPEA_CTXSW_0_NEXT_CHANNEL_FIELD                 (_MK_MASK_CONST(0xf) << MPEA_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define MPEA_CTXSW_0_NEXT_CHANNEL_RANGE                 31:28
#define MPEA_CTXSW_0_NEXT_CHANNEL_WOFFSET                       0x0
#define MPEA_CTXSW_0_NEXT_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define MPEA_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define MPEA_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 9 [0x9] 
// Continuous sync points registers.

// Register MPEA_CONT_SYNCPT_EBM_EOF_0  // EBM End of Frame Continuous Sync Point.
#define MPEA_CONT_SYNCPT_EBM_EOF_0                      _MK_ADDR_CONST(0xa)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_SECURE                       0x0
#define MPEA_CONT_SYNCPT_EBM_EOF_0_WORD_COUNT                   0x1
#define MPEA_CONT_SYNCPT_EBM_EOF_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
// Sync Point Counter Index.
// This parameter specifies the index of the
//  sync point counter that will be returned to
//  host when continuous sync point is enabled
//  (COND = ENABLE) and whenever an EBM
//  frame is written.
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_SHIFT)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_RANGE                   7:0
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Sync Point Condition Control.
// This bit can be used to enable/disable
//  generation of continuous sync point
//  increment.
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_SHIFT)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_RANGE                   8:8
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_DISABLE                 _MK_ENUM_CONST(0)    // // EBM End of Frame continuous sync point
//  is disabled.

#define MPEA_CONT_SYNCPT_EBM_EOF_0_EBM_EOF_COND_ENABLE                  _MK_ENUM_CONST(1)    // // EBM End of Frame continuous sync point
//  is enabled.



// Register MPEA_CONT_SYNCPT_EBM_EOB_0  // EBM End of Buffer Continuous Sync Point.
#define MPEA_CONT_SYNCPT_EBM_EOB_0                      _MK_ADDR_CONST(0xb)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_SECURE                       0x0
#define MPEA_CONT_SYNCPT_EBM_EOB_0_WORD_COUNT                   0x1
#define MPEA_CONT_SYNCPT_EBM_EOB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
// Sync Point Counter Index.
// This parameter specifies the index of the
//  sync point counter that will be returned to
//  host when continuous sync point is enabled
//  (COND = ENABLE) and whenever an EBM
//  buffer is filled.
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_SHIFT)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_RANGE                   7:0
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Sync Point Condition Control.
// This bit can be used to enable/disable
//  generation of continuous sync point
//  increment.
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_SHIFT)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_RANGE                   8:8
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_DISABLE                 _MK_ENUM_CONST(0)    // // EBM End of Buffer continuous sync point
//  is disabled.

#define MPEA_CONT_SYNCPT_EBM_EOB_0_EBM_EOB_COND_ENABLE                  _MK_ENUM_CONST(1)    // // EBM End of Buffer continuous sync point
//  is enabled.



// Register MPEA_CONT_SYNCPT_XFER_DONE_0  // XFER Done Continuous Sync Point.
#define MPEA_CONT_SYNCPT_XFER_DONE_0                    _MK_ADDR_CONST(0xc)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_SECURE                     0x0
#define MPEA_CONT_SYNCPT_XFER_DONE_0_WORD_COUNT                         0x1
#define MPEA_CONT_SYNCPT_XFER_DONE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_RESET_MASK                         _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff)
// Sync Point Counter Index.
// This parameter specifies the index of the
//  sync point counter that will be returned to
//  host when continuous sync point is enabled
//  (XFER_DONE_COND = ENABLE) and whenever
//  shadow register transfer command (XFER =
//  ENABLE in SHADOW_REG_EN register) is
//  completed.
// This sync point is provided for convenience
//  so that host need not issue XFER_DONE
//  sync point increment everytime XFER command
//  is issued.
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_FIELD                       (_MK_MASK_CONST(0xff) << MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_SHIFT)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_RANGE                       7:0
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_WOFFSET                     0x0
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_INDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Sync Point Condition Control.
// This bit can be used to enable/disable
//  generation of continuous sync point
//  increment.
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_SHIFT                       _MK_SHIFT_CONST(8)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_SHIFT)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_RANGE                       8:8
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_WOFFSET                     0x0
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_DISABLE                     _MK_ENUM_CONST(0)    // // Shadow Register Transfer Done continuous
//  sync point is disabled.

#define MPEA_CONT_SYNCPT_XFER_DONE_0_XFER_DONE_COND_ENABLE                      _MK_ENUM_CONST(1)    // // Shadow Register Transfer Done continuous
//  sync point is enabled.



// Register MPEA_CONT_SYNCPT_RD_DONE_0  // Read Done (End of Input Buffer) Continuous
//  Sync Point.
#define MPEA_CONT_SYNCPT_RD_DONE_0                      _MK_ADDR_CONST(0xd)
#define MPEA_CONT_SYNCPT_RD_DONE_0_SECURE                       0x0
#define MPEA_CONT_SYNCPT_RD_DONE_0_WORD_COUNT                   0x1
#define MPEA_CONT_SYNCPT_RD_DONE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_RD_DONE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define MPEA_CONT_SYNCPT_RD_DONE_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
// Sync Point Counter Index.
// This parameter specifies the index of the
//  sync point counter that will be returned to
//  host when continuous sync point is enabled
//  (RD_DONE_COND = ENABLE) and whenever an
//  input buffer is completely read by encoder
//  hardware or when the buffer is dropped or
//  skipped for any reason. Note that this does
//  not mean that the input buffer has been
//  fully encoded; it just means that encoder
//  hardware no longer needs this input buffer.
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_SHIFT)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_RANGE                   7:0
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Sync Point Condition Control.
// This bit can be used to enable/disable
//  generation of continuous sync point
//  increment.
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_SHIFT)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_RANGE                   8:8
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_WOFFSET                 0x0
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_DISABLE                 _MK_ENUM_CONST(0)    // // Read Done (End of Input Buffer) continuous
//  sync point is disabled.

#define MPEA_CONT_SYNCPT_RD_DONE_0_RD_DONE_COND_ENABLE                  _MK_ENUM_CONST(1)    // // Read Done (End of Input Buffer) continuous
//  sync point is enabled.


//
// Raise Events
//

// Register MPEA_RAISE_BUFFER_0  // Input Buffer Consumed Event.
// Writing to this register issues raise for
//  input buffer consumed event. When the
//  event occurs, the raise vector signal and
//  the raise channel ID are returned to host.
//  This raise is valid only when the input
//  source is host.
#define MPEA_RAISE_BUFFER_0                     _MK_ADDR_CONST(0xe)
#define MPEA_RAISE_BUFFER_0_SECURE                      0x0
#define MPEA_RAISE_BUFFER_0_WORD_COUNT                  0x1
#define MPEA_RAISE_BUFFER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define MPEA_RAISE_BUFFER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_READ_MASK                   _MK_MASK_CONST(0x800f001f)
#define MPEA_RAISE_BUFFER_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
// Input Buffer Consumed Raise Vector.
// This parameter is the raise vector signal
//  which is returned to host together with
//  the raise channel ID (BUFFER_SIGNAL_CHANNEL)
//  when raise buffer is issued and all the
//  input buffers prior to the raise is
//  consumed (have been encoded).
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_FIELD                 (_MK_MASK_CONST(0x1f) << MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_SHIFT)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_RANGE                 4:0
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_WOFFSET                       0x0
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Input Buffer Consumed Raise Channel ID.
// This parameter is the raise channel ID
//  signal which is returned to host together
//  with the raise vector (BUFFER_SIGNAL)
//  when raise buffer is issued and all the
//  input buffers prior to the raise are
//  consumed (have been encoded).
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_SHIFT                 _MK_SHIFT_CONST(16)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_FIELD                 (_MK_MASK_CONST(0xf) << MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_SHIFT)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_RANGE                 19:16
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_WOFFSET                       0x0
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_SIGNAL_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Input Buffer Consumed Event Pending.
// This status bit is set by the hardware
//  when host issued input buffer consumed
//  raise by writing to this register.
// This status bit is then cleared by the
//  hardware when all the previous input
//  buffers prior to the raise buffer command
//  are consumed.
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_SHIFT                        _MK_SHIFT_CONST(31)
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_RAISE_BUFFER_0_BUFFER_PENDING_SHIFT)
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_RANGE                        31:31
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_WOFFSET                      0x0
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_RAISE_BUFFER_0_BUFFER_PENDING_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_RAISE_FRAME_0  // Frame Encode Done Event Signal.
// Writing to this register issues raise for
//  frame encoding done event. When the event
//  occurs, the raise vector signal and the
//  raise channel ID are returned to host.
#define MPEA_RAISE_FRAME_0                      _MK_ADDR_CONST(0xf)
#define MPEA_RAISE_FRAME_0_SECURE                       0x0
#define MPEA_RAISE_FRAME_0_WORD_COUNT                   0x1
#define MPEA_RAISE_FRAME_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_RESET_MASK                   _MK_MASK_CONST(0x80000000)
#define MPEA_RAISE_FRAME_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_READ_MASK                    _MK_MASK_CONST(0x800f001f)
#define MPEA_RAISE_FRAME_0_WRITE_MASK                   _MK_MASK_CONST(0xf001f)
// Frame Encoding Done Raise Vector.
// This parameter is the raise vector signal
//  which is returned to host together with
//  the raise channel ID (FRAME_SIGNAL_CHANNEL)
//  when raise frame is issued and the
//  encoder finished encoding a frame.
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_FIELD                   (_MK_MASK_CONST(0x1f) << MPEA_RAISE_FRAME_0_FRAME_SIGNAL_SHIFT)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_RANGE                   4:0
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_WOFFSET                 0x0
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Frame Encoding Done Raise Channel ID.
// This parameter is the raise channel ID
//  signal which is returned to host together
//  with the raise vector (FRAME_SIGNAL)
//  when raise frame is issued and the
//  encoder finished encoding a frame.
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_SHIFT)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_RANGE                   19:16
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_WOFFSET                 0x0
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_SIGNAL_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Frame Encoded Event Pending
// This status bit is set by the hardware
//  when host issued frame encoding done
//  raise by writing to this register.
// This status bit is then cleared by the
//  hardware when a frame encoding is done.
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_SHIFT                  _MK_SHIFT_CONST(31)
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_RAISE_FRAME_0_FRAME_PENDING_SHIFT)
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_RANGE                  31:31
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_WOFFSET                        0x0
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_RAISE_FRAME_0_FRAME_PENDING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Offset 0x010
//
// Encoder Command Registers.
//

// Register MPEA_COMMAND_0  // Encoder Command.
// Writing this register will issue either
//  a start or stop encoding. The MPEG encoder
//  module clock should already be enabled
//  when this register is written.
//  When ME_ENABLE is set to START, the
//  encoder will wait for new buffer trigger
//  from the selected input source as defined
//  by INPUT_SRC_SEL.
//  When ME_ENABLE is set to STOP, the
//  encoder will stop encoding at the next
//  frame boundary, and if INPUT_SRC_SEL is
//  HOST.
//  Multiple frames can be encoded by setting
//  ME_ENABLE to START and then setting it back
//  to STOP when receiving the last frame.
//  If only one frame is to be encoded,
//  the ME_ENABLE bit can be toggled once.
#define MPEA_COMMAND_0                  _MK_ADDR_CONST(0x10)
#define MPEA_COMMAND_0_SECURE                   0x0
#define MPEA_COMMAND_0_WORD_COUNT                       0x1
#define MPEA_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
// MPEG Encoder Enable.
// This bit can be used to start/stop video
//  encoding command.
#define MPEA_COMMAND_0_ME_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_COMMAND_0_ME_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_COMMAND_0_ME_ENABLE_SHIFT)
#define MPEA_COMMAND_0_ME_ENABLE_RANGE                  0:0
#define MPEA_COMMAND_0_ME_ENABLE_WOFFSET                        0x0
#define MPEA_COMMAND_0_ME_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_ME_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_COMMAND_0_ME_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_ME_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_COMMAND_0_ME_ENABLE_STOP                   _MK_ENUM_CONST(0)    // // Stop encoding at next frame boundary. This
//  takes effect only if encoder is enabled
//  (ME_ENABLE was set to START previously).
//  REG_WR_SAFE sync point may be used after
//  setting ME_ENABLE to STOP  to indicate when
//  it is safe to reprogram encoder registers
//  except for EBM active registers.

#define MPEA_COMMAND_0_ME_ENABLE_START                  _MK_ENUM_CONST(1)    // // Start encoding at next frame boundary. This
//  takes effect only if encoder is disabled
//  (after reset or ME_ENABLE was set to STOP
//  previously).
//  Before re-enabling ME_ENABLE from a STOP,
//  make sure all the frames have been processed
//  and all encoded bitstream has been written to 
//  EBM buffer. This can be done by counting the 
//  OPDONE to make sure OPDONE for all the frames 
//  input to MPE are completely processed.


// ---------------------------------------------------------------------------------------------
//
// The following is a list of shadow registers that are effective at the next frame start after
//  XFER bit in SHADOW_REG_EN is set to ENABLE:
// A. SLICE_GRP_MAP_TYPE and CHROMA_QP_INDEX parameters in PIC_PARAMETERS register
// B. NUM_SLICE_GROUPS
// C. PIC_INIT_Q (for H.264 only)
// D. MAX_MIN_QP_I (for H.264 only)
// E. MAX_MIN_QP_P (for H.264 only)
// F. SLICE_PARAMS (for H.264 only)
// G. NUM_OF_UNITS (for H.264 only)
// H. TOP_LEFT (for H.264 only)
// I. BOTTOM_RIGHT (for H.264 only)
// J. CHANGE_RATE (for H.264 only)
//
// K. I_RATE_CTRL
// L. P_RATE_CTRL
// M. RC_ADJUSTMENT
// N. BUFFER_DEPLETION_RATE
// O. BUFFER_SIZE
// P. INITIAL_DELAY_OFFSET
// Q. BUFFER_FULL
// R. REPORTED_FRAME
// 
// ---------------------------------------------------------------------------------------------

// Register MPEA_SHADOW_REG_EN_0  // Shadow Registers Enable.
// This register controls the writing of
//  shadowed registers into the corresponding
//  shadow and working registers.
//  Shadowed registers are triple-registered.
//  The first stage is written when software
//  writes to the register. The second stage
//  (shadow register stage) is loaded from
//  first stage when XFER is set to ENABLE.
//  The third stage (working register stage)
//  is loaded from the second stage in the
//  next frame start after the XFER is set to
//  ENABLE.
//  When read, shadow registers will return
//  the content of the first stage register.
#define MPEA_SHADOW_REG_EN_0                    _MK_ADDR_CONST(0x11)
#define MPEA_SHADOW_REG_EN_0_SECURE                     0x0
#define MPEA_SHADOW_REG_EN_0_WORD_COUNT                         0x1
#define MPEA_SHADOW_REG_EN_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_RESET_MASK                         _MK_MASK_CONST(0x80000003)
#define MPEA_SHADOW_REG_EN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_READ_MASK                  _MK_MASK_CONST(0x800f007f)
#define MPEA_SHADOW_REG_EN_0_WRITE_MASK                         _MK_MASK_CONST(0xf007f)
// Transfer shadow registers.
// A write to this bit (register) will initiate
//  transfer of all shadowed registers
//  first into their shadow register stage and
//  then into their working register stage.
//  If S/W writes XFER=ENABLE twice within the
//  same frame time then the first set of
//  transfer will not take effect. To prevent
//  this, raise should be used or XFER_PENDING
//  bit should be read prior to issuing
//  XFER=ENABLE.
#define MPEA_SHADOW_REG_EN_0_XFER_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_SHADOW_REG_EN_0_XFER_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SHADOW_REG_EN_0_XFER_SHIFT)
#define MPEA_SHADOW_REG_EN_0_XFER_RANGE                 0:0
#define MPEA_SHADOW_REG_EN_0_XFER_WOFFSET                       0x0
#define MPEA_SHADOW_REG_EN_0_XFER_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_SHADOW_REG_EN_0_XFER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_NOP                   _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_SHADOW_REG_EN_0_XFER_ENABLE                        _MK_ENUM_CONST(1)    // // Transfer all shadowed register to the shadow
//  register and then transfer them to the
//  working register at the start of the next
//  frame.


// Enable Raise on Shadow Register Transfer.
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_SHIFT                        _MK_SHIFT_CONST(1)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_SHIFT)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_RANGE                        1:1
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_WOFFSET                      0x0
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_DISABLE                      _MK_ENUM_CONST(0)    // // Raise is disabled when XFER is written and
//  set to ENABLE.

#define MPEA_SHADOW_REG_EN_0_EN_RAISE_XFER_ENABLE                       _MK_ENUM_CONST(1)    // // Raise is enabled when XFER is written and
//  set to ENABLE. The raise vector
//  (XFER_RAISE_VECTOR) and the corresponding
//  raise channel ID (XFER_RAISE_CHANNEL) are
//  returned when the transfer is completed.


// Shadow Register Transfer Raise Vector.
// This parameter specifies the raise vector
//  to be returned when shadow registers takes
//  effect (transferred to the working register
//  set when XFER and EN_RAISE_XFER are both
//  set to ENABLE.
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_SHIFT                    _MK_SHIFT_CONST(2)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_FIELD                    (_MK_MASK_CONST(0x1f) << MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_SHIFT)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_RANGE                    6:2
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_WOFFSET                  0x0
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_VECTOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Shadow Transfer Raise Channel.
// This parameter specifies the raise channel ID
//  to be returned when shadow registers takes
//  effect (transferred to the working register
//  set when XFER and EN_RAISE_XFER are both
//  set to ENABLE.
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_SHIFT)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_RANGE                   19:16
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_WOFFSET                 0x0
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_RAISE_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Shadow Transfer Event Pending.
// This status bit can be polled by S/W if
//  raise is not used to find out if shadow
//  register transfer is completed or not.
//  This bit is set by hardware when XFER is
//  written and set to ENABLE. Hardware will
//  clear this bit when the shadowed register
//  transfer is completed at the next frame
//  start.
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_SHIFT                 _MK_SHIFT_CONST(31)
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SHADOW_REG_EN_0_XFER_PENDING_SHIFT)
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_RANGE                 31:31
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_WOFFSET                       0x0
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SHADOW_REG_EN_0_XFER_PENDING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_NEW_BUFFER_0  // MPEG 4 Encoder New Buffer Command.
// This register is used to send command to
//  trigger the encoder when INPUT_SRC_SEL
//  is HOST.  A write to this register when
//  INPUT_SRC_SEL is HOST indicates that the
//  next input buffer is available to be
//  encoded. This register can be written
//  when current buffer is being encoded.
// After writing this register to encode all
//  buffers for current frame, this register
//  should not be written again to send buffers
/// for next current frame until the encoder
//  finished the current frame encoding.
#define MPEA_NEW_BUFFER_0                       _MK_ADDR_CONST(0x12)
#define MPEA_NEW_BUFFER_0_SECURE                        0x0
#define MPEA_NEW_BUFFER_0_WORD_COUNT                    0x1
#define MPEA_NEW_BUFFER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_READ_MASK                     _MK_MASK_CONST(0xfffff)
#define MPEA_NEW_BUFFER_0_WRITE_MASK                    _MK_MASK_CONST(0xfffff)
// Start of Frame buffer.
// This bit indicates whether the written buffer
//  starts a new frame or not.
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_NEW_BUFFER_0_START_OF_FRAME_SHIFT)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_RANGE                  0:0
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_WOFFSET                        0x0
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_START_OF_FRAME_NO_SOF                 _MK_ENUM_CONST(0)    // // This buffer does not start a new frame.

#define MPEA_NEW_BUFFER_0_START_OF_FRAME_SOF                    _MK_ENUM_CONST(1)    // // This buffer starts a new frame.


// Enable Raise on Buffer
// This bit indicates whether a raise buffer
//  is issued for the written current buffer.
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_SHIFT                 _MK_SHIFT_CONST(1)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_SHIFT)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_RANGE                 1:1
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_WOFFSET                       0x0
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_DISABLE                       _MK_ENUM_CONST(0)    // // Raise buffer is disabled.

#define MPEA_NEW_BUFFER_0_EN_RAISE_BUFFER_ENABLE                        _MK_ENUM_CONST(1)    // // Raise buffer is enabled. The raise vector
//  is returned whenever the encoder finished
//  consuming the input buffer. The raise
//  vector is returned early (as soon as encoder
//  no longer need the current buffer even
//  though the encoding of current buffer may
//  not be fully completed.


// VLC DMA Buffer context control.
// This controls VLC DMA context when a new
//  buffer command is issued by writing to
//  this register.
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_SHIFT                  _MK_SHIFT_CONST(7)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_SHIFT)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_RANGE                  7:7
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_WOFFSET                        0x0
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_RESUME                 _MK_ENUM_CONST(0)    // // Resume previous VLC DMA context. In this
//  case VLC DMA buffer addresses and sizes
//  are resumed from the internal state at
//  the end of the previous frame encoding.
//  This setting should be used when the
//  new buffer contains a frame which is to
//  be encoded and stored as continuation of
//  previous frame in the same VLC DMA buffer.
//  This can be used even if the rest of
//  encoder context is changed as long as the
//  same VLC DMA buffer context is continued
//  from previous frame. Note that it is not
//  always possible to maintain/continue the
//  same VLC DMA buffer context in an encoder
//  context switch because the new encoder
//  context may require an increase in VLC DMA
//  buffer sizes.
//  This setting is ignored when ME_ENABLE is
//  set to START since VLC DMA context is
//  always reloaded in this case.

#define MPEA_NEW_BUFFER_0_VLCDMA_CONTEXT_RELOAD                 _MK_ENUM_CONST(1)    // // Reload previous VLC DMA context as if a
//  ME_ENABLE is set to START. In this case
//  VLC DMA buffer addresses and sizes are
//  re-loaded from the programmed register
//  values. This setting should be used only
//  when START_OF_FRAME is set to SOF.
//  This setting should be used when a new
//  set of VLC DMA buffers are allocated with
//  a new encoding context or when resuming
//  from a previously saved context. Note that
//  if the new set of VLC DMA buffers are to
//  override part or all of the the previous
//  set of VLC DMA buffers, the new buffer
//  command must not be issued until the
//  previous VLC DMA buffers content are
//  completely transferred to EBM memory.


// New Buffer Raise Vector
// This field specifies the raise vector to be
//  returned when EN_RAISE_BUFFER is set.
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_SHIFT                        _MK_SHIFT_CONST(2)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_FIELD                        (_MK_MASK_CONST(0x1f) << MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_SHIFT)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_RANGE                        6:2
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_WOFFSET                      0x0
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Input Buffer Index
//  This specifies the index of the new input
//  (current) buffer.
#define MPEA_NEW_BUFFER_0_IB_INDEX_SHIFT                        _MK_SHIFT_CONST(8)
#define MPEA_NEW_BUFFER_0_IB_INDEX_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_NEW_BUFFER_0_IB_INDEX_SHIFT)
#define MPEA_NEW_BUFFER_0_IB_INDEX_RANGE                        15:8
#define MPEA_NEW_BUFFER_0_IB_INDEX_WOFFSET                      0x0
#define MPEA_NEW_BUFFER_0_IB_INDEX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_IB_INDEX_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_IB_INDEX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_IB_INDEX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// New Buffer Raise Vector
//  This field specifies the channel ID of the 
//  raise vector to be returned when
//  EN_RAISE_BUFFER is set.
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_FIELD                        (_MK_MASK_CONST(0xf) << MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_SHIFT)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_RANGE                        19:16
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_WOFFSET                      0x0
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NEW_BUFFER_0_NEWBUFFER_SIGNAL_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_SEQ_PIC_CTRL_0  // Sequence Picture Control
// This register is applicable for H.264
//  encoding only.
// This register specifies sequence picture
//  parameter control.
#define MPEA_SEQ_PIC_CTRL_0                     _MK_ADDR_CONST(0x13)
#define MPEA_SEQ_PIC_CTRL_0_SECURE                      0x0
#define MPEA_SEQ_PIC_CTRL_0_WORD_COUNT                  0x1
#define MPEA_SEQ_PIC_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x3)
#define MPEA_SEQ_PIC_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MPEA_SEQ_PIC_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MPEA_SEQ_PIC_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
// Sequence Header Parameter Change  
// 
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_SHIFT)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_RANGE                      0:0
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_WOFFSET                    0x0
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_DISABLE                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_SEQ_PIC_CTRL_0_SEQ_PARAM_CHANGE_ENABLE                     _MK_ENUM_CONST(1)    // // This indicates that sequence header content
//  has changed so sequence header NAL will
//  be sent at start of next frame. This bit
//  will be self cleared by H/W when the next
//  frame is encoded. This register bit must be 
//  enabled for the first frame of a sequence (context)


// Picture Header Parameter Change
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_SHIFT)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_RANGE                      1:1
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_WOFFSET                    0x0
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_DISABLE                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_SEQ_PIC_CTRL_0_PIC_PARAM_CHANGE_ENABLE                     _MK_ENUM_CONST(1)    // // This indicates that picture header content
//  has changed so picture header NAL will
//  be sent at start of next frame. This bit
//  will be self cleared by H/W when the next
//  frame is encoded.This register bit must be 
//  enabled for the first frame of a sequence (context)



// Register MPEA_FORCE_I_FRAME_0  // Force I-Frame control.
// This register allows software to force the
//  next frame to be encoded as an I frame.
#define MPEA_FORCE_I_FRAME_0                    _MK_ADDR_CONST(0x14)
#define MPEA_FORCE_I_FRAME_0_SECURE                     0x0
#define MPEA_FORCE_I_FRAME_0_WORD_COUNT                         0x1
#define MPEA_FORCE_I_FRAME_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_FORCE_I_FRAME_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
// Force I frame (self-clearing).
// Writing a "1" to this bit will force the
//  next frame to be encoded as I frame.
//  Hardware will clear this bit to 0 after
//  encoding the I frame.
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_SHIFT)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_RANGE                        0:0
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_WOFFSET                      0x0
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_NOP                  _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_FORCE_I_FRAME_0_FORCE_I_FRAME_I_FRAME                      _MK_ENUM_CONST(1)    // // Next frame is encoded as I frame.



// Reserved address 21 [0x15] 

// Reserved address 22 [0x16] 

// Reserved address 23 [0x17] 

// Reserved address 24 [0x18] 

// Reserved address 25 [0x19] 

// Reserved address 26 [0x1a] 

// Reserved address 27 [0x1b] 

// Reserved address 28 [0x1c] 

// Reserved address 29 [0x1d] 
// 0x015-0x01D
//
// Interrupt Registers
//

// Register MPEA_INTSTATUS_0  // MPEG Encoder Interrupt Status.
// This reflects status of all pending
//  interrupts which is valid as long as
//  the interrupt is not cleared even if the
//  interrupt is masked. Hardware sets bits in
//  this register when interrupt events
//  occur. Software can clear a pending
//  interrupt bit by writing a '1' to the
//  corresponding interrupt status bit
//  in this register.
//  Writing a zero has no effect.
//  These bits are set by hardware regardless
//  of the value of the interrupt enable bits.
#define MPEA_INTSTATUS_0                        _MK_ADDR_CONST(0x1e)
#define MPEA_INTSTATUS_0_SECURE                         0x0
#define MPEA_INTSTATUS_0_WORD_COUNT                     0x1
#define MPEA_INTSTATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define MPEA_INTSTATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define MPEA_INTSTATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
// Context Switch Interrupt Status.
// This bit is set to 1 when hardware detects a
//  context swap.
#define MPEA_INTSTATUS_0_CTXSW_INT_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_INTSTATUS_0_CTXSW_INT_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_CTXSW_INT_SHIFT)
#define MPEA_INTSTATUS_0_CTXSW_INT_RANGE                        0:0
#define MPEA_INTSTATUS_0_CTXSW_INT_WOFFSET                      0x0
#define MPEA_INTSTATUS_0_CTXSW_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_CTXSW_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_CTXSW_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_CTXSW_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_CTXSW_INT_NOTPENDING                   _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_CTXSW_INT_PENDING                      _MK_ENUM_CONST(1)    // //  interrupt pending


// Frame Encoded Interrupt Status.
// This bit is set to 1 when encoding of a
//  frame is completed. This reflects VLC DMA
//  write status; i.e. the frame has been
//  written to the VLC DMA buffer however it
//  may not be transferred to the encoded
//  bitstream buffer yet.
#define MPEA_INTSTATUS_0_FRAME_INT_SHIFT                        _MK_SHIFT_CONST(1)
#define MPEA_INTSTATUS_0_FRAME_INT_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_FRAME_INT_SHIFT)
#define MPEA_INTSTATUS_0_FRAME_INT_RANGE                        1:1
#define MPEA_INTSTATUS_0_FRAME_INT_WOFFSET                      0x0
#define MPEA_INTSTATUS_0_FRAME_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_FRAME_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_INT_NOTPENDING                   _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_FRAME_INT_PENDING                      _MK_ENUM_CONST(1)    // //  interrupt pending


// Buffer Consumed Interrupt Status.
// This bit is set to 1 when an input buffer
//  supplied by the host has been consumed.
#define MPEA_INTSTATUS_0_BUFFER_INT_SHIFT                       _MK_SHIFT_CONST(2)
#define MPEA_INTSTATUS_0_BUFFER_INT_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_BUFFER_INT_SHIFT)
#define MPEA_INTSTATUS_0_BUFFER_INT_RANGE                       2:2
#define MPEA_INTSTATUS_0_BUFFER_INT_WOFFSET                     0x0
#define MPEA_INTSTATUS_0_BUFFER_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_BUFFER_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_INT_NOTPENDING                  _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_BUFFER_INT_PENDING                     _MK_ENUM_CONST(1)    // //  interrupt pending


// Frame Start Interrupt Status.
// This bit is set to 1 when encoding of a
//  frame has started.
#define MPEA_INTSTATUS_0_FRAME_START_INT_SHIFT                  _MK_SHIFT_CONST(3)
#define MPEA_INTSTATUS_0_FRAME_START_INT_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_FRAME_START_INT_SHIFT)
#define MPEA_INTSTATUS_0_FRAME_START_INT_RANGE                  3:3
#define MPEA_INTSTATUS_0_FRAME_START_INT_WOFFSET                        0x0
#define MPEA_INTSTATUS_0_FRAME_START_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_START_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_FRAME_START_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_START_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_FRAME_START_INT_NOTPENDING                     _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_FRAME_START_INT_PENDING                        _MK_ENUM_CONST(1)    // //  interrupt pending


// Buffer Rejected Interrupt Status.
// This bit is set to 1 when the MPEG encoder
//  could not accept the last NEW_BUFFER
//  command. In this case, host should retry
//  the last NEW_BUFFER command.
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_SHIFT                   _MK_SHIFT_CONST(4)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_BUFFER_REJ_INT_SHIFT)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_RANGE                   4:4
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_WOFFSET                 0x0
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_NOTPENDING                      _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_BUFFER_REJ_INT_PENDING                 _MK_ENUM_CONST(1)    // //  interrupt pending


// VLC DMA Overflow Interrupt Status.
// This bit is set to 1 when the MPEG encoder
//  VLC DMA buffer overflows.
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_SHIFT                 _MK_SHIFT_CONST(5)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_SHIFT)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_RANGE                 5:5
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_WOFFSET                       0x0
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_NOTPENDING                    _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_VLC_DMA_OVFL_INT_PENDING                       _MK_ENUM_CONST(1)    // //  interrupt pending


// Encoded Bitstream (EB) Buffer End Interrupt
//  Status.
// This bit is set to 1 every time an EB buffer
//  is completely written / filled.
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_SHIFT                        _MK_SHIFT_CONST(6)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_EB_BUFFER_END_INT_SHIFT)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_RANGE                        6:6
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_WOFFSET                      0x0
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_NOTPENDING                   _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_EB_BUFFER_END_INT_PENDING                      _MK_ENUM_CONST(1)    // //  interrupt pending


// Encoded Bitstream (EB) Frame End Interrupt
//  Status.
// This bit is set to 1 every time an encoded
//  frame is completely written to EB buffer.
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_SHIFT                 _MK_SHIFT_CONST(7)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_EB_FRAME_END_INT_SHIFT)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_RANGE                 7:7
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_WOFFSET                       0x0
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_NOTPENDING                    _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_EB_FRAME_END_INT_PENDING                       _MK_ENUM_CONST(1)    // //  interrupt pending


// Encoder Idle Interrupt Status.
// This bit is set to 1 when there is no
//  encoding in progress AND encoded data
//  transfer from VLC DMA buffer to EBM buffer
//  is complete. This correspond to the
//  ENCODER_IDLE sync point condition.
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_SHIFT                 _MK_SHIFT_CONST(8)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_INTSTATUS_0_ENCODER_IDLE_INT_SHIFT)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_RANGE                 8:8
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_WOFFSET                       0x0
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_NOTPENDING                    _MK_ENUM_CONST(0)    // //  interrupt not pending

#define MPEA_INTSTATUS_0_ENCODER_IDLE_INT_PENDING                       _MK_ENUM_CONST(1)    // //  interrupt pending



// Register MPEA_INTMASK_0  // MPEG Encoder Interrupt Mask.
// Setting bits in this register enable
//  the corresponding interrrupt event to
//  generate a pending interrupt. Interrupt
//  output signal will be activated only if
//  the corresponding interrupt is not masked
//  (enabled).
// Masking (disabling) an interrupt will not
//  clear a corresponding pending interrupt -
//  it only prevent a new interrupt event to
//  generate a pending interrupt.
//  Note that there is no enable for the
//  context switch interrupt; it is always
//  enabled.
#define MPEA_INTMASK_0                  _MK_ADDR_CONST(0x1f)
#define MPEA_INTMASK_0_SECURE                   0x0
#define MPEA_INTMASK_0_WORD_COUNT                       0x1
#define MPEA_INTMASK_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define MPEA_INTMASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define MPEA_INTMASK_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
// Context Switch Interrupt Mask.
// If the auto ack bit in the CTXSW register 
//  is disabled, then software must enable 
//  interrupt and unmask interrupt mask 
//  to get context switch acknowledge
//  This bit is always forced to '1'.
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_CTXSW_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_RANGE                   0:0
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_WOFFSET                 0x0
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_MASKED                  _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_CTXSW_INT_ENABLE_NOTMASKED                       _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled). Note that
//   this interrupt is enabled upon reset.


// Frame Encoded Interrupt Mask.
// When set, this bit enables generation of
//  frame encoding completion interrupts.
//  This reflects VLC DMA write status;
//  i.e. the frame has been written to the
//  VLC DMA buffer however it may not be
//  transferred to the encoded bitstream
//  buffer yet.
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_FRAME_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_RANGE                   1:1
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_WOFFSET                 0x0
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_INT_ENABLE_MASKED                  _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_FRAME_INT_ENABLE_NOTMASKED                       _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Buffer Consumed Interrupt Mask.
// When set, this bit enables generation of
//  input buffer consumed interrupts.
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_BUFFER_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_RANGE                  2:2
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_WOFFSET                        0x0
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_MASKED                 _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_BUFFER_INT_ENABLE_NOTMASKED                      _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Frame Start Interrupt Mask.
// When set, this bit enables generation of
//  frame encoding start interrupts.
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(3)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_FRAME_START_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_RANGE                     3:3
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_WOFFSET                   0x0
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_MASKED                    _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_FRAME_START_INT_ENABLE_NOTMASKED                 _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Buffer Rejected Interrupt Mask.
// When set, this bit enables generation of
//  buffer rejected interrupts.
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_RANGE                      4:4
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_WOFFSET                    0x0
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_MASKED                     _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_BUFFER_REJ_INT_ENABLE_NOTMASKED                  _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// VLC DMA Overflow Interrupt Mask.
// When set, this bit enables generation of
//  VLC DMA overflow interrupts.
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_SHIFT                    _MK_SHIFT_CONST(5)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_RANGE                    5:5
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_WOFFSET                  0x0
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_MASKED                   _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_VLC_DMA_OVFL_INT_ENABLE_NOTMASKED                        _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Encoded Bitstream (EB) Buffer End Interrupt
//  Mask.
// When set, this bit enables generation of
//  EB buffer end interrupts.
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(6)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_RANGE                   6:6
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_WOFFSET                 0x0
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_MASKED                  _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_EB_BUFFER_END_INT_ENABLE_NOTMASKED                       _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Encoded Bitstream (EB) Frame End Interrupt
//  Mask.
// When set, this bit enables generation of
//  encoded frame end interrupts.
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_SHIFT                    _MK_SHIFT_CONST(7)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_RANGE                    7:7
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_WOFFSET                  0x0
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_MASKED                   _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_EB_FRAME_END_INT_ENABLE_NOTMASKED                        _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Encoder Idle Interrupt Mask.
// When set, this bit enables generation of
//  encoder idle interrupts.
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_SHIFT)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_RANGE                    8:8
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_WOFFSET                  0x0
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_MASKED                   _MK_ENUM_CONST(0)    // // Interrupt masked (disabled).

#define MPEA_INTMASK_0_ENCODER_IDLE_INT_ENABLE_NOTMASKED                        _MK_ENUM_CONST(1)    // // Interrupt not masked (enabled).


// Offset 0x020
//
// Video Sequence Registers
//
// Bit 29 (PKT_MODE) of VOL_CTRL register is deleted.
// Bit 30 (HW_DBLK_CTRL) of VOL_CTRL register is deleted.
// Bit 31 (DBLK_EN) of VOL_CTRL register is deleted.

// Register MPEA_VOL_CTRL_0  // Encoder VOL Control.
#define MPEA_VOL_CTRL_0                 _MK_ADDR_CONST(0x20)
#define MPEA_VOL_CTRL_0_SECURE                  0x0
#define MPEA_VOL_CTRL_0_WORD_COUNT                      0x1
#define MPEA_VOL_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x240)
#define MPEA_VOL_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3fe7cb60)
#define MPEA_VOL_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3fefcb7f)
#define MPEA_VOL_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3fefcb7f)
// Short Video Header.
// This bit is effective only for MPEG4/H.263
//  encoding when H264_ENABLE is set to DISABLE.
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_SHIFT)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_RANGE                        0:0
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_WOFFSET                      0x0
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_MPEG4                        _MK_ENUM_CONST(0)    // // MPEG4 encoding.

#define MPEA_VOL_CTRL_0_SHORT_VIDEO_HEADER_H263                 _MK_ENUM_CONST(1)    // // H.263 (short video header) encoding.


// Bypass VLC Control.
// This bit is used to disable/enable bypassing
//  of VLC hardware.
// This bit is currently available only for
//  MPEG4/H.263 encoding.
#define MPEA_VOL_CTRL_0_BYPASS_VLC_SHIFT                        _MK_SHIFT_CONST(1)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_BYPASS_VLC_SHIFT)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_RANGE                        1:1
#define MPEA_VOL_CTRL_0_BYPASS_VLC_WOFFSET                      0x0
#define MPEA_VOL_CTRL_0_BYPASS_VLC_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLC_DISABLE                      _MK_ENUM_CONST(0)    // // Hardware VLC is not bypassed.

#define MPEA_VOL_CTRL_0_BYPASS_VLC_ENABLE                       _MK_ENUM_CONST(1)    // // Hardware VLC is bypassed. 


// Resync Marker Control.
// This bit is used to disable/enable the
//  resync marker insertion in the VLC.
// This bit is effective only for MPEG4 encoding
//  and is not used for H.264 encoding.
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_RESYNC_ENABLE_SHIFT)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_RANGE                     2:2
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_WOFFSET                   0x0
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_DISABLE                   _MK_ENUM_CONST(0)    // // Resync marker insertion is disabled.

#define MPEA_VOL_CTRL_0_RESYNC_ENABLE_ENABLE                    _MK_ENUM_CONST(1)    // // Resync marker insertion is enabled.


// Data Partition Control.
// This bit is used to enable/disable the data
//  partition in the VLC.
// This bit is effective only for MPEG4 encoding
//  and is not used for H.264 encoding.
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_DATAPART_ENABLE_SHIFT)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_RANGE                   3:3
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_WOFFSET                 0x0
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_DISABLE                 _MK_ENUM_CONST(0)    // // Data partitioning is disabled.

#define MPEA_VOL_CTRL_0_DATAPART_ENABLE_ENABLE                  _MK_ENUM_CONST(1)    // // Data partitioning is enabled.


// Reversible VLC Control.
// This bit is used to enable/disable the
//  Reversible VLC.
// This bit is effective only for MPEG4 encoding
//  and is not used for H.264 encoding.
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_SHIFT                       _MK_SHIFT_CONST(4)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_RVLC_ENABLE_SHIFT)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_RANGE                       4:4
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_WOFFSET                     0x0
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RVLC_ENABLE_DISABLE                     _MK_ENUM_CONST(0)    // // Reversible VLC is disabled.

#define MPEA_VOL_CTRL_0_RVLC_ENABLE_ENABLE                      _MK_ENUM_CONST(1)    // // Reversible VLC is enabled.


// Input Buffer Frame Skip.
// This bit defines whether to skip (drop) or
//  not skip incoming frames when the current
//  frame encoding is not finished and input
//  buffer for next frame arrives.
// It is recommended that for real-time camera
//  encoding from host
//  that this bit be set to "SKIP" to prevent
//  buffer overflow in host especially
//  if input buffers are processed in frame
//  buffers. When next frame is skipped due to
//  this condition, interrupt (BUFFER_REJ_INT)
//  can be set if enabled.
//  This condition should not occur normally
//  for real-time encoding because it is
//  expected that the system is designed
//  such that it does not exceed the encoder
//  encoding capability even in worst case.
//  Note that if input frames are processed in
//  mb-rows, no skipping is performed on input
//  buffers until the buffer with start of next
//  frame appears at the top of the input
//  buffer queue (FIFO) therefore if video
//  source is faster than encoder, overflow
//  may still occur at the source of video.
// For non real-time host-controlled encoding
//  this bit should be set to "NO_SKIP" to
//  prevent unnecessary frame skipping.
// Setting this bit to NO_SKIP will cause the
//  encoding source to be stalled if encoder
//  cannot keep up with the source.
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_SHIFT                        _MK_SHIFT_CONST(5)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_SHIFT)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_RANGE                        5:5
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_WOFFSET                      0x0
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_NOSKIP                       _MK_ENUM_CONST(0)    // // Do not skip the next frame at input buffer
//  interface, until the current frame encoding
//  is done. 

#define MPEA_VOL_CTRL_0_IB_FRAME_SKIP_MODE_SKIP                 _MK_ENUM_CONST(1)    // // Skip input buffers - Skip the next frame at
//  the input buffer interface, if the current
//  frame encoding is not finished. 


// Stream Mode.
// This bit specifies the mode of output
//  bitstream.
#define MPEA_VOL_CTRL_0_STREAM_MODE_SHIFT                       _MK_SHIFT_CONST(6)
#define MPEA_VOL_CTRL_0_STREAM_MODE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_STREAM_MODE_SHIFT)
#define MPEA_VOL_CTRL_0_STREAM_MODE_RANGE                       6:6
#define MPEA_VOL_CTRL_0_STREAM_MODE_WOFFSET                     0x0
#define MPEA_VOL_CTRL_0_STREAM_MODE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_STREAM_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_STREAM_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_STREAM_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_STREAM_MODE_BYTESTREAM                  _MK_ENUM_CONST(0)    // // This enum is applicable to H264 only.
//  H264 bitstream will be generated in
//  byte stream mode. In this mode, EB Buffer
//  End Interrupt should be masked and only
//  EB Frame End Interrupt should be used.

#define MPEA_VOL_CTRL_0_STREAM_MODE_NAL                 _MK_ENUM_CONST(1)    // // This enum is applicable to H264 only.
//  H264 bitstream will be generated in NAL
//  mode. In this mode, EB Buffer End Interrupt
//  may be used in addition to EB Frame End
//  Interrupt.

#define MPEA_VOL_CTRL_0_STREAM_MODE_FRAME                       _MK_ENUM_CONST(0)    // // This enum is applicable to MPEG4 only.
//  MPEG4 bitstream will be returned in 
//  one complete frame.  In this mode, EB 
//  Buffer End Interrupt should be masked 
//  and only EB Frame End Interrupt should be 
//  used.  

#define MPEA_VOL_CTRL_0_STREAM_MODE_PACKET                      _MK_ENUM_CONST(1)    // // This enum is applicable to MPEG4 only.
//  MPEG4 bitstream will be return in packets,
//  each with its own header. In this 
//  mode, EB Buffer End Interrupt may be used 
//  in addition to EB Frame End Interrupt.


// Input Source Select.
// This parameter specifies input source.
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_FIELD                     (_MK_MASK_CONST(0x3) << MPEA_VOL_CTRL_0_INPUT_SRC_SEL_SHIFT)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_RANGE                     9:8
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_WOFFSET                   0x0
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_DEFAULT                   _MK_MASK_CONST(0x2)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_INPUT_SRC_SEL_HOST                      _MK_ENUM_CONST(2)    // // Host-controlled encoding.
// 0 and 1 are Reserved


// H.264 Encoding Enable.
//  This bit enables H.264 encoding.
#define MPEA_VOL_CTRL_0_H264_ENABLE_SHIFT                       _MK_SHIFT_CONST(11)
#define MPEA_VOL_CTRL_0_H264_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_H264_ENABLE_SHIFT)
#define MPEA_VOL_CTRL_0_H264_ENABLE_RANGE                       11:11
#define MPEA_VOL_CTRL_0_H264_ENABLE_WOFFSET                     0x0
#define MPEA_VOL_CTRL_0_H264_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H264_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_H264_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H264_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H264_ENABLE_DISABLE                     _MK_ENUM_CONST(0)    // // MPEG4 or H.263 encoding as selected by
//  SHORT_VIDEO_HEADER bit.

#define MPEA_VOL_CTRL_0_H264_ENABLE_ENABLE                      _MK_ENUM_CONST(1)    // // H.264 encoding.


// VLC DMA Stall control.
// This bit controls VLC DMA behavior in case
//  any of the VLC DMA buffer(s) is full.
//  This bit is valid regardless of the setting
//  of BYPASS_VLCDMA.
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_SHIFT                      _MK_SHIFT_CONST(14)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_VLCDMA_STALL_SHIFT)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_RANGE                      14:14
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_WOFFSET                    0x0
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_VLCDMA_STALL_ENABLE                     _MK_ENUM_CONST(0)    // // VLC DMA will stall encoding pipeline if
//  any of the VLC DMA buffer(s) is full.
//  In this case VLC DMA will never overflow
//  however this may potentially cause input
//  buffer overflow. This setting should be used
//  when using input frame buffers. Pending
//  input buffer overflow should be detected
//  (in S/W or in H/W) and input frame(s)
// dropped.

#define MPEA_VOL_CTRL_0_VLCDMA_STALL_DISABLE                    _MK_ENUM_CONST(1)    // // VLC DMA will not stall encoding pipeline
//  if any of the VLC DMA buffer(s) is full.
//  This will create a VLC DMA overflow
//  condition that will trigger VLC_DMA_OVFL_INT
//  interrupt if enabled. This setting should
//  be used when using input mb-row buffers to
//  minimize the risk of input buffer being
//  dropped.


// Bypass VLC DMA.
// This bit controls bypassing of VLC DMA
//  buffer.
// This feature is not implemented yet !!
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_SHIFT                     _MK_SHIFT_CONST(15)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_BYPASS_VLCDMA_SHIFT)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_RANGE                     15:15
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_WOFFSET                   0x0
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_DISABLE                   _MK_ENUM_CONST(0)    // // VLC DMA is not bypassed.
// This setting must be used for:
// a) MPEG4/H.263 encoding with either
//    DATAPART_ENABLE or RVLC_ENABLE set to
//    ENABLE and both BYPASS_VLC and ME_BYPASS
//    set to DISABLE.
// b) H.264 encoding with multiple slice and
//    both BYPASS_VLC and ME_BYPASS set to
//    DISABLE.

#define MPEA_VOL_CTRL_0_BYPASS_VLCDMA_ENABLE                    _MK_ENUM_CONST(1)    // // VLC DMA is bypassed.
// This setting can be used for:
// a) MPEG4/H.263 encoding with DATAPART_ENABLE
//    and RVLC_ENABLE both set to DISABLE.
// b) H.264 encoding with single slice
// c) MPEG4/H.263/H.264 encoding with
//    BYPASS_VLC set to ENABLE.
// d) MPEG4/H.263/H.264 encoding with
//    ME_BYPASS set to ENABLE.


// H.263+ Annex I support.
// This bit is effective only for H.263 encoding
//  and is not used for MPEG4 and H.264
//  encoding.
// This functionality is not implemented.
#define MPEA_VOL_CTRL_0_H263PI_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_VOL_CTRL_0_H263PI_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_H263PI_SHIFT)
#define MPEA_VOL_CTRL_0_H263PI_RANGE                    16:16
#define MPEA_VOL_CTRL_0_H263PI_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_H263PI_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_H263PI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PI_DISABLE                  _MK_ENUM_CONST(0)    // // H.263+ Annex I disabled.

#define MPEA_VOL_CTRL_0_H263PI_ENABLE                   _MK_ENUM_CONST(1)    // // H.263+ Annex I enabled.


// H.263+ Annex J support.
// This bit is effective only for H.263 encoding
//  and is not used for MPEG4 and H.264
//  encoding.
// This functionality is not implemented.
#define MPEA_VOL_CTRL_0_H263PJ_SHIFT                    _MK_SHIFT_CONST(17)
#define MPEA_VOL_CTRL_0_H263PJ_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_H263PJ_SHIFT)
#define MPEA_VOL_CTRL_0_H263PJ_RANGE                    17:17
#define MPEA_VOL_CTRL_0_H263PJ_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_H263PJ_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PJ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_H263PJ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PJ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PJ_DISABLE                  _MK_ENUM_CONST(0)    // // H.263+ Annex J disabled.

#define MPEA_VOL_CTRL_0_H263PJ_ENABLE                   _MK_ENUM_CONST(1)    // // H.263+ Annex J enabled.


// H.263+ Annex K support.
// This bit is effective only for H.263 encoding
//  and is not used for MPEG4 and H.264
//  encoding.
// This functionality is not implemented.
#define MPEA_VOL_CTRL_0_H263PK_SHIFT                    _MK_SHIFT_CONST(18)
#define MPEA_VOL_CTRL_0_H263PK_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_H263PK_SHIFT)
#define MPEA_VOL_CTRL_0_H263PK_RANGE                    18:18
#define MPEA_VOL_CTRL_0_H263PK_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_H263PK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_H263PK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PK_DISABLE                  _MK_ENUM_CONST(0)    // // H.263+ Annex K disabled.

#define MPEA_VOL_CTRL_0_H263PK_ENABLE                   _MK_ENUM_CONST(1)    // // H.263+ Annex K enabled.


// H.263+ Annex T support.
// This bit is effective only for H.263 encoding
//  and is not used for MPEG4 and H.264
//  encoding.
// This functionality is not implemented.
#define MPEA_VOL_CTRL_0_H263PT_SHIFT                    _MK_SHIFT_CONST(19)
#define MPEA_VOL_CTRL_0_H263PT_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_H263PT_SHIFT)
#define MPEA_VOL_CTRL_0_H263PT_RANGE                    19:19
#define MPEA_VOL_CTRL_0_H263PT_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_H263PT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_H263PT_DISABLE                  _MK_ENUM_CONST(0)    // // H.263+ Annex T disabled.

#define MPEA_VOL_CTRL_0_H263PT_ENABLE                   _MK_ENUM_CONST(1)    // // H.263+ Annex T enabled.


// Number of Reference Frames (H264 only)
// This field specifies the number of reference
//  frames for encoding (from 1 to 16).
// Programmed value = actual value - 1.
// This bit is effective only for H.264 encoding
//  and is not used for MPEG4/H.263 encoding.
// This functionality is not implemented.
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_SHIFT                     _MK_SHIFT_CONST(21)
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_FIELD                     (_MK_MASK_CONST(0xf) << MPEA_VOL_CTRL_0_NUM_REF_FRAME_SHIFT)
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_RANGE                     24:21
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_WOFFSET                   0x0
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_NUM_REF_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Motion Estimation Bypass.
// This controls whether encoding process is
//  performed or bypassed after motion
//  estimation process. 
#define MPEA_VOL_CTRL_0_ME_BYPASS_SHIFT                 _MK_SHIFT_CONST(25)
#define MPEA_VOL_CTRL_0_ME_BYPASS_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_ME_BYPASS_SHIFT)
#define MPEA_VOL_CTRL_0_ME_BYPASS_RANGE                 25:25
#define MPEA_VOL_CTRL_0_ME_BYPASS_WOFFSET                       0x0
#define MPEA_VOL_CTRL_0_ME_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_ME_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_DISABLE                       _MK_ENUM_CONST(0)    // // The rest of encoding process is performed
//  after motion estimation.

#define MPEA_VOL_CTRL_0_ME_BYPASS_ENABLE                        _MK_ENUM_CONST(1)    // // The rest of encoding process is bypassed
//  after motion estimation.
//  Result of motion estimation is stored in
//  memory in packets aligned to 128-bit
//  words.
// This is supported only for H.264 encoding?
// Design note: internally this will force
//  VLC module to code with MB  packetization
//  packet count to 1.


// Motion Estimation Bypass Mode.
// This controls motion estimation bypass mode
//  when ME_BYPASS is set to ENABLE. This is not
//  effective if ME_BYPASS is set to DISABLE.
// This functionality is not yet implemented.
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_SHIFT                    _MK_SHIFT_CONST(26)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_ME_BYPASS_MODE_SHIFT)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_RANGE                    26:26
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_FULL                     _MK_ENUM_CONST(0)    // // Full Bypass Mode.
// Motion vectors and predicted luma/chroma
//  as well as recon data are written to output
//  (EBM) memory when ME_BYPASS is set to
//  ENABLE.

#define MPEA_VOL_CTRL_0_ME_BYPASS_MODE_MV_ONLY                  _MK_ENUM_CONST(1)    // // Motion Vector Only.
// Only motion vectors will be writtent to
//  output (EBM) memory when ME_BYPASS is set to
//  ENABLE.


// Rate Control Mode
// This bit must be set to VBR for MPEG4/H.263
//  encoding and to CBR for H.264 encoding.
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_SHIFT                    _MK_SHIFT_CONST(27)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_RATE_CTRL_MODE_SHIFT)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_RANGE                    27:27
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_WOFFSET                  0x0
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_VBR                      _MK_ENUM_CONST(0)    // // Encode with a more Variable Bit Rate
//  characteristic.
//  This is currently supported for MPEG4/H.263
//  encoding only.

#define MPEA_VOL_CTRL_0_RATE_CTRL_MODE_CBR                      _MK_ENUM_CONST(1)    // // Encode with a more Constant Bit Rate
//  characteristic.
//  This is currently supported for H.264
//  encoding only.


// Current Surface memory organization.
#define MPEA_VOL_CTRL_0_CUR_SURF_SHIFT                  _MK_SHIFT_CONST(28)
#define MPEA_VOL_CTRL_0_CUR_SURF_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_CUR_SURF_SHIFT)
#define MPEA_VOL_CTRL_0_CUR_SURF_RANGE                  28:28
#define MPEA_VOL_CTRL_0_CUR_SURF_WOFFSET                        0x0
#define MPEA_VOL_CTRL_0_CUR_SURF_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_CUR_SURF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_CUR_SURF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_CUR_SURF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_CUR_SURF_THREE_PLANE                    _MK_ENUM_CONST(0)    // // Y,U,V are in three separate planes (planar).
//  This setting is not recommended because
//  it is less efficient from memory bandwidth
//  utilization point of view.
//  However, this setting must be used if the
//  video source module does not support
//  semi-planar mode.

#define MPEA_VOL_CTRL_0_CUR_SURF_TWO_PLANE                      _MK_ENUM_CONST(1)    // // Y and UV are in two separate planes
//  (semi-planar). Chroma (UV) is stored
//  byte-interleaved in the same plane with
//  U bytes in even addresses and V bytes in
//  odd addresses. This setting is recommended
//  for better memory bandwidth utilization
//  however this may not be possible if the
//  video input source module does not support
//  semi-planar mode.


// Reference Surface memory organization.
#define MPEA_VOL_CTRL_0_REF_SURF_SHIFT                  _MK_SHIFT_CONST(29)
#define MPEA_VOL_CTRL_0_REF_SURF_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_VOL_CTRL_0_REF_SURF_SHIFT)
#define MPEA_VOL_CTRL_0_REF_SURF_RANGE                  29:29
#define MPEA_VOL_CTRL_0_REF_SURF_WOFFSET                        0x0
#define MPEA_VOL_CTRL_0_REF_SURF_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_REF_SURF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_VOL_CTRL_0_REF_SURF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_REF_SURF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_VOL_CTRL_0_REF_SURF_THREE_PLANE                    _MK_ENUM_CONST(0)    // // Y,U,V are in three separate planes (planar).
//  This setting is not recommended because
//  it is less efficient from memory bandwidth
//  utilization point of view.
//  However, for AP15, this setting must be used
//  if reference frame is used for encoding
//  preview because display controller does not
//  support semi-planar mode.

#define MPEA_VOL_CTRL_0_REF_SURF_TWO_PLANE                      _MK_ENUM_CONST(1)    // // Y and UV are in two separate planes
//  (semi-planar). Chroma (UV) is stored
//  byte-interleaved in the same plane with
//  U bytes in even addresses and V bytes in
//  odd addresses. This setting is recommended
//  for better memory bandwidth utilization.



// Register MPEA_WIDTH_HEIGHT_0  // Encoder VOP Width and Height.
// This register specifies the width and height
//  of the VOP. The same register is used to
//  define the Y, U & V plane width and heights.
// The width and height for the U & V plane
//  will be half of the Y plane for planar YUV.
// The height for the UV plane will be half of
//  Y plane for semi-planar YUV.
#define MPEA_WIDTH_HEIGHT_0                     _MK_ADDR_CONST(0x21)
#define MPEA_WIDTH_HEIGHT_0_SECURE                      0x0
#define MPEA_WIDTH_HEIGHT_0_WORD_COUNT                  0x1
#define MPEA_WIDTH_HEIGHT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_READ_MASK                   _MK_MASK_CONST(0x8fff0fff)
#define MPEA_WIDTH_HEIGHT_0_WRITE_MASK                  _MK_MASK_CONST(0x8fff0fff)
// VOP width in pixel units modulo 16.
// AP15 doesn't support width to be non-multiple of 16.
// In AP15, this field must be set to 0.
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_FIELD                    (_MK_MASK_CONST(0xf) << MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_SHIFT)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_RANGE                    3:0
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_WOFFSET                  0x0
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_4LSB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// VOP Width in macro block unit.
// This field specifies the width of the VOP in
//  terms of complete macroblocks.
// This is equal to VOP width in pixel units
//  divided by 16  and fraction truncated.
// Input image width = WIDTH * 16 + WIDTH_4LSB.
// If input image width is not a multiple of 16,
//  the remaining pixels to make width multiple
//  of 16 will be padded internally inside MPE.
// Recon buffers must be programmed to hold the
//  nearest multiple of 16 image size.
// For example if the input image size is
//  (150,128), recon buffer must be large
//  enough to hold (160,128).
// If Y image width is not multiple of 2, U/V
//  image width is assumed to be Y width
//  divided by 2 and rounded up.
#define MPEA_WIDTH_HEIGHT_0_WIDTH_SHIFT                 _MK_SHIFT_CONST(4)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_FIELD                 (_MK_MASK_CONST(0xff) << MPEA_WIDTH_HEIGHT_0_WIDTH_SHIFT)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_RANGE                 11:4
#define MPEA_WIDTH_HEIGHT_0_WIDTH_WOFFSET                       0x0
#define MPEA_WIDTH_HEIGHT_0_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// VOP height in pixel units modulo 16.
// AP15 doesn't support height to be non-multiple of 16
// In AP15, this field must be set to 0.
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_SHIFT)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_RANGE                   19:16
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_WOFFSET                 0x0
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_4LSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// VOP Height in macro block unit.
// This field specifies the height of the VOP in
//  terms of complete macroblocks.
// This is equal to VOP height in pixel units
//  divided by 16 and fraction truncated.
// Input image height = HEIGHT*16 + HEIGHT_4LSB.
// If input image height is not a multiple of
//  16, the remaining lines to make height
//  multiple of 16 will be padded internally
//  inside MPE.
// Recon buffers must be programmed to hold the
//  nearest multiple of 16 image size.
// For example if the input image size is
//  (160,118), recon buffer must be large
//  enough to hold (160,128).
// If Y image height is not multiple of 2, U/V
//  image height is assumed to be Y height
//   divided by 2 and rounded up.
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_SHIFT                        _MK_SHIFT_CONST(20)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_WIDTH_HEIGHT_0_HEIGHT_SHIFT)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_RANGE                        27:20
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_WOFFSET                      0x0
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Pixel Extension Mode.
// This is used to select the pixel extension
//  mode when the VOP width in pixel units is
//  not a multiple of 16. This is possible for
//  MPEG4/H.263 encoding since width and height
//  are encoded in term of number of pixels
//  and number of lines. This should not
//  occur in H.264 encoding since width and
//  height are encoded in term of number of
//  of macroblocks.
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_SHIFT                       _MK_SHIFT_CONST(31)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_SHIFT)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_RANGE                       31:31
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_WOFFSET                     0x0
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_BLACK                       _MK_ENUM_CONST(0)    // // The VOP is padded with pixel value 0 for
//  luma and pixel value 128 for chroma till
//  the closest macroblock boundary.

#define MPEA_WIDTH_HEIGHT_0_PIX_EXTEND_MODE_REPLICATE                   _MK_ENUM_CONST(1)    // // The VOP is padded with the last pixel either
//  on the right or the bottom till the closest
//  macroblock boundary. This setting should
//  be used for MPEG4 encoding.



// Register MPEA_SEQ_PARAMETERS_0  // Sequence Picture Parameters.
// This register is applicable for H.264
//  encoding only.
// This register specifies various H.264
//  sequence picture parameters.
#define MPEA_SEQ_PARAMETERS_0                   _MK_ADDR_CONST(0x22)
#define MPEA_SEQ_PARAMETERS_0_SECURE                    0x0
#define MPEA_SEQ_PARAMETERS_0_WORD_COUNT                        0x1
#define MPEA_SEQ_PARAMETERS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x2321e142)
#define MPEA_SEQ_PARAMETERS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffffff)
#define MPEA_SEQ_PARAMETERS_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define MPEA_SEQ_PARAMETERS_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
// 
// 
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_FIELD                 (_MK_MASK_CONST(0xff) << MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_RANGE                 7:0
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_WOFFSET                       0x0
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_SW_DEFAULT                    _MK_MASK_CONST(0x42)
#define MPEA_SEQ_PARAMETERS_0_IDC_PROFILE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_SHIFT                 _MK_SHIFT_CONST(8)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_RANGE                 8:8
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_WOFFSET                       0x0
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_SHIFT                 _MK_SHIFT_CONST(9)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_RANGE                 9:9
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_WOFFSET                       0x0
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_SHIFT                 _MK_SHIFT_CONST(10)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_RANGE                 10:10
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_WOFFSET                       0x0
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_SHIFT                 _MK_SHIFT_CONST(11)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_RANGE                 11:11
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_WOFFSET                       0x0
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_CONSTRAINT3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

// This parameter specifies H.264 Level number.
// When frame size > 1620 macroblocks, Level 
//  should be set >= 31
// When frame size > 3600 macroblocks, Level 
//  should be set >= 32
// When frame size > 5120 macroblocks, Level
//  should be set >= 40
// 
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_SHIFT                   _MK_SHIFT_CONST(12)
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_RANGE                   19:12
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_WOFFSET                 0x0
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_SW_DEFAULT                      _MK_MASK_CONST(0x1e)
#define MPEA_SEQ_PARAMETERS_0_LEVEL_IDC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_SHIFT                  _MK_SHIFT_CONST(20)
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_FIELD                  (_MK_MASK_CONST(0xf) << MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_RANGE                  23:20
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_WOFFSET                        0x0
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x2)
#define MPEA_SEQ_PARAMETERS_0_PIC_ORDER_CNT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)

// 
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_SHIFT                     _MK_SHIFT_CONST(24)
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_RANGE                     24:24
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_WOFFSET                   0x0
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PARAMETERS_0_GAPS_IN_FRAME_NUM_VALUE_ALLOWED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_SHIFT                      _MK_SHIFT_CONST(25)
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_RANGE                      25:25
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_WOFFSET                    0x0
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PARAMETERS_0_FRAME_MBS_ONLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

// 
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_SHIFT                     _MK_SHIFT_CONST(26)
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_RANGE                     26:26
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_WOFFSET                   0x0
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_MB_ADAPTIVE_FRAME_FIELD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

// 
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_SHIFT                        _MK_SHIFT_CONST(27)
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_RANGE                        27:27
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_WOFFSET                      0x0
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_DIRECT_8X8_INFERENCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_SHIFT                  _MK_SHIFT_CONST(28)
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_FRAME_CROP_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_RANGE                  28:28
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_WOFFSET                        0x0
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_FRAME_CROP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

// 
// 
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_SHIFT                     _MK_SHIFT_CONST(29)
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_SHIFT)
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_RANGE                     29:29
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_WOFFSET                   0x0
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MPEA_SEQ_PARAMETERS_0_DELTA_PIC_ORDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)


// Register MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0  // Log2(Max Frame Number + 1) - 4.
// This register is applicable for H.264
//  encoding only.
// This register is needed as part of H.264
//  sequence parameters.
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0                        _MK_ADDR_CONST(0x23)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_SECURE                         0x0
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_WORD_COUNT                     0x1
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x4)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
// Log2(Max Frame Number + 1) - 4.
// This parameter specifies the number of bits
//  - 4 for encoded frame number (FRAME_NUM).
//  Note that this also specifies how encoded
//  frame number counter should wrap around in
//  H.264 encoding.
// Valid value is from 0 to 12.
// Note that Max Frame Number can be calculated
//  from 2^^(LOG2_MAX_FRAME_NUM_MINUS4 + 4) - 1.
//  And, absolute max frame number is 16'hffff.
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_FIELD                        (_MK_MASK_CONST(0xf) << MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_SHIFT)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_RANGE                        3:0
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_WOFFSET                      0x0
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_SW_DEFAULT                   _MK_MASK_CONST(0x4)
#define MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0_LOG2_MAX_FRAME_NUM_MINUS4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)


// Register MPEA_CROP_LR_OFFSET_0  // Frame Cropping Left/Right Offset.
// This register is applicable for H.264
//  encoding only.
// This register is needed as part of H.264
//  sequence parameters.
#define MPEA_CROP_LR_OFFSET_0                   _MK_ADDR_CONST(0x24)
#define MPEA_CROP_LR_OFFSET_0_SECURE                    0x0
#define MPEA_CROP_LR_OFFSET_0_WORD_COUNT                        0x1
#define MPEA_CROP_LR_OFFSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_CROP_LR_OFFSET_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MPEA_CROP_LR_OFFSET_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
// Left Offset
// 
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_SHIFT)
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_RANGE                    15:0
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_WOFFSET                  0x0
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_LEFT_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)

// Right Offset
// 
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_FIELD                   (_MK_MASK_CONST(0xffff) << MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_SHIFT)
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_RANGE                   31:16
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_WOFFSET                 0x0
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CROP_LR_OFFSET_0_CROP_RIGHT_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)


// Register MPEA_CROP_TB_OFFSET_0  // Frame Cropping Top/Bottom Offset.
// This register is applicable for H.264
//  encoding only.
// This register is needed as part of H.264
//  sequence parameters.
#define MPEA_CROP_TB_OFFSET_0                   _MK_ADDR_CONST(0x25)
#define MPEA_CROP_TB_OFFSET_0_SECURE                    0x0
#define MPEA_CROP_TB_OFFSET_0_WORD_COUNT                        0x1
#define MPEA_CROP_TB_OFFSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_CROP_TB_OFFSET_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MPEA_CROP_TB_OFFSET_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
// Top Offset
// 
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_SHIFT)
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_RANGE                     15:0
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_WOFFSET                   0x0
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_TOP_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)

// Bottom Offset
// 
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_SHIFT)
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_RANGE                     31:16
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_WOFFSET                   0x0
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CROP_TB_OFFSET_0_CROP_BOT_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)

// Offset 0x030
// Bit 5 (DEBLK_FILTER_CTRL) of PIC_PARAMETERS is deleted.

// Register MPEA_PIC_PARAMETERS_0  // Picture Parameters of H264 and STREAM id for H264/MPEG4
// This register is applicable for both H.264 and MPEG4
// There is one register field (STREAM_ID) of this register which is
// applicable to both MPEG4/H264.
// Remaining register fields are applicable to H264 only and specify various
// picture paramters syntax elements.
#define MPEA_PIC_PARAMETERS_0                   _MK_ADDR_CONST(0x30)
#define MPEA_PIC_PARAMETERS_0_SECURE                    0x0
#define MPEA_PIC_PARAMETERS_0_WORD_COUNT                        0x1
#define MPEA_PIC_PARAMETERS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xff1f00df)
#define MPEA_PIC_PARAMETERS_0_READ_MASK                         _MK_MASK_CONST(0xff1f07df)
#define MPEA_PIC_PARAMETERS_0_WRITE_MASK                        _MK_MASK_CONST(0xff1f07df)
// Applicable to H264 only
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_SHIFT)
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_RANGE                 0:0
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_WOFFSET                       0x0
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_ENTROPY_CODING_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

// Applicable to H264 only
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_SHIFT                   _MK_SHIFT_CONST(1)
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_SHIFT)
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_RANGE                   1:1
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_WOFFSET                 0x0
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_PIC_ORDER_PRESENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

// Applicable to H264 only
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_SHIFT                  _MK_SHIFT_CONST(2)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_SHIFT)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_RANGE                  2:2
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_WOFFSET                        0x0
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_PRED_FLAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

// Applicable to H264 only
// 
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_SHIFT                 _MK_SHIFT_CONST(3)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_FIELD                 (_MK_MASK_CONST(0x3) << MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_SHIFT)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_RANGE                 4:3
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_WOFFSET                       0x0
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_WEIGHTED_BIPRED_IDC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)

// Applicable to H264 only
// 
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_SHIFT                      _MK_SHIFT_CONST(6)
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_SHIFT)
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_RANGE                      6:6
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_WOFFSET                    0x0
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CONSTRAINED_INTRA_PRED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

// Applicable to H264 only
// 
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_SHIFT                   _MK_SHIFT_CONST(7)
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_SHIFT)
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_RANGE                   7:7
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_WOFFSET                 0x0
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_REDUNDANT_PIC_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

// Slice Group Map Type (applicable to H264 only)
// This parameter defines slice group map type
//  when there are multiple slice groups.
//  This parameter is not used when there is
//  only 1 slice group. 
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_SHIFT                  _MK_SHIFT_CONST(8)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_FIELD                  (_MK_MASK_CONST(0x7) << MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_SHIFT)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_RANGE                  10:8
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_WOFFSET                        0x0
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_INTERLEAVED                    _MK_ENUM_CONST(0)    // // Interleaved slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_DISPERSED                      _MK_ENUM_CONST(1)    // // Dispersed slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_FOREGROUND_BACKGROUND                  _MK_ENUM_CONST(2)    // // Foreground & Background slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_BOX_OUT                        _MK_ENUM_CONST(3)    // // Box out slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_RASTER                 _MK_ENUM_CONST(4)    // // Raster slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_WIPE                   _MK_ENUM_CONST(5)    // // Wipe slice group map.

#define MPEA_PIC_PARAMETERS_0_SLICE_GRP_MAP_TYPE_EXPLICIT                       _MK_ENUM_CONST(6)    // // Explicit slice group map.
// This is currently not supported.


// Chroma Qp Index.
// This field is applicable for H.264
//  encoding only.
// This is 2's complement value ranging from
//  -12 to +12 used to calculate chroma Qp
//  from luma Qp as specified in H.264 standard.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_FIELD                     (_MK_MASK_CONST(0x1f) << MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_SHIFT)
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_RANGE                     20:16
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_WOFFSET                   0x0
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_CHROMA_QP_INDEX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

// Stream ID
// This register field is applicable to both H264 and MPEG4
// This parameter may be used to differentiate
//  between multiple streams in EBM.
// This parameter must be used for multiple
//  stream encoding.
// Note that multiple stream encoding rely on
//  context save/restore to work in AP15 which
//  is a P1 feature so likely not to work.
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_PIC_PARAMETERS_0_STREAM_ID_SHIFT)
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_RANGE                   31:24
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_WOFFSET                 0x0
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAMETERS_0_STREAM_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)


// Register MPEA_PIC_PARAM_SET_ID_0  // Picture Parameter Set ID.
// This register is applicable for H.264
//  encoding only.
// This register is needed as part of H.264
//  picture parameters.
#define MPEA_PIC_PARAM_SET_ID_0                 _MK_ADDR_CONST(0x31)
#define MPEA_PIC_PARAM_SET_ID_0_SECURE                  0x0
#define MPEA_PIC_PARAM_SET_ID_0_WORD_COUNT                      0x1
#define MPEA_PIC_PARAM_SET_ID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xff)
#define MPEA_PIC_PARAM_SET_ID_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define MPEA_PIC_PARAM_SET_ID_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
// Picture Parameter Set ID.
// Valid value is from 0 to 255.
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_SHIFT)
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_RANGE                  7:0
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_WOFFSET                        0x0
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_PARAM_SET_ID_0_PIC_PARAM_SET_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)


// Register MPEA_SEQ_PARAM_SET_ID_0  // Sequence Parameter Set ID.
// This register is applicable for H.264
//  encoding only.
// This register is currently not used.
#define MPEA_SEQ_PARAM_SET_ID_0                 _MK_ADDR_CONST(0x32)
#define MPEA_SEQ_PARAM_SET_ID_0_SECURE                  0x0
#define MPEA_SEQ_PARAM_SET_ID_0_WORD_COUNT                      0x1
#define MPEA_SEQ_PARAM_SET_ID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x1f)
#define MPEA_SEQ_PARAM_SET_ID_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define MPEA_SEQ_PARAM_SET_ID_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
// Sequence Parameter Set ID.
// Valid value is from 0 to 31. This parameter
//  is encoded into PIC NAL and it identifies
//  which SEQ NAL it is referring to.
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_FIELD                  (_MK_MASK_CONST(0x1f) << MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_SHIFT)
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_RANGE                  4:0
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_WOFFSET                        0x0
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_SEQ_PARAM_SET_ID_0_SEQ_PARAM_SET_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)


// Register MPEA_NUM_REF_IDX_ACTIVE_0  // Num Ref Idx Active (H264 only)
// This register is applicable for H.264
//  encoding only.
// This register is needed as part of H.264
//  picture parameters.
#define MPEA_NUM_REF_IDX_ACTIVE_0                       _MK_ADDR_CONST(0x33)
#define MPEA_NUM_REF_IDX_ACTIVE_0_SECURE                        0x0
#define MPEA_NUM_REF_IDX_ACTIVE_0_WORD_COUNT                    0x1
#define MPEA_NUM_REF_IDX_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f1f)
#define MPEA_NUM_REF_IDX_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1f1f)
#define MPEA_NUM_REF_IDX_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1f1f)
// Number of reference frame - 1.
// Valid value is from 0 to 31.
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_FIELD                    (_MK_MASK_CONST(0x1f) << MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_SHIFT)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_RANGE                    4:0
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_WOFFSET                  0x0
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I0_ACTIVE_MINUS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

// Number of reference frame - 1.
// Valid value is from 0 to 31.
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_SHIFT                    _MK_SHIFT_CONST(8)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_FIELD                    (_MK_MASK_CONST(0x1f) << MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_SHIFT)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_RANGE                    12:8
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_WOFFSET                  0x0
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_REF_IDX_ACTIVE_0_NUM_REF_IDX_I1_ACTIVE_MINUS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)


// Register MPEA_IDR_PIC_ID_0  // IDR Picture ID
// This register is applicable for H.264
//  encoding only.
// This register may be written when it is
//  safe to write registers to specify
//  the IDR_PIC_ID in the slice header,
//  when resuming from context switch.
//  It is not necessary to initialize this
//  register at the beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the last IDR
//  frame's IDR_PIC_ID.
// Encoder hardware toggles this value between 
//  "0" and "1" at the start of every IDR frame,
//  because the H264 standard specified that if
//  2 consecutive frames are IDR frames then
//  this value should differ for them.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_IDR_PIC_ID_0                       _MK_ADDR_CONST(0x34)
#define MPEA_IDR_PIC_ID_0_SECURE                        0x0
#define MPEA_IDR_PIC_ID_0_WORD_COUNT                    0x1
#define MPEA_IDR_PIC_ID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_IDR_PIC_ID_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_IDR_PIC_ID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_IDR_PIC_ID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_IDR_PIC_ID_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_IDR_PIC_ID_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
// IDR_PIC_ID of the last IDR frame.
// This parameter specifies the IDR_PIC_ID
//  of the last IDR frame.
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_SHIFT)
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_RANGE                        0:0
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_WOFFSET                      0x0
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_IDR_PIC_ID_0_IDR_PIC_ID_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Offset 0x040
//
// Input Buffer Registers
//
// Add 1 register to control tiling mode for Input Buffer memory.
// Note that TILE_BUFFER_STRIDE is added because when tiling is enabled and input buffer size is
//  less than 1 frame/buffer then it is not easy to generate x,y screen coordinate if the frame
//  is stored non-consecutively in multiple buffers.
// This register can be used to program the output frame orientation as follows:
//   XY_SWAP | VERT_DIR | HORI_DIR | Output frame orientation
// ----------|----------|----------|------------------------------------------------------
//      0    |    0     |    0     | Normal (same as input frame orientation)
//      0    |    0     |    1     | H flip (mirror on vertical axis)
//      0    |    1     |    0     | V flip (mirror on horizontal axis)
//      0    |    1     |    1     | 180-degree rotation
//      1    |    0     |    0     | XY swap (mirror on 315-degree diagonal)
//      1    |    0     |    1     | 270-degree rotation
//      1    |    1     |    0     | 90-degree rotation
//      1    |    1     |    1     | XY swap and H,V flips (mirror on 45-degree diagonal)
// ---------------------------------------------------------------------------------------
// Notes:
// a. XY swap, if enabled, is performed first prior to H-flip and V-flip.

// Register MPEA_IB_BUFFER_ADDR_MODE_0  // Input Buffer Address Mode.
#define MPEA_IB_BUFFER_ADDR_MODE_0                      _MK_ADDR_CONST(0x40)
#define MPEA_IB_BUFFER_ADDR_MODE_0_SECURE                       0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_WORD_COUNT                   0x1
#define MPEA_IB_BUFFER_ADDR_MODE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_RESET_MASK                   _MK_MASK_CONST(0x1e)
#define MPEA_IB_BUFFER_ADDR_MODE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define MPEA_IB_BUFFER_ADDR_MODE_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
// Tile Buffer Stride control.
// This bit is used only when tiling is enabled.
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_SHIFT)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_RANGE                     0:0
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_WOFFSET                   0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_ENABLE                    _MK_ENUM_CONST(0)    // // The tiling base address will be determined
//  based on the IB0_START_ADDR and
//  IB0_BUFFER_STRIDE * buffer index.
//  This setting may be used when each input
//  buffer size is equal to frame size or more.

#define MPEA_IB_BUFFER_ADDR_MODE_0_TILE_BUFFER_STRIDE_DISABLE                   _MK_ENUM_CONST(1)    // // The tiling base address is IB0_START_ADDR,
//  and the Y is calculated assuming a
//  contiguous IB surface. IB0_BUFFER_STRIDE
//  parameter is not used.
//  This setting must be used when the buffer
//  size is less than the frame size when
//  memory address tiling is enabled.


#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_SHIFT)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_RANGE                   1:1
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_WOFFSET                 0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_IB_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

// Horizontal scan direction.
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_SHIFT                       _MK_SHIFT_CONST(2)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_SHIFT)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_RANGE                       2:2
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_WOFFSET                     0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_INCREASE                    _MK_ENUM_CONST(0)    // // Increasing address.

#define MPEA_IB_BUFFER_ADDR_MODE_0_HORI_DIR_DECREASE                    _MK_ENUM_CONST(1)    // // Decreasing address.


// Vertical scan direction.
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_SHIFT                       _MK_SHIFT_CONST(3)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_SHIFT)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_RANGE                       3:3
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_WOFFSET                     0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_INCREASE                    _MK_ENUM_CONST(0)    // // Increasing address.

#define MPEA_IB_BUFFER_ADDR_MODE_0_VERT_DIR_DECREASE                    _MK_ENUM_CONST(1)    // // Decreasing address.


// X and Y swap control.
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_SHIFT                        _MK_SHIFT_CONST(4)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_SHIFT)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_RANGE                        4:4
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_WOFFSET                      0x0
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_DISABLE                      _MK_ENUM_CONST(0)    // // XY swap disabled.

#define MPEA_IB_BUFFER_ADDR_MODE_0_XY_SWAP_ENABLE                       _MK_ENUM_CONST(1)    // // XY swap enabled.



// Register MPEA_IB_OFFSET_LUMA_0  // Input Luma Buffer Offset.
// This is the offset for input buffers that do
//  not start at beginning of the buffers.
//  This is used to specify beginning of the
//  buffer when there is H/V flip.
#define MPEA_IB_OFFSET_LUMA_0                   _MK_ADDR_CONST(0x41)
#define MPEA_IB_OFFSET_LUMA_0_SECURE                    0x0
#define MPEA_IB_OFFSET_LUMA_0_WORD_COUNT                        0x1
#define MPEA_IB_OFFSET_LUMA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_READ_MASK                         _MK_MASK_CONST(0xffffff)
#define MPEA_IB_OFFSET_LUMA_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
// Input Luma Buffer Offset.
// This specifies the number of bytes to be
//  added to the luma input buffer start
//  address for each input buffer except for
//  the first input buffer of each frame which
//  has offset defined in FIRST_LUMA_OFFSET.
// The sum of the start address and the offset
//  must be 16-byte aligned.  
// For 4:2:0 input format, IB_OFFSET_LUMA 
//  must be multiple of 2.
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_FIELD                 (_MK_MASK_CONST(0xffffff) << MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_SHIFT)
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_RANGE                 23:0
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_WOFFSET                       0x0
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_LUMA_0_LUMA_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_IB_OFFSET_CHROMA_0  // Input Chroma Buffer Offset.
// This is the offset for input buffers that do
//  not start at beginning of the buffers.
//  This is used to specify beginning of the
//  buffer when there is H/V flip.
#define MPEA_IB_OFFSET_CHROMA_0                 _MK_ADDR_CONST(0x42)
#define MPEA_IB_OFFSET_CHROMA_0_SECURE                  0x0
#define MPEA_IB_OFFSET_CHROMA_0_WORD_COUNT                      0x1
#define MPEA_IB_OFFSET_CHROMA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define MPEA_IB_OFFSET_CHROMA_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
// Input Chroma Buffer Offset.
// This specifies the number of bytes to be
//  added to the chroma input buffer start
//  address for each input buffer except for
//  the first input buffer of each frame which
//  has offset defined in FIRST_CHROMA_OFFSET.
// The sum of the start address and the offset
//  must be 8-byte aligned for planar YUV input
//  data and must be 16-byte aligned for
//  semi-planar YUV input data.
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_FIELD                     (_MK_MASK_CONST(0xffffff) << MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_SHIFT)
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_RANGE                     23:0
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_WOFFSET                   0x0
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB_OFFSET_CHROMA_0_CHROMA_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_FIRST_IB_OFFSET_LUMA_0  // First Input Luma Buffer Offset.
// This is the offset for the buffers that do
//  not start at beginning of input frame.
//  This is used to specify top/left cropping
//  of input frame. This offset must reside
//  within the first input buffer of each frame.
#define MPEA_FIRST_IB_OFFSET_LUMA_0                     _MK_ADDR_CONST(0x43)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_SECURE                      0x0
#define MPEA_FIRST_IB_OFFSET_LUMA_0_WORD_COUNT                  0x1
#define MPEA_FIRST_IB_OFFSET_LUMA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
// Input Luma Buffer Offset.
// This specifies the number of lines to be
//  cropped from the first buffer of each input
//  frame.
// The offset from the luma input buffer start
//  address to the start of the cropped frame is
//  FIRST_LUMA_OFFSET*IB0_LINE_STRIDE_L*16 +
//  LUMA_OFFSET bytes.
// The sum of the start address and the offset
//  must be 16-byte aligned if memory tiling is
//  disabled or 256-byte aligned if memory
//  tiling is enabled.
// For 4:2:0 input format, IB_OFFSET_LUMA 
//  must be multiple of 2.
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_FIELD                     (_MK_MASK_CONST(0xfff) << MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_SHIFT)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_RANGE                     11:0
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_WOFFSET                   0x0
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_LUMA_0_FIRST_LUMA_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_FIRST_IB_OFFSET_CHROMA_0  // First Input Chroma Buffer Offset.
// This is the offset for the buffers that do
//  not start at beginning of input frame.
//  This is used to specify top/left cropping
//  of input frame. This offset must reside
//  within the first input buffer of each frame.
#define MPEA_FIRST_IB_OFFSET_CHROMA_0                   _MK_ADDR_CONST(0x44)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_SECURE                    0x0
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_WORD_COUNT                        0x1
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
// Input Chroma Buffer Offset.
// This specifies the number of lines to be
//  cropped from the first buffer of each input
//  frame.
// The offset from the chroma input buffer start
//  address to the start of the cropped frame is
//  FIRST_CHROMA_OFFSET*IB0_LINE_STRIDE_C*8 +
//  CHROMA_OFFSET bytes.
// The sum of the start address and the offset
//  must be 8-byte aligned for planar YUV input
//  data and must be 16-byte aligned for
//  semi-planar YUV input data if memory tiling
//  is disabled or 256-byte aligned if memory
//  tiling is enabled.
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_FIELD                 (_MK_MASK_CONST(0xfff) << MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_SHIFT)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_RANGE                 11:0
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_WOFFSET                       0x0
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_OFFSET_CHROMA_0_FIRST_CHROMA_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_FIRST_IB_V_SIZE_0  // First Input Buffer Vertical Size.
#define MPEA_FIRST_IB_V_SIZE_0                  _MK_ADDR_CONST(0x45)
#define MPEA_FIRST_IB_V_SIZE_0_SECURE                   0x0
#define MPEA_FIRST_IB_V_SIZE_0_WORD_COUNT                       0x1
#define MPEA_FIRST_IB_V_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x1fe)
#define MPEA_FIRST_IB_V_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fe)
// First Input Buffer Vertical Size.
// This parameter specifies the height of the
//  first input buffer in multiple number of
//  macroblocks.
// This is used instead of IB0_V_SIZE for the
//  first buffer in a frame and should reflect
//  the value in FIRST_OFFSET.
// First input buffer should contains at least
// 3 encoding MBs unless the frame has single input
// buffer.
// FIRST_IB_V_SIZE * Encoding WIDTH >= 3 MB size
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_SHIFT                       _MK_SHIFT_CONST(1)
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_FIELD                       (_MK_MASK_CONST(0xff) << MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_SHIFT)
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_RANGE                       8:1
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_WOFFSET                     0x0
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_FIRST_IB_V_SIZE_0_FIRST_V_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MPEA_IB0_START_ADDR_Y_0  // Input Buffer Set 0 Y Start Address.
#define MPEA_IB0_START_ADDR_Y_0                 _MK_ADDR_CONST(0x46)
#define MPEA_IB0_START_ADDR_Y_0_SECURE                  0x0
#define MPEA_IB0_START_ADDR_Y_0_WORD_COUNT                      0x1
#define MPEA_IB0_START_ADDR_Y_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_IB0_START_ADDR_Y_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// This parameter specifies the start address
//  of input buffer set 0 Y plane.
// The sum of this address and the offset
//  must be 16-byte aligned if memory tiling
//  is disabled or 256-byte aligned if memory
//  tiling is enabled.
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_SHIFT)
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_RANGE                  31:0
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_WOFFSET                        0x0
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_Y_0_IB0_START_ADDR_Y_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_IB0_START_ADDR_U_0  // Input Buffer Set 0 U Start Address.
#define MPEA_IB0_START_ADDR_U_0                 _MK_ADDR_CONST(0x47)
#define MPEA_IB0_START_ADDR_U_0_SECURE                  0x0
#define MPEA_IB0_START_ADDR_U_0_WORD_COUNT                      0x1
#define MPEA_IB0_START_ADDR_U_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_IB0_START_ADDR_U_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// Input Buffer Set 0 U Start Address.
// This parameter specifies the start address
//  of input buffer set 0 U plane for planar
//  YUV current data or the start address of
//  input buffer set 0 UV plane for semi-planar
//  YUV current data.
// The sum of this address and the offset
//  must be 8-byte aligned for planar YUV
//  current data or must be 16-byte aligned for
//  semi-planar YUV current data if memory
//  tiling is disabled or 256-byte aligned if
//  memory tiling is enabled.
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_SHIFT)
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_RANGE                  31:0
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_WOFFSET                        0x0
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_U_0_IB0_START_ADDR_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_IB0_START_ADDR_V_0  // Input Buffer Set 0 V Start Address.
#define MPEA_IB0_START_ADDR_V_0                 _MK_ADDR_CONST(0x48)
#define MPEA_IB0_START_ADDR_V_0_SECURE                  0x0
#define MPEA_IB0_START_ADDR_V_0_WORD_COUNT                      0x1
#define MPEA_IB0_START_ADDR_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_IB0_START_ADDR_V_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// Input Buffer Set 0 V Start Address.
//  This parameter specifies the start address
//  of input buffer set 0 V plane for planar
//  YUV current data. This parameter is not
//  used for semi-planar YUV current data.
// The sum of this address and the offset
//  must be 8-byte aligned if memory tiling is
//  disabled or 256-byte aligned if memory
//  tiling is enabled.
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_SHIFT)
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_RANGE                  31:0
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_WOFFSET                        0x0
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_START_ADDR_V_0_IB0_START_ADDR_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_IB0_SIZE_0  // Input Buffer Set 0 Size.
// This register specifies the number of buffers
//  in input buffer set 0 count and the size of
//  each buffer.
#define MPEA_IB0_SIZE_0                 _MK_ADDR_CONST(0x49)
#define MPEA_IB0_SIZE_0_SECURE                  0x0
#define MPEA_IB0_SIZE_0_WORD_COUNT                      0x1
#define MPEA_IB0_SIZE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_READ_MASK                       _MK_MASK_CONST(0x1fe00ff)
#define MPEA_IB0_SIZE_0_WRITE_MASK                      _MK_MASK_CONST(0x1fe00ff)
// Input Buffer Set 0 Count.
//  This parameter specifies the the number of
//  buffers in the input buffer set.
//  The encoder has 8-deep input buffer FIFO to
//  receive up to 8 input buffers so if MPE
//  input buffer FIFO becomes full, it will
//  stall its input FIFO or assert a Buffer
//  Rejected interrupt.
//  If the programmed value is zero,
//  zero means to use the natural FIFO size.
// Note: a buffer is not popped from the input
//  buffer until the encoder has consumed the
//  buffer and it is safe for something
//  to overwrite the buffer's memory location.
#define MPEA_IB0_SIZE_0_IB0_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_IB0_SIZE_0_IB0_COUNT_FIELD                 (_MK_MASK_CONST(0xff) << MPEA_IB0_SIZE_0_IB0_COUNT_SHIFT)
#define MPEA_IB0_SIZE_0_IB0_COUNT_RANGE                 7:0
#define MPEA_IB0_SIZE_0_IB0_COUNT_WOFFSET                       0x0
#define MPEA_IB0_SIZE_0_IB0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Input Buffer Set 0 Vertical Size.
// This parameter specifies the height of the
//  each input buffer in multiple number of
//  macroblocks except for the first input
//  buffer of each frame which is specified
//  by FIRST_IB_V_SIZE.
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_SHIFT                        _MK_SHIFT_CONST(17)
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_IB0_SIZE_0_IB0_V_SIZE_SHIFT)
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_RANGE                        24:17
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_WOFFSET                      0x0
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_SIZE_0_IB0_V_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_IB0_LINE_STRIDE_0  // Input Buffer Set 0 Line Stride.
// This register specifies both luma and chroma
//  line stride for input buffers.
// This register specifies the input buffers
//  line stride in planar (THREE_PLANE), or
//  semi-planar (TWO_PLANE) modes. The input
//  frame mode type, THREE_PLANE (Y/U/V) or
//  TWO_PLANE (Y/UV), is determined by CUR_SURF
//  parameter in VOL_CTRL register.
#define MPEA_IB0_LINE_STRIDE_0                  _MK_ADDR_CONST(0x4a)
#define MPEA_IB0_LINE_STRIDE_0_SECURE                   0x0
#define MPEA_IB0_LINE_STRIDE_0_WORD_COUNT                       0x1
#define MPEA_IB0_LINE_STRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_READ_MASK                        _MK_MASK_CONST(0x1fff1ffe)
#define MPEA_IB0_LINE_STRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1ffe)
// Input Buffer Set 0 Luma Line Stride.
// This parameter specifies line stride for
//  Y input plane in multiple of 16-bytes,
//  in both planar and semi-planar modes.
//  If memory tiling is enabled, the line stride
//  is specified in multiple of 64-bytes, and
//  bits [2:1] must be programmed to 2'b00.
//  The actual line stride is calculated by
//  multiplying this field by 16.
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_SHIFT                  _MK_SHIFT_CONST(1)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_FIELD                  (_MK_MASK_CONST(0xfff) << MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_SHIFT)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_RANGE                  12:1
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_WOFFSET                        0x0
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_L_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Input Buffer Set 0 Chroma Line Stride.
// In planar mode, this parameter specifies the
//  line stride for the U and V input planes,
//  in multiple of 8-bytes.
//  In semi-planar  mode, this parameter
//  specifies the line stride for the UV
//  input planes, in multiple of 16-bytes,
//  and bit [16] must be programmed to 1'b0.
//  If memory tiling is enabled, the line stride
//  is specified in multiple of 64-bytes, and
//  bits [28:16] must be programmed to 3'b000.
//  The actual line stride is calculated by
//  multiplying this field by 8.
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_FIELD                  (_MK_MASK_CONST(0x1fff) << MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_SHIFT)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_RANGE                  28:16
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_WOFFSET                        0x0
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_LINE_STRIDE_0_IB0_LINE_STRIDE_C_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_IB0_BUFFER_STRIDE_LUMA_0  // Input Buffer Set 0 Luma Buffer Stride.
// This register specifies luma buffer stride
//  for input buffers.
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0                   _MK_ADDR_CONST(0x4b)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_SECURE                    0x0
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_WORD_COUNT                        0x1
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_READ_MASK                         _MK_MASK_CONST(0xfffffff0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffff0)
// Input Buffer Set 0 Luma Buffer Stride.
// This parameter specifies luma buffer stride
//  in multiple of 16-byte words.
//  If memory tiling is enabled, this needs to
//  be multiple of 64-byte words.  To take full 
//  advantage of memory tiling, this field is 
//  recommended to be multiple of 256-byte words.
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_SHIFT                 _MK_SHIFT_CONST(4)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_FIELD                 (_MK_MASK_CONST(0xfffffff) << MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_SHIFT)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_RANGE                 31:4
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_WOFFSET                       0x0
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_LUMA_0_IB0_BUFFER_STRIDE_L_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_IB0_BUFFER_STRIDE_CHROMA_0  // Input Buffer Set 0 Chroma Buffer Stride.
// This register specifies chroma buffer stride
//  for input buffers.
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0                 _MK_ADDR_CONST(0x4c)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_SECURE                  0x0
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_WORD_COUNT                      0x1
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_READ_MASK                       _MK_MASK_CONST(0xfffffff8)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff8)
// Input Buffer Set 0 Chroma Buffer Stride.
// This parameter specifies chroma buffer stride
//  in multiple of 8-byte words for planar YUV
//  current data or in multiple of 16-byte words
//  for semi-planar YUV current data.
//  If memory tiling is enabled, this needs to
//  be multiple of 64-byte words.  To take full 
//  advantage of memory tiling, this field is 
//  recommended to be multiple of 256-byte words.
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_SHIFT                       _MK_SHIFT_CONST(3)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_FIELD                       (_MK_MASK_CONST(0x1fffffff) << MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_SHIFT)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_RANGE                       31:3
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_WOFFSET                     0x0
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_IB0_BUFFER_STRIDE_CHROMA_0_IB0_BUFFER_STRIDE_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Offset 0x050
//
// Reference/reconstructed buffer management registers.
//
// Add 1 register to control tiling mode for Reference memory.

// Register MPEA_REF_BUFFER_ADDR_MODE_0  
#define MPEA_REF_BUFFER_ADDR_MODE_0                     _MK_ADDR_CONST(0x50)
#define MPEA_REF_BUFFER_ADDR_MODE_0_SECURE                      0x0
#define MPEA_REF_BUFFER_ADDR_MODE_0_WORD_COUNT                  0x1
#define MPEA_REF_BUFFER_ADDR_MODE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_REF_BUFFER_ADDR_MODE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_REF_BUFFER_ADDR_MODE_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_SHIFT)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_RANGE                 0:0
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_WOFFSET                       0x0
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_LINEAR                        _MK_ENUM_CONST(0)
#define MPEA_REF_BUFFER_ADDR_MODE_0_REF_TILE_MODE_TILED                 _MK_ENUM_CONST(1)


// Register MPEA_REF_Y_START_ADDR_0  // Start Address for Reference Y Buffer.
// This register specifies the starting
//  address in the frame buffer to store/fetch
//  the reference/reconstructed Y data.
// This address is used to compute reference
//  frame address to the Motion Compensation
//  (differential) modules which is also the
//  reconstructed frame address to the Motion
//  Compensation (decoder) module.
// This buffer memory is used as a loop memory.
#define MPEA_REF_Y_START_ADDR_0                 _MK_ADDR_CONST(0x51)
#define MPEA_REF_Y_START_ADDR_0_SECURE                  0x0
#define MPEA_REF_Y_START_ADDR_0_WORD_COUNT                      0x1
#define MPEA_REF_Y_START_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MPEA_REF_Y_START_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff0)
// Start Address for Reference Y Buffer.
// This is the 16-byte aligned start address
//  of the reference Y buffer.
//  If memory tiling is enabled, this needs to
//  be 256-byte aligned.
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_SHIFT                  _MK_SHIFT_CONST(4)
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_FIELD                  (_MK_MASK_CONST(0xfffffff) << MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_SHIFT)
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_RANGE                  31:4
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_WOFFSET                        0x0
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REF_Y_START_ADDR_0_REF_Y_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_REF_U_START_ADDR_0  // Start Address for Reference U or UV Buffer.
// This register specifies the starting
//  address in the frame buffer to store/fetch
//  the reference/reconstructed U data for
//  3-plane (planar) YUV reference data OR
//  UV data for 2-plane (semi-planar) YUV
//  reference data.
// This address is used to compute reference
//  frame address to the Motion Compensation
//  (differential) modules which is also the
//  reconstructed frame address to the Motion
//  Compensation (decoder) module.
// This buffer memory is used as a loop memory.
#define MPEA_REF_U_START_ADDR_0                 _MK_ADDR_CONST(0x52)
#define MPEA_REF_U_START_ADDR_0_SECURE                  0x0
#define MPEA_REF_U_START_ADDR_0_WORD_COUNT                      0x1
#define MPEA_REF_U_START_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MPEA_REF_U_START_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff0)
// Start Address for Reference U or UV Buffer.
// This is the 16-byte aligned start address
//  of the reference U buffer for planar YUV
//  reference data OR the reference UV buffer
//  for semi-planar YUV reference data.
//  If memory tiling is enabled, this needs to
//  be 256-byte aligned.
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_SHIFT                  _MK_SHIFT_CONST(4)
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_FIELD                  (_MK_MASK_CONST(0xfffffff) << MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_SHIFT)
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_RANGE                  31:4
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_WOFFSET                        0x0
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REF_U_START_ADDR_0_REF_U_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_REF_V_START_ADDR_0  // Start Address for Reference V Buffer.
// This register specifies the starting
//  address in the frame buffer to store/fetch
//  the reference/reconstructed V data for
//  3-plane (planar) YUV reference data. This
//  register is not used for 2-plane
//   (semi-planar) YUV reference data.
// This address is used to compute reference
//  frame address to the Motion Compensation
//  (differential) modules which is also the
//  reconstructed frame address to the Motion
//  Compensation (decoder) module.
// This buffer memory is used as a loop memory.
#define MPEA_REF_V_START_ADDR_0                 _MK_ADDR_CONST(0x53)
#define MPEA_REF_V_START_ADDR_0_SECURE                  0x0
#define MPEA_REF_V_START_ADDR_0_WORD_COUNT                      0x1
#define MPEA_REF_V_START_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MPEA_REF_V_START_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff0)
// Start Address for Reference V Buffer.
// This is the 16-byte aligned start address
//  of the reference V buffer for planar YUV
//  reference frame. This is not used for
//  2-plane (semi-planar) YUV reference data.
//  If memory tiling is enabled, this needs to
//  be 256-byte aligned.
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_SHIFT                  _MK_SHIFT_CONST(4)
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_FIELD                  (_MK_MASK_CONST(0xfffffff) << MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_SHIFT)
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_RANGE                  31:4
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_WOFFSET                        0x0
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REF_V_START_ADDR_0_REF_V_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_REF_STRIDE_0  // Line Stride for  Reference Frame.
// This register specifies the reference/
//  reconstructed frame line stride in planar
//  (THREE_PLANE), or semi-planar (TWO_PLANE)
//  modes. The reference frame mode type,
//  THREE_PLANE (Y/U/V) or TWO_PLANE (Y/UV), is
//  determined by REF_SURF parameter in VOL_CTRL
//  register.
#define MPEA_REF_STRIDE_0                       _MK_ADDR_CONST(0x54)
#define MPEA_REF_STRIDE_0_SECURE                        0x0
#define MPEA_REF_STRIDE_0_WORD_COUNT                    0x1
#define MPEA_REF_STRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_READ_MASK                     _MK_MASK_CONST(0x1ffe1ffe)
#define MPEA_REF_STRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0x1ffe1ffe)
// Y Line Stride.
// This parameter specifies the line stride for
//  the Y reference plane in multiple of
//  16-bytes, in both planar and semi-planar
//  modes.
//  If memory tiling is enabled, the line stride
//  is specified in multiple of 64-bytes, and
//  bits [2:1] must be programmed to 2'b00.
//  The actual line stride is calculated by
//  multiplying this field by 16.
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_FIELD                    (_MK_MASK_CONST(0xfff) << MPEA_REF_STRIDE_0_REF_Y_STRIDE_SHIFT)
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_RANGE                    12:1
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_WOFFSET                  0x0
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_Y_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// U, V Line Stride.
// In both planar and semi-planar modes, this
//  parameter specifies the line stride for the
//  U and V or UV reference planes, in multiple
//  of 16-bytes.
//  If memory tiling is enabled, the line stride
//  is specified in multiple of 64-bytes, and
//  bits [18:17] must be programmed to 2'b00.
//  The actual line stride is calculated by
//  multiplying this field by 16.
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_SHIFT                   _MK_SHIFT_CONST(17)
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_FIELD                   (_MK_MASK_CONST(0xfff) << MPEA_REF_STRIDE_0_REF_UV_STRIDE_SHIFT)
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_RANGE                   28:17
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_WOFFSET                 0x0
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_REF_STRIDE_0_REF_UV_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_REF_BUFFER_LEN_0  // Length of the Y, U & V Reference Buffer.
// This register specifies the number of macro-
//  blocks in the Y-direction (height) that are
//  reserved for the reference/reconstructed
//  frame from the starting address defined
//  in the reference buffer start address
//  registers. Hardware manages this memory
//  between the reference and the next
//  reconstructed frames.
//  This length is used by the hardware to
//  loop to the starting address. This length
//  must be at least equal to the height of the
//  frame in macroblocks + 6.
//  This length must be multiple of frames
//  (min 2 frames) if reconstructed frames
//  are used for display preview.
#define MPEA_REF_BUFFER_LEN_0                   _MK_ADDR_CONST(0x55)
#define MPEA_REF_BUFFER_LEN_0_SECURE                    0x0
#define MPEA_REF_BUFFER_LEN_0_WORD_COUNT                        0x1
#define MPEA_REF_BUFFER_LEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define MPEA_REF_BUFFER_LEN_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff)
// Length of Y, U and V Buffers
//  This is the length of the Y, U & V buffers
//  in multiple of macroblock rows.
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_FIELD                      (_MK_MASK_CONST(0x1ff) << MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_SHIFT)
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_RANGE                      8:0
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_WOFFSET                    0x0
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_LEN_0_REF_BUFFER_LEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_REF_BUFFER_IDX_0  // Reconstructed Buffer Index.
// This register may be written when it is
//  safe to write registers to specify
//  initial index value for reconstructed frame
//  buffer.
//  This buffer index is sent to display in
//  case reconstructed frame is used for
//  encoding preview (RECON_PREVIEW_ENABLE
//  is set to ENABLE).
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the next frame
//  buffer index.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_REF_BUFFER_IDX_0                   _MK_ADDR_CONST(0x56)
#define MPEA_REF_BUFFER_IDX_0_SECURE                    0x0
#define MPEA_REF_BUFFER_IDX_0_WORD_COUNT                        0x1
#define MPEA_REF_BUFFER_IDX_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MPEA_REF_BUFFER_IDX_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
// Reconstructed Buffer Index.
// This parameter specifies the buffer
//  index for reconstructed frame buffer.
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_FIELD                      (_MK_MASK_CONST(0x3) << MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_SHIFT)
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_RANGE                      1:0
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_WOFFSET                    0x0
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_REF_BUFFER_IDX_0_REF_BUFFER_IDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_REF_WR_MBROW_0  // Reconstructed Frame Write MB row position.
// This register may be written when it is
//  safe to write registers to specify
//  the address to write the first reconstructed
//  frame in term of mb-row position with
//  respect to reference memory buffer start
//  addresses.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the next frame
//  buffer position.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_REF_WR_MBROW_0                     _MK_ADDR_CONST(0x57)
#define MPEA_REF_WR_MBROW_0_SECURE                      0x0
#define MPEA_REF_WR_MBROW_0_WORD_COUNT                  0x1
#define MPEA_REF_WR_MBROW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_READ_MASK                   _MK_MASK_CONST(0x1ff)
#define MPEA_REF_WR_MBROW_0_WRITE_MASK                  _MK_MASK_CONST(0x1ff)
// Reconstructed Frame Write MB row position.
// This is the mb-row position to write the
//  first reference frame with respect to the
//  reconstructed buffer start addresses.
// This position MUST be within the reference/
//  reconstructed buffer.
//  This position must also be exactly 1 frame
//  later than the REF_RD_ADDR considering
//  that the reference/reconstructed buffer
//  is a loop memory.
// Subsequent reconstructed frame position is
//  calculated by the hardware.
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_FIELD                  (_MK_MASK_CONST(0x1ff) << MPEA_REF_WR_MBROW_0_REF_WR_MBROW_SHIFT)
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_RANGE                  8:0
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_WOFFSET                        0x0
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REF_WR_MBROW_0_REF_WR_MBROW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_REF_RD_MBROW_0  // Reference Frame Read MB row position.
// This register may be written when it is
//  safe to write registers to specify
//  the address to read the first reference
//  frame in term of mb-row position with
//  respect to reference memory buffer start
//  addresses.
//  This is needed only if the first frame
//  to be encoded is a P-Frame.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the next frame
//  buffer position.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_REF_RD_MBROW_0                     _MK_ADDR_CONST(0x58)
#define MPEA_REF_RD_MBROW_0_SECURE                      0x0
#define MPEA_REF_RD_MBROW_0_WORD_COUNT                  0x1
#define MPEA_REF_RD_MBROW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_READ_MASK                   _MK_MASK_CONST(0x1ff)
#define MPEA_REF_RD_MBROW_0_WRITE_MASK                  _MK_MASK_CONST(0x1ff)
// Reference Frame Read MB row position.
// This is the mb-row position to read the
//  first reference frame with respect to the
//  reference buffer start addresses.
// This position MUST be within the reference/
//  reconstructed buffer.
//  This position must also be exactly 1 frame
//  ahead from the REF_WR_ADDR considering
//  that the reference/reconstructed buffer
//  is a loop memory.
// Subsequent reference frame position is
//  calculated by the hardware.
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_FIELD                  (_MK_MASK_CONST(0x1ff) << MPEA_REF_RD_MBROW_0_REF_RD_MBROW_SHIFT)
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_RANGE                  8:0
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_WOFFSET                        0x0
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REF_RD_MBROW_0_REF_RD_MBROW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Offset 0x060

// Reserved address 96 [0x60] 

// Reserved address 97 [0x61] 

// Reserved address 98 [0x62] 

// Reserved address 99 [0x63] 

// Reserved address 100 [0x64] 

// Reserved address 101 [0x65] 

// Reserved address 102 [0x66] 

// Reserved address 103 [0x67] 
// 0x060-0x067
//
// Other row buffers.
//
// New register for H.264 Intra Prediction.

// Register MPEA_IPRED_ROW_ADDR_0  // Start Address of I-Pred MB Row Buffer.
// This register specifies the starting address 
//  of the intra pred pixel memory to store the
//  last pixel row of a MB, for use in the intra
//  prediction of the next row. 
// Software must allocate 32-byte per
//  macroblock for one macroblock row for this
//  buffer. The 32 bytes for each MB are
//  allocated as 16 lower bytes for Y pixels,
//  followed by 8 bytes for U pixels,
//  followed by 8 bytes for V pixels.  
// This register is programmed only once.
#define MPEA_IPRED_ROW_ADDR_0                   _MK_ADDR_CONST(0x68)
#define MPEA_IPRED_ROW_ADDR_0_SECURE                    0x0
#define MPEA_IPRED_ROW_ADDR_0_WORD_COUNT                        0x1
#define MPEA_IPRED_ROW_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xfffffff0)
#define MPEA_IPRED_ROW_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffff0)
// Start Address of I-Pred MB Row Buffer. 
// This is the 16-byte aligned address to
//  store the start address of I-pred row
//  buffer.
//  Subsequent addresses will be calculated by
//  the hardware.
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_SHIFT)
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_RANGE                      31:4
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_WOFFSET                    0x0
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_IPRED_ROW_ADDR_0_IPRED_ROW_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// New register for H264 Deblocker parameter buffer.

// Register MPEA_DBLK_PARAM_ADDR_0  // Start Address of Deblocker Parameter Buffer. 
// This register specifies the starting address 
//  of the deblocker parameter memory to store
//  16 bytes per MB for one MB row.
// Software must allocate 16-byte per
//  macroblock for one macroblock row for this
//  buffer. 
// This register is programmed only once.
#define MPEA_DBLK_PARAM_ADDR_0                  _MK_ADDR_CONST(0x69)
#define MPEA_DBLK_PARAM_ADDR_0_SECURE                   0x0
#define MPEA_DBLK_PARAM_ADDR_0_WORD_COUNT                       0x1
#define MPEA_DBLK_PARAM_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MPEA_DBLK_PARAM_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
// Start Address of Deblocker Parameter Buffer. 
// This is the 16-byte aligned address to
//  store the start address of deblocker
//  parameter row buffer.
// Subsequent addresses will be calculated by
// the hardware.
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_FIELD                    (_MK_MASK_CONST(0xfffffff) << MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_SHIFT)
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_RANGE                    31:4
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_WOFFSET                  0x0
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DBLK_PARAM_ADDR_0_DBLK_PARAM_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_ACDC_ADDR_0  // Start Address of AC/DC Coefficient Buffer.
// This bit is effective only for MPEG4/H.263
//  encoding and is not used for H.264 encoding.
// This register specifies the starting address
//  of the frame buffer memory to store the
//  AC/DC coefficients for the Y, U and V data.
//  The AC/DC prediction needs to store one row
//  of coefficients in the memory. This memory
//  is used to fetch and store the AC/DC
//  coefficients for the AC/DC prediction.
//  Software must allocate 64-byte per
//  macroblock for 1 macroblock row for this
//  buffer. E.g. for CIF resolution, there are
//  22 macroblocks per row, so 22 * 64 = 1408
//  bytes need to be allocated.
// This register is programmed only once.
#define MPEA_ACDC_ADDR_0                        _MK_ADDR_CONST(0x6a)
#define MPEA_ACDC_ADDR_0_SECURE                         0x0
#define MPEA_ACDC_ADDR_0_WORD_COUNT                     0x1
#define MPEA_ACDC_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xfffffff0)
#define MPEA_ACDC_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xfffffff0)
// Start Address of AC/DC Coefficient Buffer.
//  This parameter specifies the 16-byte aligned
//  address to store the first AC/DC
//  coefficient. Subsequent addresses will be
//  calculated by the hardware.
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_SHIFT                        _MK_SHIFT_CONST(4)
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_FIELD                        (_MK_MASK_CONST(0xfffffff) << MPEA_ACDC_ADDR_0_ACDC_ADDR_SHIFT)
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_RANGE                        31:4
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_WOFFSET                      0x0
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_ACDC_ADDR_0_ACDC_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Offset 0x070
//
// Video Frame Registers.
//

// Register MPEA_FRAME_CTRL_0  // Encoder Frame Control.
// This register specifies control bits
//  needed for encoding a frame.
#define MPEA_FRAME_CTRL_0                       _MK_ADDR_CONST(0x70)
#define MPEA_FRAME_CTRL_0_SECURE                        0x0
#define MPEA_FRAME_CTRL_0_WORD_COUNT                    0x1
#define MPEA_FRAME_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xd)
#define MPEA_FRAME_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc000f)
#define MPEA_FRAME_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xfefff)
#define MPEA_FRAME_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xfefff)
// Four Motion Vector Enable.
// This bit is applicable for MPEG4/H.263
//  encoding.
// This bit is not applicable for APxx H.264
//  encoding which uses MV_MODE field of
//  MOT_SEARCH_CTRL_REG instead.
// This bit specifies either 1 or 4 motion
//  vectors encoding per macroblock. This
//  dictates the search algorithm in the motion
//  estimation engine. 
#define MPEA_FRAME_CTRL_0_MV4ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_MV4ENABLE_SHIFT)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_RANGE                       0:0
#define MPEA_FRAME_CTRL_0_MV4ENABLE_WOFFSET                     0x0
#define MPEA_FRAME_CTRL_0_MV4ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_FRAME_CTRL_0_MV4ENABLE_MV1                 _MK_ENUM_CONST(0)    // // One motion vector (16x16) per macroblock.

#define MPEA_FRAME_CTRL_0_MV4ENABLE_MV4                 _MK_ENUM_CONST(1)    // // Allow 4 motion vectors (16x16 or 4x4) per
//  macroblock. This setting is recommended
//  for better video encoding quality.


// Motion Estimation Start Vector Control.
// This parameter specifies how the start
//  vector is determined for the motion
//  estimation engine.
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_SHIFT                    _MK_SHIFT_CONST(1)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_FIELD                    (_MK_MASK_CONST(0x3) << MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_SHIFT)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_RANGE                    2:1
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_WOFFSET                  0x0
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_SW_DEFAULT                       _MK_MASK_CONST(0x2)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_START1                   _MK_ENUM_CONST(1)    // // 1 prediction point is used as the start
//  vector in the motion estimation engine.

#define MPEA_FRAME_CTRL_0_MOT_SEARCH_START_VEC_START2                   _MK_ENUM_CONST(2)    // // 2 prediction points are used as the start
//  vectors in the motion estimation engine.
//  This setting is recommended for better
//  video encoding quality.


// Half Pel Search Control.
// This bit enables/disables the half-pel
//  search in the motion estimation engine.
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_SHIFT                      _MK_SHIFT_CONST(3)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_SHIFT)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_RANGE                      3:3
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_WOFFSET                    0x0
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_DISABLE                    _MK_ENUM_CONST(0)    // // Half-pel search is disabled.

#define MPEA_FRAME_CTRL_0_HALF_PEL_MV_ENABLE_ENABLE                     _MK_ENUM_CONST(1)    // // Half-pel search is enabled.
//  This setting is recommended for better
//  video encoding quality.


// Packet Count select
// This bit is applicable for MPEG4/H.263
//  encoding only.
//  For H.264 encoding, the control for actual
//  packetization is specified in
//  PACKET_CTRL_H264 register.
// In APxx, if ME_BYPASS is set to ENABLE,
//  this bit is ignored.
// This bit specifies how the size of the
//  encoded bitstream packet is determined.
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_SHIFT                  _MK_SHIFT_CONST(4)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_SHIFT)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_RANGE                  4:4
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_WOFFSET                        0x0
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_BITS                   _MK_ENUM_CONST(0)    // // The size of encoded bitstream packet is
//  determined by the number of bits in the
//  bitstream as specified by PACKET_COUNT
//  field in PACKET_HEC register.

#define MPEA_FRAME_CTRL_0_PACKET_CNT_SRC_MBLK                   _MK_ENUM_CONST(1)    // // The size of encoded bitstream packet is
//  determined by the number of macroblocks
//  specified by PACKET_COUNT field in
//  PACKET_HEC register.


// AC Prediction Control.
// This bit is applicable for MPEG4/H.263
//  encoding only and is not applicable for
//  H.264 encoding.
// This parameter controls the AC prediction
//  processing for MPEG4/H.263 encoding.
#define MPEA_FRAME_CTRL_0_ACPRED_SHIFT                  _MK_SHIFT_CONST(5)
#define MPEA_FRAME_CTRL_0_ACPRED_FIELD                  (_MK_MASK_CONST(0x3) << MPEA_FRAME_CTRL_0_ACPRED_SHIFT)
#define MPEA_FRAME_CTRL_0_ACPRED_RANGE                  6:5
#define MPEA_FRAME_CTRL_0_ACPRED_WOFFSET                        0x0
#define MPEA_FRAME_CTRL_0_ACPRED_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_ACPRED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_ACPRED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_ACPRED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_ACPRED_OFF                    _MK_ENUM_CONST(0)    // // AC prediction is off (disabled).

#define MPEA_FRAME_CTRL_0_ACPRED_ON                     _MK_ENUM_CONST(1)    // // AC prediction is always on (enabled).

#define MPEA_FRAME_CTRL_0_ACPRED_DYN_ON                 _MK_ENUM_CONST(2)    // // AC prediction is dynamically triggered.


// Macroblock Reprocess Control
// This bit is applicable for MPEG4/H.263
//  encoding only and is not applicable for
//  H.264 encoding.
// This bit specifies whether the macroblock at
//  a packet boundary needs to be reprocessed.
//  If the Data Partition and the Resync Marker
//  are enabled, the max packet size should be
//  strictly followed. Note that hardware does
//  not know whether the size exceeds the max
//  packet size (PACKET_COUNT of PACKET_HEC
//  register) until it fully process the
//  macroblock. So, if the size exceeds max
//  packet it will start the new packet with
//  the current macroblock. This will affect the
//  AC/DC prediction and motion vectors since
//  they are differentially coded with their
//  neighbors in the packet. The macroblock
//  needs to be reprocessed in such a case. 
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_SHIFT)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_RANGE                        7:7
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_WOFFSET                      0x0
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_DISABLE                      _MK_ENUM_CONST(0)    // // If max packet size is exceeded, switch off
//  AC/DC prediction and force Intra DC
//  Threshold value to "0".

#define MPEA_FRAME_CTRL_0_REPROCESS_ENABLE_ENABLE                       _MK_ENUM_CONST(1)    // // If max packet size is exceeded, reprocess
//  the AC/DC prediction.


// Motion Estimation Cache Optimization Disable
// This bit controls optimization in motion
//  estimation reference cache read when the
//  first set of macroblocks are forced to be
//  intra by the intra refresh module.
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_SHIFT)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_RANGE                   8:8
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_WOFFSET                 0x0
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_OPT_ENABLE                      _MK_ENUM_CONST(0)    // // Skip fetching of reference data if first
//  macroblocks are forced to be intra by intra
//  refresh module to reduce bandwidth/power.
//  This is recommended for normal operation.

#define MPEA_FRAME_CTRL_0_MOT_EST_CACHE_OPT_DIS_OPT_DISABLE                     _MK_ENUM_CONST(1)    // // Force motion estimation cache to fetch
//  reference data even if the first macroblocks
//  are forced to be intra by the intra refresh
//  module.


// Quarter Pel Search Control
// This bit is applicable for H.264 encoding
//  only.
// This bit must be set to DISABLE for
//  MPEG4/H.263 encoding.
// This bit controls quarter-pel search in
//  the motion estimation engine.
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_SHIFT                   _MK_SHIFT_CONST(9)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_SHIFT)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_RANGE                   9:9
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_WOFFSET                 0x0
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_DISABLE                 _MK_ENUM_CONST(0)    // // Quarter-pel search is disabled.

#define MPEA_FRAME_CTRL_0_QUARTER_PEL_MV_ENABLE_ENABLE                  _MK_ENUM_CONST(1)    // // Quarter-pel search is enabled.
//  This setting is recommended for better
//  H.264 video encoding quality.


// Enable Frame Preview from Recon Buffer
// This bit enables/disables display preview
//  of encoded frames from the reconstructed
//  (reference) frame buffer. For this to work
//  reconstructed buffer must be exact multiple
//  of frames. Software must also make sure
//  that reconstructed (reference) data format
//  is stored in a format that is supported
//  by display. In AP15, display controller
//  does not support YUV semi-planar format.
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_SHIFT)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_RANGE                    10:10
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_WOFFSET                  0x0
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)    // // Display preview from reconstructed frame
//  buffer is disabled.

#define MPEA_FRAME_CTRL_0_RECON_PREVIEW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)    // // Display preview from reconstructed frame
//  buffer is enabled.


// Enable Gray Color Encoding.
// This bit controls grey color encoding by
//  encoding luma plane only and forcing chroma
//  plane data to 128.
// This feature is currently NOT implemented.
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_SHIFT                   _MK_SHIFT_CONST(11)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_FRAME_CTRL_0_GRAY_ENCODING_SHIFT)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_RANGE                   11:11
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_WOFFSET                 0x0
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_DISABLE                 _MK_ENUM_CONST(0)    // // Gray color encoding is disabled.

#define MPEA_FRAME_CTRL_0_GRAY_ENCODING_ENABLE                  _MK_ENUM_CONST(1)    // // Gray color encoding is enabled.


// Multiple Reference Frame Mode (H264 only),
// This parameter is applicable for H.264
//  encoding only and not used for MPEG4/H.263
//  encoding.
// This feature is currently NOT implemented.
// This parameter controls the selection of
//  reference frame for multiple reference
//  frame encoding.
// If NUM_REF_FRAME is programmed as N frames
//  then the N reference frames will be
//  determined as follows:
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_SHIFT                   _MK_SHIFT_CONST(13)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_FIELD                   (_MK_MASK_CONST(0x1f) << MPEA_FRAME_CTRL_0_MULT_REF_MODE_SHIFT)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_RANGE                   17:13
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_WOFFSET                 0x0
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_SHORT                   _MK_ENUM_CONST(0)    // // N short term consecutive last reference
//  frames are used for encoding.

#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_LONG_ONE                        _MK_ENUM_CONST(1)    // // One long term reference frame is used plus
//  N-1 short term consecutive last reference
//  frames are used for encoding.

#define MPEA_FRAME_CTRL_0_MULT_REF_MODE_LONG_AUTO                       _MK_ENUM_CONST(2)    // // One auto detect long term reference frame is
//  used plus N-1 short term consecutive last
//  reference frames are used for encoding.


// Deblocking control.
// This parameter is applicable for H.264
//  encoding only and not used for MPEG4/H.263
//  encoding.
// This parameter controls deblocking process
//  for H.264 encoding.
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT                   _MK_SHIFT_CONST(18)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_FIELD                   (_MK_MASK_CONST(0x3) << MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_RANGE                   19:18
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_WOFFSET                 0x0
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_ENABLE_ACROSS_SLICE                     _MK_ENUM_CONST(0)    // // Enable deblocking and filter across slice
//  boundaries.

#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_DISABLE                 _MK_ENUM_CONST(1)    // // Disable deblocking

#define MPEA_FRAME_CTRL_0_DISABLE_DEBLOCKING_FILTER_IDC_ENABLE_NOT_ACROSS_SLICE                 _MK_ENUM_CONST(2)    // // Enable deblocking but don't filter across
//  slice boundaries.


// Logic is added in AP15 to do power saving for all I Frames encoding by not writing
// reconstructed/reference frame to memory.

// Register MPEA_FRAME_TYPE_0  // Frame Type Control.
// This register suggests the I-to-P frame
//  ratio.
#define MPEA_FRAME_TYPE_0                       _MK_ADDR_CONST(0x71)
#define MPEA_FRAME_TYPE_0_SECURE                        0x0
#define MPEA_FRAME_TYPE_0_WORD_COUNT                    0x1
#define MPEA_FRAME_TYPE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1e0000)
#define MPEA_FRAME_TYPE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x403f0000)
#define MPEA_FRAME_TYPE_0_READ_MASK                     _MK_MASK_CONST(0x403fffff)
#define MPEA_FRAME_TYPE_0_WRITE_MASK                    _MK_MASK_CONST(0x403fffff)
// P-Frame to I-Frame Ratio.
// This parameter specifies the number of
//  P frames between any two I frames when
//  P_FRAME_INTERVAL_DIS is set to ENABLE.
//  Setting this parameter to 0 with
//  P_FRAME_INTERVAL_DIS = ENABLE will result
//  in all frames encoded as I frames 
// 
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_SHIFT)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_RANGE                        15:0
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_WOFFSET                      0x0
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Pattern Length.
// In the future projects, pattern based frame skipping inside 
// MPE will be deprecated. So to maintain compatibility 
// with future chips, SW must not do pattern based frame
// skipping in MPE. Instead, SW must do pattern based 
// frame skipping in driver. So PATTERN_LEN register
// field (also FRAME_PATTERN register) must be 
// programmed in AP20 so as not to do frame 
// skipping in MPE.
// This parameter sets the length of the pattern
//  in the FRAME_PATTERN register below.
//  Valid value is 1 to 32.
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_FIELD                     (_MK_MASK_CONST(0x3f) << MPEA_FRAME_TYPE_0_PATTERN_LEN_SHIFT)
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_RANGE                     21:16
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_WOFFSET                   0x0
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_SW_DEFAULT                        _MK_MASK_CONST(0x1e)
#define MPEA_FRAME_TYPE_0_PATTERN_LEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)

// P-Frame to I-Frame Ratio Disable.
// This bit is used to enable/disable the I
//  frame insertion based on the P frame to
//  I frame ratio.
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_SHIFT                    _MK_SHIFT_CONST(30)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_SHIFT)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_RANGE                    30:30
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_WOFFSET                  0x0
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_ENABLE                   _MK_ENUM_CONST(0)    // // I frame is inserted once the P frame to I
//  frame ratio is met irrespective of whether
//  the Intra Refresh is enabled or disabled.

#define MPEA_FRAME_TYPE_0_P_FRAME_INTERVAL_DIS_DISABLE                  _MK_ENUM_CONST(1)    // // I frame insertion is disabled. Only the
//  first frame is encoded as an I frame. The
//  rest of the frame encoding (macroblocks) is
//  decided by the Intra Refresh programming. A
//  frame can still be forced to be encoded as
//  intra by using the FORCE_I_FRAME bit.



// Register MPEA_FRAME_PATTERN_0  // Frame Rate Pattern.
// In the future projects, pattern based frame skipping inside 
// MPE will be deprecated. So to maintain compatibility 
// with future chips, SW must not do pattern based frame
// skipping in MPE. Instead, SW must do pattern based 
// frame skipping in driver. So FRAME_PATTERN register
// must be programmed in AP20 so as not to do frame 
// skipping in MPE.
// This register is used to decrease the frame
//  rate of the encoder. The incoming data
//  stream and the encoder frame rates can be
//  different. This register specifies the
//  frames that should be dropped in the
//  incoming data stream.
#define MPEA_FRAME_PATTERN_0                    _MK_ADDR_CONST(0x72)
#define MPEA_FRAME_PATTERN_0_SECURE                     0x0
#define MPEA_FRAME_PATTERN_0_WORD_COUNT                         0x1
#define MPEA_FRAME_PATTERN_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_PATTERN_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_FRAME_PATTERN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_PATTERN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_PATTERN_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_PATTERN_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
// Frame Drop Pattern.
//  This parameter specifies the frames to be
//  dropped in the incoming data stream.
//  Each bit in the register determines if a
//  frame is dropped (if 0) or encoded (if 1).
//  Bit 0 correspond to the first input frame
//  in the pattern. The number of frame in the
//  pattern is determined by PATTERN_LEN field
//  in FRAME_TYPE register.
#define MPEA_FRAME_PATTERN_0_PATTERN_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_FRAME_PATTERN_0_PATTERN_FIELD                      (_MK_MASK_CONST(0xffffffff) << MPEA_FRAME_PATTERN_0_PATTERN_SHIFT)
#define MPEA_FRAME_PATTERN_0_PATTERN_RANGE                      31:0
#define MPEA_FRAME_PATTERN_0_PATTERN_WOFFSET                    0x0
#define MPEA_FRAME_PATTERN_0_PATTERN_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_PATTERN_0_PATTERN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_PATTERN_0_PATTERN_SW_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_PATTERN_0_PATTERN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)


// Register MPEA_FRAME_INDEX_0  // Frame Index.
// This register may be written when it is
//  safe to write reigsters to specify
//  P-Frame count after last I-frame and to
//  specify initial value of the position
//  index of FRAME_PATTERN register for the
//  first incoming stream.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the updated
//  P-Frame count and the next frame pattern
//  index.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_FRAME_INDEX_0                      _MK_ADDR_CONST(0x73)
#define MPEA_FRAME_INDEX_0_SECURE                       0x0
#define MPEA_FRAME_INDEX_0_WORD_COUNT                   0x1
#define MPEA_FRAME_INDEX_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_RESET_MASK                   _MK_MASK_CONST(0x1f00ffff)
#define MPEA_FRAME_INDEX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_READ_MASK                    _MK_MASK_CONST(0x1f00ffff)
#define MPEA_FRAME_INDEX_0_WRITE_MASK                   _MK_MASK_CONST(0x1f00ffff)
// P-Frame Index.
// This parameter specifies the number of P
//  frame after the last I frame.
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_FIELD                  (_MK_MASK_CONST(0xffff) << MPEA_FRAME_INDEX_0_P_FRAME_INDEX_SHIFT)
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_RANGE                  15:0
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_WOFFSET                        0x0
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_P_FRAME_INDEX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Frame Pattern Index.
// This parameter specifies the index
//  (position) of the FRAME_PATTERN.
// Valid value is from 0 to PATTERN_LEN-1.
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_SHIFT                  _MK_SHIFT_CONST(24)
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_FIELD                  (_MK_MASK_CONST(0x1f) << MPEA_FRAME_INDEX_0_PATTERN_INDEX_SHIFT)
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_RANGE                  28:24
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_WOFFSET                        0x0
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_INDEX_0_PATTERN_INDEX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// ENC_FRAME_NUM is reduced from 31 bits to 15 bits.

// Register MPEA_ENC_FRAME_NUM_0  // Encoder Frame Number.
// This register may be written when it is
//  safe to write registers to specify
//  initial value of the internal frame number
//  counter. This frame number is what will
//  be reported in the chunk header of the
//  output bitstream. This header is not part
//  of the encoded bitstream and it contains
//  information that is used by CPU to be able
//  to process the real encoded bitstream.
// The value of this register is updated
//  automatically by the encoder hardware
//  at beginning of each frame encoding.
//  This parameter is incremented even
//  for frames skipped by MPE hardware. It is
//  not incremented for frames skipped by host
//  therefore host should do the incrementation
//  in this case.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
//  When context is resumed, the value read
//  from this register may also be used to
#define MPEA_ENC_FRAME_NUM_0                    _MK_ADDR_CONST(0x74)
#define MPEA_ENC_FRAME_NUM_0_SECURE                     0x0
#define MPEA_ENC_FRAME_NUM_0_WORD_COUNT                         0x1
#define MPEA_ENC_FRAME_NUM_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define MPEA_ENC_FRAME_NUM_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_READ_MASK                  _MK_MASK_CONST(0xc000ffff)
#define MPEA_ENC_FRAME_NUM_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
// Encoder Frame Number.
// This parameter specifies the frame number of
//  the frames to be encoded.
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_SHIFT)
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_RANGE                        15:0
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_WOFFSET                      0x0
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_ENC_FRAME_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// This bit indicates if the Link List Buffers
//  are full. If the Link List Buffers are full
//  encoder will skip frames until there is
//  enough space.
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_SHIFT                        _MK_SHIFT_CONST(30)
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_SHIFT)
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_RANGE                        30:30
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_WOFFSET                      0x0
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_LINK_BUF_FULL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Frame Status.
// This bit specifies whether the last frame
//  was skipped or encoded.
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_SHIFT                        _MK_SHIFT_CONST(31)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_SHIFT)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_RANGE                        31:31
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_WOFFSET                      0x0
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_ENCODED                      _MK_ENUM_CONST(0)    // // Last frame was encoded by the hardware.

#define MPEA_ENC_FRAME_NUM_0_FRAME_SKIPPED_SKIPPED                      _MK_ENUM_CONST(1)    // // Last frame was skipped by the hardware.


// This register is added for H.264 encoding.

// Register MPEA_FRAME_NUM_0  // Frame Number of the encoded bitstream.
// This register is applicable only for H.264
//  encoding and not used for MPEG4/H.263
//  encoding.
// This register may be written when it is
//  safe to write registers to specify
//  initial value of the internal frame number
//  counter. This frame number is the value
//  that will be encoded and will be part of
//  the encoded bitstream.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_FRAME_NUM_0                        _MK_ADDR_CONST(0x75)
#define MPEA_FRAME_NUM_0_SECURE                         0x0
#define MPEA_FRAME_NUM_0_WORD_COUNT                     0x1
#define MPEA_FRAME_NUM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_NUM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_NUM_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
// Frame Number of the encoded bitstream.
// This parameter specifies the frame number of
//  the next encoded frame.
// The value of this register is updated
//  automatically by the encoder hardware
//  at the beginning of each frame encoding.
//  This parameter is incremented even
//  for frames skipped by MPE hardware if
//  GAPS_IN_FRAME_NUM_VALUE_ALLOWED is set to 1.
//  It is however reset for I-frame and it
//  wraps around based on value of
//  LOG2_MAX_FRAME_NUM_MINUS4.
#define MPEA_FRAME_NUM_0_FRAME_NUM_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_NUM_0_FRAME_NUM_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_FRAME_NUM_0_FRAME_NUM_SHIFT)
#define MPEA_FRAME_NUM_0_FRAME_NUM_RANGE                        15:0
#define MPEA_FRAME_NUM_0_FRAME_NUM_WOFFSET                      0x0
#define MPEA_FRAME_NUM_0_FRAME_NUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_FRAME_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_NUM_0_FRAME_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_FRAME_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Frame Number of encoded bitstream for previous frame.
// This parameter specifies the frame number that goes into
// bitstream for the previous encoded frame
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_FIELD                   (_MK_MASK_CONST(0xffff) << MPEA_FRAME_NUM_0_PREV_FRAME_NUM_SHIFT)
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_RANGE                   31:16
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_WOFFSET                 0x0
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_0_PREV_FRAME_NUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_FRAME_NUM_GOP_0  // Frame Number for tracking GOP interval.
// This register is applicable only for H.264
//  encoding and not used for MPEG4/H.263
//  encoding.
// This register may be written when it is
//  safe to write registers to specify
//  initial value of the internal frame number
//  counter. This frame number is the value
//  that will be encoded and will be part of
//  the encoded bitstream.
// The value of this register is updated
//  automatically by the encoder hardware
//  at the end of each frame encoding.
#define MPEA_FRAME_NUM_GOP_0                    _MK_ADDR_CONST(0x76)
#define MPEA_FRAME_NUM_GOP_0_SECURE                     0x0
#define MPEA_FRAME_NUM_GOP_0_WORD_COUNT                         0x1
#define MPEA_FRAME_NUM_GOP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_GOP_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_NUM_GOP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_GOP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_GOP_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_NUM_GOP_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
// Frame Number of the CBR RC.
// This parameter specifies the frame number of
//  the current encoded frame in
//  in the CBR RC, that is used to 
//  track the ptr in the GOP.
// For doing context switching, for the very first frame of a context,
// this register must be programmed to P_FRAME_INTERVAL
// when GOP_GLAG is CLOSED or to GOP_LENGTH - 1 when GOP_FLAG is OPEN.
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_SHIFT)
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_RANGE                        15:0
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_WOFFSET                      0x0
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_NUM_GOP_0_FRAME_NUM_GOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 119 [0x77] 

// Reserved address 120 [0x78] 

// Reserved address 121 [0x79] 

// Reserved address 122 [0x7a] 

// Reserved address 123 [0x7b] 

// Reserved address 124 [0x7c] 

// Reserved address 125 [0x7d] 

// Reserved address 126 [0x7e] 
// 0x077-0x07E
//
// Slice Group Registers.
//

// Register MPEA_NUM_SLICE_GROUPS_0  // Number of Slice Groups.
// This register specifies number of data
//  partitions for MPEG4 encoding and controls
//  FMO (Flexible Macroblock Order) encoding
//  for H.264 encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_NUM_SLICE_GROUPS_0                 _MK_ADDR_CONST(0x7f)
#define MPEA_NUM_SLICE_GROUPS_0_SECURE                  0x0
#define MPEA_NUM_SLICE_GROUPS_0_WORD_COUNT                      0x1
#define MPEA_NUM_SLICE_GROUPS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_RESET_MASK                      _MK_MASK_CONST(0xffff7)
#define MPEA_NUM_SLICE_GROUPS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_READ_MASK                       _MK_MASK_CONST(0xffff7)
#define MPEA_NUM_SLICE_GROUPS_0_WRITE_MASK                      _MK_MASK_CONST(0xffff7)
// Number of Slice Group - 1.
// This parameter is applicable for BOTH
//  MPEG4/H.263 and for H.264 encoding.
// This parameter specifies the number of data
//  partition - 1 for MPEG4/H.264 encoding and
//  the number of slice group - 1 in a frame
//  for H.264 encoding.
// If this value is programmed to 0, this
//  specifies MPEG4/H.263 encoding without
//  data partitioning. If data partitioning
//  is enabled, this value must be set to 2.
// If this value is programmed to 0, only 1
//  slice group is present which means that
//  FMO encoding is disabled for H.264.
// Currently maximum of 3 slice groups are
//  supported in H/W so valid value for this
//  parameter is 0 to 2.
// This parameter must be programmed first to
//  write/read other slice groups registers.
// For H264 case, the number of slice groups
//  must be less or equal to the number of
//  macroblocks in a frame.
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_FIELD                   (_MK_MASK_CONST(0x7) << MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_SHIFT)
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_RANGE                   2:0
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_WOFFSET                 0x0
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_NUM_SLICE_GROUPS_MINUS1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Slice Group Slice Type.
// This parameter is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// This parameter is applied only for P-Frame
//  and is not used for I-Frame because in
//  I-Frame, all slices are I_TYPE.
// Each bit in this field specifies slice type
//  of each corresponding slice group in a
//  frame.
// SLICEGROUP_SLICETYPE(0) specifies slice type
//  for slice group # 0.
// SLICEGROUP_SLICETYPE(1) specifies slice type
//  for slice group # 1. Etc.
// For each slice group, 0 means P_TYPE, 1
//  means I_TYPE.
// If slice group slice type is I_TYPE, all the
//  slices in that group are I-slices.
// If slice group slice type is P_TYPE, all the
//  slices in that group are P-slices.
// Typically, all bits of this parameter should
//  be set to zero such that all slices of a
//  P-Frame are P-slices. Setting slice group
//  slice type to I_TYPE will generate I-slices
//  which may cause high bitrate encoding which
//  may not be desirable.
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_SHIFT)
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_RANGE                      11:4
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_WOFFSET                    0x0
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_SLICEGROUP_SLICETYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Slice Group Refresh Enable.
// This parameter is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// This parameter is applied only for P-Frame
//  and is not used for I-Frame because in
//  I-Frame, all slices are I_TYPE.
// Each bit in this field specifies slice group
//  refresh enable for each corresponding slice
//  group in a frame.
// SLICE_GROUP_REFRESH_ENABLE(0) specifies
//  refresh enable for slice group # 0.
// SLICE_GROUP_REFRESH_ENABLE(1) specifies
//  refresh enable for slice group # 1. Etc.
// Setting a bit in this parameter to 1 will
//  cause all the slices in the corresponding
//  slicegroup to be I-slices for P-frame.
// This feature is provided to generate intra
//  refresh of all the slices (hence all
//  macroblocks) inside a slice group of a
//  P-frame. If Intra Refres is enabled,
//  intra refresh counts in the intra
//  refresh pattern SRAM will also be updated
//  when I-slices are generated.
// These bits are self cleared by H/W after
//  they take effect in a P-Frame.
// This parameter should not be used to force
//  I-frame because then it could cause sudden
//  increase in bitrate which is not desirable.
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_SHIFT                        _MK_SHIFT_CONST(12)
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_SHIFT)
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_RANGE                        19:12
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_WOFFSET                      0x0
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_SLICE_GROUPS_0_SLICE_GROUP_REFRESH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// ---------------------------------------------------------------------------------------------
//
// IMPORTANT !!! 
//
// Per-slice register group.
// This set of registers are mainly used for H.264 encoding to specify the slice groups.
// However some of these registers that pertains to VLC DMA operations are also applicable
//  for MPEG4/H.263 encoding with and without data partitioning. Note that MPEG4 encoding
//  with data partitioning enabled requires 3 data partitions.
// The encoder hardware maintain a multiple set of slice group registers for the maximum
//  supported number of slice groups. Currently maximum of 3 slice groups are supported out
//  of the 8 slice groups allowed by H.264 standard. This may be expanded in the future.
//
// For each data partition or slice group, there are a number of registers that need to be
//  programmed:
// A. DMA_BUFFER_ADDR (for MPEG4/H.264)
// B. DMA_LIST_ADDR (for MPEG4/H.264)
// C. DMA_BUFFER_SIZE (for MPEG4/H.264)
// D. DMA_LIST_SIZE (for MPEG4/H.264)
// E. PIC_INIT_Q (for H.264 only)
// F. MAX_MIN_QP_I (for H.264 only)
// G. MAX_MIN_QP_P (for H.264 only)
// H. SLICE_PARAMS (for H.264 only)
// I. NUM_OF_UNITS (for H.264 only)
// J. TOP_LEFT (for H.264 only)
// K. BOTTOM_RIGHT (for H.264 only)
// L. CHANGE_RATE (for H.264 only)
// M. DMA_BUFFER_STATUS (for MPEG4/H.264) (read-only)
// N. DMA_LIST_STATUS (for MPEG4/H.264) (read-only)
//
// To program the slice group related registers:
// 1. First the number of slice groups (NUM_SLICE_GROUPS_MINUS1 field in NUM_SLICE_GROUP
//    register must be programmed.
// 2. DMA_BUFFER_ADDR must then be written as the first register for slice group 0.
// 3. Write other registers for slice group 0.
// 4. Repeat step 2 and 3 for slice group 1, etc. Note that DMA_BUFFER_ADDR register in step 2
//    MUST be written repeatedly for the exact number of slice groups.
// The same procedure must be followed for reading slice group registers.
// 
// ---------------------------------------------------------------------------------------------
// DMA_BUFFER_OFFSET is renamed to DMA_BUFFER_ADDR.

// Register MPEA_DMA_BUFFER_ADDR_0  // VLC DMA Buffer Start Address.
// This register is effective in the next frame
//  start if VLCDMA_CONTEXT in set to RELOAD.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// Writing or reading this register will advance
//  the internal slice group pointer which
//  determine the set of slice group registers
//  to be written or read. This internal slice
//  group pointer is initialized to point to
//  slice group 0 registers by writing
//  or reading this register immediately after
//  writing to NUM_SLICE_GROUPS register.
//  So, this register must be written or read
//  first after NUM_SLICE_GROUPS register is
//  written. And for each slice group, this
//  register must also be the first register
//  written or read before the rest of the
//  slice group registers are written or read.
// Consequently, this register must be written
//  or read for as many times as the number of
//  slice groups programmed in NUM_SLICE_GROUPS
//  register to fully write or read all the
//  slice group registers.
#define MPEA_DMA_BUFFER_ADDR_0                  _MK_ADDR_CONST(0x80)
#define MPEA_DMA_BUFFER_ADDR_0_SECURE                   0x0
#define MPEA_DMA_BUFFER_ADDR_0_WORD_COUNT                       0x1
#define MPEA_DMA_BUFFER_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MPEA_DMA_BUFFER_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
// VLC DMA Buffer Start Address.
// This parameter specifies the 16-byte aligned
//  start address for VLC DMA buffer for each
//  for each data partition in MPEG4/H.263
//  encoding and each slice group in H.264
//  encoding.
// For MPEG4 data partition mode:
//  VLC DMA Buffer 0 holds header 1 data,
//  VLC DMA Buffer 1 holds header 2 data,
//  VLC DMA Buffer 2 holds texture data.
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_FIELD                    (_MK_MASK_CONST(0xfffffff) << MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_SHIFT)
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_RANGE                    31:4
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_WOFFSET                  0x0
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_ADDR_0_DMA_BUFFER_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// DMA_LINK_LIST_OFFSET is renamed to DMA_LIST_ADDR.

// Register MPEA_DMA_LIST_ADDR_0  // VLC DMA Link List Start Address.
// This register is effective in the next frame
//  start if VLCDMA_CONTEXT in set to RELOAD.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
#define MPEA_DMA_LIST_ADDR_0                    _MK_ADDR_CONST(0x81)
#define MPEA_DMA_LIST_ADDR_0_SECURE                     0x0
#define MPEA_DMA_LIST_ADDR_0_WORD_COUNT                         0x1
#define MPEA_DMA_LIST_ADDR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_READ_MASK                  _MK_MASK_CONST(0xfffffff0)
#define MPEA_DMA_LIST_ADDR_0_WRITE_MASK                         _MK_MASK_CONST(0xfffffff0)
// VLC DMA Linked List Start Address.
// This parameter specifies the 16-byte aligned
//  start address for the linked lists that
//  keep track of saved packets in the
//  VLC DMA buffer for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding.
// For MPEG4 data partition mode:
//  VLC DMA Buffer 0 holds header 1 data,
//  VLC DMA Buffer 1 holds header 2 data,
//  VLC DMA Buffer 2 holds texture data.
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_SHIFT                        _MK_SHIFT_CONST(4)
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_FIELD                        (_MK_MASK_CONST(0xfffffff) << MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_SHIFT)
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_RANGE                        31:4
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_WOFFSET                      0x0
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_ADDR_0_DMA_LIST_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// DMA_BUF_SIZE is renamed to DMA_BUFFER_SIZE.

// Register MPEA_DMA_BUFFER_SIZE_0  // VLC DMA Buffer Size.
// This register is effective in the next frame
//  start if VLCDMA_CONTEXT in set to RELOAD.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
#define MPEA_DMA_BUFFER_SIZE_0                  _MK_ADDR_CONST(0x82)
#define MPEA_DMA_BUFFER_SIZE_0_SECURE                   0x0
#define MPEA_DMA_BUFFER_SIZE_0_WORD_COUNT                       0x1
#define MPEA_DMA_BUFFER_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x1fffff0)
#define MPEA_DMA_BUFFER_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffff0)
// VLC DMA Buffer Size.
// This parameter specifies the size - 1 for
//  VLC DMA buffer in multiple of 16-byte words
//  for each data partition in MPEG4/H.263
//  encoding and each slice group in H.264
// Programming of this parameter depends on
//  video encoding mode. Assuming that enough
//  memory is allocated for encoded bitstream
//  buffers, the following is recommendation
//  on this parameter programming. In all cases,
//  the programmed value should not be less
//  than 2KB for each VLC DMA buffer.
// For non data-partition  MPEG4/H.263 encoding,
//  only one VLC DMA Buffer is needed and this
//  parameter should be set such that it is
//  enough to hold up to 4 worst case packets.
//  In bit-based packetization, the packet size
//  is known (PACKET_COUNT). In MB-based
//  packetization, estimated worst case packet
//  size should be programmed.
// For single slice group H.264 encoding,
//  only one VLC DMA buffer is needed and this
//  parameter should be set such that it is
//  enough to store 4 worst case NALs.
//  In bit-based packetization, the packet size
//  is known (PACKET_COUNT_H264). In MB-based
//  packetization, estimated worst case packet
//  size should be programmed.
// For data-partition MPEG4 encoding,
//  three VLC DMA buffers are needed and this
//  parameter should be set such that it is
//  enough to hold up to 4 worst case packets.
//  Maximum texture packet size is 2KB so up to
//  8KB should be allocated (maybe less for
//  smaller packet size) for VLC DMA buffer 2.
//  Maximum header packet size is 1KB so up to
//  4KB should be allocated (maybe less for
//  smaller packet size) for each DMA buffer 0
//  and 1.
//  Note that for MPEG4 data partition mode:
//  VLC DMA Buffer 0 holds header 1 data,
//  VLC DMA Buffer 1 holds header 2 data,
//  VLC DMA Buffer 2 holds texture data.
// For multi slice groups H.264 4 encoding,
//  one VLC DMA buffer is needed per slice
//  group and this parameter should be set such
//  that total VLC DMA buffer is enough to hold
//  1.5 to 2 worst-case encoded frames.
//  This should be distributed among the VLC
//  DMA buffers according to the ratio of
//  macroblocks in the slice groups (slice map).
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_FIELD                    (_MK_MASK_CONST(0x1fffff) << MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_SHIFT)
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_RANGE                    24:4
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_WOFFSET                  0x0
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_SIZE_0_DMA_BUFFER_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// DMA_LINK_LIST_SIZE_H264 is renamed to DMA_LIST_SIZE.

// Register MPEA_DMA_LIST_SIZE_0  // VLC DMA Link List Buffer Size.
// This register is effective in the next frame
//  start if VLCDMA_CONTEXT in set to RELOAD.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
#define MPEA_DMA_LIST_SIZE_0                    _MK_ADDR_CONST(0x83)
#define MPEA_DMA_LIST_SIZE_0_SECURE                     0x0
#define MPEA_DMA_LIST_SIZE_0_WORD_COUNT                         0x1
#define MPEA_DMA_LIST_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x1fffff0)
#define MPEA_DMA_LIST_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffff0)
// VLC DMA Linked List Buffer Size.
// This parameter specifies the size - 1 for
//  the linked lists that keep track of saved
//  packets in the VLC DMA buffer for each
//  data partition in MPEG4/H.263 encoding
//  and each slice group in H.264 encoding.
// For MPEG4 with and without data partition,
//  this parameter may be set to 2KB for each
//  VLC DMA buffer.
// For single slice group H.264 encoding, this
//  parameter may also be set to 2KB.
// For multi slice groups H.264 encoding, this
//  parameter may be set to 2 * 16-bytes *
//  number of NALs per frame.
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_SHIFT                        _MK_SHIFT_CONST(4)
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_FIELD                        (_MK_MASK_CONST(0x1fffff) << MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_SHIFT)
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_RANGE                        24:4
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_WOFFSET                      0x0
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_SIZE_0_DMA_LIST_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Bits 20-16 (CHROMA_QP_INDEX) of PIC_INIT_Q register is moved to PIC_PARAMETERS.
// Bit 24 (INIT_QP_I_ENABLE_H264) of PIC_INIT_Q register is deleted.
// Bit 25 (INIT_QP_P_ENABLE_H264) of PIC_INIT_Q register is deleted.
// PIC_INIT_Q is made to be per slice parameters.

// Register MPEA_PIC_INIT_Q_0  // Pic Init Q 
// This register is applicable for H.264
//  encoding only. For MPEG4/H.263 encoding,
//  I_INIT_QP parameter in I_RATE_CTRL register
//  and P_INIT_QP parameter in P_RATE_CTRL
//  register are used instead.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// For AP15, the implementation can only use
//  the same value for all slice groups so
//  only the value corresponding to slice group
//  0 is used although software should program
//  the same value for slice group 1 and 2 for
//  future compatibility.
#define MPEA_PIC_INIT_Q_0                       _MK_ADDR_CONST(0x84)
#define MPEA_PIC_INIT_Q_0_SECURE                        0x0
#define MPEA_PIC_INIT_Q_0_WORD_COUNT                    0x1
#define MPEA_PIC_INIT_Q_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define MPEA_PIC_INIT_Q_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
// Initial Qp for I-Frame.
// This register specifies initial quantization
//  scale for I frames for H.264 encoding.
// Recommendation  on how to select initial QP
//  based on bpp (bits per pixel) is given at
//  the begining of this document.
//  Search for "MinQp/InitQp recommendation for
//  H264 Rate Control"
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_SHIFT)
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_RANGE                  7:0
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_WOFFSET                        0x0
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_I_INIT_QP_H264_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Initial Qp for P-Frame.
// This register specifies initial quantization
//  scale for P frames for H.264 encoding.
// Design note: in HW simulations, RMC generator
//  calculates internally I_INIT_QP_H264,
//  P_INIT_QP_H264, MIN_QP_I, MAX_QP_I,
// MIN_QP_P,/MAX_QP_P from -bitrate option. This
//  can be overriden by passing the csv options
//  for all these variables. When csv options
//  are passed extrenally all the parameters
//  should be specified together (not some) as
//  this may conflict with internal calculation.
//  Software driver should have similar input 
//  scheme for matching A-model. 
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_SHIFT                  _MK_SHIFT_CONST(8)
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_SHIFT)
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_RANGE                  15:8
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_WOFFSET                        0x0
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PIC_INIT_Q_0_P_INIT_QP_H264_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_MAX_MIN_QP_I_0  // Min Max Quantization Scale (Qp) for I-slice.
// This register is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// For AP15, the implementation can only use
//  the same value for all slice groups so
//  only the value corresponding to slice group
//  0 is used although software should program
//  the same value for slice group 1 and 2 for
//  future compatibility.
#define MPEA_MAX_MIN_QP_I_0                     _MK_ADDR_CONST(0x85)
#define MPEA_MAX_MIN_QP_I_0_SECURE                      0x0
#define MPEA_MAX_MIN_QP_I_0_WORD_COUNT                  0x1
#define MPEA_MAX_MIN_QP_I_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_MAX_MIN_QP_I_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
// Minimum Qp for I-Slice.
// For H.264 encoding, this parameter specifies
//  the minimum Qp for I-slice.
// Recommendation  on how to select min QP based
//  on bpp (bits per pixel) is given at the
//  begining of this document.
//  Search for "MinQp/InitQp recommendation for
//  H264 Rate Control"
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_I_0_MIN_QP_I_SHIFT)
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_RANGE                      7:0
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_WOFFSET                    0x0
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MIN_QP_I_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Maximum Qp for I-Slice.
// For H.264 encoding, this parameter specifies
//  the maximum Qp for I-slice.
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_SHIFT                      _MK_SHIFT_CONST(8)
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_I_0_MAX_QP_I_SHIFT)
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_RANGE                      15:8
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_WOFFSET                    0x0
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_MAX_QP_I_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Minimum Qp for Redundant I-Slice.
// For H.264 encoding, this parameter specifies
//  the minimum Qp for redundant I-slice.
// This parameter is currently not used.
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_SHIFT)
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_RANGE                  23:16
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_WOFFSET                        0x0
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MIN_QP_I_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Maximum Qp for Redundant I-Slice.
// For H.264 encoding, this parameter specifies
//  the maximum Qp for redundant I-slice.
// This parameter is currently not used.
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_SHIFT                  _MK_SHIFT_CONST(24)
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_SHIFT)
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_RANGE                  31:24
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_WOFFSET                        0x0
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_I_0_RED_MAX_QP_I_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_MAX_MIN_QP_P_0  // Min Max Quantization Scale (Qp) for I-slice.
// This register is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// For AP15, the implementation can only use
//  the same value for all slice groups so
//  only the value corresponding to slice group
//  0 is used although software should program
//  the same value for slice group 1 and 2 for
//  future compatibility.
#define MPEA_MAX_MIN_QP_P_0                     _MK_ADDR_CONST(0x86)
#define MPEA_MAX_MIN_QP_P_0_SECURE                      0x0
#define MPEA_MAX_MIN_QP_P_0_WORD_COUNT                  0x1
#define MPEA_MAX_MIN_QP_P_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_MAX_MIN_QP_P_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
// Minimum Qp for P-Slice.
// For H.264 encoding, this parameter specifies
//  the minimum Qp for P-slice.
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_P_0_MIN_QP_P_SHIFT)
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_RANGE                      7:0
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_WOFFSET                    0x0
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MIN_QP_P_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Maximum Qp for P-Slice.
// For H.264 encoding, this parameter specifies
//  the maximum Qp for P-slice.
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_SHIFT                      _MK_SHIFT_CONST(8)
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_P_0_MAX_QP_P_SHIFT)
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_RANGE                      15:8
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_WOFFSET                    0x0
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_MAX_QP_P_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Minimum Qp for Redundant P-Slice.
// For H.264 encoding, this parameter specifies
//  the minimum Qp for redundant P-slice.
// This parameter is currently not used.
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_SHIFT)
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_RANGE                  23:16
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_WOFFSET                        0x0
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MIN_QP_P_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Maximum Qp for Redundant P-Slice.
// For H.264 encoding, this parameter specifies
//  the maximum Qp for redundant P-slice.
// This parameter is currently not used.
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_SHIFT                  _MK_SHIFT_CONST(24)
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_SHIFT)
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_RANGE                  31:24
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_WOFFSET                        0x0
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_MIN_QP_P_0_RED_MAX_QP_P_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_SLICE_PARAMS_0  // Slice Parameters.
// This register is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// For AP15, the implementation can only use
//  the same value for all slice groups so
//  only the value corresponding to slice group
//  0 is used although software should program
//  the same value for slice group 1 and 2 for
//  future compatibility.
#define MPEA_SLICE_PARAMS_0                     _MK_ADDR_CONST(0x87)
#define MPEA_SLICE_PARAMS_0_SECURE                      0x0
#define MPEA_SLICE_PARAMS_0_WORD_COUNT                  0x1
#define MPEA_SLICE_PARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_READ_MASK                   _MK_MASK_CONST(0xf000f)
#define MPEA_SLICE_PARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0xf000f)
// Slice Alpha C0 (slice_alpha_c0_offset_div2)
// Valid value is from -6 to 6.
// Default may be set to 0.
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_FIELD                        (_MK_MASK_CONST(0xf) << MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_SHIFT)
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_RANGE                        3:0
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_WOFFSET                      0x0
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_ALPHA_C0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Slice Beta (slice_beta_offset_div2)
// Valid value is from -6 to 6.
// Default may be set to 0.
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_FIELD                    (_MK_MASK_CONST(0xf) << MPEA_SLICE_PARAMS_0_SLICE_BETA_SHIFT)
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_RANGE                    19:16
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_WOFFSET                  0x0
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_SLICE_PARAMS_0_SLICE_BETA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_NUM_OF_UNITS_0  // Number of Units for Interleaved Slice Group
//  Map.
// This register is applicable for H.264
//  encoding only.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// This register specifies the slice group map
//  when SLICE_GRP_MAP_TYPE is set to
//  INTERLEAVED.
#define MPEA_NUM_OF_UNITS_0                     _MK_ADDR_CONST(0x88)
#define MPEA_NUM_OF_UNITS_0_SECURE                      0x0
#define MPEA_NUM_OF_UNITS_0_WORD_COUNT                  0x1
#define MPEA_NUM_OF_UNITS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define MPEA_NUM_OF_UNITS_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
// Number of Units for Interleaved Slice Group
//  Map.
// This parameter specifies number of units
//  in macroblocks when SLICE_GRP_MAP_TYPE is
//  set to INTERLEAVED.
// This parameter is not used for other slice
/// group map type.
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_FIELD                  (_MK_MASK_CONST(0x1fff) << MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_SHIFT)
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_RANGE                  12:0
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_WOFFSET                        0x0
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_OF_UNITS_0_NUM_OF_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_TOP_LEFT_0  // Top Left position for Foreground Background
//  Slice Group Map.
// This register is applicable for H.264
//  encoding only.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register should be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
//  However parameters in this register is
//  not needed for the last slice group
//  therefore software may optionally
//  skip programming in the last slice group.
// This register specifies the slice group map
//  when SLICE_GRP_MAP_TYPE is set to
//  FOREGROUND_BACKGROUND.
#define MPEA_TOP_LEFT_0                 _MK_ADDR_CONST(0x89)
#define MPEA_TOP_LEFT_0_SECURE                  0x0
#define MPEA_TOP_LEFT_0_WORD_COUNT                      0x1
#define MPEA_TOP_LEFT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MPEA_TOP_LEFT_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
// Top Left corner Y position for Foreground
//  Background Slice Group Map.
// This parameter specifies top position
//  in macroblocks when SLICE_GRP_MAP_TYPE is
//  set to FOREGROUND_BACKGROUND.
// This parameter is not used for other slice
//  group map type.
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_TOP_LEFT_0_TOP_LEFT_Y_SHIFT)
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_RANGE                        7:0
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_WOFFSET                      0x0
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Top Left corner X position for Foreground
//  Background Slice Group Map.
// This parameter specifies left position
//  in macroblocks when SLICE_GRP_MAP_TYPE is
//  set to FOREGROUND_BACKGROUND.
// This parameter is not used for other slice
//  group map type.
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_TOP_LEFT_0_TOP_LEFT_X_SHIFT)
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_RANGE                        23:16
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_WOFFSET                      0x0
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_TOP_LEFT_0_TOP_LEFT_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_BOTTOM_RIGHT_0  // Bottom Right position for Foreground
//  Background Slice Group Map.
// This register is applicable for H.264
//  encoding only.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register should be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
//  However parameters in this register is
//  not needed for the last slice group
//  therefore software may optionally
//  skip programming in the last slice group.
// This register specifies the slice group map
//  when SLICE_GRP_MAP_TYPE is set to
//  FOREGROUND_BACKGROUND.
#define MPEA_BOTTOM_RIGHT_0                     _MK_ADDR_CONST(0x8a)
#define MPEA_BOTTOM_RIGHT_0_SECURE                      0x0
#define MPEA_BOTTOM_RIGHT_0_WORD_COUNT                  0x1
#define MPEA_BOTTOM_RIGHT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MPEA_BOTTOM_RIGHT_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
// Bottom Right corner Y position for
//  Foreground Background Slice Group Map.
// This parameter specifies bottom position
//  in macroblocks when SLICE_GRP_MAP_TYPE is
//  set to FOREGROUND_BACKGROUND.
// This parameter is not used for other slice
//  group map type.
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_SHIFT)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_RANGE                        7:0
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_WOFFSET                      0x0
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Bottom Right corner X position for
//  Foreground Background Slice Group Map.
// This parameter specifies right position
//  in macroblocks when SLICE_GRP_MAP_TYPE is
//  set to FOREGROUND_BACKGROUND.
// This parameter is not used for other slice
//  group map type.
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_FIELD                        (_MK_MASK_CONST(0xff) << MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_SHIFT)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_RANGE                        23:16
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_WOFFSET                      0x0
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_BOTTOM_RIGHT_0_BOTTOM_RIGHT_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_CHANGE_RATE_0  // Change Rate.
// This register is applicable for H.264
//  encoding only.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
// The hardware maintain multiple copies of this
//  register for each slice group for as many
//  slice groups as the number of supported
//  slice groups.
// This register must be written repeatedly
//  for each slice group to fully program all
//  the slice groups specified in
//  NUM_SLICE_GROUPS register.
// This register specifies the slice group map
//  when SLICE_GRP_MAP_TYPE is set to
//  BOX_OUT, RASTER, and WIPE.
#define MPEA_CHANGE_RATE_0                      _MK_ADDR_CONST(0x8b)
#define MPEA_CHANGE_RATE_0_SECURE                       0x0
#define MPEA_CHANGE_RATE_0_WORD_COUNT                   0x1
#define MPEA_CHANGE_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_READ_MASK                    _MK_MASK_CONST(0xf011fff)
#define MPEA_CHANGE_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xf011fff)
// Slice Group Change Rate - 1 for
//  Box Out, Raster, and Wipe Slice Group Maps.
// This parameter specifies ?
//  when SLICE_GRP_MAP_TYPE is set to
//  BOX_OUT, RASTER, and WIPE.
// This parameter is not used for other slice
//  group map type.
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_FIELD                 (_MK_MASK_CONST(0x1fff) << MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_SHIFT)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_RANGE                 12:0
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_WOFFSET                       0x0
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_RATE_MINUS1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Slice Group Change Direction for
//  Box Out, Raster, and Wipe Slice Group Maps.
// This parameter specifies slice map direction
//  when SLICE_GRP_MAP_TYPE is set to
//  BOX_OUT, RASTER, and WIPE.
// This parameter is not used for other slice
//  group map type.
// Only the value programmed for slice group 0
//  is used because the H.264 standard specifies
//  that this value must be programmed the same
//  for all slice groups. The values programmed
//  for slice group 1 and 2 will be ignored.
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_SHIFT)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_RANGE                   16:16
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_WOFFSET                 0x0
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_NORMAL                  _MK_ENUM_CONST(0)    // // For Box Out slice group map type, this
//  specifies clockwise direction.
// For Raster slice group map type, this
//  specifies normal raster direction.
// For Wipe slice group map type, this
//  specifies wipe right direction.

#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_DIRECTION_REVERSE                 _MK_ENUM_CONST(1)    // // For Box Out slice group map type, this
//  specifies counter clockwise direction.
// For Raster slice group map type, this
//  specifies reverse raster direction.
// For Wipe slice group map type, this
//  specifies wipe left direction.


// Slice Group Change Cycle Width for
//  Box Out, Raster, and Wipe Slice Group Maps.
// This parameter must be programmed with
//  Ceil(log2(PicSizeInMapUnits /
//       SliceGroupChangeRate+1))
// PicSizeInMapUnits is the number of
//  of macroblocks in a frame that can be
//  calculated as WIDTH * HEIGHT as defined
//  in WIDTH_HEIGHT register.
// Maximum value for this register is
//  log2(PicSizeInMapUnits) = 13.
// This parameter is not used for other slice
//  group map type.
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SHIFT                 _MK_SHIFT_CONST(24)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_FIELD                 (_MK_MASK_CONST(0xf) << MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SHIFT)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_RANGE                 27:24
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_WOFFSET                       0x0
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CHANGE_RATE_0_SLICE_GROUP_CHANGE_CYCLE_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// DMA_BUF_OVFL_THRESH is renamed to DMA_BUFFER_STATUS.

// Register MPEA_DMA_BUFFER_STATUS_0  // VLC DMA Buffer Status.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// This register must be read repeatedly for
//  each slice group to fully read all the
//  slice groups specified in NUM_SLICE_GROUPS
//  register.
#define MPEA_DMA_BUFFER_STATUS_0                        _MK_ADDR_CONST(0x8c)
#define MPEA_DMA_BUFFER_STATUS_0_SECURE                         0x0
#define MPEA_DMA_BUFFER_STATUS_0_WORD_COUNT                     0x1
#define MPEA_DMA_BUFFER_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1fffff0)
#define MPEA_DMA_BUFFER_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// VLC DMA Buffer Status.
// This parameter returns VLC DMA buffer
//  status in terms of used slots for
//  each data partition in MPEG4/H.263 encoding
//  and each slice group in H.264 encoding.
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_SHIFT                        _MK_SHIFT_CONST(4)
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_FIELD                        (_MK_MASK_CONST(0x1fffff) << MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_SHIFT)
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_RANGE                        24:4
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_WOFFSET                      0x0
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_BUFFER_STATUS_0_DMA_BUFFER_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// DMA_LINK_LIST_OVFL_THRESH is renamed to DMA_LIST_STATUS.

// Register MPEA_DMA_LIST_STATUS_0  // VLC DMA Link List Status.
// The hardware maintains multiple copies of
//  this register for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding for as many slice groups
//  as the number of supported slice groups.
// This register must be read repeatedly for
//  each slice group to fully read all the
//  slice groups specified in NUM_SLICE_GROUPS
//  register.
#define MPEA_DMA_LIST_STATUS_0                  _MK_ADDR_CONST(0x8d)
#define MPEA_DMA_LIST_STATUS_0_SECURE                   0x0
#define MPEA_DMA_LIST_STATUS_0_WORD_COUNT                       0x1
#define MPEA_DMA_LIST_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1fffff0)
#define MPEA_DMA_LIST_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
// VLC DMA Link List Status.
// This parameter returns the status in terms
//  of used slots for the linked lists that
//  keep track of saved packets in the VLC DMA
//  buffer for each data partition in
//  MPEG4/H.263 encoding and each slice group
//  in H.264 encoding.
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_FIELD                    (_MK_MASK_CONST(0x1fffff) << MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_SHIFT)
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_RANGE                    24:4
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_WOFFSET                  0x0
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_LIST_STATUS_0_DMA_LIST_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// End of per-slice registers.
//----------------------------------------------------------------------------------------------

// Register MPEA_SLICE_MAP_OFFSET_A_0  // Slice Map A Start Address.
// This register is applicable for H.264
//  encoding only.
// This register specifies address of slice
//   map A to support arbitrary slice map.
//  (SLICE_GRP_MAP_TYPE set to EXPLICIT).
// Two slice map buffers (A and B) are
//  supported so that software can use them
//  as ping-pong buffers.
#define MPEA_SLICE_MAP_OFFSET_A_0                       _MK_ADDR_CONST(0x8e)
#define MPEA_SLICE_MAP_OFFSET_A_0_SECURE                        0x0
#define MPEA_SLICE_MAP_OFFSET_A_0_WORD_COUNT                    0x1
#define MPEA_SLICE_MAP_OFFSET_A_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_SLICE_MAP_OFFSET_A_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// Slice Map A Start Address.
// This parameter specifies 16-byte aligned
//  address of slice map A to support
//  arbitrary  explicit) slice map
//  (SLICE_GRP_MAP_TYPE set to EXPLICIT).
// This feature is currently not supported.
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_SHIFT)
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_RANGE                      31:4
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_WOFFSET                    0x0
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_A_0_SLICE_MAP_OFFSET_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_SLICE_MAP_OFFSET_B_0  // Slice Map B Start Address.
// This register is applicable for H.264
//  encoding only.
// This register specifies address of slice
//   map A to support arbitrary slice map.
//  (SLICE_GRP_MAP_TYPE set to EXPLICIT).
// Two slice map buffers (A and B) are
//  supported so that software can use them
//  as ping-pong buffers.
#define MPEA_SLICE_MAP_OFFSET_B_0                       _MK_ADDR_CONST(0x8f)
#define MPEA_SLICE_MAP_OFFSET_B_0_SECURE                        0x0
#define MPEA_SLICE_MAP_OFFSET_B_0_WORD_COUNT                    0x1
#define MPEA_SLICE_MAP_OFFSET_B_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_SLICE_MAP_OFFSET_B_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// Slice Map B Start Address.
// This parameter specifies 16-byte aligned
//  address of slice map A to support
//  arbitrary  explicit) slice map
//  (SLICE_GRP_MAP_TYPE set to EXPLICIT).
// This feature is currently not supported.
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_SHIFT)
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_RANGE                      31:4
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_WOFFSET                    0x0
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SLICE_MAP_OFFSET_B_0_SLICE_MAP_OFFSET_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Offset 0x0A0
//
// Motion Search Control
//
// Bit 28 (INTRA_SUBMODE_COST_FUNCTION) of MOT_SEARCH_CTRL is deleted.
// Bit 30 (IFRAME_INTRAMODE_APPROX_PRED) of MOT_SEARCH_CTRL is deleted.
// Bit 31 (PFRAME_INTRAMODE_APPROX_PRED) of MOT_SEARCH_CTRL is deleted.

// Register MPEA_MOT_SEARCH_CTRL_0  // Motion Search Control.
// This register specifies various control for
//  mode decision.
// This register is programmed only once.
#define MPEA_MOT_SEARCH_CTRL_0                  _MK_ADDR_CONST(0xa0)
#define MPEA_MOT_SEARCH_CTRL_0_SECURE                   0x0
#define MPEA_MOT_SEARCH_CTRL_0_WORD_COUNT                       0x1
#define MPEA_MOT_SEARCH_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x7f)
#define MPEA_MOT_SEARCH_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x2f00007f)
#define MPEA_MOT_SEARCH_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x2fffffff)
#define MPEA_MOT_SEARCH_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x2fffffff)
// Inter Motion Vector (MV) modes.
// This parameter is applicable for APxx H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// For MPEG4/H.263 encoding motion vector type
//  is decided by MV4ENABLE in FRAME_CTRL
//  register.
// Each bit of this parameter specifies which
//  of the inter modes are enabled for encoding.
// 0 means "mode not present (disabled)".
// 1 means "mode is present (enabled)".
// Bit 0 - 16x16.
// Bit 1 - 16x8 (H264 only).
// Bit 2 - 8x16 (H264 only).
// Bit 3 - 8x8.
// Bit 4 - 8x4 (H264 only).
// Bit 5 - 4x8 (H264 only).
// Bit 6 - 4x4 (H264 only).
// When LEVEL_IDC >= 31, in order to meet level 
//  limit (max number of motion vectors per two
//  consecutive MBs), 4x4 motion vector should 
//  be disabled.
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_FIELD                    (_MK_MASK_CONST(0x7f) << MPEA_MOT_SEARCH_CTRL_0_MV_MODE_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_RANGE                    6:0
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_WOFFSET                  0x0
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_DEFAULT                  _MK_MASK_CONST(0x7f)
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_MV_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Intra Spatial Prediction Modes (H264 only)
// This parameter is applicable for H.264
//  encoding only and is not used for
//  MPEG4/H.263 encoding.
// Each bit of this parameter specifies which
//  of the intra modes are enabled for encoding.
// 0 means "mode not present (disabled)"
// 1 means "mode is present (enabled)"
// Bit 7 -  Intra luma 4x4 Vertical.
// Bit 8 -  Intra luma 4x4 Horizontal.
// Bit 9 -  Intra luma 4x4 DC.
// Bit 10 - Intra luma 4x4 Diagonal down left.
// Bit 11 - Intra luma 4x4 Diagonal down right.
// Bit 12 - Intra luma 4x4 Vertical right.
// Bit 13 - Intra luma 4x4 Horizontal down.
// Bit 14 - Intra luma 4x4 Vertical left.
// Bit 15 - Intra luma 4x4 Horizontal up.
// Bit 16 - Intra luma 16x16 Verical.
// Bit 17 - Intra luma 16x16 Horizontal.
// Bit 18 - Intra luma 16x16 DC.
// Bit 19 - Intra luma 16x16 Plane.
// Bit 20 - Intra chroma DC.
// Bit 21 - Intra chroma Horizontal.
// Bit 22 - Intra chroma Vertical.
// Bit 23 - Intra chroma Plane.
// The following restrictions apply when
//   programming this field.
// If IP_DECISION_CTRL is set to USE_16X16_4X4,
//  either one or both of bit 9 (4x4 DC) and
//  bit 18 (16x16 DC) must be set.
// If IP_DECISION_CTRL is set to USE_16X16,
//  bit 18 (16x16 DC) must be set.
// If IP_DECISION_MODE is set to APPROX,
//  bit 9 (4x4 DC) must be set.
// Bit 20 (chroma DC) must always be set.
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_SHIFT                    _MK_SHIFT_CONST(7)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_FIELD                    (_MK_MASK_CONST(0x1ffff) << MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_RANGE                    23:7
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_WOFFSET                  0x0
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_PRED_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Mode Decision.
// This parameter specifies how mode decision
//  is made in the motion search engine.
// Recommended value is BEST. Other settings
//  may be selected to reduce cycle count
//  with trade-off in quality.
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_SHIFT                      _MK_SHIFT_CONST(24)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_FIELD                      (_MK_MASK_CONST(0x3) << MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_RANGE                      25:24
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_WOFFSET                    0x0
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_BEST                       _MK_ENUM_CONST(0)    // // Best mode decision possible. Decision is
//  made after half-pel search for MPEG4/H.263
//  and after quarter-pel search for H264).

#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_AFTER_FP                   _MK_ENUM_CONST(1)    // // Best mode decision made after full/integer
//  pel search.

#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_AFTER_HP                   _MK_ENUM_CONST(2)    // // Best mode decision after half-pel search.

#define MPEA_MOT_SEARCH_CTRL_0_MODE_DECISION_AFTER_QP                   _MK_ENUM_CONST(3)    // // Best mode decision after quarter-pel search.
//  This is valid for H.264 encoding only and
//  must not be programmed for MPEG4.


// Cost function for Motion Estimation/Search.
// This bit specifies the cost function used
//  for motion estimation/search.
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SHIFT                  _MK_SHIFT_CONST(26)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_RANGE                  26:26
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_WOFFSET                        0x0
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SAD                    _MK_ENUM_CONST(0)    // // SAD. This setting is recommended for
//  MPEG4/H.263 encoding.

#define MPEA_MOT_SEARCH_CTRL_0_DIFF_MODE_SATD                   _MK_ENUM_CONST(1)    // // SATD. This setting is recommended for
//  H.264 encoding.


// Cost function for Intra mode.
// This bit is applicable for H.264 encoding
//  only and is not used for MPEG4/H.263
//  encoding.
// This bit specifies the cost function used
//  to decide between Intra 4x4/16x16 modes.
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SHIFT                   _MK_SHIFT_CONST(27)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_RANGE                   27:27
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_WOFFSET                 0x0
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SATD                    _MK_ENUM_CONST(0)    // // SATD.

#define MPEA_MOT_SEARCH_CTRL_0_INTRA_MODE_COST_FUNCTION_SAD                     _MK_ENUM_CONST(1)    // // SAD. This setting is not implemented yet.


// Internal Motion Vector Cost control.
// This bit is applicable for H.264 encoding
//  only and is not used for MPEG4/H.263
//  encoding.
// This bit controls internal motion cost
//  calculation.
// Recommended value for this bit is ENABLE.
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_SHIFT                   _MK_SHIFT_CONST(29)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_SHIFT)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_RANGE                   29:29
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_WOFFSET                 0x0
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_ENABLE                  _MK_ENUM_CONST(0)    // // Internal motion vector cost calculation
//  is enabled. Other motion search biases
//  should be set to 0 with this setting.

#define MPEA_MOT_SEARCH_CTRL_0_INTERNAL_MV_COST_DISABLE                 _MK_ENUM_CONST(1)    // // Internal motion vector cost calculation
//  is disabled.



// Register MPEA_MOT_SEARCH_RANGE_0  // Motion Search Range.
// This register specifies the motion search
//  range.
#define MPEA_MOT_SEARCH_RANGE_0                 _MK_ADDR_CONST(0xa1)
#define MPEA_MOT_SEARCH_RANGE_0_SECURE                  0x0
#define MPEA_MOT_SEARCH_RANGE_0_WORD_COUNT                      0x1
#define MPEA_MOT_SEARCH_RANGE_0_RESET_VAL                       _MK_MASK_CONST(0x480078)
#define MPEA_MOT_SEARCH_RANGE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define MPEA_MOT_SEARCH_RANGE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_RANGE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_RANGE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_MOT_SEARCH_RANGE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// Maximum motion vector in X direction.
// This parameter specifies motion search range
//  is specified in quarter pel resolution for
//  both MPEG4/H.263 and H.264.
// Though MPEG4/H.263 doesn't have quarter pel,
//  MV is still specified in 1/4 pel resolution
//  (for uniformity) and the corresponding MV
//  range in half pel resolution for MPEG4/H.263
//  is internally calculated.
// Min search range in X direction permitted is
//  8 in quarter pel units.
// For MPEG4/H.263, maximum MV search range
//  supported in H/W is 31 in half pel resolution. 
//  If larger search range is
//  programmed, MV search range is internally
//  clipped to 31 in half pel resolution
//  for MPEG4/H.263.
// Max search range in X direction supported by
//  H/W for H.264 is 120 in quarter pel units.
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_SHIFT)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_RANGE                        15:0
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_WOFFSET                      0x0
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_DEFAULT                      _MK_MASK_CONST(0x78)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_X_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Maximum motion vector in Y direction.
// This parameter specifies motion search range
//  is specified in quarter pel resolution for
//  both MPEG4/H.263 and H.264.
// Though MPEG4/H.263 doesn't have quarter pel,
//  MV is still specified in 1/4 pel resolution
//  (for uniformity) and the corresponding MV
//  range in half pel resolution for MPEG4/H.263
//  is internally calculated.
// Min search range in Y direction  permitted is
//  8 in quarter pel units.
// For MPEG4/H.263, maximum MV search range
//  supported in H/W is 31 in half pel resolution. 
//  If larger search range is
//  programmed, MV search range is internally
//  clipped to 31 in half pel resolution
//  for MPEG4/H.263.
// Max search range in Y direction supported by
//  H/W for H.264 is 72 in quarter pel units.
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_SHIFT)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_RANGE                        31:16
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_WOFFSET                      0x0
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_DEFAULT                      _MK_MASK_CONST(0x48)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOT_SEARCH_RANGE_0_MOT_SEARCH_Y_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_MOTSEARCH_EXIT_0  // Motion Search Early Exit Control.
// This register specifies the threshold and
//  the enable bits for the motion search
//  engine to exit a search based on MAD values.
#define MPEA_MOTSEARCH_EXIT_0                   _MK_ADDR_CONST(0xa2)
#define MPEA_MOTSEARCH_EXIT_0_SECURE                    0x0
#define MPEA_MOTSEARCH_EXIT_0_WORD_COUNT                        0x1
#define MPEA_MOTSEARCH_EXIT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_RESET_MASK                        _MK_MASK_CONST(0x80000000)
#define MPEA_MOTSEARCH_EXIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_READ_MASK                         _MK_MASK_CONST(0x8001ffff)
#define MPEA_MOTSEARCH_EXIT_0_WRITE_MASK                        _MK_MASK_CONST(0x8001ffff)
// MAD-based Exit Enable.
// This bit is used to enable/disable the
//  MAD-based search termination.
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_SHIFT)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_RANGE                        0:0
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_WOFFSET                      0x0
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_DISABLE                      _MK_ENUM_CONST(0)    // // Motion Search engine will not exit a search
//  based on the MAD comparison with the MAD
//  threshold.

#define MPEA_MOTSEARCH_EXIT_0_MAD_BASE_EXIT_ENABLE_ENABLE                       _MK_ENUM_CONST(1)    // // Motion Search engine will exit a search if
//  the MAD is less than the MAD threshold
//  and set the macroblock as Intra MB.


// MAD Threshold.
// This parameter specifies the MAD threshold
// when MAD_BASED_EXIT_ENABLE is set to ENABLE.
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(1)
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_FIELD                       (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_SHIFT)
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_RANGE                       16:1
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_WOFFSET                     0x0
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MAD_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Motion Search Exit Mode.
// This bit controls exit mode of motion search
//  process.
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_SHIFT                 _MK_SHIFT_CONST(31)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_SHIFT)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_RANGE                 31:31
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_WOFFSET                       0x0
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_NORMAL                        _MK_ENUM_CONST(0)    // // Motion Search engine will exit a search
//  when an optimum solution is found.
//  This setting MUST be used for normal
//  operation.

#define MPEA_MOTSEARCH_EXIT_0_MOTSEARCH_EXIT_MODE_FORCED                        _MK_ENUM_CONST(1)    // // Motion Search engine will exit a search
//  after traversing the complete search path.
//  This can be used for debug purpose and to
//  determine worst case performance



// Register MPEA_MOTSEARCH_BIAS1_0  // Motion Search Bias Control 1.
// This register specifies the Favor-Inter and
//  the Favor-16x16 biases.
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS1_0                  _MK_ADDR_CONST(0xa3)
#define MPEA_MOTSEARCH_BIAS1_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS1_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS1_0_RESET_VAL                        _MK_MASK_CONST(0x810200)
#define MPEA_MOTSEARCH_BIAS1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
// Favor-Inter Bias.
// This parameter sets the bias towards inter
//  based on the MAD/SAD/SATD comparison.
// Recommended value is 128 for QCIF/CIF and
// 0 for VGA and larger resolution sequences.
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_FIELD                   (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_RANGE                   15:0
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_WOFFSET                 0x0
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_DEFAULT                 _MK_MASK_CONST(0x200)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_INTER_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Favor-16x16 Bias.
// This parameter sets the bias towards inter
//  one motion vector instead of the four motion
//  vectors.
// Recommended value for MPEG4/H.263 is 129.
// Recommended value for H264 is 0.
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_FIELD                   (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_RANGE                   31:16
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_WOFFSET                 0x0
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_DEFAULT                 _MK_MASK_CONST(0x81)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS1_0_FAVOR_16X16_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_MOTSEARCH_BIAS2_0  // Motion Search Bias Control 2.
// This register specifies the Favor-Zero bias.
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS2_0                  _MK_ADDR_CONST(0xa4)
#define MPEA_MOTSEARCH_BIAS2_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS2_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS2_0_RESET_VAL                        _MK_MASK_CONST(0x81)
#define MPEA_MOTSEARCH_BIAS2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
// Favor-Zero Bias.
// This value sets the bias towards (0,0)
//  motion vector.
// For APxx, recommended value for MPEG4/H.263
//  encoding is 129.
// For APxx, FAVOR_ZERO is not applicable for
//  H.264 encoding but MUST be programmed to 0
//  for good quality encoding?
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_RANGE                    15:0
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_WOFFSET                  0x0
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_DEFAULT                  _MK_MASK_CONST(0x81)
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS2_0_FAVOR_ZERO_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_MOTSEARCH_BIAS3_0  // Motion Search Bias Control 3.
// This register specifies the Favor 8x8 and
//  the Favor 16x8/8x16 biases.
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS3_0                  _MK_ADDR_CONST(0xa5)
#define MPEA_MOTSEARCH_BIAS3_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS3_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
// Favor 16x8/8x16 Bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter sets the bias towards
//  16x8/8x16  motion vector beyond the internal
//  bias.
// Recommended value for H264 encoding is 0.
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_RANGE                    15:0
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_WOFFSET                  0x0
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_16X8_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Favor 8x8 Bias.
// This parameter sets the bias towards 8x8
//  beyond the internal bias based on the
//  SAD/SATD comparison.
// Recommended value for both MPEG4/H.263 and
//  H264 encoding is 0.
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_RANGE                     31:16
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_WOFFSET                   0x0
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS3_0_FAVOR_8X8_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Bit 31 (FAVOR_INTRA_INTERNAL_BIAS) of MOTSEARCH_BIAS4 is deleted.

// Register MPEA_MOTSEARCH_BIAS4_0  // Motion Search Bias Control 4.
// This register specifies the skip bias &
//  favor intra bias for Intra (I) vs Inter (P)
//  decision. 
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS4_0                  _MK_ADDR_CONST(0xa6)
#define MPEA_MOTSEARCH_BIAS4_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS4_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define MPEA_MOTSEARCH_BIAS4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define MPEA_MOTSEARCH_BIAS4_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
// Favor Skip Mode Bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies the bias toward
//  skip motion vector beyond the internal bias.
// Recommended value for H264 encoding is 0.
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_FIELD                    (_MK_MASK_CONST(0x3fff) << MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_RANGE                    13:0
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_WOFFSET                  0x0
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Internal Skip Bias Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// Recommended value for H264 encoding is
//  ENABLE.
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_SHIFT                   _MK_SHIFT_CONST(14)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_RANGE                   14:14
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_WOFFSET                 0x0
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_ENABLE                  _MK_ENUM_CONST(0)    // // Internal skip bias enabled.

#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_SKIP_INTERNAL_BIAS_DISABLE                 _MK_ENUM_CONST(1)    // // Internal skip bias disabled.


// Favor Intra Bias.
// This register specifies the bias toward intra
//  macro block beyond the internal bias.
// Recommended value for MPEG4/H.263 and H264
//  encoding is 0.
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_SHIFT                   _MK_SHIFT_CONST(15)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_FIELD                   (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_RANGE                   30:15
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_WOFFSET                 0x0
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS4_0_FAVOR_INTRA_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_MOTSEARCH_BIAS5_0  // Motion Search Bias Control 5.
// This register specifies the Favor 4x4 and
//  the Favor 4x8/8x4 sub mode biases during
//  sub-mode selection.
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS5_0                  _MK_ADDR_CONST(0xa7)
#define MPEA_MOTSEARCH_BIAS5_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS5_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MPEA_MOTSEARCH_BIAS5_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
// Favor 4x4 Sub-mode Bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies the bias toward
//  an 8x8 sub-block which is broken into
//  4x4 sub-mode.
// Recommended value for H264 encoding is 0.
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_RANGE                     15:0
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_WOFFSET                   0x0
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_4X4_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Favor 4x8/8x4 Sub-mode Bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies the bias toward
//  an 8x8 motion vector which is broken into
//  8x4 or 4x8 motion vectors.
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_RANGE                     31:16
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_WOFFSET                   0x0
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS5_0_FAVOR_SUBMODE_8X4_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_MOTSEARCH_BIAS6_0  // Motion Search Bias Control 6 
// This register specifies the Favor 8x8
//  sub-mode biases during sub-mode selection.
// This register is programmed only once.
#define MPEA_MOTSEARCH_BIAS6_0                  _MK_ADDR_CONST(0xa8)
#define MPEA_MOTSEARCH_BIAS6_0_SECURE                   0x0
#define MPEA_MOTSEARCH_BIAS6_0_WORD_COUNT                       0x1
#define MPEA_MOTSEARCH_BIAS6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS6_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS6_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS6_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
// Favor 8x8 Sub-mode Bias.
// This value sets the bias towards an 8x8
//  sub-block which is broken into 8x8 sub-mode.
//  during sub-mode selection.
// This bias is not applicable if none of
//  8x8 sub-block of the macroblock is broken
//  further. In this case macroblock level bias
//  (FAVOR_8X8_BIAS) is used instead.
// Recommended value for H264 encoding is 0.
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_FIELD                     (_MK_MASK_CONST(0xffff) << MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_SHIFT)
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_RANGE                     15:0
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_WOFFSET                   0x0
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MOTSEARCH_BIAS6_0_FAVOR_SUBMODE_8X8_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Offset 0x0C0
//
// Intra-Refresh Registers.
//

// Register MPEA_INTRA_REF_CTRL_0  // Intra Refresh Control.
#define MPEA_INTRA_REF_CTRL_0                   _MK_ADDR_CONST(0xc0)
#define MPEA_INTRA_REF_CTRL_0_SECURE                    0x0
#define MPEA_INTRA_REF_CTRL_0_WORD_COUNT                        0x1
#define MPEA_INTRA_REF_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_INTRA_REF_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x707)
#define MPEA_INTRA_REF_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x707)
// Intra Refresh Enable.
// This bit controls the use of Intra Refresh
//  to control the intra macroblock insertion.
//  Note that intra macroblock may also be
//  inserted by I/P decision logic in the
//  motion estimation/search engine.
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_SHIFT)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_RANGE                    0:0
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_WOFFSET                  0x0
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_DISABLE                  _MK_ENUM_CONST(0)    // // Intra Refresh disabled.

#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_ENABLE_ENABLE                   _MK_ENUM_CONST(1)    // // Intra Refresh enabled.


// Intra Refresh Mode.
// This bit specifies Intra Refresh modes.
//  Note that Intra Refresh logic maintains
//  a set of intra-refresh count in the
//  Intra Refresh pattern SRAM which is normally
//  decremented each frame. Each entry in the
//  Intra Refresh RAM correspond to 1 or more
//  (up to 16) macroblocks.
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_FIELD                      (_MK_MASK_CONST(0x3) << MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_SHIFT)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_RANGE                      2:1
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_WOFFSET                    0x0
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_DEFAULT_MODE                       _MK_ENUM_CONST(0)    // // Intra Refresh Default mode.
// In this mode, every time the intra refresh
//  counter is decremented to zero for a
//  macroblock or if an intra is decided by
//  the motion estimation engine, the
//  macroblock intra refresh count gets
//  reinitialized with a pseudo random value.
//  Every time an intra refresh count is
//  decremented to 0, the corresponding
//  macroblock(s) is coded as intra macroblock.

#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_PATTERN_MODE                       _MK_ENUM_CONST(1)    // // Intra Refresh Pattern mode.
// In this mode, software will initialize the
//  intra refresh counts at the beginning.
//  When an intra refresh count is decremented
//  to 0, the corresponding macroblock(s) is
//  coded as intra macroblock and the intra
//  refresh count is reinitialized with a fixed
//  programmed value (MIN_FOR_IFRAME or
//  MIN_FOR_PFRAME).
//  Note that if a macroblock is decided by
//  motion estimation to be coded as an intra
//  macroblock, then the corresponding intra
//  refresh count is not reinitialized.

#define MPEA_INTRA_REF_CTRL_0_INTRA_REF_MODE_AIR_MODE                   _MK_ENUM_CONST(2)    // // Auto Intra Refresh mode.
// In this mode, intra refresh counts stored
//  in Intra Refresh SRAM indicates how many
//  times the corresponding macroblock will
//  be refreshed in the subsequent P-frames.
//  The intra-refresh started in the following
//  P-frame after the frame where the Intra
//  Refresh SRAM entry is loaded with non-zero
//  value. The encoder hardware will load an
//  Intra Refresh SRAM with the value programmed
//  in AIR_COUNTER when the SAD of the
//  corresponding macroblock exceed the limit
//  specified in AIR_SAD_THRESHOLD.
//  Intra Refresh SRAM entries are loaded with
//  0 for macroblocks in Intra frame. 
//  Some options are provided whether to
//  count natural intra MB in a P-frame
//  and whether to 
// This is a P1 that may be broken in AP15.


// Number of MBs per Intra Refresh SRAM entry.
// This parameter specifies the number of
//  macroblocks - 1 per Intra Refresh SRAM
//  entry. The internal Intra Refresh SRAM
//  that is used to store intra refresh count
//  pattern can store maximum of 1620
//  entries/counts. If the total number of
//  macroblocks per frame exceeds 1620, then
//  multiple macroblocks must be mapped to each
//  entry in the Intra Refresh SRAM by
//  programming this parameter. This parameter
//  must be programmed such that the total
//  number of macroblocks in a frame does not
//  exceed 1620 * (MB_PER_ENTRY+1).
// E.g. if MB_PER_ENTRY = 1 then: 
//  entry 0 is for mb 0, 1;
//  entry 1 is for mb 2, 3;
//  entry 2 is for mb 4, 5;
//  ...
//  entry 1619 is for mb 3238, 3239.
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_SHIFT                        _MK_SHIFT_CONST(8)
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_FIELD                        (_MK_MASK_CONST(0x7) << MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_SHIFT)
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_RANGE                        10:8
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_WOFFSET                      0x0
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_CTRL_0_MB_PER_ENTRY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Making INTRA_REF_AIR and INTRA_REF_AIR_REFRESH_LIMIT private for now since this is P1
//  feature which may be broken.

// Register MPEA_INTRA_REF_AIR_0  // Auto Intra Refresh controls.
// This register is applicable when
//  INTRA_REF_MODE = AIR_MODE.
#define MPEA_INTRA_REF_AIR_0                    _MK_ADDR_CONST(0xc1)
#define MPEA_INTRA_REF_AIR_0_SECURE                     0x0
#define MPEA_INTRA_REF_AIR_0_WORD_COUNT                         0x1
#define MPEA_INTRA_REF_AIR_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define MPEA_INTRA_REF_AIR_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MPEA_INTRA_REF_AIR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_READ_MASK                  _MK_MASK_CONST(0x81ffffff)
#define MPEA_INTRA_REF_AIR_0_WRITE_MASK                         _MK_MASK_CONST(0x81ffffff)
// AIR Count.
// This parameter specifies Intra-refresh
//  counter value to load when macroblock
//  SAD > INTRA_REF_AIR_SAD_THRESHOLD.
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_FIELD                    (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_AIR_0_AIR_COUNT_SHIFT)
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_RANGE                    7:0
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_WOFFSET                  0x0
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_DEFAULT                  _MK_MASK_CONST(0x1)
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// AIR SAD Threshold.
// This parameter specifies the threshold for
//  the SAD value. If the macroblock SAD value
//  exceeds this threshold, then the intra
//  refresh counter value for that MB will be
//  set to REF_AIR_COUNTER_VAL register.
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(8)
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_FIELD                    (_MK_MASK_CONST(0x1ffff) << MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_SHIFT)
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_RANGE                    24:8
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_WOFFSET                  0x0
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_SAD_THRESHOLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// AIR Natural Intra MB control.
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_SHIFT                        _MK_SHIFT_CONST(31)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_SHIFT)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_RANGE                        31:31
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_WOFFSET                      0x0
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_IGNORE                       _MK_ENUM_CONST(0)    // // Ignore natural I MBs for updating the intra
//  refresh counters. 

#define MPEA_INTRA_REF_AIR_0_AIR_NATURAL_I_VALID                        _MK_ENUM_CONST(1)    // // Count natural I MBs for updating the
//  intra refresh counters.  The intra refresh
//  counter will be decremented by 1 if natural
//  I MB is encountered and clipped to 0.



// Register MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0  // Auto Intra Refresh Limit.
// This register is applicable only when
//  INTRA_REF_MODE = AIR_MODE.
//  Limits on the maximum number of MBs that
//  are forced to I per frame.
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0                      _MK_ADDR_CONST(0xc2)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_SECURE                       0x0
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_WORD_COUNT                   0x1
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_READ_MASK                    _MK_MASK_CONST(0x80001fff)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_WRITE_MASK                   _MK_MASK_CONST(0x80001fff)
// This value is the maximum number of I MBs
//  that are allowed per I frame. This
//  does not limit the naturally occuring I MBs,
//  it only limits the I MBs that are 
//  forced by intra-refresh.
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_FIELD                      (_MK_MASK_CONST(0x1fff) << MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_SHIFT)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_RANGE                      12:0
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_WOFFSET                    0x0
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_MAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// AIR Refresh Limit for Natural Intra MB.
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_SHIFT                        _MK_SHIFT_CONST(31)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_SHIFT)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_RANGE                        31:31
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_WOFFSET                      0x0
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_IGNORE                       _MK_ENUM_CONST(0)    // // Ignore natural I MBs when counting the
//  I MBs which will be compared to the
//  REFRESH_LIMIT_MAX limit.

#define MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0_REFRESH_LIMIT_NATURAL_I_VALID                        _MK_ENUM_CONST(1)    // // Count natural I MBs when counting the
//  I MBs which will be compared to the
//  REFRESH_LIMT_MAX limit.



// Register MPEA_INTRA_REF_MIN_COUNTER_0  // Intra Refresh Count Reload.
// This register specifies the minimum intra
//  refresh count re-initialization values for
//  I and P frames in the Intra Refresh Default
//  mode. This register also specifies the
//  and re-initialization values for I and P
//  frames in the Intra Refresh Pattern mode.
// This register is programmed only once. 
#define MPEA_INTRA_REF_MIN_COUNTER_0                    _MK_ADDR_CONST(0xc3)
#define MPEA_INTRA_REF_MIN_COUNTER_0_SECURE                     0x0
#define MPEA_INTRA_REF_MIN_COUNTER_0_WORD_COUNT                         0x1
#define MPEA_INTRA_REF_MIN_COUNTER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define MPEA_INTRA_REF_MIN_COUNTER_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
// Minimum for I-Frame.
// This parameter specifies the minimum intra
//  refresh count re-initialization values for
//  I-frame in the Intra Refresh Default mode.
// This parameter also specifies the refresh
//  count re-initialization values for I-frame
//  in the Intra Refresh Pattern mode.
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_FIELD                       (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_SHIFT)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_RANGE                       7:0
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_WOFFSET                     0x0
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_IFRAME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Minimum for P-frame.
// This parameter specifies the minimum intra
//  refresh count re-initialization values for
//  P-frame in the Intra Refresh Default mode. 
// This parameter also specifies the refresh
//  count re-initialization values for I-frame
//  in the Intra Refresh Pattern mode.
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_SHIFT                       _MK_SHIFT_CONST(8)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_FIELD                       (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_SHIFT)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_RANGE                       15:8
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_WOFFSET                     0x0
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_MIN_COUNTER_0_MIN_FOR_PFRAME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MPEA_INTRA_REF_DELTA_COUNTER_0  // Intra Refresh Count Delta.
// This register specifies the delta values
//  between maximum and minimum intra refresh
//  count re-initialization values for I and P
//  frames in the Intra Refresh Default mode.
// This register is not used for Intra Refresh
//  Pattern mode.
#define MPEA_INTRA_REF_DELTA_COUNTER_0                  _MK_ADDR_CONST(0xc4)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_SECURE                   0x0
#define MPEA_INTRA_REF_DELTA_COUNTER_0_WORD_COUNT                       0x1
#define MPEA_INTRA_REF_DELTA_COUNTER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
// Delta for I-frame.
// This register specifies the delta values
//  between maximum and minimum intra refresh
//  count re-initialization values for I Frame
//  in the Intra Refresh Default mode.
//  The value programmed should be >= 4
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_SHIFT)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_RANGE                   7:0
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_WOFFSET                 0x0
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_IFRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Delta for P-frame.
// This register specifies the delta values
//  between maximum and minimum intra refresh
//  count re-initialization values for P Frame
//  in the Intra Refresh Default mode.
//  The value programmed should be >= 4
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_SHIFT)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_RANGE                   15:8
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_WOFFSET                 0x0
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_DELTA_COUNTER_0_DELTA_FOR_PFRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_INTRA_REF_LOAD_CMD_0  // Intra Refresh Load Counter Command.
// This register specifies the address and
//  count of 4-byte words to be loaded into
//  the Intra Refresh pattern SRAM. Software
//  writes to this register then follows it
//  by a number of writes to the counter
//  register as specified by the
//  NUM_DWORDS_TO_WRITE field.
//  Size of this RAM is 408, 32-bit entries.
#define MPEA_INTRA_REF_LOAD_CMD_0                       _MK_ADDR_CONST(0xc5)
#define MPEA_INTRA_REF_LOAD_CMD_0_SECURE                        0x0
#define MPEA_INTRA_REF_LOAD_CMD_0_WORD_COUNT                    0x1
#define MPEA_INTRA_REF_LOAD_CMD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_READ_MASK                     _MK_MASK_CONST(0x7fc01ff)
#define MPEA_INTRA_REF_LOAD_CMD_0_WRITE_MASK                    _MK_MASK_CONST(0x7fc01ff)
// Number of 4-byte words of Data to Write
//  to Intra Refresh SRAM.
// This parameter specifies the number of
//  4-byte words of Intra Refresh count data
//  to be written to the Intra Refresh pattern
//  SRAM.
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_FIELD                     (_MK_MASK_CONST(0x1ff) << MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_SHIFT)
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_RANGE                     8:0
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_WOFFSET                   0x0
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_NUM_DWORDS_TO_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Intra Refresh SRAM 4-byte Write Offset.
//  This value specifies the 4-byte aligned
//  address where the 4-byte Intra Refresh
//  count data will be written to the pattern
//  SRAM.  This address offset is in multiple
//  of 4-byte words.
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_SHIFT                   _MK_SHIFT_CONST(18)
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_FIELD                   (_MK_MASK_CONST(0x1ff) << MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_SHIFT)
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_RANGE                   26:18
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_WOFFSET                 0x0
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_CMD_0_SRAM_DWORD_WRITE_OFFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_INTRA_REF_LOAD_DATA_0  // Intra Refresh Load Counter Data.
// This register contains the Intra Refresh
//  count data to be written to the Intra
//  Refresh pattern SRAM.  It must be written
//  after a write to the INTRA_REF_LOAD_CMD
//  register a number of times equal to the
//  NUM_DWORDS_TO_WRITE field.
#define MPEA_INTRA_REF_LOAD_DATA_0                      _MK_ADDR_CONST(0xc6)
#define MPEA_INTRA_REF_LOAD_DATA_0_SECURE                       0x0
#define MPEA_INTRA_REF_LOAD_DATA_0_WORD_COUNT                   0x1
#define MPEA_INTRA_REF_LOAD_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MPEA_INTRA_REF_LOAD_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
// Intra Refresh SRAM Load Data.
// This is the 4-byte data word to be written
//  to Intra Refresh SRAM.
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_SHIFT)
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_RANGE                   31:0
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_WOFFSET                 0x0
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_DATA_0_SRAM_LOAD_DATA_DWORD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_INTRA_REF_LOAD_ONE_CMD_0  // Intra Refresh Load One Counter Command.
// This register specifies the address and data
//  for a single update of the Intra Refresh
//  pattern SRAM.
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0                   _MK_ADDR_CONST(0xc7)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SECURE                    0x0
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_WORD_COUNT                        0x1
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_READ_MASK                         _MK_MASK_CONST(0x7ff00ff)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff00ff)
// Intra Refresh SRAM Load Data Byte.
// This parameter specifies the data byte
//  value to be written into Intra Refresh
//  pattern SRAM at the address specified by
//  SRAM_BYTE_WRITE_OFFS.
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_FIELD                 (_MK_MASK_CONST(0xff) << MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_SHIFT)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_RANGE                 7:0
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_WOFFSET                       0x0
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_LOAD_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Intra Refresh SRAM Byte Write Offset
// This parameter specifies the address of the
//  Intra Refresh SRAM where the write data
//  byte SRAM_LOAD_DATA_BYTE will be written to.
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_FIELD                        (_MK_MASK_CONST(0x7ff) << MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_SHIFT)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_RANGE                        26:16
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_WOFFSET                      0x0
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_LOAD_ONE_CMD_0_SRAM_BYTE_WRITE_OFFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 200 [0xc8] 

// Reserved address 201 [0xc9] 

// Reserved address 202 [0xca] 

// Reserved address 203 [0xcb] 

// Reserved address 204 [0xcc] 
// 0x0C8-0x0CC
//
// Intra Refresh SRAM Read - this may be used for context saving or for diagnostics.
//

// Register MPEA_INTRA_REF_READ_CMD_0  // Intra Refresh SRAM Read Command.
// This register specifies the address and
//  count of 4-byte words of Intra Refresh
//  count data  to be read from the Intra
//  Refresh pattern SRAM. Software writes to
//  this register then follows it by a number
//  of reads from INTRA_REF_READ_DATA
//  register as specified by the
//  NUM_DWORDS_TO_READ field.
// If intra refresh is enabled then intra
//  refresh RAM content must be saved during
//  context save in order to be able to resume
//  the context at a later time.
// WARNING: After writing this register SW needs
//  to insert 1 cmd (possibly a read of this register)
//  before doing the actual reads by reading the 
//  INTRA_REF_READ_DATA register
#define MPEA_INTRA_REF_READ_CMD_0                       _MK_ADDR_CONST(0xcd)
#define MPEA_INTRA_REF_READ_CMD_0_SECURE                        0x0
#define MPEA_INTRA_REF_READ_CMD_0_WORD_COUNT                    0x1
#define MPEA_INTRA_REF_READ_CMD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_READ_MASK                     _MK_MASK_CONST(0x7fc01ff)
#define MPEA_INTRA_REF_READ_CMD_0_WRITE_MASK                    _MK_MASK_CONST(0x7fc01ff)
// Number of words to read from Intra Refresh
//  SRAM.
// This value specifies the number of 4-byte
//  words of Intra Refresh count data to be
//  read from the Intra Refresh pattern SRAM.
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_FIELD                      (_MK_MASK_CONST(0x1ff) << MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_SHIFT)
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_RANGE                      8:0
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_WOFFSET                    0x0
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_NUM_DWORDS_TO_READ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Intra Refresh SRAM Read Offset.
// This value specifies the 4-byte aligned
//  address where the 4-byte Intra Refresh
//  count data words will be read from the
//  Intra Refresh pattern SRAM.
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_SHIFT                    _MK_SHIFT_CONST(18)
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_FIELD                    (_MK_MASK_CONST(0x1ff) << MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_SHIFT)
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_RANGE                    26:18
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_WOFFSET                  0x0
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_CMD_0_SRAM_DWORD_READ_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_INTRA_REF_READ_DATA_0  // Intra Refresh SRAM Read Data.
// This register contains the 4-byte Intra
//  Refresh count data which is read from the
//  Intra Refresh pattern SRAM.  This register
//  must be read after a write to the
//  INTRA_REF_READ_CMD register a number of
//  times equal to the value written to
//  NUM_DWORDS_TO_READ field.
#define MPEA_INTRA_REF_READ_DATA_0                      _MK_ADDR_CONST(0xce)
#define MPEA_INTRA_REF_READ_DATA_0_SECURE                       0x0
#define MPEA_INTRA_REF_READ_DATA_0_WORD_COUNT                   0x1
#define MPEA_INTRA_REF_READ_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MPEA_INTRA_REF_READ_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
// Intra Refresh SRAM Read Data.
// This is the 4-byte read data from Intra
//  Refresh SRAM.
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_SHIFT)
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_RANGE                   31:0
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_WOFFSET                 0x0
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_INTRA_REF_READ_DATA_0_SRAM_READ_DATA_DWORD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_NUM_INTRAMB_0  // Number of Intra MB.
// This register specifies the number of Intra
//  macroblocks in the last encoded P-frame.
//  This register is not updated when an I-frame
//  is encoded.
//  This information may be used to assist in
//  dynamic intra-refresh decision.
#define MPEA_NUM_INTRAMB_0                      _MK_ADDR_CONST(0xcf)
#define MPEA_NUM_INTRAMB_0_SECURE                       0x0
#define MPEA_NUM_INTRAMB_0_WORD_COUNT                   0x1
#define MPEA_NUM_INTRAMB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MPEA_NUM_INTRAMB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
// Number of Natural Intra Macroblocks.
// This parameter specifies the number of Intra
//  macroblocks that are naturally occurring
//  in the last encoded P-frame due to intra/
//  inter macroblock decision.
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_FIELD                      (_MK_MASK_CONST(0x1fff) << MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_SHIFT)
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_RANGE                      12:0
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_WOFFSET                    0x0
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_NUM_INTRA_NATURAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Total Number of Intra Macroblocks.
// This parameter specifies the total number of
//  Intra macroblocks (both naturally occurring
//  intra and intra macroblocks due to intra
//  refresh) in the last encoded P-frame.
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_FIELD                    (_MK_MASK_CONST(0x1fff) << MPEA_NUM_INTRAMB_0_TOTAL_INTRA_SHIFT)
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_RANGE                    28:16
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_WOFFSET                  0x0
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_NUM_INTRAMB_0_TOTAL_INTRA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Offset 0x0D0
//
// I-prediction, reconstruction loop, deblock registers.
//

// Register MPEA_INTRA_PRED_BIAS_0  // Intra Prediction Bias.
// This register is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This register specifies intra prediction
//  4x4 and 16x16 biases.
// This register is programmed only once.
#define MPEA_INTRA_PRED_BIAS_0                  _MK_ADDR_CONST(0xd0)
#define MPEA_INTRA_PRED_BIAS_0_SECURE                   0x0
#define MPEA_INTRA_PRED_BIAS_0_WORD_COUNT                       0x1
#define MPEA_INTRA_PRED_BIAS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_RESET_MASK                       _MK_MASK_CONST(0xffff7fff)
#define MPEA_INTRA_PRED_BIAS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_READ_MASK                        _MK_MASK_CONST(0xffff7fff)
#define MPEA_INTRA_PRED_BIAS_0_WRITE_MASK                       _MK_MASK_CONST(0xffff7fff)
// Favor 4x4 bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies intra prediction
//  4x4 biases.
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_FIELD                    (_MK_MASK_CONST(0x7fff) << MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_SHIFT)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_RANGE                    14:0
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_WOFFSET                  0x0
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_4X4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Favor 16x16 bias.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies intra prediction
//  16x16 biases.
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_FIELD                  (_MK_MASK_CONST(0x7fff) << MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_SHIFT)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_RANGE                  30:16
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_WOFFSET                        0x0
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_FAVOR_INTRA_16X16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Disable Intra Prediction Bias Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// Recommended value for H264 encoding is
//  ENABLE.
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_SHIFT                      _MK_SHIFT_CONST(31)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_SHIFT)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_RANGE                      31:31
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_WOFFSET                    0x0
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_ENABLE                     _MK_ENUM_CONST(0)    // // Internal intra prediction bias enabled.

#define MPEA_INTRA_PRED_BIAS_0_INTRA_4X4_16X16_INTERNAL_BIAS_DISABLE                    _MK_ENUM_CONST(1)    // // Internal intra prediction bias disabled.



// Register MPEA_MISC_MODE_BIAS_0  // Misc mode biases
// This register specifies the most probable
//  bias for intra mode and skip biases and
//  Intra prediction control.
// This register is programmed only once.
#define MPEA_MISC_MODE_BIAS_0                   _MK_ADDR_CONST(0xd1)
#define MPEA_MISC_MODE_BIAS_0_SECURE                    0x0
#define MPEA_MISC_MODE_BIAS_0_WORD_COUNT                        0x1
#define MPEA_MISC_MODE_BIAS_0_RESET_VAL                         _MK_MASK_CONST(0x4800000)
#define MPEA_MISC_MODE_BIAS_0_RESET_MASK                        _MK_MASK_CONST(0x7f1ffff)
#define MPEA_MISC_MODE_BIAS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_READ_MASK                         _MK_MASK_CONST(0x7f1ffff)
#define MPEA_MISC_MODE_BIAS_0_WRITE_MASK                        _MK_MASK_CONST(0x7f1ffff)
// Favor Most Probable Intra Mode.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies the bias toward
//  most probable intra mode.
// Recommended value for H264 encoding is 0.
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_FIELD                   (_MK_MASK_CONST(0x7fff) << MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_RANGE                   14:0
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_WOFFSET                 0x0
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_FAVOR_MOST_PROB_INTRAMODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Internal Most Probable Intra Mode
//  Bias Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// Recommended value for H264 encoding is
//  ENABLE.
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_SHIFT                   _MK_SHIFT_CONST(15)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_RANGE                   15:15
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_WOFFSET                 0x0
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_ENABLE                  _MK_ENUM_CONST(0)    // // Internal most probable intra mode bias
//  enabled.

#define MPEA_MISC_MODE_BIAS_0_MOST_PROB_INTRAMODE_INTERNAL_BIAS_DISABLE                 _MK_ENUM_CONST(1)    // // Internal most probable intra mode bias
//  disabled.


// Intra Pred UV Decision Mode.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies chroma mode
//  intra prediction options.
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_SHIFT                      _MK_SHIFT_CONST(16)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_RANGE                      16:16
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_WOFFSET                    0x0
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_UANDV                      _MK_ENUM_CONST(0)    // // Use minimum cost (I-8x8U + I-8x8V) mode for
//  chroma mode.

#define MPEA_MISC_MODE_BIAS_0_IPRED_UV_DECISION_MODE_UONLY                      _MK_ENUM_CONST(1)    // // Use minimum cost I-8x8 U mode for chroma
//  mode.


// I vs P Decision Mode.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_SHIFT                    _MK_SHIFT_CONST(20)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_RANGE                    20:20
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_WOFFSET                  0x0
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_ACTUAL                   _MK_ENUM_CONST(0)    // // Use actual intra mode cost for I vs P
//  decision.

#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_MODE_APPROX                   _MK_ENUM_CONST(1)    // // Use approximate intra mode cost for I vs P
//  decision.
// When in ME_BYPASS mode, approximate intra
//  mode cost is always used for I vs P
//  decision regardless of IP_DECISION_MODE.


// I vs P Decision Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_SHIFT                    _MK_SHIFT_CONST(21)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_RANGE                    21:21
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_WOFFSET                  0x0
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_USE_16X16                        _MK_ENUM_CONST(0)    // // Use 16x16 modes only for best I mode cost
//  calculation for I/P decision.

#define MPEA_MISC_MODE_BIAS_0_IP_DECISION_CTRL_USE_16X16_4X4                    _MK_ENUM_CONST(1)    // // Use both 16x16 and 4x4 modes for best I mode
//  cost calculation for I/P decision.
//  In this case, IPRED_4X4_SRCH_CTRL determine
//  the number of 4x4 modes searched.


// I/P Decision Intra 4x4 Search Mode.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter defines the search order used
//  for best intra 4x4 mode for I/P decision
//  when IP_DECISION_CTRL is set to
//  USE_16X16_4X4. The actual 4x4
//  intra mode depends on the availability of
//  that mode, based on INTRA_PRED_MODE field in
//  MOT_SEARCH_CTRL method, and
//  IPRED_4X4_SRCH_CTRL field. 
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_SHIFT                    _MK_SHIFT_CONST(22)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_RANGE                    22:22
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_WOFFSET                  0x0
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_LINEAR                   _MK_ENUM_CONST(0)    // // Linear search. Intra 4x4 modes are searched
//  in linear order from mode 0.

#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_MODE_OPTIMAL                  _MK_ENUM_CONST(1)    // // Optimized search. Intra 4x4 modes are
//  searched in a pre-determined order.


// I/P Decision Intra 4x4 Search Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This field defines the number of 4x4 modes
//  searched for I/P decision when
//  IP_DECISION_CTRL is set to USE_16X16_4X4.
// Setting this parameter to 0 is the same as
//  setting IP_DECISION_CTRL to USE_16X16.
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_SHIFT                    _MK_SHIFT_CONST(23)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_FIELD                    (_MK_MASK_CONST(0xf) << MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_SHIFT)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_RANGE                    26:23
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_WOFFSET                  0x0
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_DEFAULT                  _MK_MASK_CONST(0x9)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MISC_MODE_BIAS_0_IP_4X4_SRCH_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_QUANTIZATION_CONTROL_0  // Quantization Control.
// This register is used to control quantized
//  coefficient post-processing.
// Currently this is applicable only for H.264
//  encoding.
#define MPEA_QUANTIZATION_CONTROL_0                     _MK_ADDR_CONST(0xd2)
#define MPEA_QUANTIZATION_CONTROL_0_SECURE                      0x0
#define MPEA_QUANTIZATION_CONTROL_0_WORD_COUNT                  0x1
#define MPEA_QUANTIZATION_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0xf9)
#define MPEA_QUANTIZATION_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xf9)
#define MPEA_QUANTIZATION_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0xf9)
// Quantized Coefficient Saturation limit.
// This bit is effective only for H.264 encoding
//  and is not used for MPEG4/H.263 encoding.
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_SHIFT)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_RANGE                 0:0
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_WOFFSET                       0x0
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_MIN_LIMIT                     _MK_ENUM_CONST(0)    // // Coefficients are saturated at min limit
//  regardless of their position.

#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_LIMIT_LIMIT                 _MK_ENUM_CONST(1)    // // Coefficients are saturated at proper limit
//  depending on their position as defined by
//  the H.264 standard.
// This setting is currently not implemented.


// Quantized Coefficient Saturation rewind.
// This bit is effective only for H.264 encoding
//  and is not used for MPEG4/H.263 encoding.
// This functionality is not implemented.
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_SHIFT                        _MK_SHIFT_CONST(3)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_SHIFT)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_RANGE                        3:3
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_WOFFSET                      0x0
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_NO_REWIND                    _MK_ENUM_CONST(0)    // // Quantized coefficients are saturated as
//  specified by COEF_SATURATION_LIMIT when
//  they exceed the limits.

#define MPEA_QUANTIZATION_CONTROL_0_COEF_SATURATION_REWIND_REWIND                       _MK_ENUM_CONST(1)    // // When quantized coefficients exceed the limit
//  specified by COEF_SATURATION_LIMIT,
//  quantization process is rewound with higher
//  quant values. If there are still quantized
//  coefficients that exceed the limit specified
//  by COEF_SATURATION_LIMIT, then they will
//  be saturated to the limit values.


// Coefficient Saturation Quant Rewind Delta.
// This field is effective only for H.264
//  encoding and is not used for MPEG4/H.263
//  encoding.
// This field is effective only when
//  COEF_SAT_REWIND is set to REWIND.
// This field specifies the increase of quant
//  values when quantized coefficients exceed
//  their limit values and quantization needs
//  to be rewound. Valid value is between 1
//  and 16.
// Programmed value = actual value - 1.
// This functionality is not implemented.
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_SHIFT                     _MK_SHIFT_CONST(4)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_FIELD                     (_MK_MASK_CONST(0xf) << MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_SHIFT)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_RANGE                     7:4
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_WOFFSET                   0x0
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_QUANTIZATION_CONTROL_0_COEF_SAT_QP_DELTA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// New registers to control H264 Quantization Post Processor (QPP) for APxx products.
// The following defines Quantization Post Processor (QPP) registers which controls the output
// of the quantization process to increase compression efficiency. 
//
// In a typical case, post processing is done only on a 8X8 block basis by controlling the
// QPP_MODE bit. For maximum compression efficiency, QPP_MODE should be set to QPP_16X16. In
// QPP_16X16 mode the LUMA_16X16_COST should be set greater than or equal to LUMA_8X8_COST to
// gain any performance benefit over QPP_8X8 mode.
// For best results, turn QPP ON only when rate control is ON.
// Recommended settings when QPP is ON:
// (a) Frame Size <= QCIF: qpp_mode 0 qpp_cost 1,1,X
// (b) Frame Size >  QCIF: qpp_mode 1 qpp_cost 2,2,3 qpp_run_vect 1407

// Register MPEA_QPP_CTRL_0  // Quantization PostProcessor Control.
// This register is effective only for H.264
//  encoding and is not used for MPEG4/H.263
//  encoding.
#define MPEA_QPP_CTRL_0                 _MK_ADDR_CONST(0xd3)
#define MPEA_QPP_CTRL_0_SECURE                  0x0
#define MPEA_QPP_CTRL_0_WORD_COUNT                      0x1
#define MPEA_QPP_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x56bfff0)
#define MPEA_QPP_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xfffffff3)
#define MPEA_QPP_CTRL_0_READ_MASK                       _MK_MASK_CONST(0xfffffff3)
#define MPEA_QPP_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff3)
// Quantization post proc enable.
// Quantization post processing module post 
//  processes quantized coefficients in inter
//  mode and discards small and relatively
//  expensive luma or chroma coefficients to
//  increase compression performance.
#define MPEA_QPP_CTRL_0_QPP_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_QPP_CTRL_0_QPP_ENABLE_SHIFT)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_RANGE                        0:0
#define MPEA_QPP_CTRL_0_QPP_ENABLE_WOFFSET                      0x0
#define MPEA_QPP_CTRL_0_QPP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_QPP_CTRL_0_QPP_ENABLE_DISABLE                      _MK_ENUM_CONST(0)    // // Disable quantization post processing

#define MPEA_QPP_CTRL_0_QPP_ENABLE_ENABLE                       _MK_ENUM_CONST(1)    // // Enable  quantization post processing


// QPP Mode.
#define MPEA_QPP_CTRL_0_QPP_MODE_SHIFT                  _MK_SHIFT_CONST(1)
#define MPEA_QPP_CTRL_0_QPP_MODE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_QPP_CTRL_0_QPP_MODE_SHIFT)
#define MPEA_QPP_CTRL_0_QPP_MODE_RANGE                  1:1
#define MPEA_QPP_CTRL_0_QPP_MODE_WOFFSET                        0x0
#define MPEA_QPP_CTRL_0_QPP_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_QPP_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_QPP_CTRL_0_QPP_MODE_QPP_8X8                        _MK_ENUM_CONST(0)    // // Discard coefficients at 8X8 block level only.

#define MPEA_QPP_CTRL_0_QPP_MODE_QPP_16X16                      _MK_ENUM_CONST(1)    // // Discard coefficients at both 16x16 block
//  level and at 8X8 block level.


// Luma Coefficient Cost for 8X8 block.
// This field sets up the threshold for
//  discarding luma coefficients in a 8x8 block.
//  The maximum coefficient level of a candidate 
//  block for quantization post processing must  
//  be <= 1. If the calculated coefficient cost 
//  of the candidate block is more than 
//  LUMA_8X8_COST, then the coefficients are not 
//  discarded.
// 4'b0000 = All the coefficients are discarded.
// 4'b0001 = Threshold is 1.
// 4'b0010 = Threshold is 2.
// ....... 
// 4'b1111 = Threshold is 15.
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_SHIFT                     _MK_SHIFT_CONST(4)
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_FIELD                     (_MK_MASK_CONST(0xf) << MPEA_QPP_CTRL_0_LUMA_8X8_COST_SHIFT)
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_RANGE                     7:4
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_WOFFSET                   0x0
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_SW_DEFAULT                        _MK_MASK_CONST(0xf)
#define MPEA_QPP_CTRL_0_LUMA_8X8_COST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)

// Chroma Coefficient Cost for 8X8 block.
// This field sets up the threshold for
//  discarding chroma coefficients in a 8x8 block.
//  The maximum coefficient level of a candidate
//  block for quantization post processing must
//  be <= 1. If the calculated coefficient cost
//  of the candidate block is more than 
//  CHROMA_8X8_COST, then the coefficients are not 
//  discarded.
// 4'b0000 = All the coefficients are discarded.
// 4'b0001 = Threshold is 1.
// 4'b0010 = Threshold is 2.
// ....... 
// 4'b1111 = Threshold is 15.
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_SHIFT                   _MK_SHIFT_CONST(8)
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_QPP_CTRL_0_CHROMA_8X8_COST_SHIFT)
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_RANGE                   11:8
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_WOFFSET                 0x0
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MPEA_QPP_CTRL_0_CHROMA_8X8_COST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)

// Luma Coeff Cost for 16X16 block.
// This is the threshold for discarding luma
//  coefficients in a 16X16 block. If the total
//  coeff cost of a 16X16 MB is less than or 
//  equal to threshold, then the entire 16X16
//  macro-block is discarded.
//  The maximum coefficient level of a candidate 
//  16x16 block for quantization post processing 
//  must be <= 1. If the calculated coefficient 
//  cost of the candidate block is more than 
//  LUMA_16X16_COST, then the coefficients are not 
//  discarded.
// The total coefficient cost for a 16X16 luma
//  MB is the sum of the LUMA_8X8_COST of
//  individual 8X8 blocks, where those 8X8
//  blocks coefficient cost is more than the
//  LUMA_8X8_COST.
// LUMA_16X16_COST should always be more 
//  than LUMA_8X8_COST.
// 4'b0000 = All the coefficients are discarded.
// 4'b0001 = Threshold is 1.
// 4'b0010 = Threshold is 2.
// .
// 4'b1111 = Threshold is 15.
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_SHIFT                   _MK_SHIFT_CONST(12)
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_QPP_CTRL_0_LUMA_16X16_COST_SHIFT)
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_RANGE                   15:12
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_WOFFSET                 0x0
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MPEA_QPP_CTRL_0_LUMA_16X16_COST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)

// RUN vector for  8X8 block.
// Reset value 16'b0000_0101_0110_1011=1387.
// RUN = 3,2,2,1,1,1,0,0,0,.....(0 for RUN >9)
// These bits set up the RUN vector for
//  calculating coefficient cost when
//  coefficient level =1.
// Bits 17:16 = coefficient cost when RUN=0.
// Bits 19:18 = coefficient cost when RUN=1.
// Bits 21:20 = coefficient cost when RUN=2.
// Bits 23:22 = coefficient cost when RUN=3.
// Bits 25:24 = coefficient cost when RUN=4.
// Bits 27:26 = coefficient cost when RUN=5.
// Bits 28 = coefficient cost when RUN=6.
// Bits 29 = coefficient cost when RUN=7.
// Bits 30 = coefficient cost when RUN=8.
// Bits 31 = coefficient cost when RUN=9.
#define MPEA_QPP_CTRL_0_RUN_VECTOR_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_QPP_CTRL_0_RUN_VECTOR_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_QPP_CTRL_0_RUN_VECTOR_SHIFT)
#define MPEA_QPP_CTRL_0_RUN_VECTOR_RANGE                        31:16
#define MPEA_QPP_CTRL_0_RUN_VECTOR_WOFFSET                      0x0
#define MPEA_QPP_CTRL_0_RUN_VECTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_RUN_VECTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_QPP_CTRL_0_RUN_VECTOR_SW_DEFAULT                   _MK_MASK_CONST(0x56b)
#define MPEA_QPP_CTRL_0_RUN_VECTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)

// Reserve 4 registers for future expansion of QPP.

// Reserved address 212 [0xd4] 
// 0x0D4-0x0D7

// Register MPEA_IPCM_CTRL_0  // IPCM Control.
// This register specifies control for IPCM
//  macroblock for H.264 encoding.
#define MPEA_IPCM_CTRL_0                        _MK_ADDR_CONST(0xd8)
#define MPEA_IPCM_CTRL_0_SECURE                         0x0
#define MPEA_IPCM_CTRL_0_WORD_COUNT                     0x1
#define MPEA_IPCM_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define MPEA_IPCM_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xff00)
#define MPEA_IPCM_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xff01)
#define MPEA_IPCM_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xff01)
// IPCM Rewind Control.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This register specifies control for IPCM
//  rewind process.
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_IPCM_CTRL_0_IPCM_REWIND_SHIFT)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_RANGE                      0:0
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_WOFFSET                    0x0
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_IPCM_REWIND_ENABLE                     _MK_ENUM_CONST(0)    // // IPCM rewind enabled. This setting is
//  recommended for compliance to H.264
//  standard.

#define MPEA_IPCM_CTRL_0_IPCM_REWIND_DISABLE                    _MK_ENUM_CONST(1)    // // IPCM rewind disabled. This setting may be
//  be used for diagnostics/debugging.
// When IPCM rewind is disabled MB data processing could 
// potentially overflow MPE's internal macroblock 
// assembly buffer.The limit of this buffer is 1k byte, 
// while IPCM limit is 384 bytes. This overflow can only happen for many very large coeff 
// (low QP setting) and in debug mode only. The symptom is header corruption. 
// Therefore, when IPCM rewind is disabled for debug,
// it is recommanded to not to use use low QP values.


// IPCM 0x00 Coefficient Mapping.
// This parameter is applicable for H.264
//  encoding only and is not applicable for
//  MPEG4/H.263 encoding.
// This parameter specifies mapping for zero
//  coefficients. This should be set to 0x01
//  for H.264 standard compliance.
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_SHIFT                       _MK_SHIFT_CONST(8)
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_FIELD                       (_MK_MASK_CONST(0xff) << MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_SHIFT)
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_RANGE                       15:8
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_WOFFSET                     0x0
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_DEFAULT                     _MK_MASK_CONST(0x1)
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_IPCM_CTRL_0_IPCM_ZERO_COEF_MAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Offset 0x0E0
//
// VLC Control Registers.
//

// Register MPEA_PACKET_HEC_0  // Packet HEC Control.
#define MPEA_PACKET_HEC_0                       _MK_ADDR_CONST(0xe0)
#define MPEA_PACKET_HEC_0_SECURE                        0x0
#define MPEA_PACKET_HEC_0_WORD_COUNT                    0x1
#define MPEA_PACKET_HEC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_READ_MASK                     _MK_MASK_CONST(0x3ffff07)
#define MPEA_PACKET_HEC_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffff07)
// HEC Marker Frequency.
// This parameter is applicable for MPEG4/H.263
//  encoding only and not used for H.264
//  encoding.
// These bits specify how often the HEC Marker
//  has to be inserted in the header.
#define MPEA_PACKET_HEC_0_HEC_FREQ_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_PACKET_HEC_0_HEC_FREQ_FIELD                        (_MK_MASK_CONST(0x7) << MPEA_PACKET_HEC_0_HEC_FREQ_SHIFT)
#define MPEA_PACKET_HEC_0_HEC_FREQ_RANGE                        2:0
#define MPEA_PACKET_HEC_0_HEC_FREQ_WOFFSET                      0x0
#define MPEA_PACKET_HEC_0_HEC_FREQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_HEC_FREQ_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_HEC_FREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_HEC_FREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_HEC_FREQ_DISABLE                      _MK_ENUM_CONST(0)    // // HEC marker is not inserted.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY1                       _MK_ENUM_CONST(1)    // // HEC marker is inserted after every
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY2                       _MK_ENUM_CONST(2)    // // HEC marker is inserted after every second
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY3                       _MK_ENUM_CONST(3)    // // HEC marker is inserted after every third
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY4                       _MK_ENUM_CONST(4)    // // HEC marker is inserted after every fourth
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY5                       _MK_ENUM_CONST(5)    // // HEC marker is inserted after every fifth
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY6                       _MK_ENUM_CONST(6)    // // HEC marker is inserted after every sixth
//  resynchronization marker.

#define MPEA_PACKET_HEC_0_HEC_FREQ_EVERY7                       _MK_ENUM_CONST(7)    // // HEC marker is inserted after every seventh
//  resynchronization marker.


// Packet length.
// This bit is applicable for MPEG4/H.263
//  encoding only.
//  For H.264 encoding, packet length for
//  packetization is specified in
//  PACKET_COUNT_H264 field of PACKET_CTRL_H264
//  register.
// In APxx, if ME_BYPASS is set to ENABLE,
//  this parameter is ignored.
// This parameter specifies the maximum number
//  of bytes per packet or the maximum
//  number of macroblocks per packet.
//  The PACKET_CNT_SRC field of the FRAME_CTRL
//  register defines the actual interpretation.
#define MPEA_PACKET_HEC_0_PACKET_COUNT_SHIFT                    _MK_SHIFT_CONST(8)
#define MPEA_PACKET_HEC_0_PACKET_COUNT_FIELD                    (_MK_MASK_CONST(0x3ffff) << MPEA_PACKET_HEC_0_PACKET_COUNT_SHIFT)
#define MPEA_PACKET_HEC_0_PACKET_COUNT_RANGE                    25:8
#define MPEA_PACKET_HEC_0_PACKET_COUNT_WOFFSET                  0x0
#define MPEA_PACKET_HEC_0_PACKET_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_PACKET_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_PACKET_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_PACKET_HEC_0_PACKET_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_PACKET_CTRL_H264_0  // Multiple slice break up.
// This bit is applicable for H.264 encoding
//  only and is not used for MPEG4/H.263
//  encoding.
#define MPEA_PACKET_CTRL_H264_0                 _MK_ADDR_CONST(0xe1)
#define MPEA_PACKET_CTRL_H264_0_SECURE                  0x0
#define MPEA_PACKET_CTRL_H264_0_WORD_COUNT                      0x1
#define MPEA_PACKET_CTRL_H264_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_READ_MASK                       _MK_MASK_CONST(0x3ffff01)
#define MPEA_PACKET_CTRL_H264_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffff01)
// Packet Count Select.
// This bit is applicable for H.264 encoding
//  only.
//  For MPEG4/H.263 encoding, the control for
//  actual packetization is specified in
//  FRAME_CTRL register.
// In APxx, if ME_BYPASS is set to ENABLE,
//  this bit is ignored.
// This bit specifies how the size of the
//  encoded bitstream packet is determined.
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_SHIFT)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_RANGE                       0:0
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_WOFFSET                     0x0
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_BITS                        _MK_ENUM_CONST(0)    // // The size of encoded bitstream packet is
//  determined by the number of bits in the
//  bitstream as specified by PACKET_COUNT_H264
//  field in this register.

#define MPEA_PACKET_CTRL_H264_0_PACKET_CNT_SRC_H264_MBLK                        _MK_ENUM_CONST(1)    // // The size of encoded bitstream packet is
//  determined by the number of macroblocks
//  specified by PACKET_COUNT_H264 field in
//  this register.


// Packet Length (for H264)
// This bit is applicable for H.264 encoding
//  only.
//  For MPEG4/H.263 encoding, the control for
//  actual packetization is specified in
//  PACKET_COUNT field of PACKET_HEC register.
// In APxx, if ME_BYPASS is set to ENABLE,
//  this parameter is ignored.
// This parameter specifies the maximum number
//  of bytes per packet if or the maximum
//  number of macroblocks per packet for each
//  slice group.
//  The PACKET_CNT_SRC_264 field of this
//  register defines the actual interpretation.
// Programming this parameter to 0 signifies
//  no packetization inside slice group.
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_SHIFT                 _MK_SHIFT_CONST(8)
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_FIELD                 (_MK_MASK_CONST(0x3ffff) << MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_SHIFT)
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_RANGE                 25:8
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_WOFFSET                       0x0
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PACKET_CTRL_H264_0_PACKET_COUNT_H264_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Bit 16 (DMA_DEST) of DMA_SWAP_CTRL register is deleted.

// Register MPEA_DMA_SWAP_CTRL_0  // VLC DMA Swap Control.
#define MPEA_DMA_SWAP_CTRL_0                    _MK_ADDR_CONST(0xe2)
#define MPEA_DMA_SWAP_CTRL_0_SECURE                     0x0
#define MPEA_DMA_SWAP_CTRL_0_WORD_COUNT                         0x1
#define MPEA_DMA_SWAP_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x303)
#define MPEA_DMA_SWAP_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x303)
// VLC DMA Bitstream Byte Swap.
// This parameter control the type of byte swap
//  that will be done for VLC DMA bitstream
//  data. Byte swapping, if specified,  occurs
//  after VLC DMA bitstream data is read from
//  the VLC DMA buffer.
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_FIELD                    (_MK_MASK_CONST(0x3) << MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SHIFT)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_RANGE                    1:0
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_WOFFSET                  0x0
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_NOSWAP                   _MK_ENUM_CONST(0)    // // No Swap.

#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SWAP01_23                        _MK_ENUM_CONST(1)    // // 16-bit Byte Swap (Byte 0 swapped with Byte 1,
//  Byte 2 swapped with Byte 3)

#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SWAP03_12                        _MK_ENUM_CONST(2)    // // 4-byte Byte Swap (Byte 0 swapped with Byte 3,
//  Byte 1 swapped with Byte 2)

#define MPEA_DMA_SWAP_CTRL_0_BODY_SWAP_SWAP02_13                        _MK_ENUM_CONST(3)    // // Word Swap (Byte 0 swapped with Byte 2,
//  Byte 1 swapped with Byte 3)


// VLC DMA Chunk Header Byte Swap.
// This parameter control the type of byte swap
//  that will be done for VLC DMA chunk header
//  data. Byte swapping, if specified,  occurs
//  after VLC DMA chunnk header is read from
//  the VLC DMA buffer.
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SHIFT                  _MK_SHIFT_CONST(8)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_FIELD                  (_MK_MASK_CONST(0x3) << MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SHIFT)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_RANGE                  9:8
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_WOFFSET                        0x0
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_NOSWAP                 _MK_ENUM_CONST(0)    // // No Swap.

#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SWAP01_23                      _MK_ENUM_CONST(1)    // // 16-bit Byte Swap (Byte 0 swapped with Byte 1,
//  Byte 2 swapped with Byte 3)

#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SWAP03_12                      _MK_ENUM_CONST(2)    // // 4-byte Byte Swap (Byte 0 swapped with Byte 3,
//  Byte 1 swapped with Byte 2)

#define MPEA_DMA_SWAP_CTRL_0_HEADER_SWAP_SWAP02_13                      _MK_ENUM_CONST(3)    // // Word Swap (Byte 0 swapped with Byte 2,
//  Byte 1 swapped with Byte 3)


//
// Time stamp registers.
//

// Register MPEA_CPU_TIMESTAMP_0  // CPU Timestamp control.
//  This register is used by the host to write
//  or force initialization of timestamp.
#define MPEA_CPU_TIMESTAMP_0                    _MK_ADDR_CONST(0xe3)
#define MPEA_CPU_TIMESTAMP_0_SECURE                     0x0
#define MPEA_CPU_TIMESTAMP_0_WORD_COUNT                         0x1
#define MPEA_CPU_TIMESTAMP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_RESET_MASK                         _MK_MASK_CONST(0x80000000)
#define MPEA_CPU_TIMESTAMP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_READ_MASK                  _MK_MASK_CONST(0x800fffff)
#define MPEA_CPU_TIMESTAMP_0_WRITE_MASK                         _MK_MASK_CONST(0x800fffff)
// VOP Time Increment.
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_FIELD                 (_MK_MASK_CONST(0xffff) << MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_SHIFT)
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_RANGE                 15:0
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_WOFFSET                       0x0
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_VOP_TIME_INC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Modulo Time Base.
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_FIELD                     (_MK_MASK_CONST(0xf) << MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_SHIFT)
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_RANGE                     19:16
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_WOFFSET                   0x0
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_MODULO_TIME_BASE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Timestamp Write Enable.
// This bit controls writing of CPU timestamp.
// Note that this should be set before
//  VOP_TIME_INC and MODULO_TIME_BASE are set
//  because this is being registered with
//  MPEG encoder clock.
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_SHIFT                       _MK_SHIFT_CONST(31)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_SHIFT)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_RANGE                       31:31
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_WOFFSET                     0x0
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_DISABLE                     _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_CPU_TIMESTAMP_0_TIMESTAMP_WRITE_ENABLE_ENABLE                      _MK_ENUM_CONST(1)    // // New timestamp value provided by CPU is
//  written. This setting should be used only
//  when TIMESTAMP_MODE bit is set to CPU_MODEL.


// Deleted TIMESTAMP_INT related field
// Removed the audioclk based timestamp logic from h/w
//  since S/W always programs the correct time stamp (from AP20 and beyond)

// Register MPEA_TIMESTAMP_INT_0  // Timestamp Integer part.
// This register is used to 
//  control whether timestamp is written by
//  CPU or generated internally.
// Note that this register exists only to 
//  maintain backward compatibility with AP15.
// Internal mode (VI_MODE) is disabled in h/w
#define MPEA_TIMESTAMP_INT_0                    _MK_ADDR_CONST(0xe4)
#define MPEA_TIMESTAMP_INT_0_SECURE                     0x0
#define MPEA_TIMESTAMP_INT_0_WORD_COUNT                         0x1
#define MPEA_TIMESTAMP_INT_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define MPEA_TIMESTAMP_INT_0_RESET_MASK                         _MK_MASK_CONST(0x80000000)
#define MPEA_TIMESTAMP_INT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_INT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_INT_0_READ_MASK                  _MK_MASK_CONST(0x80000000)
#define MPEA_TIMESTAMP_INT_0_WRITE_MASK                         _MK_MASK_CONST(0x80000000)
// Timestamp Mode.
// This bit must be programmed before any other
//  timestamp register is programmed.
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_SHIFT                       _MK_SHIFT_CONST(31)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_SHIFT)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_RANGE                       31:31
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_WOFFSET                     0x0
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_VI_MODEL                    _MK_ENUM_CONST(0)    // // Internal timestamp logic is enabled and
//  timestamp is sampled when a frame encoding
//  starts.

#define MPEA_TIMESTAMP_INT_0_TIMESTAMP_MODE_CPU_MODEL                   _MK_ENUM_CONST(1)    // // Internal timestamp logic is disabled and
//  therefore timestamp must be provided by CPU.


// Deleted audio timestamp related registers
// Reserve 1 registers for backward compatibility

// Reserved address 229 [0xe5] 

// Register MPEA_TIMESTAMP_RES_0  // Timestamp Resolution.
// This register is used to program the
//  timestamp resolution which is used when
//  internal timestamp generation is enabled
//  (TIMESTAMP_MODE is set to VI_MODEL).
#define MPEA_TIMESTAMP_RES_0                    _MK_ADDR_CONST(0xe6)
#define MPEA_TIMESTAMP_RES_0_SECURE                     0x0
#define MPEA_TIMESTAMP_RES_0_WORD_COUNT                         0x1
#define MPEA_TIMESTAMP_RES_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define MPEA_TIMESTAMP_RES_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
// Timestamp Resolution Count.
// Timestamp resolution in multiple of timestamp
//  source clocks. Timestamp source clock is
//  typically set to the same clock that drives
//  audio sub-system so that video timestamp
//  can be synchronized to audio timestamp.
//  This resolution count will effectively
//  divide the timestamp source clock frequency
//  before it is being used to increment the
//  timestamp speed counter.
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_FIELD                       (_MK_MASK_CONST(0xffff) << MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_SHIFT)
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_RANGE                       15:0
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_WOFFSET                     0x0
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_RES_0_RESOLUTION_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MPEA_TIMESTAMP_LAST_FRAME_0  // Timestamp of the Last Frame.
// This register specifies the time stamp
//  for the last encoded frame.
#define MPEA_TIMESTAMP_LAST_FRAME_0                     _MK_ADDR_CONST(0xe7)
#define MPEA_TIMESTAMP_LAST_FRAME_0_SECURE                      0x0
#define MPEA_TIMESTAMP_LAST_FRAME_0_WORD_COUNT                  0x1
#define MPEA_TIMESTAMP_LAST_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_TIMESTAMP_LAST_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Timestamp of the Last Frame.
// This field returns the time stamp in
//  milliseconds for the last encoded frame.
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_FIELD                     (_MK_MASK_CONST(0xffffffff) << MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_SHIFT)
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_RANGE                     31:0
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_WOFFSET                   0x0
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_TIMESTAMP_LAST_FRAME_0_TIMESTAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

//
// VLC status Registers
//

// Register MPEA_LENGTH_OF_MOTION_MODE_0  // Length of Motion and Mode.
// This register returns the length of the
//  motion and mode of the last frame.
// In AP15, this register is meaningful in to mpeg4/h263 mode only.
// In H264 mode, HW updating this register with 
// appropriate value is not implemented for AP15.
// This register may be written when it is
//  safe to write registers to specify
//  the last pframe's header legnth
//  size for VBR rate control when resuming
//  from context switch. It is not necessary to
//  initialize this register at the beginning
//  of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_LENGTH_OF_MOTION_MODE_0                    _MK_ADDR_CONST(0xe8)
#define MPEA_LENGTH_OF_MOTION_MODE_0_SECURE                     0x0
#define MPEA_LENGTH_OF_MOTION_MODE_0_WORD_COUNT                         0x1
#define MPEA_LENGTH_OF_MOTION_MODE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_READ_MASK                  _MK_MASK_CONST(0x8ffffff)
#define MPEA_LENGTH_OF_MOTION_MODE_0_WRITE_MASK                         _MK_MASK_CONST(0x8ffffff)
//  Motion Vector and Mode Bit Length
//  This is the size of the motion vector and
//  mode for the last frame in bits
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_FIELD                        (_MK_MASK_CONST(0xffffff) << MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_SHIFT)
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_RANGE                        23:0
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_WOFFSET                      0x0
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_FRAME_MOD_LEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Last Frame Type.
// This bit specifies whether the last frame
//  was encoded either an I or a P frame.
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_SHIFT                      _MK_SHIFT_CONST(27)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_SHIFT)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_RANGE                      27:27
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_WOFFSET                    0x0
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_INTRA                      _MK_ENUM_CONST(0)    // // Last frame was an I frame.

#define MPEA_LENGTH_OF_MOTION_MODE_0_PREV_FRAME_TYPE_INTER                      _MK_ENUM_CONST(1)    // // Last frame was a P frame.



// Register MPEA_FRAME_VLC_STATUS_0  // Frame / VLC Status.
// This register returns the status of the
//  encoded frame and VLC.
#define MPEA_FRAME_VLC_STATUS_0                 _MK_ADDR_CONST(0xe9)
#define MPEA_FRAME_VLC_STATUS_0_SECURE                  0x0
#define MPEA_FRAME_VLC_STATUS_0_WORD_COUNT                      0x1
#define MPEA_FRAME_VLC_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7ffffff)
#define MPEA_FRAME_VLC_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
// Macroblock Texture Bit Length.
// This returns the size of the texture for the
//  current macroblock in bits.
// In AP15, this register field is meaningful in to mpeg4/h263 mode only.
// In H264 mode, HW updating this register field with 
// appropriate value is not implemented for AP15.
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_SHIFT)
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_RANGE                        15:0
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_WOFFSET                      0x0
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_MB_TEX_LEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// VLC Total Packets.
// This returns the total number of packets
//  produced by the VLC for last encoded frame.
// In AP15, this register field is meaningful in to mpeg4/h263 mode only.
// In H264 mode, HW updating this register field with 
// appropriate value is not implemented for AP15.
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_SHIFT                 _MK_SHIFT_CONST(16)
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_FIELD                 (_MK_MASK_CONST(0x1ff) << MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_SHIFT)
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_RANGE                 24:16
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_WOFFSET                       0x0
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_VLC_TOTAL_PACKETS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Macroblock IDCT Mismatch.
// This bit is set when the encoder detects
//  that the output of the IDCT stage is all
//  zeroes.  It changes every macroblock.
// This register field is applicable to mpeg4/h263 mode only.
// In H264 mode, this register field value has no meaning.
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_SHIFT                        _MK_SHIFT_CONST(25)
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_SHIFT)
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_RANGE                        25:25
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_WOFFSET                      0x0
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_IDCT_MISMATCH_STAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Last Frame Type.
// This bit specifies whether the last frame
//  was encoded either an I or a P frame.
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_SHIFT                        _MK_SHIFT_CONST(26)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_SHIFT)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_RANGE                        26:26
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_WOFFSET                      0x0
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_INTRA                        _MK_ENUM_CONST(0)    // // Last frame was an I frame.

#define MPEA_FRAME_VLC_STATUS_0_FRAME_TYPE_INTER                        _MK_ENUM_CONST(1)    // // Last frame was a P frame.


// Offset 0x100
//
// Rate Control Registers
//
// Bit 16 (INIT_QP_I_ENABLE) of I_RATE_CTRL register is deleted.

// Register MPEA_I_RATE_CTRL_0  // Rate Control for I-Frame.
// This register specifies all the control bits
//  needed for processing the I-frame in the
//  Rate Control module.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_I_RATE_CTRL_0                      _MK_ADDR_CONST(0x100)
#define MPEA_I_RATE_CTRL_0_SECURE                       0x0
#define MPEA_I_RATE_CTRL_0_WORD_COUNT                   0x1
#define MPEA_I_RATE_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x20020000)
#define MPEA_I_RATE_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x3002ffff)
#define MPEA_I_RATE_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3002ffff)
// Rate Control Enable for I-Frame
// This bit is used to enable/disable the rate
//  control for I-frame.
// This is applicable for VBR rate control only
//  and therefore affect only MPEG4/H.263
//  encoding only.
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_SHIFT)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_RANGE                     0:0
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_WOFFSET                   0x0
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_DISABLE                   _MK_ENUM_CONST(0)    // // Rate Control is disabled for I-frame.

#define MPEA_I_RATE_CTRL_0_RATE_CTRL_I_ENABLE_ENABLE                    _MK_ENUM_CONST(1)    // // Rate Control is enabled for I-frame.


// Initial Quantization Scale (Qp) for I-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  I_INIT_QP_H264 parameter in PIC_INIT_Q
//  register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the Qp for the whole first
//  I-frame.
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_FIELD                      (_MK_MASK_CONST(0x1f) << MPEA_I_RATE_CTRL_0_I_INIT_QP_SHIFT)
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_RANGE                      5:1
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_WOFFSET                    0x0
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_INIT_QP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Minimum Quantization Scale for I-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  MAX_MIN_QP_I register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the minimum Qp for I-frame.
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_SHIFT                       _MK_SHIFT_CONST(6)
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_FIELD                       (_MK_MASK_CONST(0x1f) << MPEA_I_RATE_CTRL_0_I_MIN_QP_SHIFT)
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_RANGE                       10:6
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_WOFFSET                     0x0
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MIN_QP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Maximum Quantization Scale for I-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  MAX_MIN_QP_I register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the maximum Qp for I-frame.
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_SHIFT                       _MK_SHIFT_CONST(11)
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_FIELD                       (_MK_MASK_CONST(0x1f) << MPEA_I_RATE_CTRL_0_I_MAX_QP_SHIFT)
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_RANGE                       15:11
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_WOFFSET                     0x0
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_MAX_QP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// I-Frame Skip Control.
// This bit specifies whether I-frames
//  should be skipped when output buffer
//  overflows.
//  This bit is effective for both VBR and
//  CBR rate control.
//  Frame skipping shouldn't be enabled when
//  rate control is turned off
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_SHIFT                  _MK_SHIFT_CONST(17)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_SHIFT)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_RANGE                  17:17
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_WOFFSET                        0x0
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_DISABLE                        _MK_ENUM_CONST(0)    // // Encode I-frame even when there is VLC DMA
//  buffer overflows. This setting can be
//  used for variable bitrate encoding.

#define MPEA_I_RATE_CTRL_0_I_SKIP_ENABLE_ENABLE                 _MK_ENUM_CONST(1)    // // Skip I-frame encoding when there is VLC DMA
//  buffer overflows. This setting is
//  recommended for constant bitrate encoding.


// Average Qp I-Frame Enable.
// This bit determines whether I-frame min Qp
//  is calculated from the average Qp of
//  previous frame or whether it is set to
//  the software programmed values: I_MIN_QP
//  for MPEG4/H.263 encoding or I-frame min Qp
//  values in MAX_MIN_QP_I register for H.264
//  encoding.
//  This register bit must be turned off 
//  when rate control is turned off (constant qp encoding)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_SHIFT                 _MK_SHIFT_CONST(28)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_SHIFT)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_RANGE                 28:28
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_WOFFSET                       0x0
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_DISABLE                       _MK_ENUM_CONST(0)    // // Minimum Qp for I-frame is set to the I-frame
//  minimum Qp programmed value.

#define MPEA_I_RATE_CTRL_0_AVE_QPI_ENABLE_ENABLE                        _MK_ENUM_CONST(1)    // // Average Qp of previous frame is used as
//  minimum Qp for I-frame encoding.


// Set First I-Frame Qp Constant.
// This bit provides the option to set Qp of
//  the first I-frame to be constant for whole
//  frame (for preview purposes).
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_SHIFT                   _MK_SHIFT_CONST(29)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_SHIFT)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_RANGE                   29:29
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_WOFFSET                 0x0
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_DISABLE                 _MK_ENUM_CONST(0)    // // QP is not forced to be constant on first
//  I-frame. If rate control is on, Qp is
//  allowed to vary across the first I-frame.
//  This setting should be used for normal
//  encoding.

#define MPEA_I_RATE_CTRL_0_SET_FIRST_IFRAME_QP_CONSTANT_ENABLE                  _MK_ENUM_CONST(1)    // // QP is forced to be constant on the first
//  I-frame even if rate control is on for
//  first I-frame, Qp is forced to be constant
//  for all macroblocks in the first I-frame.



// Register MPEA_P_RATE_CTRL_0  // Rate Control for P-Frame.
// This register specifies all the control bits
//  needed for processing the P-frame in the
//  Rate Control module.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_P_RATE_CTRL_0                      _MK_ADDR_CONST(0x101)
#define MPEA_P_RATE_CTRL_0_SECURE                       0x0
#define MPEA_P_RATE_CTRL_0_WORD_COUNT                   0x1
#define MPEA_P_RATE_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x20000)
#define MPEA_P_RATE_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x20000)
#define MPEA_P_RATE_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xfffeffff)
#define MPEA_P_RATE_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xfffeffff)
// Rate Control enable for the P-frame.
// This bit is used to enable/disable the Rate
//  Control for the P-frame for both CBR and
//  and VBR rate control.
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_SHIFT)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_RANGE                     0:0
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_WOFFSET                   0x0
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_DISABLE                   _MK_ENUM_CONST(0)    // // Rate Control is disabled for P-frame.

#define MPEA_P_RATE_CTRL_0_RATE_CTRL_P_ENABLE_ENABLE                    _MK_ENUM_CONST(1)    // // Rate Control is enabled for P-frame.


// Initial Quantization Scale (Qp) for P-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  P_INIT_QP_H264 parameter in PIC_INIT_Q
//  register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the Qp for the first P-frame.
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_FIELD                      (_MK_MASK_CONST(0x1f) << MPEA_P_RATE_CTRL_0_P_INIT_QP_SHIFT)
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_RANGE                      5:1
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_WOFFSET                    0x0
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_INIT_QP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Minimum Quantization Scale for P-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  MAX_MIN_QP_P register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the minimum Qp for P-frame.
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_SHIFT                       _MK_SHIFT_CONST(6)
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_FIELD                       (_MK_MASK_CONST(0x1f) << MPEA_P_RATE_CTRL_0_P_MIN_QP_SHIFT)
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_RANGE                       10:6
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_WOFFSET                     0x0
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MIN_QP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Maximum Quantization Scale for P-Frame.
// This field is applicable for MPEG4/H.263
//  encoding only. For H.264 encoding,
//  MAX_MIN_QP_P register is used instead.
// For MPEG4/H.263 encoding, this parameter
//  specifies the maximum Qp for P-frame.
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_SHIFT                       _MK_SHIFT_CONST(11)
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_FIELD                       (_MK_MASK_CONST(0x1f) << MPEA_P_RATE_CTRL_0_P_MAX_QP_SHIFT)
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_RANGE                       15:11
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_WOFFSET                     0x0
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_MAX_QP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// P Frame Skip Control.
// This bit specifies whether P-frames
//  should be skipped when output buffer
//  overflows.
//  This bit is effective for both CBR and VBR
//  rate controls.
//  Frame skipping shouldn't be enabled when
//  rate control is turned off.
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_SHIFT                  _MK_SHIFT_CONST(17)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_SHIFT)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_RANGE                  17:17
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_WOFFSET                        0x0
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_DISABLE                        _MK_ENUM_CONST(0)    // // Encode P-frame even when there is output
//  buffer overflows. This setting can be
//  used for variable bitrate encoding.

#define MPEA_P_RATE_CTRL_0_P_SKIP_ENABLE_ENABLE                 _MK_ENUM_CONST(1)    // // Skip P-frame encoding when there is output
//  buffer overflows. This setting is
//  recommended for constant bitrate encoding.


// A1 Parameter Control.
// This parameter controls how A1 is used in the
//  Rate Control equation.
#define MPEA_P_RATE_CTRL_0_A1CTRL_SHIFT                 _MK_SHIFT_CONST(18)
#define MPEA_P_RATE_CTRL_0_A1CTRL_FIELD                 (_MK_MASK_CONST(0x3) << MPEA_P_RATE_CTRL_0_A1CTRL_SHIFT)
#define MPEA_P_RATE_CTRL_0_A1CTRL_RANGE                 19:18
#define MPEA_P_RATE_CTRL_0_A1CTRL_WOFFSET                       0x0
#define MPEA_P_RATE_CTRL_0_A1CTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_A1CTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_A1CTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_A1CTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_A1CTRL_OLD_UPDATE                    _MK_ENUM_CONST(0)    // // Use the previously registered A1 for both I
//  and P frames and update the A1 value block
//  by block.

#define MPEA_P_RATE_CTRL_0_A1CTRL_FIXED                 _MK_ENUM_CONST(1)    // // Use the new fixed A1 for both I and P
//  frames (for all blocks).

#define MPEA_P_RATE_CTRL_0_A1CTRL_NEW_UPDATE                    _MK_ENUM_CONST(2)    // // Use new A1 for both I and P frames and
//  update the A1 value block by block.


// Fixed A1 value.
// This parameter specifies the quarter A1 for
//  I and P frames.
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_SHIFT                 _MK_SHIFT_CONST(20)
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_FIELD                 (_MK_MASK_CONST(0xff) << MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_SHIFT)
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_RANGE                 27:20
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_WOFFSET                       0x0
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_FIXED_A1_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Max Qp Relieve Level.
//  This is a dynamic adjustment for MaxQp.
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_SHIFT                     _MK_SHIFT_CONST(28)
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_FIELD                     (_MK_MASK_CONST(0xf) << MPEA_P_RATE_CTRL_0_REL_MAX_QP_SHIFT)
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_RANGE                     31:28
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_WOFFSET                   0x0
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_P_RATE_CTRL_0_REL_MAX_QP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The following is used for VBR rate control. Note that the rate control logic typically make
// adjustment on Max Qp for P-frame based on the following equation:
//   newMaxQp = Clip( (prevNewMaxQp+MaxQp)*prevFrameSize*relieveLevel/
//                    (16*currentFrameBudget),MaxQp, 31);
//
// However, for P-frame following an I-frame, this may result in newMaxQp to be too large;
// therefore Max Qp Factor, if programmed >0, is used to make adjustment as follows:
//   newMaxQp = Clip( (prevNewMaxQp+MaxQp)*prevFrameSize*MAX_QP_FACTOR/64*relieveLevel/
//                    (16*currentFrameBudget),MaxQp, 31);
// where: relieveLevel  is REL_MAX_QP
//        prevFrameSize is STREAM_BYTE_LEN
//
// And if Max Qp Factor is programmed to 0, newMaxQp for P-frame will be set to P_MAX_QP.
// 

// Register MPEA_RC_ADJUSTMENT_0  // Rate Control Adjustment.
// This register is applicable for VBR rate
//  control.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_RC_ADJUSTMENT_0                    _MK_ADDR_CONST(0x102)
#define MPEA_RC_ADJUSTMENT_0_SECURE                     0x0
#define MPEA_RC_ADJUSTMENT_0_WORD_COUNT                         0x1
#define MPEA_RC_ADJUSTMENT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_RC_ADJUSTMENT_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_RC_ADJUSTMENT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x40)
#define MPEA_RC_ADJUSTMENT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MPEA_RC_ADJUSTMENT_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define MPEA_RC_ADJUSTMENT_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
// Max Qp Factor.
// This scale factor is used to adjust internal
//  Max Qp calculation. It is programmed in
//  units of 1/64. Valid value is from 0 to 64.
// Setting this parameter to 64 will result
//  in maximum Max Qp adjustment.
// Setting this parameter to 0 will disable
//  the adjustment.
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_FIELD                        (_MK_MASK_CONST(0x7f) << MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_SHIFT)
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_RANGE                        6:0
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_WOFFSET                      0x0
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_SW_DEFAULT                   _MK_MASK_CONST(0x40)
#define MPEA_RC_ADJUSTMENT_0_MAX_QP_FACTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)

// BUFFER_DRAIN is changed from 15:0 to (BFS-1):2

// Register MPEA_BUFFER_DEPLETION_RATE_0  // Buffer Depletion Rate.
// This register is applicable for both CBR and
//  VBR rate control.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_BUFFER_DEPLETION_RATE_0                    _MK_ADDR_CONST(0x103)
#define MPEA_BUFFER_DEPLETION_RATE_0_SECURE                     0x0
#define MPEA_BUFFER_DEPLETION_RATE_0_WORD_COUNT                         0x1
#define MPEA_BUFFER_DEPLETION_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_READ_MASK                  _MK_MASK_CONST(0x1fffffc)
#define MPEA_BUFFER_DEPLETION_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffffc)
// Buffer Drain/Depletion Rate.
// This parameter specifies the number of 4-byte
//  words the buffer availability will go down
//  after each frame.
// It is recommended that BUFFER_DRAIN be set to
//  bitrate / captured frames per second for both
//  CBR and VBR rate control.
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_FIELD                 (_MK_MASK_CONST(0x7fffff) << MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_SHIFT)
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_RANGE                 24:2
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_WOFFSET                       0x0
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_DEPLETION_RATE_0_BUFFER_DRAIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_BUFFER_SIZE_0  // Virtual Output Buffer Size.
// This register specifies the virtual output
//  buffer size to be used by CBR Rate Control.
// The encoded bitstream (EB) buffers that
//  is managed by EBM may be used as virtual
//  output buffer if there is no other virtual
//  output buffer used by the application.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_BUFFER_SIZE_0                      _MK_ADDR_CONST(0x104)
#define MPEA_BUFFER_SIZE_0_SECURE                       0x0
#define MPEA_BUFFER_SIZE_0_WORD_COUNT                   0x1
#define MPEA_BUFFER_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_READ_MASK                    _MK_MASK_CONST(0x1fffffc)
#define MPEA_BUFFER_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0x1fffffc)
// Virtual Output Buffer Size.
// This parameter specifies the number of 4-byte
//  words in the virtual output buffer.
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_SHIFT                    _MK_SHIFT_CONST(2)
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_FIELD                    (_MK_MASK_CONST(0x7fffff) << MPEA_BUFFER_SIZE_0_BUFFER_SIZE_SHIFT)
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_RANGE                    24:2
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_WOFFSET                  0x0
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_SIZE_0_BUFFER_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_INITIAL_DELAY_OFFSET_0  // Initial delay offset
// This register specifies the initial delay
//  offset internal parameter used by CBR Rate
//  Control.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_INITIAL_DELAY_OFFSET_0                     _MK_ADDR_CONST(0x105)
#define MPEA_INITIAL_DELAY_OFFSET_0_SECURE                      0x0
#define MPEA_INITIAL_DELAY_OFFSET_0_WORD_COUNT                  0x1
#define MPEA_INITIAL_DELAY_OFFSET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_READ_MASK                   _MK_MASK_CONST(0x1fffffc)
#define MPEA_INITIAL_DELAY_OFFSET_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffffc)
// Initial delay offset
// This parameter is specified in 4-byte words
// This parameter is used by CBR RC only
// Recommended value: (0.8)* BUFFER_SIZE 
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_SHIFT                  _MK_SHIFT_CONST(2)
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_FIELD                  (_MK_MASK_CONST(0x7fffff) << MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_SHIFT)
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_RANGE                  24:2
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_WOFFSET                        0x0
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_INITIAL_DELAY_OFFSET_0_INITIAL_DELAY_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// BUFFER_FULL is changed from 15:0 to (BFS-1):2
// REPORTED_FRAME is moved to REPORTED_FRAME register.
// Note that this register is full since BFS is currently defined to 24, so REPORTED_FRAME
//  ideally should be relocated.

// Register MPEA_BUFFER_FULL_0  // Virtual Buffer Fullness.
// This register specifies the virtual output
//  buffer fullness to be used by Rate Control.
// The encoded bitstream (EB) buffers that
//  is managed by EBM may be used as virtual
//  output buffer if there is no other virtual
//  output buffer used by the application.
// This register and the corresponding
//  REPORTED_FRAME register must be updated
//  periodically by software as software
//  processes the virtual output buffer for
//  better rate control. This register may be
//  updated at any time during encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_BUFFER_FULL_0                      _MK_ADDR_CONST(0x106)
#define MPEA_BUFFER_FULL_0_SECURE                       0x0
#define MPEA_BUFFER_FULL_0_WORD_COUNT                   0x1
#define MPEA_BUFFER_FULL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_READ_MASK                    _MK_MASK_CONST(0x1ffffff)
#define MPEA_BUFFER_FULL_0_WRITE_MASK                   _MK_MASK_CONST(0x1ffffff)
// Virtual Buffer Fullness.
// This parameter specifies the number of 4-byte
//  words in the output buffer yet to be
//  emptied by the application.
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_FIELD                    (_MK_MASK_CONST(0x1ffffff) << MPEA_BUFFER_FULL_0_BUFFER_FULL_SHIFT)
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_RANGE                    24:0
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_WOFFSET                  0x0
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_0_BUFFER_FULL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_REPORTED_FRAME_0  // Frame Number for written buffer fullness.
// This register specifies the frame number
//  corresponding to the written BUFFER_FULL
//  register to be used by Rate Control.
//  The encoder hardware maintains a 16-bit
//  frame number counter that is reported back
//  to host via header information in EBM  or
//  in ENC_FRAME_NUM register. Only lower 8-bit
//  of the frame number needs to be written in
//  this register.
// This register and the corresponding
//  BUFFER_FULL register must be updated
//  periodically by software as software
//  processes the virtual output buffer for
//  better rate control. This register may be
//  updated at any time during encoding.
// This parameter is shadowed and effective in
//  the next frame start after XFER bit in
//  SHADOW_REG_EN is set to  ENABLE.
#define MPEA_REPORTED_FRAME_0                   _MK_ADDR_CONST(0x107)
#define MPEA_REPORTED_FRAME_0_SECURE                    0x0
#define MPEA_REPORTED_FRAME_0_WORD_COUNT                        0x1
#define MPEA_REPORTED_FRAME_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MPEA_REPORTED_FRAME_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
// Frame Number for written buffer fullness.
// This parameter specifies the frame number at
//  which the programmed BUFFER_FULL size was
//  observed.
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_REPORTED_FRAME_0_REPORTED_FRAME_SHIFT)
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_RANGE                      7:0
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_WOFFSET                    0x0
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_REPORTED_FRAME_0_REPORTED_FRAME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// MIN_FRAME_SIZE is split into MIN_IFRAME_SIZE and MAX_PFRAME_SIZE because number of bits for
//  MIN_IFRAME and MIN_PFRAME parameters increase.

// Register MPEA_MIN_IFRAME_SIZE_0  // Minimum I-Frame Size.
// This register specifies the minimum size of
//  the encoded I-frame. These parameters will
//  be used in the Rate Control module.
#define MPEA_MIN_IFRAME_SIZE_0                  _MK_ADDR_CONST(0x108)
#define MPEA_MIN_IFRAME_SIZE_0_SECURE                   0x0
#define MPEA_MIN_IFRAME_SIZE_0_WORD_COUNT                       0x1
#define MPEA_MIN_IFRAME_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x1fffffd)
#define MPEA_MIN_IFRAME_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffffd)
// Minimum Frame Size Control.
// This bit specifies whether the minimum size
//  of the frame should be taken from this
//  register (MIN_IFRAME and MIN_PFRAME fields)
//  or should be calculated internally based
//  on the buffer fullness.
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_SHIFT)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_RANGE                   0:0
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_WOFFSET                 0x0
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_FRAME                   _MK_ENUM_CONST(0)    // // VLC uses the minimum size programmed in this
//  register. If the bit length of the frame is
//  less than this programmed value, it will
//  stuff the frame to meet this minimum size.

#define MPEA_MIN_IFRAME_SIZE_0_MIN_CTRL_BUFFER                  _MK_ENUM_CONST(1)    // // The minimum size is computed in the Rate
//  Control module by subtracting the buffer
//  fullness from the underflow threshold.
//  VLC uses this value as the target minimum  
//  size of the frame.


// Minimum Size of an Encoded I-Frame.
// For VBR rate control this parameter specifies
//  the minimum number of 4-byte words that need
//  to be in the encoded I-frame. Recommended
//  value for VBR rate control is half of the
//  average bits/frame: bitrate/framerate/2.
// For CBR rate control this parameter is
//  currently not used but it is reserved to
//  specify (in the future) the minimum encoded
//  size of a Basic Unit (BU) in a I-Frame in
//  bits; i.e. the minimum number of encoded
//  bits that needs to be in a BU.
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_FIELD                 (_MK_MASK_CONST(0x7fffff) << MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_SHIFT)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_RANGE                 24:2
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_WOFFSET                       0x0
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MIN_IFRAME_SIZE_0_MIN_IFRAME_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_MIN_PFRAME_SIZE_0  // Minimum P-Frame Size.
// This register specifies the minimum size of
//  the encoded P-frame and frame stuffing
//  control. These parameters will be used
//  in the Rate Control module.
#define MPEA_MIN_PFRAME_SIZE_0                  _MK_ADDR_CONST(0x109)
#define MPEA_MIN_PFRAME_SIZE_0_SECURE                   0x0
#define MPEA_MIN_PFRAME_SIZE_0_WORD_COUNT                       0x1
#define MPEA_MIN_PFRAME_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x2)
#define MPEA_MIN_PFRAME_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x1ffffff)
#define MPEA_MIN_PFRAME_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x1ffffff)
// Stuffing Enable.
// This bit specifies whether the encoded frame
//  is stuffed at the end or not if it does not
//  meet the minimum frame size requirement.
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_SHIFT)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_RANGE                    0:0
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_WOFFSET                  0x0
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_DISABLE                  _MK_ENUM_CONST(0)    // // Encoded frame stuffing is disabled.

#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_ENABLE_ENABLE                   _MK_ENUM_CONST(1)    // // Encoded frame stuffing is enabled.


// Stuffing Data Control.
// This bit specifies the stuffing data to meet
//  the minimum frame size requirement.
//  The stuffing data is repeated after the last
//  macroblock of a frame until the bit length
//  matches the minimum frame size.
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_SHIFT)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_RANGE                      1:1
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_WOFFSET                    0x0
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_NORMAL                     _MK_ENUM_CONST(0)    // // Stuffing data is 9'b1 for I-frames and 10'b1
//  for P-frames.

#define MPEA_MIN_PFRAME_SIZE_0_STUFFING_TYPE_GARBAGE                    _MK_ENUM_CONST(1)    // // Stuffing data is 0xff.


// Minimum Size of an Encoded P-Frame.
// For VBR rate control this parameter specifies
//  the minimum number of 4-byte words that need
//  to be in the encoded P-frame. Recommended
//  value for VBR rate control is half of the
//  average bits/frame: bitrate/framerate/2.
// For CBR rate control this parameter is
//  currently not used but it is reserved to
//  specify (in the future) the minimum encoded
//  size of a Basic Unit (BU) in a P-Frame in
//  bits; i.e. the minimum number of encoded
//  bits that needs to be in a BU. 
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_FIELD                 (_MK_MASK_CONST(0x7fffff) << MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_SHIFT)
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_RANGE                 24:2
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_WOFFSET                       0x0
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MIN_PFRAME_SIZE_0_MIN_PFRAME_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// SUGGESTED_I_SIZE is changed from 15:0 to (BFS-1):2.
// SUGGESTED_FRAME_SIZE reg is split into two new registers SUGGESTED_IFRAME_SIZE and
//  SUGGESTED_PFRAME_SIZE to create more space.

// Register MPEA_SUGGESTED_IFRAME_SIZE_0  // Suggested I-Frame Size.
// This register specifies the suggested size
//  for I frames. These parameters will
//  be used in the Rate Control module.
#define MPEA_SUGGESTED_IFRAME_SIZE_0                    _MK_ADDR_CONST(0x10a)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SECURE                     0x0
#define MPEA_SUGGESTED_IFRAME_SIZE_0_WORD_COUNT                         0x1
#define MPEA_SUGGESTED_IFRAME_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x1fffffc)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffffc)
// Suggested Size for Encoded I-Frame.
// This parameter is applicable only for VBR
//  rate control and is not used (ignored) for
//  CBR rate control.
// This parameter specifies the suggested
//  number of 4-byte words in any encoded
//  I-frame.
// It is recommended that SUGGESTED_I_SIZE be
//  set to 4 * SUGGESTED_P_SIZE.
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_SHIFT                     _MK_SHIFT_CONST(2)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_FIELD                     (_MK_MASK_CONST(0x7fffff) << MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_SHIFT)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_RANGE                     24:2
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_WOFFSET                   0x0
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_IFRAME_SIZE_0_SUGGESTED_I_SIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// SUGGESTED_P_SIZE is changed from 31:16 to (BFS-1):2.
// SUGGESTED_FRAME_SIZE reg is split into two new registers SUGGESTED_IFRAME_SIZE and
//  SUGGESTED_PFRAME_SIZE to create more space.

// Register MPEA_SUGGESTED_PFRAME_SIZE_0  // Suggested P-Frame Size.
// This register specifies the suggested size
//  for P frames. These parameters will
//  be used in the Rate Control module.
#define MPEA_SUGGESTED_PFRAME_SIZE_0                    _MK_ADDR_CONST(0x10b)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SECURE                     0x0
#define MPEA_SUGGESTED_PFRAME_SIZE_0_WORD_COUNT                         0x1
#define MPEA_SUGGESTED_PFRAME_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x1fffffc)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffffc)
// Suggested Size for Encoded P-Frame.
// This parameter is applicable to both VBR
//  and CBR rate control 
// This parameter specifies the suggested
//  number of 4-byte words in any encoded
//  P-frame.
// It is recommended that SUGGESTED_P_SIZE be
//  set to the bitrate / encoded frames per
//  second for both VBR and CBR
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_SHIFT                     _MK_SHIFT_CONST(2)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_FIELD                     (_MK_MASK_CONST(0x7fffff) << MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_SHIFT)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_RANGE                     24:2
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_WOFFSET                   0x0
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_SUGGESTED_PFRAME_SIZE_0_SUGGESTED_P_SIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// TARGET_BUFFER_I is changed from 15:0 to (BFS-1):2.
// TARGET_BUFFER_SIZE reg is split into two new registers TARGET_BUFFER_I_SIZE and
//  TARGET_BUFFER_P_SIZE to create more space.

// Register MPEA_TARGET_BUFFER_I_SIZE_0  // Target Output Buffer Size for I-Frame.
// This register specifies the size for the
//  target output buffer for I frames.
//  These parameters will be used in
//  the Rate Control module.
#define MPEA_TARGET_BUFFER_I_SIZE_0                     _MK_ADDR_CONST(0x10c)
#define MPEA_TARGET_BUFFER_I_SIZE_0_SECURE                      0x0
#define MPEA_TARGET_BUFFER_I_SIZE_0_WORD_COUNT                  0x1
#define MPEA_TARGET_BUFFER_I_SIZE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_READ_MASK                   _MK_MASK_CONST(0x1fffffc)
#define MPEA_TARGET_BUFFER_I_SIZE_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffffc)
// Target Buffer Size for I-Frame.
// This parameter specifies the number of
//  4-byte words in an I-frame that will make
//  the target buffer full.
// For VBR rate control, it is recommended that
//  TARGET_BUFFER_I be set to 1/2 of buffer
//  full size.
// This register is not applicable to CBR
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_SHIFT                       _MK_SHIFT_CONST(2)
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_FIELD                       (_MK_MASK_CONST(0x7fffff) << MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_SHIFT)
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_RANGE                       24:2
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_WOFFSET                     0x0
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_I_SIZE_0_TARGET_BUFFER_I_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// TARGET_BUFFER_P is changed from 31:16 to (BFS-1):2.
// TARGET_BUFFER_SIZE reg is renamed/moved to a new register TARGET_BUFFER_P_SIZE to create
//  more space.

// Register MPEA_TARGET_BUFFER_P_SIZE_0  // Target Output Buffer Size for P-Frame.
// This register specifies the size for the
//  target output buffer for P frames.
//  These parameters will be used in
//  the Rate Control module.
#define MPEA_TARGET_BUFFER_P_SIZE_0                     _MK_ADDR_CONST(0x10d)
#define MPEA_TARGET_BUFFER_P_SIZE_0_SECURE                      0x0
#define MPEA_TARGET_BUFFER_P_SIZE_0_WORD_COUNT                  0x1
#define MPEA_TARGET_BUFFER_P_SIZE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_READ_MASK                   _MK_MASK_CONST(0x1fffffc)
#define MPEA_TARGET_BUFFER_P_SIZE_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffffc)
// Target Buffer Size for P-Frame.
// This parameter specifies the number of
//  4-byte words in a P-frame that will make
//  the target buffer full.
// For VBR rate control, it is recommended that
//  TARGET_BUFFER_P be set to 1/3 of buffer
//  full size.
// This register is not applicable to CBR
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_SHIFT                       _MK_SHIFT_CONST(2)
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_FIELD                       (_MK_MASK_CONST(0x7fffff) << MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_SHIFT)
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_RANGE                       24:2
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_WOFFSET                     0x0
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_P_SIZE_0_TARGET_BUFFER_P_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// SKIP_THRESHOLD is changed from 15:0 to (BFS-1):2

// Register MPEA_SKIP_THRESHOLD_0  // Frame Skip Control.
// This register specifies the output virtual
//  buffer threshold to make the frame skip
//  decision in Rate Control module.
//  This decision is made at the beginning of
//  frame encoding whenever a new input frame
//  is received.
#define MPEA_SKIP_THRESHOLD_0                   _MK_ADDR_CONST(0x10e)
#define MPEA_SKIP_THRESHOLD_0_SECURE                    0x0
#define MPEA_SKIP_THRESHOLD_0_WORD_COUNT                        0x1
#define MPEA_SKIP_THRESHOLD_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_READ_MASK                         _MK_MASK_CONST(0x1fffffc)
#define MPEA_SKIP_THRESHOLD_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffffc)
// Buffer Threshold for frame Skip.
// This specifies the number of 4-byte words
//  buffer threshold for frame skip.
// The Rate Control module will skip the next
//  frame if the buffer size goes over this
//  threshold.
// For VBR rate control, the recommended value
//  is 0.9 * buffer size.
// For CBR rate control, the recommended value
//  is 0.8 * buffer size.
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_SHIFT                      _MK_SHIFT_CONST(2)
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_FIELD                      (_MK_MASK_CONST(0x7fffff) << MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_SHIFT)
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_RANGE                      24:2
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_WOFFSET                    0x0
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_SKIP_THRESHOLD_0_SKIP_THRESHOLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// UNDER_GUARD is changed from 15:0 to (BFS-1):2 and moved from OVERFLOW_THRESHOLD to
//  UNDERFLOW_THRESHOLD.

// Register MPEA_UNDERFLOW_THRESHOLD_0  // Output Buffer Underflow Threshold.
// This register is applicable only for VBR
//  rate control and is not used (ignored) for
//  CBR rate control.
// This register specifies the output virtual
//  buffer thresholds.
// These parameters will be used in the Rate
//  Control module.
#define MPEA_UNDERFLOW_THRESHOLD_0                      _MK_ADDR_CONST(0x10f)
#define MPEA_UNDERFLOW_THRESHOLD_0_SECURE                       0x0
#define MPEA_UNDERFLOW_THRESHOLD_0_WORD_COUNT                   0x1
#define MPEA_UNDERFLOW_THRESHOLD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_READ_MASK                    _MK_MASK_CONST(0x1fffffc)
#define MPEA_UNDERFLOW_THRESHOLD_0_WRITE_MASK                   _MK_MASK_CONST(0x1fffffc)
// Underflow Threshold.
// This parameter specifies the number of
//  4-byte words buffer underflow threshold.
// It is recommended that UNDER_GUARD be set to
//  10% of the buffer full size.
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_SHIFT                    _MK_SHIFT_CONST(2)
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_FIELD                    (_MK_MASK_CONST(0x7fffff) << MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_SHIFT)
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_RANGE                    24:2
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_WOFFSET                  0x0
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_UNDERFLOW_THRESHOLD_0_UNDER_GUARD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// OVER_GUARD is changed from 31:16 to (BFS-1):2.
// UNDER_GUARD is moved to a new register UNDERFLOW_THRESHOLD to create more space.

// Register MPEA_OVERFLOW_THRESHOLD_0  // Output Buffer Overflow Threshold.
// This register is applicable only for VBR
//  rate control and is not used (ignored) for
//  CBR rate control.
// This register specifies the output virtual
//  buffer thresholds.
// These parameters will be used in the Rate
//  Control module.
#define MPEA_OVERFLOW_THRESHOLD_0                       _MK_ADDR_CONST(0x110)
#define MPEA_OVERFLOW_THRESHOLD_0_SECURE                        0x0
#define MPEA_OVERFLOW_THRESHOLD_0_WORD_COUNT                    0x1
#define MPEA_OVERFLOW_THRESHOLD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_READ_MASK                     _MK_MASK_CONST(0x1fffffc)
#define MPEA_OVERFLOW_THRESHOLD_0_WRITE_MASK                    _MK_MASK_CONST(0x1fffffc)
// Overflow Threshold.
// This parameter specifies the number of
//  4-byte words buffer overflow threshold.
// In beginning of frame encoding, current
//  target frame size is added to the
//  accumulated buffer fullness and if the
//  value exceed the programmed OVER_GUARD,
//  then the rate control target bitrate is
//  adjusted.
// It is recommended that OVER_GUARD be set to
//  80% of the buffer full size.
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_SHIFT                      _MK_SHIFT_CONST(2)
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_FIELD                      (_MK_MASK_CONST(0x7fffff) << MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_SHIFT)
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_RANGE                      24:2
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_WOFFSET                    0x0
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_OVERFLOW_THRESHOLD_0_OVER_GUARD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Bit 31 (RC_SELECT) of AVE_BIT_LEN is deleted.

// Register MPEA_AVE_BIT_LEN_0  // VLC Average Bit Length.
// This register specifies the average bit
//  length of a frame after the VLC coding.
//  This register can be used to do the rate
//  control in Bypass VLC mode.
//  In the Bypass VLC mode the frame length
//  (after VLC coding) is not known to the
//  hardware. In such a case this average
//  value can be used to do the rate control.
//  This register is programmed only once.
#define MPEA_AVE_BIT_LEN_0                      _MK_ADDR_CONST(0x111)
#define MPEA_AVE_BIT_LEN_0_SECURE                       0x0
#define MPEA_AVE_BIT_LEN_0_WORD_COUNT                   0x1
#define MPEA_AVE_BIT_LEN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_READ_MASK                    _MK_MASK_CONST(0x7fffff)
#define MPEA_AVE_BIT_LEN_0_WRITE_MASK                   _MK_MASK_CONST(0x7fffff)
// Average Bit Length.
// This value specifies the average frame
//  length in bytes to be used by the rate
//  control in Bypass VLC mode.
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_FIELD                    (_MK_MASK_CONST(0x7fffff) << MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_SHIFT)
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_RANGE                    22:0
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_WOFFSET                  0x0
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_AVE_BIT_LEN_0_AVE_BIT_LEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Bits 21:16 (GOP_DQUANT) of RC_QP_DQUANT is deleted but reserved for future use in case it is
//  needed because of clipping on average frame Qp when crossing GOP boundary).

// Register MPEA_RC_QP_DQUANT_0  // Max Qp Delta between Basic Units.
// This register is applicable for CBR rate
//  control only.
// This register specifies the maximum Qp
//  difference between Basic Units for CBR rate
//  control.
// This register is programmed only once.
#define MPEA_RC_QP_DQUANT_0                     _MK_ADDR_CONST(0x112)
#define MPEA_RC_QP_DQUANT_0_SECURE                      0x0
#define MPEA_RC_QP_DQUANT_0_WORD_COUNT                  0x1
#define MPEA_RC_QP_DQUANT_0_RESET_VAL                   _MK_MASK_CONST(0x3434)
#define MPEA_RC_QP_DQUANT_0_RESET_MASK                  _MK_MASK_CONST(0x3f3f)
#define MPEA_RC_QP_DQUANT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_RC_QP_DQUANT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_RC_QP_DQUANT_0_READ_MASK                   _MK_MASK_CONST(0x3f3f)
#define MPEA_RC_QP_DQUANT_0_WRITE_MASK                  _MK_MASK_CONST(0x3f3f)
// Max Frame Qp Delta.
// This parameter is applicable for CBR rate
//  control only.
// This parameter specifies the maximum quant
//  (Qp) difference between Qp of any Basic
//  Unit (BU) from the average Qp of past frame.
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_FIELD                  (_MK_MASK_CONST(0x3f) << MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_SHIFT)
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_RANGE                  5:0
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_WOFFSET                        0x0
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_DEFAULT                        _MK_MASK_CONST(0x34)
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_RC_QP_DQUANT_0_FRAME_DQUANT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Max BU Qp Delta.
// This parameter is applicable for CBR rate
//  control only.
// This parameter specifies the maximum quant
//  (Qp) difference between Qp of a Basic Unit
//  (BU) from the previous BU in the same frame.
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_FIELD                     (_MK_MASK_CONST(0x3f) << MPEA_RC_QP_DQUANT_0_BU_DQUANT_SHIFT)
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_RANGE                     13:8
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_WOFFSET                   0x0
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_DEFAULT                   _MK_MASK_CONST(0x34)
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_RC_QP_DQUANT_0_BU_DQUANT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Note that there is a restriction on the total number of Basic Units in a frame. This
//  restriction is due to the fact that rate control uses the rate control RAM (204x96-bit)
//  to store SATD data for each BU for CBR rate control, or to store SAD data for each BU for
//  VBR rate control.
// 
// For VBR rate control:
//  If BU_SIZE=1, each entry in RC RAM is 12-bit (SAD) and therefore maximum number of MB per
//  frame is 1632 MBs.
//  If BU_SIZE>1, each entry in RC RAM is 16-bit (16 mb SAD) and therefore maximum number of
//  MB per frame is 1224 BUs = 16x1224 MBs = 19584 MBs.
//
// For CBR rate control:
//  Each entry in RC RAM is 24-bit (upto 127 17-bit SATD) so max BU_SIZE is 127 MBs and maximum
//  number of MB per frame is 408 BUs = 127 x 408 MBs = 51816 MBs
//  Total number of entries in RAM is 4x204=816, but there are two tables one for storing current frame
// MAD and another for past frame MAD. So number of BU is 408.

// Register MPEA_RC_BU_SIZE_0  // Basic Unit Size.
// This register is applicable for CBR rate
//  control only.
// This register specifies the Basic Unit
//  size for CBR rate control.
// This register is programmed only once.
#define MPEA_RC_BU_SIZE_0                       _MK_ADDR_CONST(0x113)
#define MPEA_RC_BU_SIZE_0_SECURE                        0x0
#define MPEA_RC_BU_SIZE_0_WORD_COUNT                    0x1
#define MPEA_RC_BU_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x1fff007f)
#define MPEA_RC_BU_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff007f)
// Basic Unit Size.
// This parameter is applicable for both CBR
//  and VBR rate control.
// This parameter specifies the number of
//  macroblocks in a basic unit (BU).
// For VBR rate control, this parameter maybe
//  programmed from 1 to 16 and maximum of 1632
//  MBs/frame if BU_SIZE=1 and maximum 1224
//  BUs/frame if BU_SIZE>1.
// For CBR rate control, this parameter maybe
//  programmed from 1 to 127 for maximum of 408
//  BUs/frame. 
// FOR CBR, it is recommended that this is
//  programmed with the the number of macroblocks
//  in a macroblock row if image width is smaller than that of VGA.
// When image width is equal to or greater than that of VGA, 
//  it is recommended to program this value as 1/2 the number of macoblocks   
//  a mbrow in the CBR case.
// RESTRICTION: Total number of macroblocks in
//  a frame must be divisible by the number of
//  macroblocks in a BU.
#define MPEA_RC_BU_SIZE_0_BU_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_RC_BU_SIZE_0_BU_SIZE_FIELD                 (_MK_MASK_CONST(0x7f) << MPEA_RC_BU_SIZE_0_BU_SIZE_SHIFT)
#define MPEA_RC_BU_SIZE_0_BU_SIZE_RANGE                 6:0
#define MPEA_RC_BU_SIZE_0_BU_SIZE_WOFFSET                       0x0
#define MPEA_RC_BU_SIZE_0_BU_SIZE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_BU_SIZE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_BU_SIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_BU_SIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Total Number of Basic Units.
// This parameter is applicable for CBR rate
//  control only.
// This should be programmed by the driver to
//  WIDTH * HEIGHT / BU_SIZE and the result
//  must be an whole integer.
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_FIELD                    (_MK_MASK_CONST(0x1fff) << MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_SHIFT)
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_RANGE                    28:16
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_WOFFSET                  0x0
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RC_BU_SIZE_0_NUMBER_OF_BU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_GOP_PARAM_0  // GOP Parameters
// This register is applicable for CBR rate
//  control only.
// This register specifies the GOP parameters
//  for CBR rate control.
// This register is programmed only once.
#define MPEA_GOP_PARAM_0                        _MK_ADDR_CONST(0x114)
#define MPEA_GOP_PARAM_0_SECURE                         0x0
#define MPEA_GOP_PARAM_0_WORD_COUNT                     0x1
#define MPEA_GOP_PARAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_RESET_MASK                     _MK_MASK_CONST(0x80000000)
#define MPEA_GOP_PARAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x4b)
#define MPEA_GOP_PARAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MPEA_GOP_PARAM_0_READ_MASK                      _MK_MASK_CONST(0x8000ffff)
#define MPEA_GOP_PARAM_0_WRITE_MASK                     _MK_MASK_CONST(0x8000ffff)
// GOP Length.
// This parameter is applicable for CBR rate
//  control only.
// This parameter specifies the number of frames
//  in a GOP to be used by the rate control.
// This parameter should be set to 75 when
//  GOP_FLAG is set to OPEN. When GOP_FLAG is
//  set to close then this parameter should be
//  programmed to the I-frame interval desired
//  by application.
#define MPEA_GOP_PARAM_0_GOP_LENGTH_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_GOP_PARAM_0_GOP_LENGTH_FIELD                       (_MK_MASK_CONST(0xffff) << MPEA_GOP_PARAM_0_GOP_LENGTH_SHIFT)
#define MPEA_GOP_PARAM_0_GOP_LENGTH_RANGE                       15:0
#define MPEA_GOP_PARAM_0_GOP_LENGTH_WOFFSET                     0x0
#define MPEA_GOP_PARAM_0_GOP_LENGTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_GOP_LENGTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_GOP_LENGTH_SW_DEFAULT                  _MK_MASK_CONST(0x4b)
#define MPEA_GOP_PARAM_0_GOP_LENGTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)

// GOP Flag.
// This parameter is applicable for CBR rate
//  control only.
// This parameter specifies if the GOP starts
//  with an I-Frame or not.
#define MPEA_GOP_PARAM_0_GOP_FLAG_SHIFT                 _MK_SHIFT_CONST(31)
#define MPEA_GOP_PARAM_0_GOP_FLAG_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_GOP_PARAM_0_GOP_FLAG_SHIFT)
#define MPEA_GOP_PARAM_0_GOP_FLAG_RANGE                 31:31
#define MPEA_GOP_PARAM_0_GOP_FLAG_WOFFSET                       0x0
#define MPEA_GOP_PARAM_0_GOP_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_GOP_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_GOP_PARAM_0_GOP_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_GOP_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_GOP_PARAM_0_GOP_FLAG_OPEN                  _MK_ENUM_CONST(0)    // // GOP does not need to start with an I-frame.
// This setting is recommended for video
//  telephony application where I-frame is
//  rarely encoded and intra refresh is used
//  instead.

#define MPEA_GOP_PARAM_0_GOP_FLAG_CLOSED                        _MK_ENUM_CONST(1)    // // GOP starts with I-Frame.
// I-frame should be inserted using
//  P_FRAME_INTERVAL parameter and setting
//  P_FRAME_INTERVAL_DIS to ENABLE in
//  FRAME_TYPE register.



// Register MPEA_RC_RAM_LOAD_CMD_0  // Rate Control RAM Load Command.
// This register specifies the number of
//  4-byte words to be loaded into the Rate
//  Control RAM. This RAM needs to be loaded
//  only to resume a saved context.
//  Software writes to this register then
//  follows it by a number of writes to the
//  counter register as specified by the
//  RC_NUM_DWORDS_TO_WRITE field.
// Size of Rate Control RAM is 692 4-byte words.
// The first 612 locations are used for storing
// SAD/MAD information, in both VBR and CBR modes.
// The last 80 locations are used only in the CBR mode.
// These locations are used to store the past BU
// history (last 20 BUs) for computing mx1 and
// MadPic1. In this mode, each entry of the BU Filter RAM 
// is 48-bits. So when Host writes the first 
// entry, 32-bits of host data are mapped to the 
// lower 32-bits of the RAM data and the lower 16-bits 
// of the next host write will map to the upper 16-bits 
// of the RAM data. Upper 16-bits of host-data during the 
// second host write is not used by the h/w.
// 
#define MPEA_RC_RAM_LOAD_CMD_0                  _MK_ADDR_CONST(0x115)
#define MPEA_RC_RAM_LOAD_CMD_0_SECURE                   0x0
#define MPEA_RC_RAM_LOAD_CMD_0_WORD_COUNT                       0x1
#define MPEA_RC_RAM_LOAD_CMD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define MPEA_RC_RAM_LOAD_CMD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
// Number of 4-byte words of Data to Write
//  to Rate Control RAM.
// This parameter specifies the number of
//  4-byte words to be written to the Rate
//  Control RAM.
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_FIELD                     (_MK_MASK_CONST(0x3ff) << MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_SHIFT)
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_RANGE                     9:0
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_WOFFSET                   0x0
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_CMD_0_RC_NUM_DWORDS_TO_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_RC_RAM_LOAD_DATA_0  // Rate Control RAM Load Data.
// This register contains the data to be
//  written to the Rate Control RAM. It must be
//  written after a write to the RC_RAMLOAD_CMD
//  register a number of times equal to the
//  RC_NUM_DWORDS_TO_WRITE field.
#define MPEA_RC_RAM_LOAD_DATA_0                 _MK_ADDR_CONST(0x116)
#define MPEA_RC_RAM_LOAD_DATA_0_SECURE                  0x0
#define MPEA_RC_RAM_LOAD_DATA_0_WORD_COUNT                      0x1
#define MPEA_RC_RAM_LOAD_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_RC_RAM_LOAD_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// Rate Control SRAM Load Data.
// This is the 4-byte data word to be written
//  to Rate Control RAM.
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_SHIFT)
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_RANGE                 31:0
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_WOFFSET                       0x0
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_LOAD_DATA_0_LOAD_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Reserve 3 registers for future expansion of rate control context save/restore registers.

// Reserved address 279 [0x117] 

// Reserved address 280 [0x118] 

// Reserved address 281 [0x119] 

// Register MPEA_LOWER_BOUND_0  // Lower Bound of target frame size.
// This register may be written when it is
//  safe to write reigsters to specify
//  lower bound for next frame target encoded
//  size for CBR rate control when resuming
//  from context switch. It is not necessary to
//  initialize this register at the beginning
//  of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_LOWER_BOUND_0                      _MK_ADDR_CONST(0x11a)
#define MPEA_LOWER_BOUND_0_SECURE                       0x0
#define MPEA_LOWER_BOUND_0_WORD_COUNT                   0x1
#define MPEA_LOWER_BOUND_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MPEA_LOWER_BOUND_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
// Lower Bound of target frame size (LSB)
// Internal register for Lower bound is 33 bits.
// This register field specfies the lower 32
//  bits. The most siginificant bit is in
//  CONTEXT_SAVE_MISC register.
// This parameter specifies the lower bound for
//  next frame target encoded size for CBR rate
//  control.
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_SHIFT)
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_RANGE                        31:0
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_WOFFSET                      0x0
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_LOWER_BOUND_0_LOWER_BOUND_LSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_UPPER_BOUND_0  // Upper Bound of target frame size.
// This register may be written when it is
//  safe to write registers to specify
//  upper bound for next frame target encoded
//  size for CBR rate control when resuming
//  from context switch. It is not necessary to
//  initialize this register at the beginning
//  of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_UPPER_BOUND_0                      _MK_ADDR_CONST(0x11b)
#define MPEA_UPPER_BOUND_0_SECURE                       0x0
#define MPEA_UPPER_BOUND_0_WORD_COUNT                   0x1
#define MPEA_UPPER_BOUND_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MPEA_UPPER_BOUND_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
// Upper Bound of target frame size (LSB).
// Internal register for Upper bound is 33 bits.
// This register field specfies the lower 32
//  bits. The most significant bit is in
//  CONTEXT_SAVE_MISC register.
// This parameter specifies the upper bound for
//  next frame target encoded size for CBR rate
//  control.
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_SHIFT)
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_RANGE                        31:0
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_WOFFSET                      0x0
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_UPPER_BOUND_0_UPPER_BOUND_LSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_REMAINING_BITS_0  // Remaining Bits allocated to a GOP.
// This register may be written when it is
//  safe to write registers to specify
//  remaining encoded bits allocated to a GOP
//  for CBR rate control when resuming
//  from context switch. It is not necessary to
//  initialize this register at the beginning
//  of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_REMAINING_BITS_0                   _MK_ADDR_CONST(0x11c)
#define MPEA_REMAINING_BITS_0_SECURE                    0x0
#define MPEA_REMAINING_BITS_0_WORD_COUNT                        0x1
#define MPEA_REMAINING_BITS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MPEA_REMAINING_BITS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
// Remaining Bits allocated to a GOP.
// Internal register for Remaining bits is 33
//  bits. This parameter specifies the lower 32
//  bits. The most significant bit is in
//  CONTEXT_SAVE_MISC register.
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_FIELD                  (_MK_MASK_CONST(0xffffffff) << MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_SHIFT)
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_RANGE                  31:0
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_WOFFSET                        0x0
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_REMAINING_BITS_0_REMAINING_BITS_LSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_NUM_CODED_BU_0  // Number of coded BU so far in a GOP.
// This register may be written when it is
//  safe to write registers to specify
//  number of encoded BU so far in a GOP
//  for CBR rate control when resuming
//  from context switch. It is not necessary to
//  initialize this register at the beginning
//  of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_NUM_CODED_BU_0                     _MK_ADDR_CONST(0x11d)
#define MPEA_NUM_CODED_BU_0_SECURE                      0x0
#define MPEA_NUM_CODED_BU_0_WORD_COUNT                  0x1
#define MPEA_NUM_CODED_BU_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define MPEA_NUM_CODED_BU_0_WRITE_MASK                  _MK_MASK_CONST(0x3ffffff)
// Number of coded BU so far in a GOP.
// This parameter specifies the lower 32 bits
//  of number of encoded BU so far in a GOP
//  for CBR rate control.
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_FIELD                  (_MK_MASK_CONST(0x3ffffff) << MPEA_NUM_CODED_BU_0_NUM_CODED_BU_SHIFT)
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_RANGE                  25:0
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_WOFFSET                        0x0
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_CODED_BU_0_NUM_CODED_BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_PREVIOUS_QP_0  // Previous Qp and LFSR context.
// This register may be written when it is
//  safe to write registers to specify
//  previous Qp context for CBR rate control
//  and LFSR (DEFAULT INTRA_REF mode) 
//  when resuming from context switch.
//  It is not necessary to initialize this
//  register at the beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_PREVIOUS_QP_0                      _MK_ADDR_CONST(0x11e)
#define MPEA_PREVIOUS_QP_0_SECURE                       0x0
#define MPEA_PREVIOUS_QP_0_WORD_COUNT                   0x1
#define MPEA_PREVIOUS_QP_0_RESET_VAL                    _MK_MASK_CONST(0xff000000)
#define MPEA_PREVIOUS_QP_0_RESET_MASK                   _MK_MASK_CONST(0xff000000)
#define MPEA_PREVIOUS_QP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_READ_MASK                    _MK_MASK_CONST(0xff3f3f3f)
#define MPEA_PREVIOUS_QP_0_WRITE_MASK                   _MK_MASK_CONST(0xff3f3f3f)
// Qp of Last GOP 
// This parameter specifies Qp of last GOP
// for CBR rate control.
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_FIELD                    (_MK_MASK_CONST(0x3f) << MPEA_PREVIOUS_QP_0_QP_LAST_GOP_SHIFT)
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_RANGE                    5:0
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_WOFFSET                  0x0
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_QP_LAST_GOP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// This parameter specifies the QP that is
//  assigned to an I-frame
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_FIELD                     (_MK_MASK_CONST(0x3f) << MPEA_PREVIOUS_QP_0_INITIAL_QP_SHIFT)
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_RANGE                     13:8
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_WOFFSET                   0x0
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_INITIAL_QP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// This parameter specifies the average QP of
//  the last frame.             
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_SHIFT                      _MK_SHIFT_CONST(16)
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_FIELD                      (_MK_MASK_CONST(0x3f) << MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_SHIFT)
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_RANGE                      21:16
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_WOFFSET                    0x0
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_PAVERAGE_FRAME_QP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// This parameter specifies the LFSR counter
//  used in the DEFAULT_MODE
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_SHIFT                     _MK_SHIFT_CONST(24)
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_FIELD                     (_MK_MASK_CONST(0xff) << MPEA_PREVIOUS_QP_0_LFSR_COUNT_SHIFT)
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_RANGE                     31:24
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_WOFFSET                   0x0
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_DEFAULT                   _MK_MASK_CONST(0xff)
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PREVIOUS_QP_0_LFSR_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_NUM_P_PICTURE_0  // Number of coded P frames so far in a GOP.
// This register may be written when it is
//  safe to write registers to specify
//  number of encoded P frames so far in a GOP
//  and the GOP number for CBR rate control when
//  resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_NUM_P_PICTURE_0                    _MK_ADDR_CONST(0x11f)
#define MPEA_NUM_P_PICTURE_0_SECURE                     0x0
#define MPEA_NUM_P_PICTURE_0_WORD_COUNT                         0x1
#define MPEA_NUM_P_PICTURE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MPEA_NUM_P_PICTURE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
// Number of coded P frames so far in a GOP.
// This parameter specifies the number of
//  encoded P frames so far in a GOP for CBR
//  rate control.
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_SHIFT)
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_RANGE                        15:0
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_WOFFSET                      0x0
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUM_P_PICTURE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Number of GOP.
// This parameter specifies the number of
//  encoded GOP.
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_SHIFT                        _MK_SHIFT_CONST(16)
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_FIELD                        (_MK_MASK_CONST(0xffff) << MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_SHIFT)
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_RANGE                        31:16
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_WOFFSET                      0x0
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_NUM_P_PICTURE_0_NUMBER_OF_GOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_QP_SUM_0  // Qp Sum and HEC Count.
// This register may be written when it is
//  safe to write registers to specify
//  starting Qp Sum  and HEC Count (MPEG4) 
//  for both CBR and VBR rate
//  control when resuming from context switch.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the last frame
//  Qp Sum value and HEC Count.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_QP_SUM_0                   _MK_ADDR_CONST(0x120)
#define MPEA_QP_SUM_0_SECURE                    0x0
#define MPEA_QP_SUM_0_WORD_COUNT                        0x1
#define MPEA_QP_SUM_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_READ_MASK                         _MK_MASK_CONST(0xff07ffff)
#define MPEA_QP_SUM_0_WRITE_MASK                        _MK_MASK_CONST(0xff07ffff)
// Qp Sum for the last frame.
// This parameter specifies the accumulated
//  sum of the Qp for VBR and CBR rate control.
#define MPEA_QP_SUM_0_QP_SUM_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_QP_SUM_0_QP_SUM_FIELD                      (_MK_MASK_CONST(0x7ffff) << MPEA_QP_SUM_0_QP_SUM_SHIFT)
#define MPEA_QP_SUM_0_QP_SUM_RANGE                      18:0
#define MPEA_QP_SUM_0_QP_SUM_WOFFSET                    0x0
#define MPEA_QP_SUM_0_QP_SUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_QP_SUM_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_QP_SUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_QP_SUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// VLC mode and Data Partition mode (MPEG4) 
//  HEC Count for the last frame
#define MPEA_QP_SUM_0_HEC_CNT_SHIFT                     _MK_SHIFT_CONST(24)
#define MPEA_QP_SUM_0_HEC_CNT_FIELD                     (_MK_MASK_CONST(0xff) << MPEA_QP_SUM_0_HEC_CNT_SHIFT)
#define MPEA_QP_SUM_0_HEC_CNT_RANGE                     31:24
#define MPEA_QP_SUM_0_HEC_CNT_WOFFSET                   0x0
#define MPEA_QP_SUM_0_HEC_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_HEC_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_HEC_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_QP_SUM_0_HEC_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MPEA_TOTAL_ENERGY_0  // Total Energy.
// This register may be written when it is
//  safe to write registers to specify
//  total energy (SAD) for both VBR and CBR
//  rate control
//  when resuming from context switch.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the last frame
//  sum of SAD value.
// In the VBR mode, lower 24-bits are valid.
// In the CBR mode, lower 26-bits are valid.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_TOTAL_ENERGY_0                     _MK_ADDR_CONST(0x121)
#define MPEA_TOTAL_ENERGY_0_SECURE                      0x0
#define MPEA_TOTAL_ENERGY_0_WORD_COUNT                  0x1
#define MPEA_TOTAL_ENERGY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_READ_MASK                   _MK_MASK_CONST(0x1fffffff)
#define MPEA_TOTAL_ENERGY_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffffff)
// Sum of SAD for the last frame.
// This parameter specifies the accumulated
//  sum of SAD for VBR and CBR rate control.
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_FIELD                    (_MK_MASK_CONST(0x1fffffff) << MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_SHIFT)
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_RANGE                    28:0
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_WOFFSET                  0x0
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_ENERGY_0_SUM_OF_SAD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_A1_VALUE_0  // A1 Value, GOP_OVERDUE and Total_Frame_QP.
// This register may be written when it is
//  safe to write registers to specify
//  A1 value for VBR rate control,
//  GOP_OVERFUE and Total Frame Qp for CBR RC
//  when resuming from context switch.
//  It is not necessary to initialize this
//  register at the beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will point to the last frame
//  A1 value.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_A1_VALUE_0                 _MK_ADDR_CONST(0x122)
#define MPEA_A1_VALUE_0_SECURE                  0x0
#define MPEA_A1_VALUE_0_WORD_COUNT                      0x1
#define MPEA_A1_VALUE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_READ_MASK                       _MK_MASK_CONST(0x3ffffdff)
#define MPEA_A1_VALUE_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffffdff)
// A1 Value for the last frame.
// This parameter specifies the A1 value
//  for VBR rate control.
#define MPEA_A1_VALUE_0_A1_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_A1_VALUE_0_A1_VALUE_FIELD                  (_MK_MASK_CONST(0x1ff) << MPEA_A1_VALUE_0_A1_VALUE_SHIFT)
#define MPEA_A1_VALUE_0_A1_VALUE_RANGE                  8:0
#define MPEA_A1_VALUE_0_A1_VALUE_WOFFSET                        0x0
#define MPEA_A1_VALUE_0_A1_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_A1_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_A1_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_A1_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Sum of Qp over all the BUs for the last frame.
// This parameter specifies the accumulated
//  sum of the Qp for CBR rate control over all BUs.
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_SHIFT                    _MK_SHIFT_CONST(10)
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_FIELD                    (_MK_MASK_CONST(0x7ffff) << MPEA_A1_VALUE_0_TOTAL_FRAME_QP_SHIFT)
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_RANGE                    28:10
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_WOFFSET                  0x0
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_TOTAL_FRAME_QP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// This parameter represents the gop_overdue flag
//  used in CBR RC
#define MPEA_A1_VALUE_0_GOP_OVERDUE_SHIFT                       _MK_SHIFT_CONST(29)
#define MPEA_A1_VALUE_0_GOP_OVERDUE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_A1_VALUE_0_GOP_OVERDUE_SHIFT)
#define MPEA_A1_VALUE_0_GOP_OVERDUE_RANGE                       29:29
#define MPEA_A1_VALUE_0_GOP_OVERDUE_WOFFSET                     0x0
#define MPEA_A1_VALUE_0_GOP_OVERDUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_GOP_OVERDUE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_GOP_OVERDUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_A1_VALUE_0_GOP_OVERDUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MPEA_LENGTH_OF_STREAM_0  // Length of the Output Stream.
// This register may be written when it is safe
//  to write registers to specify the length
//  of frame bitstream when resuming from
//  context switch. If virtual output buffer
//  fullness state is not known, this saved
//  value may also be added to BUFFER_FULL_READ
//  saved value and used to initialize
//  BUFFER_FULL register.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will return the size of the
//  last frame encoded bitstream.
// In the VBR mode, stream length is returned in
//  bytes.
// In the CBR mode, buffer fullness is returned in
//  bits.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_LENGTH_OF_STREAM_0                 _MK_ADDR_CONST(0x123)
#define MPEA_LENGTH_OF_STREAM_0_SECURE                  0x0
#define MPEA_LENGTH_OF_STREAM_0_WORD_COUNT                      0x1
#define MPEA_LENGTH_OF_STREAM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_LENGTH_OF_STREAM_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// Output Bitstream Byte Length.
// This parameter returns the size of the
//  last frame encoded bitstream.
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_SHIFT)
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_RANGE                   31:0
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_WOFFSET                 0x0
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_0_STREAM_BYTE_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MPEA_BUFFER_FULL_READ_0  // Buffer Full Read.
// This register must be read when it is safe
//  to write registers and saved as part of
//  context save. When the context is resumed
//  at a later time, if virtual output buffer
//  fullness state is not known, this saved
//  value may be added to STREAM_BYTE_LEN
//  saved value and used to initialize
//  BUFFER_FULL register.
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will return the internally
//  calculated virtual buffer size (fullness).
#define MPEA_BUFFER_FULL_READ_0                 _MK_ADDR_CONST(0x124)
#define MPEA_BUFFER_FULL_READ_0_SECURE                  0x0
#define MPEA_BUFFER_FULL_READ_0_WORD_COUNT                      0x1
#define MPEA_BUFFER_FULL_READ_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_READ_MASK                       _MK_MASK_CONST(0x1ffffff)
#define MPEA_BUFFER_FULL_READ_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
// Internal Buffer Full Read.
// This parameter returns the fullness of
//  the stream buffer after encoding the
//  current frame in bytes.
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_FIELD                  (_MK_MASK_CONST(0x1ffffff) << MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_SHIFT)
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_RANGE                  24:0
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_WOFFSET                        0x0
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_BUFFER_FULL_READ_0_BUFFER_FULL_READ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_TARGET_BUFFER_LEVEL_0  // Target Buffer Level for the past frame
// This register may be written when it is
//  safe to write reigsters to specify average
//  past frame header bits for CBR rate control
//  when resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_TARGET_BUFFER_LEVEL_0                      _MK_ADDR_CONST(0x125)
#define MPEA_TARGET_BUFFER_LEVEL_0_SECURE                       0x0
#define MPEA_TARGET_BUFFER_LEVEL_0_WORD_COUNT                   0x1
#define MPEA_TARGET_BUFFER_LEVEL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define MPEA_TARGET_BUFFER_LEVEL_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
// Target buffer level
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_FIELD                    (_MK_MASK_CONST(0xfffffff) << MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_SHIFT)
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_RANGE                    27:0
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_WOFFSET                  0x0
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_TARGET_BUFFER_LEVEL_0_TARGET_BUFFER_LEVEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_DELTA_P_0  // Current_Buffer_fullness/GOP_PERIOD
// This register may be written when it is
//  safe to write reigsters to specify average
//  past frame header bits for CBR rate control
//  when resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_DELTA_P_0                  _MK_ADDR_CONST(0x126)
#define MPEA_DELTA_P_0_SECURE                   0x0
#define MPEA_DELTA_P_0_WORD_COUNT                       0x1
#define MPEA_DELTA_P_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_READ_MASK                        _MK_MASK_CONST(0xfffffff)
#define MPEA_DELTA_P_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff)
// Delta_P used in AUP
#define MPEA_DELTA_P_0_DELTA_P_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_DELTA_P_0_DELTA_P_FIELD                    (_MK_MASK_CONST(0xfffffff) << MPEA_DELTA_P_0_DELTA_P_SHIFT)
#define MPEA_DELTA_P_0_DELTA_P_RANGE                    27:0
#define MPEA_DELTA_P_0_DELTA_P_WOFFSET                  0x0
#define MPEA_DELTA_P_0_DELTA_P_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_DELTA_P_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_DELTA_P_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_DELTA_P_0_DELTA_P_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_LENGTH_OF_STREAM_CBR_0  // Length of the Output Stream used in CBR RC.
// This register may be written when it is safe
//  to write registers to specify the length
//  of frame bitstream when resuming from
//  context switch. 
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will return the size of the
//  last frame encoded bitstream.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_LENGTH_OF_STREAM_CBR_0                     _MK_ADDR_CONST(0x127)
#define MPEA_LENGTH_OF_STREAM_CBR_0_SECURE                      0x0
#define MPEA_LENGTH_OF_STREAM_CBR_0_WORD_COUNT                  0x1
#define MPEA_LENGTH_OF_STREAM_CBR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_LENGTH_OF_STREAM_CBR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
// Output Bitstream Byte Length in CBR mode.
// This parameter returns the size of the
//  last frame encoded bitstream in bits.
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_FIELD                   (_MK_MASK_CONST(0xffffffff) << MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_SHIFT)
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_RANGE                   31:0
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_WOFFSET                 0x0
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_LENGTH_OF_STREAM_CBR_0_STREAM_BYTE_LEN_CBR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Reserve 1 registers for future expansion of rate control context save/restore registers.
// reserve[1] incr1;
//
// Rate Control SRAM Read - this may be used for context saving or for diagnostics.
// Size of Rate Control RAM is 692 4-byte words.
// 

// Register MPEA_RC_RAM_READ_CMD_0  // Rate Control RAM Read Command.
// This register specifies the address and
//  count of 4-byte words data  to be read
//  from the Rate Control RAM.
// Software writes to this register then
//  follows it by a number of reads from
//  RC_RAM_READ_DATA register as specified
//  by the RC_NUM_DWORDS_TO_READ field.
// If Rate Control is enabled then Rate Control
//  RAM content must be saved during context
//  save in order to be able to resume the
//  context at a later time.
// In VBR mode, it is enough to save/restore the 
//  first 612 locations.
// In CBR mode, all the 692 locations must be
//  saved and restored.
// The last 80 locations are mapped to the BU 
//  Filter RAM, in which each entry is 48-bits wide.
// In the CBR mode, when the last 80 loations are 
//  read out, the first host read will return the 
//  lower 32-bits of the Filter RAM data and the 
//  next host read will return the upper 
//  16-bits of the RAM data in the lower 
//  16-bits of the host-data and the upper 
//  16-bits of host-data are returned as 0's
#define MPEA_RC_RAM_READ_CMD_0                  _MK_ADDR_CONST(0x128)
#define MPEA_RC_RAM_READ_CMD_0_SECURE                   0x0
#define MPEA_RC_RAM_READ_CMD_0_WORD_COUNT                       0x1
#define MPEA_RC_RAM_READ_CMD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define MPEA_RC_RAM_READ_CMD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
// Number of words to read from Rate Control
//  RAM.
// This value specifies the number of 4-byte
//  words to be read from the Rate Control RAM.
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_FIELD                      (_MK_MASK_CONST(0x3ff) << MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_SHIFT)
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_RANGE                      9:0
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_WOFFSET                    0x0
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_CMD_0_RC_NUM_DWORDS_TO_READ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_RC_RAM_READ_DATA_0  // Rate Control SRAM Read Data.
// This register contains the 4-byte Rate
//  control data which is read from the
//  RC SRAM.  This register
//  must be read after a write to the
//  RC_RAM_READ_CMD register a number of
//  times equal to the value written to
//  RC_NUM_DWORDS_TO_READ field.
#define MPEA_RC_RAM_READ_DATA_0                 _MK_ADDR_CONST(0x129)
#define MPEA_RC_RAM_READ_DATA_0_SECURE                  0x0
#define MPEA_RC_RAM_READ_DATA_0_WORD_COUNT                      0x1
#define MPEA_RC_RAM_READ_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define MPEA_RC_RAM_READ_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
// Rate Control SRAM Read Data.
// This is the 4-byte read data from Rate
//  Control RAM.
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_FIELD                 (_MK_MASK_CONST(0xffffffff) << MPEA_RC_RAM_READ_DATA_0_READ_DATA_SHIFT)
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_RANGE                 31:0
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_WOFFSET                       0x0
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_RC_RAM_READ_DATA_0_READ_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MPEA_CODED_FRAMES_0  // Coded frame information.
// This register may be written when it is
//  safe to write reigsters to specify coded
//  frame information for CBR rate control when
//  resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_CODED_FRAMES_0                     _MK_ADDR_CONST(0x12a)
#define MPEA_CODED_FRAMES_0_SECURE                      0x0
#define MPEA_CODED_FRAMES_0_WORD_COUNT                  0x1
#define MPEA_CODED_FRAMES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_CODED_FRAMES_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
// Number of coded P frame in GOP.
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_SHIFT)
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_RANGE                    15:0
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_WOFFSET                  0x0
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_NUM_CODED_P_FRAMES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Remaining P frames in GOP.
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_FIELD                    (_MK_MASK_CONST(0xffff) << MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_SHIFT)
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_RANGE                    31:16
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_WOFFSET                  0x0
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CODED_FRAMES_0_REMAINING_P_FRAMES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_P_AVE_HEADER_BITS_A_0  // Average header bits for past frame.
// This register may be written when it is
//  safe to write reigsters to specify average
//  past frame header bits for CBR rate control
//  when resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_P_AVE_HEADER_BITS_A_0                      _MK_ADDR_CONST(0x12b)
#define MPEA_P_AVE_HEADER_BITS_A_0_SECURE                       0x0
#define MPEA_P_AVE_HEADER_BITS_A_0_WORD_COUNT                   0x1
#define MPEA_P_AVE_HEADER_BITS_A_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_READ_MASK                    _MK_MASK_CONST(0x1ffffff)
#define MPEA_P_AVE_HEADER_BITS_A_0_WRITE_MASK                   _MK_MASK_CONST(0x1ffffff)
// Average header bits for past frame.
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_FIELD                    (_MK_MASK_CONST(0x1ffffff) << MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_SHIFT)
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_RANGE                    24:0
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_WOFFSET                  0x0
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_A_0_P_AVE_HEADER_BITS_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_P_AVE_HEADER_BITS_B_0  // Average header bits for past frame.
// This register may be written when it is
//  safe to write reigsters to specify average
//  past frame header bits for CBR rate control
//  when resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_P_AVE_HEADER_BITS_B_0                      _MK_ADDR_CONST(0x12c)
#define MPEA_P_AVE_HEADER_BITS_B_0_SECURE                       0x0
#define MPEA_P_AVE_HEADER_BITS_B_0_WORD_COUNT                   0x1
#define MPEA_P_AVE_HEADER_BITS_B_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_READ_MASK                    _MK_MASK_CONST(0x1ffffff)
#define MPEA_P_AVE_HEADER_BITS_B_0_WRITE_MASK                   _MK_MASK_CONST(0x1ffffff)
// Average header bits for past frame.
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_FIELD                    (_MK_MASK_CONST(0x1ffffff) << MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_SHIFT)
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_RANGE                    24:0
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_WOFFSET                  0x0
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_P_AVE_HEADER_BITS_B_0_P_AVE_HEADER_BITS_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_PREV_FRAME_MAD_0  // Previous frame MAD
// This register may be written when it is
//  safe to write reigsters to specify average
//  past frame header bits for CBR rate control
//  when resuming from context switch. It is not
//  necessary to initialize this register at the
//  beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_PREV_FRAME_MAD_0                   _MK_ADDR_CONST(0x12d)
#define MPEA_PREV_FRAME_MAD_0_SECURE                    0x0
#define MPEA_PREV_FRAME_MAD_0_WORD_COUNT                        0x1
#define MPEA_PREV_FRAME_MAD_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_RESET_MASK                        _MK_MASK_CONST(0x7df00000)
#define MPEA_PREV_FRAME_MAD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_READ_MASK                         _MK_MASK_CONST(0x7df1ffff)
#define MPEA_PREV_FRAME_MAD_0_WRITE_MASK                        _MK_MASK_CONST(0x7df1ffff)
// Previous frame MAD.
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_FIELD                      (_MK_MASK_CONST(0x1ffff) << MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_SHIFT)
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_RANGE                      16:0
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_WOFFSET                    0x0
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_PREV_FRAME_MAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Current WindowSize for the RC model estimator
//
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_SHIFT                   _MK_SHIFT_CONST(20)
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_FIELD                   (_MK_MASK_CONST(0x1f) << MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_SHIFT)
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_RANGE                   24:20
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_WOFFSET                 0x0
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_RC_QP_WINDOW_SIZE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Current Window Size for the MAD model estimator
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_SHIFT                  _MK_SHIFT_CONST(26)
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_FIELD                  (_MK_MASK_CONST(0x1f) << MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_SHIFT)
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_RANGE                  30:26
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_WOFFSET                        0x0
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_PREV_FRAME_MAD_0_RC_MAD_WINDOW_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_TOTAL_QP_FOR_P_PICTURE_0  // Total average qp for P picture in GOP
// This register may be written when it is
//  safe to write reigsters to specify total
//  average qp for P picture in GOP for CBR rate
//  control when resuming from context switch.
//  It is not necessary to initialize this
//  register at the beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0                   _MK_ADDR_CONST(0x12e)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_SECURE                    0x0
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_WORD_COUNT                        0x1
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_READ_MASK                         _MK_MASK_CONST(0x3fffff)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffff)
// Total average qp for GOP.
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_FIELD                      (_MK_MASK_CONST(0x3fffff) << MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_SHIFT)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_RANGE                      21:0
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_WOFFSET                    0x0
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_TOTAL_QP_FOR_P_PICTURE_0_TOTAL_QP_FOR_P_PICTURE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_CONTEXT_SAVE_MISC_0  // Miscelleneous other context save information
//  for CBR RC and VBR RC
// This register may be written when it is
//  safe to write reigsters to specify various
//  other context save information for CBR rate
//  control when resuming from context switch.
//  It is not necessary to initialize this
//  register at the beginning of encoding.
// The value of this register is updated
//  automatically by the encoder hardware.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_CONTEXT_SAVE_MISC_0                        _MK_ADDR_CONST(0x12f)
#define MPEA_CONTEXT_SAVE_MISC_0_SECURE                         0x0
#define MPEA_CONTEXT_SAVE_MISC_0_WORD_COUNT                     0x1
#define MPEA_CONTEXT_SAVE_MISC_0_RESET_VAL                      _MK_MASK_CONST(0x800)
#define MPEA_CONTEXT_SAVE_MISC_0_RESET_MASK                     _MK_MASK_CONST(0x800)
#define MPEA_CONTEXT_SAVE_MISC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_READ_MASK                      _MK_MASK_CONST(0xfbfffe49)
#define MPEA_CONTEXT_SAVE_MISC_0_WRITE_MASK                     _MK_MASK_CONST(0xfbfffe49)
// MSB of the lower bound (refer to LOWER_BOUND
//  register)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_RANGE                  0:0
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_WOFFSET                        0x0
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_LOWER_BOUND_MSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// MSB of the Upper bound (refer to UPPER_BOUND
//  register)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_SHIFT                  _MK_SHIFT_CONST(3)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_RANGE                  3:3
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_WOFFSET                        0x0
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPPER_BOUND_MSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// MSB of the Remaining bits (refer to
//  REMAINING_BITS register)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_SHIFT                       _MK_SHIFT_CONST(6)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_RANGE                       6:6
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_WOFFSET                     0x0
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_REMAINING_BITS_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Target buffer level flag
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_SHIFT                 _MK_SHIFT_CONST(9)
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_RANGE                 9:9
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_WOFFSET                       0x0
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_TARGET_BUFFER_LEVEL_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Current Frame Pointer.
// For CBR RC, the RC RAM holds two tables one
//  for current frame MAD and one for past frame
//  MAD. This parameter selects which one is
//  current and which one is past.
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_SHIFT                    _MK_SHIFT_CONST(10)
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_RANGE                    10:10
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_WOFFSET                  0x0
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_CURRENT_FRAME_POINTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// This should be set to "1", when
// a new context starts for the first time
// (not being restored, but starting for the first time)
// HW self-clears this bit on the next frame whenever 
// it is set
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_SHIFT                      _MK_SHIFT_CONST(11)
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_RANGE                      11:11
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_WOFFSET                    0x0
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_FIRST_FRAME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The pointer points to the internal array where the
//  frame bit lengths are stored. This is an array of 16.
//  This is used by both CBR and VBR RC.
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_SHIFT                   _MK_SHIFT_CONST(12)
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_FIELD                   (_MK_MASK_CONST(0xf) << MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_RANGE                   15:12
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_WOFFSET                 0x0
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_FRAME_BITS_PTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// UPT filter RAM pointers.
// This parameter specifies internal UPT filter
//  RAM array pointers.
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_SHIFT                    _MK_SHIFT_CONST(16)
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_FIELD                    (_MK_MASK_CONST(0x3ff) << MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_RANGE                    25:16
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_WOFFSET                  0x0
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_UPT_FILT_PTRS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Adjusted Max Qp of the Prev Frame
// This parameter specifies the prev frame's
//  adjusted Max Qp, used by VBR RC.
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_SHIFT                      _MK_SHIFT_CONST(27)
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_FIELD                      (_MK_MASK_CONST(0x1f) << MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_SHIFT)
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_RANGE                      31:27
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_WOFFSET                    0x0
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CONTEXT_SAVE_MISC_0_PREV_MAX_QP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_MAX_PACKET_0  // Maximum Packet Size.
// This register specifies the max packet size.
// In AP15, this register is meaningful in to mpeg4/h263 mode only.
// In H264 mode, HW updating this register with 
// appropriate value is not implemented for AP15.
#define MPEA_MAX_PACKET_0                       _MK_ADDR_CONST(0x130)
#define MPEA_MAX_PACKET_0_SECURE                        0x0
#define MPEA_MAX_PACKET_0_WORD_COUNT                    0x1
#define MPEA_MAX_PACKET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_READ_MASK                     _MK_MASK_CONST(0x3ffff)
#define MPEA_MAX_PACKET_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
// Maximum Packet Size.
//  This parameter returns the size of the
//  biggest packet in 4-byte words.
#define MPEA_MAX_PACKET_0_MAX_PACKET_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_MAX_PACKET_0_MAX_PACKET_FIELD                      (_MK_MASK_CONST(0x3ffff) << MPEA_MAX_PACKET_0_MAX_PACKET_SHIFT)
#define MPEA_MAX_PACKET_0_MAX_PACKET_RANGE                      17:0
#define MPEA_MAX_PACKET_0_MAX_PACKET_WOFFSET                    0x0
#define MPEA_MAX_PACKET_0_MAX_PACKET_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_MAX_PACKET_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_MAX_PACKET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MAX_PACKET_0_MAX_PACKET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_FRAME_CYCLE_COUNT_0  // Frame Cycle Count.
// This register specifies the number of clock
//  cycles to encode the last frame.
// This register may be read for diagnostics or
//  for power management.
#define MPEA_FRAME_CYCLE_COUNT_0                        _MK_ADDR_CONST(0x131)
#define MPEA_FRAME_CYCLE_COUNT_0_SECURE                         0x0
#define MPEA_FRAME_CYCLE_COUNT_0_WORD_COUNT                     0x1
#define MPEA_FRAME_CYCLE_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_CYCLE_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// Frame Cycle Count.
// This parameter specifies the number of clock
//  cycles to encode the last frame.
//  This will return 0 if the last frame is
//  skipped/dropped.
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_FIELD                        (_MK_MASK_CONST(0xffffffff) << MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_SHIFT)
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_RANGE                        31:0
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_WOFFSET                      0x0
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_CYCLE_COUNT_0_FRAME_CYCLE_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_MB_CYCLE_COUNT_0  // Macroblock Cycle Count.
// This register specifies the number of clock
//  cycles from the beginning of frame encoding
//  to the last encoded macroblock.
//  Content of this register is updated every
//  time a macroblock is encoded and is reset
//  at the start of frame encoding. However this
//  update is generated few mb earlier than
//  actual encoding.
// This register may be read for diagnostics or
//  for power management.
#define MPEA_MB_CYCLE_COUNT_0                   _MK_ADDR_CONST(0x132)
#define MPEA_MB_CYCLE_COUNT_0_SECURE                    0x0
#define MPEA_MB_CYCLE_COUNT_0_WORD_COUNT                        0x1
#define MPEA_MB_CYCLE_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MPEA_MB_CYCLE_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
// MB Cycle Count.
// This parameter specifies the number of clock
//  cycles to encode from beginning of current
//  frame to last encoded macroblock in multiple
//  of 256 encoder clocks. The last encoded
//  macroblock count is specified in MB_COUNT
//  parameter.
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_FIELD                      (_MK_MASK_CONST(0x3ffff) << MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_SHIFT)
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_RANGE                      17:0
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_WOFFSET                    0x0
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_CYCLE_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Macroblock Count.
// This parameter specifies the count of the
//  last encoded macroblock in the current
//  frame.
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_SHIFT                    _MK_SHIFT_CONST(18)
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_FIELD                    (_MK_MASK_CONST(0x3fff) << MPEA_MB_CYCLE_COUNT_0_MB_COUNT_SHIFT)
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_RANGE                    31:18
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_WOFFSET                  0x0
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MB_CYCLE_COUNT_0_MB_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_MAD_PIC_1_CBR_0  // MAD PIC value for CBR
// This register may be written when it is safe
//  to write registers to specify the length
//  of frame bitstream when resuming from
//  context switch. 
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will return the size of the
//  last frame encoded bitstream.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_MAD_PIC_1_CBR_0                    _MK_ADDR_CONST(0x133)
#define MPEA_MAD_PIC_1_CBR_0_SECURE                     0x0
#define MPEA_MAD_PIC_1_CBR_0_WORD_COUNT                         0x1
#define MPEA_MAD_PIC_1_CBR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_READ_MASK                  _MK_MASK_CONST(0x1fffff)
#define MPEA_MAD_PIC_1_CBR_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffff)
// MAD PIC 1 used in GetQp
// This parameter returns the mad_pic_1
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_FIELD                        (_MK_MASK_CONST(0x1fffff) << MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_SHIFT)
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_RANGE                        20:0
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_WOFFSET                      0x0
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_MAD_PIC_1_CBR_0_MAD_PIC_1_CBR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MPEA_MX1_CBR_0  // MX1 value for CBR
// This register may be written when it is safe
//  to write registers to specify the length
//  of frame bitstream when resuming from
//  context switch. 
// The value of this register is updated
//  automatically by the encoder hardware
//  so when it is read at the end of a frame
//  encoding, it will return the size of the
//  last frame encoded bitstream.
// This register must be read and saved as part
//  of context save and its state restored when
//  the context is resumed at a later time.
#define MPEA_MX1_CBR_0                  _MK_ADDR_CONST(0x134)
#define MPEA_MX1_CBR_0_SECURE                   0x0
#define MPEA_MX1_CBR_0_WORD_COUNT                       0x1
#define MPEA_MX1_CBR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_READ_MASK                        _MK_MASK_CONST(0x1fffff)
#define MPEA_MX1_CBR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffff)
// MX1 used in GetQp
// This parameter returns the mx1
#define MPEA_MX1_CBR_0_MX1_CBR_SHIFT                    _MK_SHIFT_CONST(0)
#define MPEA_MX1_CBR_0_MX1_CBR_FIELD                    (_MK_MASK_CONST(0x1fffff) << MPEA_MX1_CBR_0_MX1_CBR_SHIFT)
#define MPEA_MX1_CBR_0_MX1_CBR_RANGE                    20:0
#define MPEA_MX1_CBR_0_MX1_CBR_WOFFSET                  0x0
#define MPEA_MX1_CBR_0_MX1_CBR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_MX1_CBR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_MX1_CBR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MX1_CBR_0_MX1_CBR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Offset 0x140

// Reserved address 320 [0x140] 
// Offset 0x160
//
// ME_BYPASS registers.
//

// Register MPEA_FRAME_BIT_LEN_0  // H264 Encoder Frame Bit Length.
// For APxx this register is applicable for
//  both H.264 and MPEG4/H.263 encoding. Some
//  Parameters in this register is applicable
//  only when ME_BYPASS is set to ENABLE.
#define MPEA_FRAME_BIT_LEN_0                    _MK_ADDR_CONST(0x160)
#define MPEA_FRAME_BIT_LEN_0_SECURE                     0x0
#define MPEA_FRAME_BIT_LEN_0_WORD_COUNT                         0x1
#define MPEA_FRAME_BIT_LEN_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_RESET_MASK                         _MK_MASK_CONST(0x81c00000)
#define MPEA_FRAME_BIT_LEN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MPEA_FRAME_BIT_LEN_0_WRITE_MASK                         _MK_MASK_CONST(0x7fffffff)
// Frame Bit Length (bytes).
// This parameter must be written by CPU after
//  encoding a frame only when ME_BYPASS is
//  set to ENABLE. If ME_BYPASS is DISABLE,
//  then this parameter is ignored.
// Can this field be re-written multiple times
//  to change FRAME_SKIP_INFO ??
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_FIELD                        (_MK_MASK_CONST(0x3fffff) << MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_SHIFT)
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_RANGE                        21:0
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_WOFFSET                      0x0
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_BIT_LEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Frame Skip Information.
// This parameter provides ability for software
//  to force frame skipping. This is useful
//  for frame-level rate control when ME_BYPASS
//  is set to ENABLE. However this is effective
//  when ME_BYPASS is set to DISABLE also.
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SHIFT                      _MK_SHIFT_CONST(22)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_FIELD                      (_MK_MASK_CONST(0x7) << MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SHIFT)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_RANGE                      24:22
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_WOFFSET                    0x0
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_NO_SKIP                    _MK_ENUM_CONST(0)    // // Don't skip next frame.
// This takes precedence over other settings
//  when written.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP1                      _MK_ENUM_CONST(1)    // // Skip next 1 frame, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP2                      _MK_ENUM_CONST(2)    // // Skip next 2 frames, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP3                      _MK_ENUM_CONST(3)    // // Skip next 3 frames, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP4                      _MK_ENUM_CONST(4)    // // Skip next 4 frames, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP5                      _MK_ENUM_CONST(5)    // // Skip next 5 frames, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP6                      _MK_ENUM_CONST(6)    // // Skip next 6 frames, and then hardware will
//  reset this field to 000.

#define MPEA_FRAME_BIT_LEN_0_FRAME_SKIP_INFO_SKIP_FRAME                 _MK_ENUM_CONST(7)    // // Skip frames continously until software
//  reset this field to 000. In this mode,
//  hardware will not automatically clear
//  this field. Software must keep track of
//  time or virtual buffer fullness to skip
//  the appropriate number of frames.
// This takes precedence over other settings
//  when written. So it is always possible to
//  force the clearing of the frame skip
//  condition by setting this field to NO_SKIP,
//  and it is possible to force frame skipping
//  by setting this field to SKIP_FRAME.


// Last frame Qp.
// This parameter must be written by CPU after
//  encoding a frame only when ME_BYPASS is
//  set to ENABLE. If ME_BYPASS is DISABLE,
//  then this parameter is ignored.
// When ME_BYPASS=ENABLE, this parameter is
//  written by software to pass the last frame
//  average Qp which is used for motion cost
//  calculation of next frame.
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_SHIFT                        _MK_SHIFT_CONST(25)
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_FIELD                        (_MK_MASK_CONST(0x3f) << MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_SHIFT)
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_RANGE                        30:25
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_WOFFSET                      0x0
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_LAST_FRAME_QP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Frame Encode Done status.
// This bit is set when FRAME_BIT_LEN is
//  written after encoding a frame in mode.
// This bit is cleared by HW after reading?
// Is Raise/Wait needed instead?
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_SHIFT                       _MK_SHIFT_CONST(31)
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_SHIFT)
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_RANGE                       31:31
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_WOFFSET                     0x0
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_FRAME_BIT_LEN_0_FRAME_ENC_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// New registers to control encoded bitstream manager (EBM) for APxx products.
// Offset 0x180
// The following defines EBM registers which controls the process of writing final encoded
// bitstream to the encoded bitstream (EB) buffers.
//
// Up to 16 EB buffers can be allocated (EB00 to EB15) by software and they must be
// allocated sequentially from EB00 to EBxx where xx is the last buffer index (xx = 3 to 15).
// Each EB buffer is defined with unique start address for each buffer and a common buffer
// size for all EB buffers.
// Total size of the EB buffers must be able to store two consecutive largest encoded frames
// which is approximately 45x average bits/frame. For 30fps encoding, this is equivalent to
// about 1.5 second of target bitrate.
// The number of buffers allocated depends on how fast the host can consume these buffers.
// Interrupt is used to notify host of availability of EB buffer or encoded frame to be
// processed, so the interrupt latency must also be taken into account in determining how
// fast the host can consume the EB buffers.
// It is recommended that 8 buffers be used typically. In a "fast" system, the number of EB
// buffers can be reduced but should not be less than 4 buffers. In a "slow" system, the number
// of EB buffers can be increased up to 16 buffers.
//
// S/W activates EB buffers and H/W de-activates the EB buffers as buffers are written/filled.
// S/W processes encoded bitstreams in frame basis or buffer basis and keep track of EB
// buffers that have been processed. S/W then reactivate processed EB buffers or activate
// new EB buffers before H/W consumes all the EB buffers.  Note that H/W will not consume
// a previously deactivated EB buffer without S/W reactivation of this buffer.
//
// H/W can issue interrupt to host either when a frame is completely written to memory or
// when a buffer is completely written to memory. Note that encoded frames are written
// back to back into the EB buffers therefore a frame may start and end in the middle of
// EB buffer.
//
// It is possible to dynamically change the number of EBM buffers. Note that EBM buffers must
// still be allocated/activated sequentially. To reduce the number of EBM buffers, software
// can simply not activate the last EBM buffers after they have been deactivated by EBM.
// To increase the number of EBM buffers, software must activate new buffers instead of
// wrapping around to buffer 0. This MUST be done while buffer 0 is inactive or while EBM is
// filling buffer 0 to prevent unexpected buffer wraparound just prior to new buffers being
// allocated and therefore causing non-sequential discontinuity in the active buffers.
//

// Register MPEA_EB00_START_ADDRESS_0  // Encoded bitstream buffer 00 start address.
#define MPEA_EB00_START_ADDRESS_0                       _MK_ADDR_CONST(0x180)
#define MPEA_EB00_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB00_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB00_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB00_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB00 start address aligned to 16-byte
//  boundary.
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_SHIFT)
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_RANGE                      31:4
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB00_START_ADDRESS_0_EB00_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB01_START_ADDRESS_0  // Encoded bitstream buffer 01 start address.
#define MPEA_EB01_START_ADDRESS_0                       _MK_ADDR_CONST(0x181)
#define MPEA_EB01_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB01_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB01_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB01_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB01 start address aligned to 16-byte
//  boundary.
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_SHIFT)
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_RANGE                      31:4
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB01_START_ADDRESS_0_EB01_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB02_START_ADDRESS_0  // Encoded bitstream buffer 02 start address.
#define MPEA_EB02_START_ADDRESS_0                       _MK_ADDR_CONST(0x182)
#define MPEA_EB02_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB02_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB02_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB02_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB02 start address aligned to 16-byte
//  boundary.
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_SHIFT)
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_RANGE                      31:4
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB02_START_ADDRESS_0_EB02_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB03_START_ADDRESS_0  // Encoded bitstream buffer 03 start address.
#define MPEA_EB03_START_ADDRESS_0                       _MK_ADDR_CONST(0x183)
#define MPEA_EB03_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB03_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB03_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB03_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB03 start address aligned to 16-byte
//  boundary.
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_SHIFT)
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_RANGE                      31:4
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB03_START_ADDRESS_0_EB03_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB04_START_ADDRESS_0  // Encoded bitstream buffer 04 start address.
#define MPEA_EB04_START_ADDRESS_0                       _MK_ADDR_CONST(0x184)
#define MPEA_EB04_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB04_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB04_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB04_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB04 start address aligned to 16-byte
//  boundary.
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_SHIFT)
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_RANGE                      31:4
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB04_START_ADDRESS_0_EB04_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB05_START_ADDRESS_0  // Encoded bitstream buffer 05 start address.
#define MPEA_EB05_START_ADDRESS_0                       _MK_ADDR_CONST(0x185)
#define MPEA_EB05_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB05_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB05_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB05_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB05 start address aligned to 16-byte
//  boundary.
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_SHIFT)
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_RANGE                      31:4
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB05_START_ADDRESS_0_EB05_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB06_START_ADDRESS_0  // Encoded bitstream buffer 06 start address.
#define MPEA_EB06_START_ADDRESS_0                       _MK_ADDR_CONST(0x186)
#define MPEA_EB06_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB06_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB06_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB06_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB06 start address aligned to 16-byte
//  boundary.
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_SHIFT)
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_RANGE                      31:4
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB06_START_ADDRESS_0_EB06_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB07_START_ADDRESS_0  // Encoded bitstream buffer 07 start address.
#define MPEA_EB07_START_ADDRESS_0                       _MK_ADDR_CONST(0x187)
#define MPEA_EB07_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB07_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB07_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB07_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB07 start address aligned to 16-byte
//  boundary.
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_SHIFT)
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_RANGE                      31:4
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB07_START_ADDRESS_0_EB07_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB08_START_ADDRESS_0  // Encoded bitstream buffer 08 start address.
#define MPEA_EB08_START_ADDRESS_0                       _MK_ADDR_CONST(0x188)
#define MPEA_EB08_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB08_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB08_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB08_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB08 start address aligned to 16-byte
//  boundary.
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_SHIFT)
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_RANGE                      31:4
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB08_START_ADDRESS_0_EB08_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB09_START_ADDRESS_0  // Encoded bitstream buffer 09 start address.
#define MPEA_EB09_START_ADDRESS_0                       _MK_ADDR_CONST(0x189)
#define MPEA_EB09_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB09_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB09_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB09_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB09 start address aligned to 16-byte
//  boundary.
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_SHIFT)
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_RANGE                      31:4
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB09_START_ADDRESS_0_EB09_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB10_START_ADDRESS_0  // Encoded bitstream buffer 10 start address.
#define MPEA_EB10_START_ADDRESS_0                       _MK_ADDR_CONST(0x18a)
#define MPEA_EB10_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB10_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB10_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB10_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB10 start address aligned to 16-byte
//  boundary.
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_SHIFT)
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_RANGE                      31:4
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB10_START_ADDRESS_0_EB10_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB11_START_ADDRESS_0  // Encoded bitstream buffer 11 start address.
#define MPEA_EB11_START_ADDRESS_0                       _MK_ADDR_CONST(0x18b)
#define MPEA_EB11_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB11_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB11_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB11_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB11 start address aligned to 16-byte
//  boundary.
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_SHIFT)
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_RANGE                      31:4
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB11_START_ADDRESS_0_EB11_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB12_START_ADDRESS_0  // Encoded bitstream buffer 12 start address.
#define MPEA_EB12_START_ADDRESS_0                       _MK_ADDR_CONST(0x18c)
#define MPEA_EB12_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB12_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB12_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB12_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB12 start address aligned to 16-byte
//  boundary.
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_SHIFT)
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_RANGE                      31:4
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB12_START_ADDRESS_0_EB12_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB13_START_ADDRESS_0  // Encoded bitstream buffer 13 start address.
#define MPEA_EB13_START_ADDRESS_0                       _MK_ADDR_CONST(0x18d)
#define MPEA_EB13_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB13_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB13_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB13_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB13 start address aligned to 16-byte
//  boundary.
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_SHIFT)
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_RANGE                      31:4
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB13_START_ADDRESS_0_EB13_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB14_START_ADDRESS_0  // Encoded bitstream buffer 14 start address.
#define MPEA_EB14_START_ADDRESS_0                       _MK_ADDR_CONST(0x18e)
#define MPEA_EB14_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB14_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB14_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB14_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB14 start address aligned to 16-byte
//  boundary.
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_SHIFT)
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_RANGE                      31:4
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB14_START_ADDRESS_0_EB14_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_EB15_START_ADDRESS_0  // Encoded bitstream buffer 15 start address.
#define MPEA_EB15_START_ADDRESS_0                       _MK_ADDR_CONST(0x18f)
#define MPEA_EB15_START_ADDRESS_0_SECURE                        0x0
#define MPEA_EB15_START_ADDRESS_0_WORD_COUNT                    0x1
#define MPEA_EB15_START_ADDRESS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_READ_MASK                     _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB15_START_ADDRESS_0_WRITE_MASK                    _MK_MASK_CONST(0xfffffff0)
// EB15 start address aligned to 16-byte
//  boundary.
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_FIELD                      (_MK_MASK_CONST(0xfffffff) << MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_SHIFT)
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_RANGE                      31:4
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_WOFFSET                    0x0
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_EB15_START_ADDRESS_0_EB15_START_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Align rest of EBM regs to next 32-reg boundary to reserve 16 regs for future expansion
// if more encoded bitstream buffers are needed.
// Offset 0x1A0

// Register MPEA_EB_SIZE_0  // Encoded bitstream buffer size.
#define MPEA_EB_SIZE_0                  _MK_ADDR_CONST(0x1a0)
#define MPEA_EB_SIZE_0_SECURE                   0x0
#define MPEA_EB_SIZE_0_WORD_COUNT                       0x1
#define MPEA_EB_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MPEA_EB_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
// Buffer size for all EB buffers.
// This is in multiple of 16-byte words.
#define MPEA_EB_SIZE_0_EB_SIZE_SHIFT                    _MK_SHIFT_CONST(4)
#define MPEA_EB_SIZE_0_EB_SIZE_FIELD                    (_MK_MASK_CONST(0xfffffff) << MPEA_EB_SIZE_0_EB_SIZE_SHIFT)
#define MPEA_EB_SIZE_0_EB_SIZE_RANGE                    31:4
#define MPEA_EB_SIZE_0_EB_SIZE_WOFFSET                  0x0
#define MPEA_EB_SIZE_0_EB_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_EB_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_EB_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_EB_SIZE_0_EB_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MPEA_EB_ACTIVATE_0  // Encoded bitstream buffer activate.
// Bits in this register is set-only by S/W
//  and will be reset by H/W or by setting
//  EBM_INIT.
// Writing a "1" to bit xx in this register
//  will activate the corresponding encoded
//  bitstream buffer (EBxx) and set the bit.
//  Bits which are set in this registers
//  will be deactivated by the EBM logic when
//  the corresponding encoded bitstream buffer
//  has been fully written/filled by EBM logic.
//  Once EBM logic deactivates an encoded
//  bitstream buffer and reset the coresponding
//  bit in this register, EBM logic will not
//  re-use or write new data to this EB buffer
//  unless S/W reactivates the EB buffer by
//  writing a "1" to the corresponding bit in
//  this register.
// Writing a "0" to bit xx in this register
//  will have no effect at all.
// This register can be read to find out the
//  status of all active encoded bitstream
//  (EB) buffers.
#define MPEA_EB_ACTIVATE_0                      _MK_ADDR_CONST(0x1a1)
#define MPEA_EB_ACTIVATE_0_SECURE                       0x0
#define MPEA_EB_ACTIVATE_0_WORD_COUNT                   0x1
#define MPEA_EB_ACTIVATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define MPEA_EB_ACTIVATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define MPEA_EB_ACTIVATE_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
// Encoded bitstream buffer 00 (EB00) activate.
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_RANGE                  0:0
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB00_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB00.


// Encoded bitstream buffer 01 (EB01) activate.
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(1)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_RANGE                  1:1
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB01_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB01.


// Encoded bitstream buffer 02 (EB02) activate.
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(2)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_RANGE                  2:2
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB02_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB02.


// Encoded bitstream buffer 03 (EB03) activate.
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(3)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_RANGE                  3:3
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB03_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB03.


// Encoded bitstream buffer 04 (EB04) activate.
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(4)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_RANGE                  4:4
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB04_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB04.


// Encoded bitstream buffer 05 (EB05) activate.
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(5)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_RANGE                  5:5
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB05_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB05.


// Encoded bitstream buffer 06 (EB06) activate.
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(6)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_RANGE                  6:6
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB06_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB06.


// Encoded bitstream buffer 07 (EB07) activate.
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(7)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_RANGE                  7:7
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB07_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB07.


// Encoded bitstream buffer 08 (EB08) activate.
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(8)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_RANGE                  8:8
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB08_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB08.


// Encoded bitstream buffer 09 (EB09) activate.
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(9)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_RANGE                  9:9
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB09_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB09.


// Encoded bitstream buffer 10 (EB10) activate.
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(10)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_RANGE                  10:10
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB10_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB10.


// Encoded bitstream buffer 11 (EB11) activate.
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(11)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_RANGE                  11:11
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB11_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB11.


// Encoded bitstream buffer 12 (EB12) activate.
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(12)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_RANGE                  12:12
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB12_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB12.


// Encoded bitstream buffer 13 (EB13) activate.
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(13)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_RANGE                  13:13
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB13_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB13.


// Encoded bitstream buffer 14 (EB14) activate.
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(14)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_RANGE                  14:14
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB14_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB14.


// Encoded bitstream buffer 15 (EB15) activate.
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_SHIFT                  _MK_SHIFT_CONST(15)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_SHIFT)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_RANGE                  15:15
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_WOFFSET                        0x0
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_NOP                    _MK_ENUM_CONST(0)    // // No operation.

#define MPEA_EB_ACTIVATE_0_EB15_ACTIVATE_ACTIVATE                       _MK_ENUM_CONST(1)    // // Activate EB15.


// Reserve 2 registers for future expansion.

// Reserved address 418 [0x1a2] 

// Register MPEA_EBM_CONTROL_0  // Encoded Bitstream Manager (EBM) control.
#define MPEA_EBM_CONTROL_0                      _MK_ADDR_CONST(0x1a4)
#define MPEA_EBM_CONTROL_0_SECURE                       0x0
#define MPEA_EBM_CONTROL_0_WORD_COUNT                   0x1
#define MPEA_EBM_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_EBM_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_EBM_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
// EBM Initialization.
// This bit can be used to do software reset
// of EBM logic. Note that EBM is also reset
// when MPE hardware reset is active.
#define MPEA_EBM_CONTROL_0_EBM_INIT_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_EBM_CONTROL_0_EBM_INIT_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_EBM_CONTROL_0_EBM_INIT_SHIFT)
#define MPEA_EBM_CONTROL_0_EBM_INIT_RANGE                       0:0
#define MPEA_EBM_CONTROL_0_EBM_INIT_WOFFSET                     0x0
#define MPEA_EBM_CONTROL_0_EBM_INIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_EBM_INIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_EBM_CONTROL_0_EBM_INIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_EBM_INIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_EBM_CONTROL_0_EBM_INIT_EBM_ACTIVE                  _MK_ENUM_CONST(0)    // // EBM is active (enabled).

#define MPEA_EBM_CONTROL_0_EBM_INIT_EBM_RESET                   _MK_ENUM_CONST(1)    // // EBM is reset (disabled).
// This will reset all bits in EB_ACTIVATE
// register (deactivate all EBxx buffers),
// reset all fields in LAST_EB_BUFFER_STATUS
// register to 31 and finally reset 
// LAST_EB_FRAME_BUFFER field of 
// LAST_EB_FRAME_STATUS register to 31 as well.



// Register MPEA_LAST_EB_BUFFER_STATUS_0  // Last EB buffer status.
// This register is read-only.
#define MPEA_LAST_EB_BUFFER_STATUS_0                    _MK_ADDR_CONST(0x1a5)
#define MPEA_LAST_EB_BUFFER_STATUS_0_SECURE                     0x0
#define MPEA_LAST_EB_BUFFER_STATUS_0_WORD_COUNT                         0x1
#define MPEA_LAST_EB_BUFFER_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x1f1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x1f1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_BUFFER_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_BUFFER_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x1f1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
// Last EB buffer status.
// This field can be read by software to
//  indicate the last EB buffer index written
//  or filled by EBM logic.
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_FIELD                        (_MK_MASK_CONST(0x1f) << MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_SHIFT)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_RANGE                        4:0
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_WOFFSET                      0x0
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_DEFAULT                      _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Last EB buffer wraparound status.
// This field can be read by software to
//  indicate the last EB buffer index where
//  EBM wraparound while writing by EB buffers.
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_SHIFT                  _MK_SHIFT_CONST(8)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_FIELD                  (_MK_MASK_CONST(0x1f) << MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_SHIFT)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_RANGE                  12:8
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_WOFFSET                        0x0
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_DEFAULT                        _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_BUFFER_STATUS_0_LAST_EB_BUFFER_WRAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MPEA_LAST_EB_FRAME_STATUS_0  // Last EB frame status.
// This register is read-only.
#define MPEA_LAST_EB_FRAME_STATUS_0                     _MK_ADDR_CONST(0x1a6)
#define MPEA_LAST_EB_FRAME_STATUS_0_SECURE                      0x0
#define MPEA_LAST_EB_FRAME_STATUS_0_WORD_COUNT                  0x1
#define MPEA_LAST_EB_FRAME_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x1f000000)
#define MPEA_LAST_EB_FRAME_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1f000000)
#define MPEA_LAST_EB_FRAME_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1f00ffff)
#define MPEA_LAST_EB_FRAME_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Last EB frame status.
// This field can be read by software to
//  indicate the last EB frame count written
//  or filled by EBM logic.
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_FIELD                  (_MK_MASK_CONST(0xffff) << MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_SHIFT)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_RANGE                  15:0
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_WOFFSET                        0x0
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Last EB buffer of the last EB frame.
// This field can be read by software to
//  indicate the last EB buffer index where
//  the corresponding last EB Frame is written.
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_SHIFT                  _MK_SHIFT_CONST(24)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_FIELD                  (_MK_MASK_CONST(0x1f) << MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_SHIFT)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_RANGE                  28:24
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_WOFFSET                        0x0
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_DEFAULT                        _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_LAST_EB_FRAME_STATUS_0_LAST_EB_FRAME_BUFFER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Offset 0x200;
// CYA Registers.

// Register MPEA_INTERNAL_BIAS_MULTIPLIER_0  // Internal Bias Cost Multiplier
// Content of this register should not be
//  changed (always at its reset value).
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0                 _MK_ADDR_CONST(0x200)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SECURE                  0x0
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_WORD_COUNT                      0x1
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_RESET_VAL                       _MK_MASK_CONST(0x801018)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_RESET_MASK                      _MK_MASK_CONST(0x1f07cff)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_READ_MASK                       _MK_MASK_CONST(0x1f07cff)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_WRITE_MASK                      _MK_MASK_CONST(0x1f07cff)
// Bias multiplier for I4x4.
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_SHIFT                      _MK_SHIFT_CONST(0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_FIELD                      (_MK_MASK_CONST(0xff) << MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_SHIFT)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_RANGE                      7:0
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_WOFFSET                    0x0
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_DEFAULT                    _MK_MASK_CONST(0x18)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_I4x4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Bias multiplier for most probable I4x4.
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_SHIFT                     _MK_SHIFT_CONST(10)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_FIELD                     (_MK_MASK_CONST(0x1f) << MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_SHIFT)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_RANGE                     14:10
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_WOFFSET                   0x0
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_DEFAULT                   _MK_MASK_CONST(0x4)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_MOST_PROBABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Bias multiplier for skip.
// Recommended value is 0.
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_SHIFT                      _MK_SHIFT_CONST(20)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_FIELD                      (_MK_MASK_CONST(0x1f) << MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_SHIFT)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_RANGE                      24:20
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_WOFFSET                    0x0
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_DEFAULT                    _MK_MASK_CONST(0x8)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_INTERNAL_BIAS_MULTIPLIER_0_SKIP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MPEA_CLK_OVERRIDE_A_0  // Internal 2nd level clock override
#define MPEA_CLK_OVERRIDE_A_0                   _MK_ADDR_CONST(0x201)
#define MPEA_CLK_OVERRIDE_A_0_SECURE                    0x0
#define MPEA_CLK_OVERRIDE_A_0_WORD_COUNT                        0x1
#define MPEA_CLK_OVERRIDE_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_RESET_MASK                        _MK_MASK_CONST(0xffffff)
#define MPEA_CLK_OVERRIDE_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_READ_MASK                         _MK_MASK_CONST(0xffffff)
#define MPEA_CLK_OVERRIDE_A_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_RANGE                       0:0
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_WOFFSET                     0x0
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_OFF                 _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_mperc_clk_ovr_ON                  _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_SHIFT                     _MK_SHIFT_CONST(1)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_RANGE                     1:1
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_mpercsr_clk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_SHIFT                   _MK_SHIFT_CONST(2)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_FIELD                   (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_RANGE                   2:2
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_WOFFSET                 0x0
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_OFF                     _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_memrd_arb_clk_ovr_ON                      _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_SHIFT                    _MK_SHIFT_CONST(3)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_FIELD                    (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_RANGE                    3:3
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_WOFFSET                  0x0
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_OFF                      _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_intraref_clk_ovr_ON                       _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_SHIFT                      _MK_SHIFT_CONST(4)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_RANGE                      4:4
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_WOFFSET                    0x0
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_OFF                        _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_ccache_clk_ovr_ON                 _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_SHIFT                     _MK_SHIFT_CONST(5)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_RANGE                     5:5
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_fclk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_SHIFT                     _MK_SHIFT_CONST(6)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_RANGE                     6:6
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_wclk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_SHIFT                     _MK_SHIFT_CONST(7)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_RANGE                     7:7
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_rclk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_SHIFT                 _MK_SHIFT_CONST(8)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_RANGE                 8:8
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_ram0_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_SHIFT                 _MK_SHIFT_CONST(9)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_RANGE                 9:9
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_ram1_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_SHIFT                 _MK_SHIFT_CONST(10)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_RANGE                 10:10
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_ram2_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_SHIFT                 _MK_SHIFT_CONST(11)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_RANGE                 11:11
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_ram3_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_SHIFT                 _MK_SHIFT_CONST(12)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_RANGE                 12:12
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_ram4_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_SHIFT                 _MK_SHIFT_CONST(13)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_RANGE                 13:13
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_predbuf_ram_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_SHIFT                     _MK_SHIFT_CONST(14)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_RANGE                     14:14
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_predbuf_clk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_SHIFT                 _MK_SHIFT_CONST(15)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_RANGE                 15:15
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_msc_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_SHIFT                  _MK_SHIFT_CONST(16)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_FIELD                  (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_RANGE                  16:16
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_WOFFSET                        0x0
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_OFF                    _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_ib_clk_ovr_ON                     _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_SHIFT                        _MK_SHIFT_CONST(17)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_RANGE                        17:17
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_WOFFSET                      0x0
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_OFF                  _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_pmem_clk_ovr_ON                   _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_SHIFT                     _MK_SHIFT_CONST(18)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_FIELD                     (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_RANGE                     18:18
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_WOFFSET                   0x0
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_OFF                       _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_fphpgen_clk_ovr_ON                        _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_SHIFT                        _MK_SHIFT_CONST(19)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_RANGE                        19:19
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_WOFFSET                      0x0
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_OFF                  _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_satd_clk_ovr_ON                   _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_SHIFT                      _MK_SHIFT_CONST(20)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_RANGE                      20:20
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_WOFFSET                    0x0
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_OFF                        _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_rcache_predbuf_clk_ovr_ON                 _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_SHIFT                        _MK_SHIFT_CONST(21)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_FIELD                        (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_RANGE                        21:21
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_WOFFSET                      0x0
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_OFF                  _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_regs_clk_ovr_ON                   _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_SHIFT                       _MK_SHIFT_CONST(22)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_FIELD                       (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_RANGE                       22:22
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_WOFFSET                     0x0
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_OFF                 _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_fract_clk_ovr_ON                  _MK_ENUM_CONST(1)    // // Override clock


#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_SHIFT                 _MK_SHIFT_CONST(23)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_SHIFT)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_RANGE                 23:23
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_WOFFSET                       0x0
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_OFF                   _MK_ENUM_CONST(0)    // // Do not override clock

#define MPEA_CLK_OVERRIDE_A_0_act_clk_ovr_ON                    _MK_ENUM_CONST(1)    // // Override clock


// Offset 0x300

// Reserved address 768 [0x300] 
// Offset 0x380

// Reserved address 896 [0x380] 
// Offset 0x3C0;
// Memory Client Interface Fifo Control Register.
// The registers below allow to optimize the synchronization timing in
// the memory client asynchronous fifos. When they can be used depend on
// the client and memory controller clock ratio.
// Additionally, the RDMC_RDFAST/RDCL_RDFAST fields can increase power
// consumption if the asynchronous fifo is implemented as a real ram.
// There is no power impact on latch-based fifos. Flipflop-based fifos
// do not use these fields.
// See recommended settings below.
//
// !! IMPORTANT !!
// The register fields can only be changed when the memory client async
// fifos are empty.
//
// The register field ending with WRCL_MCLE2X (if any) can be set to improve
// async fifo synchronization on the write side by one client clock cycle if
// the memory controller clock frequency is less or equal to twice the client
// clock frequency:
//
//      mcclk_freq <= 2 * clientclk_freq
//
// The register field ending with WRMC_CLLE2X (if any) can be set to improve
// async fifo synchronization on the write side by one memory controller clock
// cycle if the client clock frequency is less or equal to twice the memory
// controller clock frequency:
//
//      clientclk_freq <= 2 * mcclk_freq
//
// The register field ending with RDMC_RDFAST (if any) can be set to improve async
// fifo synchronization on the read side by one memory controller clock cycle.
//
// !! WARNING !!
// RDMC_RDFAST can be used along with WRCL_MCLE2X only when:
//
//       mcclk_freq <= clientclk_freq
//
// The register field ending with RDCL_RDFAST (if any) can be set to improve async
// fifo synchronization on the read side by one client clock cycle.
//
// !! WARNING !!
// RDCL_RDFAST can be used along with WRMC_CLLE2X only when:
//
//       clientclk_freq <= mcclk_freq
//
// RECOMMENDED SETTINGS
// # Client writing to fifo, memory controller reading from fifo
// - mcclk_freq <= clientclk_freq
//     You can enable both RDMC_RDFAST and WRCL_CLLE2X. If one of the fifos is
//     a real ram and power is a concern, you should avoid enabling RDMC_RDFAST.
// - clientclk_freq < mcclk_freq <= 2 * clientclk_freq
//     You can enable RDMC_RDFAST or WRCL_MCLE2X, but because the client clock
//     is slower, you should enable only WRCL_MCLE2X.
// - 2 * clientclk_freq < mcclk_freq
//     You can only enable RDMC_RDFAST. If one of the fifos is a real ram and
//     power is a concern, you should avoid enabling RDMC_RDFAST.
//
// # Memory controller writing to fifo, client reading from fifo
// - clientclk_freq <= mcclk_freq
//     You can enable both RDCL_RDFAST and WRMC_CLLE2X. If one of the fifos is
//     a real ram and power is a concern, you should avoid enabling RDCL_RDFAST.
// - mcclk_freq < clientclk_freq <= 2 * mcclk_freq
//     You can enable RDCL_RDFAST or WRMC_CLLE2X, but because the memory controller
//     clock is slower, you should enable only WRMC_CLLE2X.
// - 2 * mcclk_freq < clientclk_freq
//     You can only enable RDCL_RDFAST. If one of the fifos is a real ram and
//     power is a concern, you should avoid enabling RDCL_RDFAST.
//

// Register MPEA_MPEA_MCCIF_FIFOCTRL_0  
#define MPEA_MPEA_MCCIF_FIFOCTRL_0                      _MK_ADDR_CONST(0x3c0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_SECURE                       0x0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_WORD_COUNT                   0x1
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_SHIFT)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_RANGE                 0:0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_WOFFSET                       0x0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRCL_MCLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_SHIFT                 _MK_SHIFT_CONST(1)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_SHIFT)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_RANGE                 1:1
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_WOFFSET                       0x0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDMC_RDFAST_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_SHIFT)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_RANGE                 2:2
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_WOFFSET                       0x0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_WRMC_CLLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_SHIFT                 _MK_SHIFT_CONST(3)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_SHIFT)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_RANGE                 3:3
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_WOFFSET                       0x0
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEA_MCCIF_FIFOCTRL_0_MPEA_MCCIF_RDCL_RDFAST_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 961 [0x3c1] 

// Reserved address 962 [0x3c2] 

// Reserved address 963 [0x3c3] 

// Register MPEA_MPEB_MCCIF_FIFOCTRL_0  
#define MPEA_MPEB_MCCIF_FIFOCTRL_0                      _MK_ADDR_CONST(0x3c4)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_SECURE                       0x0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_WORD_COUNT                   0x1
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_SHIFT)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_RANGE                 0:0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_WOFFSET                       0x0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRCL_MCLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_SHIFT                 _MK_SHIFT_CONST(1)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_SHIFT)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_RANGE                 1:1
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_WOFFSET                       0x0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDMC_RDFAST_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_SHIFT)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_RANGE                 2:2
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_WOFFSET                       0x0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_WRMC_CLLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_SHIFT                 _MK_SHIFT_CONST(3)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_SHIFT)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_RANGE                 3:3
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_WOFFSET                       0x0
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEB_MCCIF_FIFOCTRL_0_MPEB_MCCIF_RDCL_RDFAST_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 965 [0x3c5] 

// Reserved address 966 [0x3c6] 

// Reserved address 967 [0x3c7] 

// Register MPEA_MPEC_MCCIF_FIFOCTRL_0  
#define MPEA_MPEC_MCCIF_FIFOCTRL_0                      _MK_ADDR_CONST(0x3c8)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_SECURE                       0x0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_WORD_COUNT                   0x1
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_SHIFT)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_RANGE                 0:0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_WOFFSET                       0x0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRCL_MCLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_SHIFT                 _MK_SHIFT_CONST(1)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_SHIFT)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_RANGE                 1:1
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_WOFFSET                       0x0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDMC_RDFAST_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_SHIFT                 _MK_SHIFT_CONST(2)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_SHIFT)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_RANGE                 2:2
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_WOFFSET                       0x0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_INIT_ENUM                     DISABLE
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_WRMC_CLLE2X_ENABLE                        _MK_ENUM_CONST(1)

#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_SHIFT                 _MK_SHIFT_CONST(3)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_FIELD                 (_MK_MASK_CONST(0x1) << MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_SHIFT)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_RANGE                 3:3
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_WOFFSET                       0x0
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_INIT_ENUM                     DISABLE
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_DISABLE                       _MK_ENUM_CONST(0)
#define MPEA_MPEC_MCCIF_FIFOCTRL_0_MPEC_MCCIF_RDCL_RDFAST_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 969 [0x3c9] 

// Reserved address 970 [0x3ca] 

// Reserved address 971 [0x3cb] 

// Reserved address 972 [0x3cc] 

// Reserved address 973 [0x3cd] 

// Reserved address 974 [0x3ce] 

// Reserved address 975 [0x3cf] 
// Write Coalescing Time-Out Register
// This register exists only for write clients. Reset value defaults to 
// to 50 for most clients, but may be different for certain clients.
// Write coalescing happens inside the memory client.
// Coalescing means two (NV_MC_MW/2)-bit requests are grouped together in one NV_MC_MW-bit request.
// The register value indicates how many cycles a first write request is going to wait
// for a subsequent one for possible coalescing. The coalescing can only happen
// if the request addresses are compatible. A value of zero means that coalescing is off
// and requests are sent right away to the memory controller.
// Write coalescing can have a very significant impact performance when accessing the internal memory,
// because its memory word is NV_MC_WM-bit wide. Grouping two half-word accesses is
// much more efficient, because the two accesses would actually have taken three cycles,
// due to a stall when accessing the same memory bank. It also reduces the number of
// accessing (one instead of two), freeing up internal memory bandwidth for other accesses.
// The impact on external memory accesses is not as significant as the burst access is for
// NV_MC_MW/2 bits. But a coalesced write guarantees two consecutive same page accesses
// which is good for external memory bandwidth utilization.
// The write coalescing time-out should be programmed depending on the client behavior.
// The first write is obviously delayed by an amount of client cycles equal to the time-out value.
// Note that writes tagged by the client (i.e. the client expects a write response, usually
// for coherency), and the last write of a block transfer are not delayed.
// They only have a one-cycle opportunity to get coalesced.
//

// Register MPEA_TIMEOUT_WCOAL_MPEB_0  
#define MPEA_TIMEOUT_WCOAL_MPEB_0                       _MK_ADDR_CONST(0x3d0)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_SECURE                        0x0
#define MPEA_TIMEOUT_WCOAL_MPEB_0_WORD_COUNT                    0x1
#define MPEA_TIMEOUT_WCOAL_MPEB_0_RESET_VAL                     _MK_MASK_CONST(0x32)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_SHIFT                   _MK_SHIFT_CONST(0)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_FIELD                   (_MK_MASK_CONST(0xff) << MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_SHIFT)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_RANGE                   7:0
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_WOFFSET                 0x0
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_DEFAULT                 _MK_MASK_CONST(0x32)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEB_0_MPEUNIFBW_WCOAL_TMVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 977 [0x3d1] 

// Reserved address 978 [0x3d2] 

// Reserved address 979 [0x3d3] 
// Write Coalescing Time-Out Register
// This register exists only for write clients. Reset value defaults to 
// to 50 for most clients, but may be different for certain clients.
// Write coalescing happens inside the memory client.
// Coalescing means two (NV_MC_MW/2)-bit requests are grouped together in one NV_MC_MW-bit request.
// The register value indicates how many cycles a first write request is going to wait
// for a subsequent one for possible coalescing. The coalescing can only happen
// if the request addresses are compatible. A value of zero means that coalescing is off
// and requests are sent right away to the memory controller.
// Write coalescing can have a very significant impact performance when accessing the internal memory,
// because its memory word is NV_MC_WM-bit wide. Grouping two half-word accesses is
// much more efficient, because the two accesses would actually have taken three cycles,
// due to a stall when accessing the same memory bank. It also reduces the number of
// accessing (one instead of two), freeing up internal memory bandwidth for other accesses.
// The impact on external memory accesses is not as significant as the burst access is for
// NV_MC_MW/2 bits. But a coalesced write guarantees two consecutive same page accesses
// which is good for external memory bandwidth utilization.
// The write coalescing time-out should be programmed depending on the client behavior.
// The first write is obviously delayed by an amount of client cycles equal to the time-out value.
// Note that writes tagged by the client (i.e. the client expects a write response, usually
// for coherency), and the last write of a block transfer are not delayed.
// They only have a one-cycle opportunity to get coalesced.
//

// Register MPEA_TIMEOUT_WCOAL_MPEC_0  
#define MPEA_TIMEOUT_WCOAL_MPEC_0                       _MK_ADDR_CONST(0x3d4)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_SECURE                        0x0
#define MPEA_TIMEOUT_WCOAL_MPEC_0_WORD_COUNT                    0x1
#define MPEA_TIMEOUT_WCOAL_MPEC_0_RESET_VAL                     _MK_MASK_CONST(0x32)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_SHIFT                     _MK_SHIFT_CONST(0)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_FIELD                     (_MK_MASK_CONST(0xff) << MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_SHIFT)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_RANGE                     7:0
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_WOFFSET                   0x0
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_DEFAULT                   _MK_MASK_CONST(0x32)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_TIMEOUT_WCOAL_MPEC_0_MPECSWR_WCOAL_TMVAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 981 [0x3d5] 

// Reserved address 982 [0x3d6] 

// Reserved address 983 [0x3d7] 

// Reserved address 984 [0x3d8] 

// Reserved address 985 [0x3d9] 

// Reserved address 986 [0x3da] 

// Reserved address 987 [0x3db] 

// Reserved address 988 [0x3dc] 

// Reserved address 989 [0x3dd] 

// Reserved address 990 [0x3de] 

// Reserved address 991 [0x3df] 

// Reserved address 992 [0x3e0] 

// Reserved address 993 [0x3e1] 

// Reserved address 994 [0x3e2] 

// Reserved address 995 [0x3e3] 

// Reserved address 996 [0x3e4] 

// Reserved address 997 [0x3e5] 

// Reserved address 998 [0x3e6] 

// Reserved address 999 [0x3e7] 

// Reserved address 1000 [0x3e8] 

// Reserved address 1001 [0x3e9] 

// Reserved address 1002 [0x3ea] 

// Reserved address 1003 [0x3eb] 

// Reserved address 1004 [0x3ec] 

// Reserved address 1005 [0x3ed] 

// Reserved address 1006 [0x3ee] 

// Reserved address 1007 [0x3ef] 

// Reserved address 1008 [0x3f0] 

// Reserved address 1009 [0x3f1] 

// Reserved address 1010 [0x3f2] 

// Reserved address 1011 [0x3f3] 

// Reserved address 1012 [0x3f4] 

// Reserved address 1013 [0x3f5] 

// Reserved address 1014 [0x3f6] 

// Reserved address 1015 [0x3f7] 

// Reserved address 1016 [0x3f8] 

// Reserved address 1017 [0x3f9] 

// Reserved address 1018 [0x3fa] 

// Reserved address 1019 [0x3fb] 
// Memory Client High-Priority Control Register
// This register exists only for clients with high-priority. Reset values are 0 (disabled).
// The high-priority should be enabled for hard real-time clients only. The values to program
// depend on the client bandwidth requirement and the client versus memory controllers clolck ratio.
// The high-priority is set if the number of entries in the return data fifo is under the threshold.
// The high-priority assertion can be delayed by a number of memory clock cycles indicated by the timer.
// This creates an hysteresis effect, avoiding setting the high-priority for very short periods of time,
// which may or may not be desirable.

// Register MPEA_MCCIF_MPECSRD_HP_0  
#define MPEA_MCCIF_MPECSRD_HP_0                 _MK_ADDR_CONST(0x3fc)
#define MPEA_MCCIF_MPECSRD_HP_0_SECURE                  0x0
#define MPEA_MCCIF_MPECSRD_HP_0_WORD_COUNT                      0x1
#define MPEA_MCCIF_MPECSRD_HP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_RESET_MASK                      _MK_MASK_CONST(0x3f000f)
#define MPEA_MCCIF_MPECSRD_HP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_READ_MASK                       _MK_MASK_CONST(0x3f000f)
#define MPEA_MCCIF_MPECSRD_HP_0_WRITE_MASK                      _MK_MASK_CONST(0x3f000f)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_FIELD                       (_MK_MASK_CONST(0xf) << MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_SHIFT)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_RANGE                       3:0
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_WOFFSET                     0x0
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_SHIFT                       _MK_SHIFT_CONST(16)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_FIELD                       (_MK_MASK_CONST(0x3f) << MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_SHIFT)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_RANGE                       21:16
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_WOFFSET                     0x0
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPECSRD_HP_0_CSR_MPECSRD2MC_HPTM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1021 [0x3fd] 

// Reserved address 1022 [0x3fe] 

// Reserved address 1023 [0x3ff] 

// Reserved address 1024 [0x400] 

// Reserved address 1025 [0x401] 

// Reserved address 1026 [0x402] 

// Reserved address 1027 [0x403] 

// Reserved address 1028 [0x404] 

// Reserved address 1029 [0x405] 

// Reserved address 1030 [0x406] 

// Reserved address 1031 [0x407] 

// Reserved address 1032 [0x408] 

// Reserved address 1033 [0x409] 

// Reserved address 1034 [0x40a] 

// Reserved address 1035 [0x40b] 

// Reserved address 1036 [0x40c] 

// Reserved address 1037 [0x40d] 

// Reserved address 1038 [0x40e] 

// Reserved address 1039 [0x40f] 

// Reserved address 1040 [0x410] 

// Reserved address 1041 [0x411] 

// Reserved address 1042 [0x412] 

// Reserved address 1043 [0x413] 

// Reserved address 1044 [0x414] 

// Reserved address 1045 [0x415] 

// Reserved address 1046 [0x416] 

// Reserved address 1047 [0x417] 

// Reserved address 1048 [0x418] 

// Reserved address 1049 [0x419] 

// Reserved address 1050 [0x41a] 

// Reserved address 1051 [0x41b] 

// Reserved address 1052 [0x41c] 

// Reserved address 1053 [0x41d] 

// Reserved address 1054 [0x41e] 

// Reserved address 1055 [0x41f] 

// Reserved address 1056 [0x420] 

// Reserved address 1057 [0x421] 

// Reserved address 1058 [0x422] 

// Reserved address 1059 [0x423] 

// Reserved address 1060 [0x424] 

// Reserved address 1061 [0x425] 

// Reserved address 1062 [0x426] 

// Reserved address 1063 [0x427] 

// Reserved address 1064 [0x428] 

// Reserved address 1065 [0x429] 

// Reserved address 1066 [0x42a] 

// Reserved address 1067 [0x42b] 

// Reserved address 1068 [0x42c] 

// Reserved address 1069 [0x42d] 

// Reserved address 1070 [0x42e] 

// Reserved address 1071 [0x42f] 

// Reserved address 1072 [0x430] 

// Reserved address 1073 [0x431] 

// Reserved address 1074 [0x432] 

// Reserved address 1075 [0x433] 

// Reserved address 1076 [0x434] 

// Reserved address 1077 [0x435] 

// Reserved address 1078 [0x436] 

// Reserved address 1079 [0x437] 

// Reserved address 1080 [0x438] 

// Reserved address 1081 [0x439] 

// Reserved address 1082 [0x43a] 

// Reserved address 1083 [0x43b] 
// Memory Client Hysteresis Control Register
// This register exists only for clients with hysteresis.
// BUG 505006: Hysteresis configuration can only be updated when memory traffic is idle.
// HYST_EN can be used to turn on or off the hysteresis logic.
// HYST_REQ_TH is the threshold of pending requests required
//   before allowing them to pass through
//   (overriden after HYST_REQ_TM cycles).
// Hysteresis logic will stop holding request after (1<<HYST_TM) cycles
//   (this should not have to be used and is only a WAR for
//   unexpected hangs).
// Deep hysteresis is a second level of hysteresis on a longer time-frame.
//   DHYST_TH is the size of the read burst (requests are held until there
//   is space for the entire burst in the return data fifo).
//   During a burst period, if there are no new requests after
//   DHYST_TM cycles, then the burst is terminated early.

// Register MPEA_MCCIF_MPEUNIFBR_HYST_0  
#define MPEA_MCCIF_MPEUNIFBR_HYST_0                     _MK_ADDR_CONST(0x43c)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_SECURE                      0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_WORD_COUNT                  0x1
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_RESET_VAL                   _MK_MASK_CONST(0xcf04ff06)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_FIELD                  (_MK_MASK_CONST(0xff) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_RANGE                  7:0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_WOFFSET                        0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_DEFAULT                        _MK_MASK_CONST(0x6)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_SHIFT                     _MK_SHIFT_CONST(8)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_FIELD                     (_MK_MASK_CONST(0xff) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_RANGE                     15:8
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_WOFFSET                   0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_DEFAULT                   _MK_MASK_CONST(0xff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_SHIFT                     _MK_SHIFT_CONST(16)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_FIELD                     (_MK_MASK_CONST(0xff) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_RANGE                     23:16
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_WOFFSET                   0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_DHYST_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_SHIFT                      _MK_SHIFT_CONST(24)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_FIELD                      (_MK_MASK_CONST(0xf) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_RANGE                      27:24
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_WOFFSET                    0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_DEFAULT                    _MK_MASK_CONST(0xf)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_TM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_SHIFT                  _MK_SHIFT_CONST(28)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_FIELD                  (_MK_MASK_CONST(0x7) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_RANGE                  30:28
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_WOFFSET                        0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_DEFAULT                        _MK_MASK_CONST(0x4)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_REQ_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_SHIFT)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_RANGE                      31:31
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_WOFFSET                    0x0
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_INIT_ENUM                  ENABLE
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_ENABLE                     _MK_ENUM_CONST(1)
#define MPEA_MCCIF_MPEUNIFBR_HYST_0_CBR_MPEUNIFBR2MC_HYST_EN_DISABLE                    _MK_ENUM_CONST(0)

// Memory Client Hysteresis Control Register
// This register exists only for clients with hysteresis.
// BUG 505006: Hysteresis configuration can only be updated when memory traffic is idle.
// HYST_EN can be used to turn on or off the hysteresis logic.
// HYST_REQ_TH is the threshold of pending requests required
//   before allowing them to pass through
//   (overriden after HYST_REQ_TM cycles).

// Register MPEA_MCCIF_MPEUNIFBW_HYST_0  
#define MPEA_MCCIF_MPEUNIFBW_HYST_0                     _MK_ADDR_CONST(0x43d)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_SECURE                      0x0
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_WORD_COUNT                  0x1
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_RESET_VAL                   _MK_MASK_CONST(0xc00001ff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_RESET_MASK                  _MK_MASK_CONST(0xf0000fff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_READ_MASK                   _MK_MASK_CONST(0xf0000fff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_WRITE_MASK                  _MK_MASK_CONST(0xf0000fff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_SHIFT                  _MK_SHIFT_CONST(0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_FIELD                  (_MK_MASK_CONST(0xfff) << MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_SHIFT)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_RANGE                  11:0
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_WOFFSET                        0x0
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_DEFAULT                        _MK_MASK_CONST(0x1ff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_SHIFT                  _MK_SHIFT_CONST(28)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_FIELD                  (_MK_MASK_CONST(0x7) << MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_SHIFT)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_RANGE                  30:28
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_WOFFSET                        0x0
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_DEFAULT                        _MK_MASK_CONST(0x4)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_REQ_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_FIELD                      (_MK_MASK_CONST(0x1) << MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_SHIFT)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_RANGE                      31:31
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_WOFFSET                    0x0
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_INIT_ENUM                  ENABLE
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_ENABLE                     _MK_ENUM_CONST(1)
#define MPEA_MCCIF_MPEUNIFBW_HYST_0_CBW_MPEUNIFBW2MC_HYST_EN_DISABLE                    _MK_ENUM_CONST(0)


// Reserved address 1086 [0x43e] 

// Reserved address 1087 [0x43f] 

// Reserved address 1088 [0x440] 

// Reserved address 1089 [0x441] 

// Reserved address 1090 [0x442] 

// Reserved address 1091 [0x443] 

// Reserved address 1092 [0x444] 

// Reserved address 1093 [0x445] 

// Reserved address 1094 [0x446] 

// Reserved address 1095 [0x447] 

// Reserved address 1096 [0x448] 

// Reserved address 1097 [0x449] 

// Reserved address 1098 [0x44a] 

// Reserved address 1099 [0x44b] 

// Reserved address 1100 [0x44c] 

// Reserved address 1101 [0x44d] 

// Reserved address 1102 [0x44e] 

// Reserved address 1103 [0x44f] 

// Reserved address 1104 [0x450] 

// Reserved address 1105 [0x451] 

// Reserved address 1106 [0x452] 

// Reserved address 1107 [0x453] 

// Reserved address 1108 [0x454] 

// Reserved address 1109 [0x455] 

// Reserved address 1110 [0x456] 

// Reserved address 1111 [0x457] 

// Reserved address 1112 [0x458] 

// Reserved address 1113 [0x459] 

// Reserved address 1114 [0x45a] 

// Reserved address 1115 [0x45b] 

// Reserved address 1116 [0x45c] 

// Reserved address 1117 [0x45d] 

// Reserved address 1118 [0x45e] 

// Reserved address 1119 [0x45f] 

// Reserved address 1120 [0x460] 

// Reserved address 1121 [0x461] 

// Reserved address 1122 [0x462] 

// Reserved address 1123 [0x463] 

// Reserved address 1124 [0x464] 

// Reserved address 1125 [0x465] 

// Reserved address 1126 [0x466] 

// Reserved address 1127 [0x467] 

// Reserved address 1128 [0x468] 

// Reserved address 1129 [0x469] 

// Reserved address 1130 [0x46a] 

// Reserved address 1131 [0x46b] 

// Reserved address 1132 [0x46c] 

// Reserved address 1133 [0x46d] 

// Reserved address 1134 [0x46e] 

// Reserved address 1135 [0x46f] 

// Reserved address 1136 [0x470] 

// Reserved address 1137 [0x471] 

// Reserved address 1138 [0x472] 

// Reserved address 1139 [0x473] 

// Reserved address 1140 [0x474] 

// Reserved address 1141 [0x475] 

// Reserved address 1142 [0x476] 

// Reserved address 1143 [0x477] 

// Reserved address 1144 [0x478] 

// Reserved address 1145 [0x479] 

// Reserved address 1146 [0x47a] 

// Reserved address 1147 [0x47b] 
// Stream 1
//base MPEA1X 0x1000;
//#define NV_MPE_CONTEXT_1
//#include "armpea_class.spec"
//#undef NV_MPE_CONTEXT_1
//align 128;

//
// REGISTER LIST
//
#define LIST_ARMPE_REGS(_op_) \
_op_(MPEA_INCR_SYNCPT_0) \
_op_(MPEA_INCR_SYNCPT_CNTRL_0) \
_op_(MPEA_INCR_SYNCPT_ERROR_0) \
_op_(MPEA_CTXSW_0) \
_op_(MPEA_CONT_SYNCPT_EBM_EOF_0) \
_op_(MPEA_CONT_SYNCPT_EBM_EOB_0) \
_op_(MPEA_CONT_SYNCPT_XFER_DONE_0) \
_op_(MPEA_CONT_SYNCPT_RD_DONE_0) \
_op_(MPEA_RAISE_BUFFER_0) \
_op_(MPEA_RAISE_FRAME_0) \
_op_(MPEA_COMMAND_0) \
_op_(MPEA_SHADOW_REG_EN_0) \
_op_(MPEA_NEW_BUFFER_0) \
_op_(MPEA_SEQ_PIC_CTRL_0) \
_op_(MPEA_FORCE_I_FRAME_0) \
_op_(MPEA_INTSTATUS_0) \
_op_(MPEA_INTMASK_0) \
_op_(MPEA_VOL_CTRL_0) \
_op_(MPEA_WIDTH_HEIGHT_0) \
_op_(MPEA_SEQ_PARAMETERS_0) \
_op_(MPEA_LOG2_MAX_FRAME_NUM_MINUS4_0) \
_op_(MPEA_CROP_LR_OFFSET_0) \
_op_(MPEA_CROP_TB_OFFSET_0) \
_op_(MPEA_PIC_PARAMETERS_0) \
_op_(MPEA_PIC_PARAM_SET_ID_0) \
_op_(MPEA_SEQ_PARAM_SET_ID_0) \
_op_(MPEA_NUM_REF_IDX_ACTIVE_0) \
_op_(MPEA_IDR_PIC_ID_0) \
_op_(MPEA_IB_BUFFER_ADDR_MODE_0) \
_op_(MPEA_IB_OFFSET_LUMA_0) \
_op_(MPEA_IB_OFFSET_CHROMA_0) \
_op_(MPEA_FIRST_IB_OFFSET_LUMA_0) \
_op_(MPEA_FIRST_IB_OFFSET_CHROMA_0) \
_op_(MPEA_FIRST_IB_V_SIZE_0) \
_op_(MPEA_IB0_START_ADDR_Y_0) \
_op_(MPEA_IB0_START_ADDR_U_0) \
_op_(MPEA_IB0_START_ADDR_V_0) \
_op_(MPEA_IB0_SIZE_0) \
_op_(MPEA_IB0_LINE_STRIDE_0) \
_op_(MPEA_IB0_BUFFER_STRIDE_LUMA_0) \
_op_(MPEA_IB0_BUFFER_STRIDE_CHROMA_0) \
_op_(MPEA_REF_BUFFER_ADDR_MODE_0) \
_op_(MPEA_REF_Y_START_ADDR_0) \
_op_(MPEA_REF_U_START_ADDR_0) \
_op_(MPEA_REF_V_START_ADDR_0) \
_op_(MPEA_REF_STRIDE_0) \
_op_(MPEA_REF_BUFFER_LEN_0) \
_op_(MPEA_REF_BUFFER_IDX_0) \
_op_(MPEA_REF_WR_MBROW_0) \
_op_(MPEA_REF_RD_MBROW_0) \
_op_(MPEA_IPRED_ROW_ADDR_0) \
_op_(MPEA_DBLK_PARAM_ADDR_0) \
_op_(MPEA_ACDC_ADDR_0) \
_op_(MPEA_FRAME_CTRL_0) \
_op_(MPEA_FRAME_TYPE_0) \
_op_(MPEA_FRAME_PATTERN_0) \
_op_(MPEA_FRAME_INDEX_0) \
_op_(MPEA_ENC_FRAME_NUM_0) \
_op_(MPEA_FRAME_NUM_0) \
_op_(MPEA_FRAME_NUM_GOP_0) \
_op_(MPEA_NUM_SLICE_GROUPS_0) \
_op_(MPEA_DMA_BUFFER_ADDR_0) \
_op_(MPEA_DMA_LIST_ADDR_0) \
_op_(MPEA_DMA_BUFFER_SIZE_0) \
_op_(MPEA_DMA_LIST_SIZE_0) \
_op_(MPEA_PIC_INIT_Q_0) \
_op_(MPEA_MAX_MIN_QP_I_0) \
_op_(MPEA_MAX_MIN_QP_P_0) \
_op_(MPEA_SLICE_PARAMS_0) \
_op_(MPEA_NUM_OF_UNITS_0) \
_op_(MPEA_TOP_LEFT_0) \
_op_(MPEA_BOTTOM_RIGHT_0) \
_op_(MPEA_CHANGE_RATE_0) \
_op_(MPEA_DMA_BUFFER_STATUS_0) \
_op_(MPEA_DMA_LIST_STATUS_0) \
_op_(MPEA_SLICE_MAP_OFFSET_A_0) \
_op_(MPEA_SLICE_MAP_OFFSET_B_0) \
_op_(MPEA_MOT_SEARCH_CTRL_0) \
_op_(MPEA_MOT_SEARCH_RANGE_0) \
_op_(MPEA_MOTSEARCH_EXIT_0) \
_op_(MPEA_MOTSEARCH_BIAS1_0) \
_op_(MPEA_MOTSEARCH_BIAS2_0) \
_op_(MPEA_MOTSEARCH_BIAS3_0) \
_op_(MPEA_MOTSEARCH_BIAS4_0) \
_op_(MPEA_MOTSEARCH_BIAS5_0) \
_op_(MPEA_MOTSEARCH_BIAS6_0) \
_op_(MPEA_INTRA_REF_CTRL_0) \
_op_(MPEA_INTRA_REF_AIR_0) \
_op_(MPEA_INTRA_REF_AIR_REFRESH_LIMIT_0) \
_op_(MPEA_INTRA_REF_MIN_COUNTER_0) \
_op_(MPEA_INTRA_REF_DELTA_COUNTER_0) \
_op_(MPEA_INTRA_REF_LOAD_CMD_0) \
_op_(MPEA_INTRA_REF_LOAD_DATA_0) \
_op_(MPEA_INTRA_REF_LOAD_ONE_CMD_0) \
_op_(MPEA_INTRA_REF_READ_CMD_0) \
_op_(MPEA_INTRA_REF_READ_DATA_0) \
_op_(MPEA_NUM_INTRAMB_0) \
_op_(MPEA_INTRA_PRED_BIAS_0) \
_op_(MPEA_MISC_MODE_BIAS_0) \
_op_(MPEA_QUANTIZATION_CONTROL_0) \
_op_(MPEA_QPP_CTRL_0) \
_op_(MPEA_IPCM_CTRL_0) \
_op_(MPEA_PACKET_HEC_0) \
_op_(MPEA_PACKET_CTRL_H264_0) \
_op_(MPEA_DMA_SWAP_CTRL_0) \
_op_(MPEA_CPU_TIMESTAMP_0) \
_op_(MPEA_TIMESTAMP_INT_0) \
_op_(MPEA_TIMESTAMP_RES_0) \
_op_(MPEA_TIMESTAMP_LAST_FRAME_0) \
_op_(MPEA_LENGTH_OF_MOTION_MODE_0) \
_op_(MPEA_FRAME_VLC_STATUS_0) \
_op_(MPEA_I_RATE_CTRL_0) \
_op_(MPEA_P_RATE_CTRL_0) \
_op_(MPEA_RC_ADJUSTMENT_0) \
_op_(MPEA_BUFFER_DEPLETION_RATE_0) \
_op_(MPEA_BUFFER_SIZE_0) \
_op_(MPEA_INITIAL_DELAY_OFFSET_0) \
_op_(MPEA_BUFFER_FULL_0) \
_op_(MPEA_REPORTED_FRAME_0) \
_op_(MPEA_MIN_IFRAME_SIZE_0) \
_op_(MPEA_MIN_PFRAME_SIZE_0) \
_op_(MPEA_SUGGESTED_IFRAME_SIZE_0) \
_op_(MPEA_SUGGESTED_PFRAME_SIZE_0) \
_op_(MPEA_TARGET_BUFFER_I_SIZE_0) \
_op_(MPEA_TARGET_BUFFER_P_SIZE_0) \
_op_(MPEA_SKIP_THRESHOLD_0) \
_op_(MPEA_UNDERFLOW_THRESHOLD_0) \
_op_(MPEA_OVERFLOW_THRESHOLD_0) \
_op_(MPEA_AVE_BIT_LEN_0) \
_op_(MPEA_RC_QP_DQUANT_0) \
_op_(MPEA_RC_BU_SIZE_0) \
_op_(MPEA_GOP_PARAM_0) \
_op_(MPEA_RC_RAM_LOAD_CMD_0) \
_op_(MPEA_RC_RAM_LOAD_DATA_0) \
_op_(MPEA_LOWER_BOUND_0) \
_op_(MPEA_UPPER_BOUND_0) \
_op_(MPEA_REMAINING_BITS_0) \
_op_(MPEA_NUM_CODED_BU_0) \
_op_(MPEA_PREVIOUS_QP_0) \
_op_(MPEA_NUM_P_PICTURE_0) \
_op_(MPEA_QP_SUM_0) \
_op_(MPEA_TOTAL_ENERGY_0) \
_op_(MPEA_A1_VALUE_0) \
_op_(MPEA_LENGTH_OF_STREAM_0) \
_op_(MPEA_BUFFER_FULL_READ_0) \
_op_(MPEA_TARGET_BUFFER_LEVEL_0) \
_op_(MPEA_DELTA_P_0) \
_op_(MPEA_LENGTH_OF_STREAM_CBR_0) \
_op_(MPEA_RC_RAM_READ_CMD_0) \
_op_(MPEA_RC_RAM_READ_DATA_0) \
_op_(MPEA_CODED_FRAMES_0) \
_op_(MPEA_P_AVE_HEADER_BITS_A_0) \
_op_(MPEA_P_AVE_HEADER_BITS_B_0) \
_op_(MPEA_PREV_FRAME_MAD_0) \
_op_(MPEA_TOTAL_QP_FOR_P_PICTURE_0) \
_op_(MPEA_CONTEXT_SAVE_MISC_0) \
_op_(MPEA_MAX_PACKET_0) \
_op_(MPEA_FRAME_CYCLE_COUNT_0) \
_op_(MPEA_MB_CYCLE_COUNT_0) \
_op_(MPEA_MAD_PIC_1_CBR_0) \
_op_(MPEA_MX1_CBR_0) \
_op_(MPEA_FRAME_BIT_LEN_0) \
_op_(MPEA_EB00_START_ADDRESS_0) \
_op_(MPEA_EB01_START_ADDRESS_0) \
_op_(MPEA_EB02_START_ADDRESS_0) \
_op_(MPEA_EB03_START_ADDRESS_0) \
_op_(MPEA_EB04_START_ADDRESS_0) \
_op_(MPEA_EB05_START_ADDRESS_0) \
_op_(MPEA_EB06_START_ADDRESS_0) \
_op_(MPEA_EB07_START_ADDRESS_0) \
_op_(MPEA_EB08_START_ADDRESS_0) \
_op_(MPEA_EB09_START_ADDRESS_0) \
_op_(MPEA_EB10_START_ADDRESS_0) \
_op_(MPEA_EB11_START_ADDRESS_0) \
_op_(MPEA_EB12_START_ADDRESS_0) \
_op_(MPEA_EB13_START_ADDRESS_0) \
_op_(MPEA_EB14_START_ADDRESS_0) \
_op_(MPEA_EB15_START_ADDRESS_0) \
_op_(MPEA_EB_SIZE_0) \
_op_(MPEA_EB_ACTIVATE_0) \
_op_(MPEA_EBM_CONTROL_0) \
_op_(MPEA_LAST_EB_BUFFER_STATUS_0) \
_op_(MPEA_LAST_EB_FRAME_STATUS_0) \
_op_(MPEA_INTERNAL_BIAS_MULTIPLIER_0) \
_op_(MPEA_CLK_OVERRIDE_A_0) \
_op_(MPEA_MPEA_MCCIF_FIFOCTRL_0) \
_op_(MPEA_MPEB_MCCIF_FIFOCTRL_0) \
_op_(MPEA_MPEC_MCCIF_FIFOCTRL_0) \
_op_(MPEA_TIMEOUT_WCOAL_MPEB_0) \
_op_(MPEA_TIMEOUT_WCOAL_MPEC_0) \
_op_(MPEA_MCCIF_MPECSRD_HP_0) \
_op_(MPEA_MCCIF_MPEUNIFBR_HYST_0) \
_op_(MPEA_MCCIF_MPEUNIFBW_HYST_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MPEA       0x00000000

//
// ARMPE REGISTER BANKS
//

#define MPEA0_FIRST_REG 0x0000 // MPEA_INCR_SYNCPT_0
#define MPEA0_LAST_REG 0x0002 // MPEA_INCR_SYNCPT_ERROR_0
#define MPEA1_FIRST_REG 0x0008 // MPEA_CTXSW_0
#define MPEA1_LAST_REG 0x0008 // MPEA_CTXSW_0
#define MPEA2_FIRST_REG 0x000a // MPEA_CONT_SYNCPT_EBM_EOF_0
#define MPEA2_LAST_REG 0x0014 // MPEA_FORCE_I_FRAME_0
#define MPEA3_FIRST_REG 0x001e // MPEA_INTSTATUS_0
#define MPEA3_LAST_REG 0x0025 // MPEA_CROP_TB_OFFSET_0
#define MPEA4_FIRST_REG 0x0030 // MPEA_PIC_PARAMETERS_0
#define MPEA4_LAST_REG 0x0034 // MPEA_IDR_PIC_ID_0
#define MPEA5_FIRST_REG 0x0040 // MPEA_IB_BUFFER_ADDR_MODE_0
#define MPEA5_LAST_REG 0x004c // MPEA_IB0_BUFFER_STRIDE_CHROMA_0
#define MPEA6_FIRST_REG 0x0050 // MPEA_REF_BUFFER_ADDR_MODE_0
#define MPEA6_LAST_REG 0x0058 // MPEA_REF_RD_MBROW_0
#define MPEA7_FIRST_REG 0x0068 // MPEA_IPRED_ROW_ADDR_0
#define MPEA7_LAST_REG 0x006a // MPEA_ACDC_ADDR_0
#define MPEA8_FIRST_REG 0x0070 // MPEA_FRAME_CTRL_0
#define MPEA8_LAST_REG 0x0076 // MPEA_FRAME_NUM_GOP_0
#define MPEA9_FIRST_REG 0x007f // MPEA_NUM_SLICE_GROUPS_0
#define MPEA9_LAST_REG 0x008f // MPEA_SLICE_MAP_OFFSET_B_0
#define MPEA10_FIRST_REG 0x00a0 // MPEA_MOT_SEARCH_CTRL_0
#define MPEA10_LAST_REG 0x00a8 // MPEA_MOTSEARCH_BIAS6_0
#define MPEA11_FIRST_REG 0x00c0 // MPEA_INTRA_REF_CTRL_0
#define MPEA11_LAST_REG 0x00c7 // MPEA_INTRA_REF_LOAD_ONE_CMD_0
#define MPEA12_FIRST_REG 0x00cd // MPEA_INTRA_REF_READ_CMD_0
#define MPEA12_LAST_REG 0x00d3 // MPEA_QPP_CTRL_0
#define MPEA13_FIRST_REG 0x00d8 // MPEA_IPCM_CTRL_0
#define MPEA13_LAST_REG 0x00d8 // MPEA_IPCM_CTRL_0
#define MPEA14_FIRST_REG 0x00e0 // MPEA_PACKET_HEC_0
#define MPEA14_LAST_REG 0x00e4 // MPEA_TIMESTAMP_INT_0
#define MPEA15_FIRST_REG 0x00e6 // MPEA_TIMESTAMP_RES_0
#define MPEA15_LAST_REG 0x00e9 // MPEA_FRAME_VLC_STATUS_0
#define MPEA16_FIRST_REG 0x0100 // MPEA_I_RATE_CTRL_0
#define MPEA16_LAST_REG 0x0116 // MPEA_RC_RAM_LOAD_DATA_0
#define MPEA17_FIRST_REG 0x011a // MPEA_LOWER_BOUND_0
#define MPEA17_LAST_REG 0x0134 // MPEA_MX1_CBR_0
#define MPEA18_FIRST_REG 0x0160 // MPEA_FRAME_BIT_LEN_0
#define MPEA18_LAST_REG 0x0160 // MPEA_FRAME_BIT_LEN_0
#define MPEA19_FIRST_REG 0x0180 // MPEA_EB00_START_ADDRESS_0
#define MPEA19_LAST_REG 0x018f // MPEA_EB15_START_ADDRESS_0
#define MPEA20_FIRST_REG 0x01a0 // MPEA_EB_SIZE_0
#define MPEA20_LAST_REG 0x01a1 // MPEA_EB_ACTIVATE_0
#define MPEA21_FIRST_REG 0x01a4 // MPEA_EBM_CONTROL_0
#define MPEA21_LAST_REG 0x01a6 // MPEA_LAST_EB_FRAME_STATUS_0
#define MPEA22_FIRST_REG 0x0200 // MPEA_INTERNAL_BIAS_MULTIPLIER_0
#define MPEA22_LAST_REG 0x0201 // MPEA_CLK_OVERRIDE_A_0
#define MPEA23_FIRST_REG 0x03c0 // MPEA_MPEA_MCCIF_FIFOCTRL_0
#define MPEA23_LAST_REG 0x03c0 // MPEA_MPEA_MCCIF_FIFOCTRL_0
#define MPEA24_FIRST_REG 0x03c4 // MPEA_MPEB_MCCIF_FIFOCTRL_0
#define MPEA24_LAST_REG 0x03c4 // MPEA_MPEB_MCCIF_FIFOCTRL_0
#define MPEA25_FIRST_REG 0x03c8 // MPEA_MPEC_MCCIF_FIFOCTRL_0
#define MPEA25_LAST_REG 0x03c8 // MPEA_MPEC_MCCIF_FIFOCTRL_0
#define MPEA26_FIRST_REG 0x03d0 // MPEA_TIMEOUT_WCOAL_MPEB_0
#define MPEA26_LAST_REG 0x03d0 // MPEA_TIMEOUT_WCOAL_MPEB_0
#define MPEA27_FIRST_REG 0x03d4 // MPEA_TIMEOUT_WCOAL_MPEC_0
#define MPEA27_LAST_REG 0x03d4 // MPEA_TIMEOUT_WCOAL_MPEC_0
#define MPEA28_FIRST_REG 0x03fc // MPEA_MCCIF_MPECSRD_HP_0
#define MPEA28_LAST_REG 0x03fc // MPEA_MCCIF_MPECSRD_HP_0
#define MPEA29_FIRST_REG 0x043c // MPEA_MCCIF_MPEUNIFBR_HYST_0
#define MPEA29_LAST_REG 0x043d // MPEA_MCCIF_MPEUNIFBW_HYST_0

#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif // ifndef ___ARMPE_H_INC_
