Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 03:28:54 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.60
  Critical Path Slack:          -0.04
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.07
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.81
  Critical Path Slack:          -0.06
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.06
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:         -8.60
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.78
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.90
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:        -20.56
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                471
  Buf/Inv Cell Count:             107
  Buf Cell Count:                  23
  Inv Cell Count:                  84
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:       367
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180875.526095
  Noncombinational Area:
                        120835.625489
  Buf/Inv Area:            303.702086
  Total Buffer Area:            54.13
  Total Inverter Area:         249.57
  Macro/Black Box Area: 209907.328125
  Net Area:               1135.117352
  -----------------------------------
  Cell Area:            511618.479710
  Design Area:          512753.597061


  Design Rules
  -----------------------------------
  Total Number of Nets:           606
  Nets With Violations:            89
  Max Trans Violations:            25
  Max Cap Violations:              79
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  4.26
  Mapping Optimization:               60.19
  -----------------------------------------
  Overall Compile Time:               71.29
  Overall Compile Wall Clock Time:    72.13

  --------------------------------------------------------------------

  Design  WNS: 0.06  TNS: 0.09  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.19  TNS: 29.16  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
