# Common Source Amplifier with Active Load PMOS <Br>
Gate : Input: Vsin : magnitude = 1V Va= 10m , frequency = 1k Hz <Br>
Drain: output <Br>
source: Grounded <Br>
Supply: 1.8V <Br>
Voltage Gain: High, depending on the transconductance <Br>
PMOS <Br>
Phase Shift: The output signal is inverted (180Â° phase difference from the input).<Br>
Schematic Of Common Source Amplifier with PMOS Active LOAD 180 nm Cadence Virtuoso <Br>
schematic
![Screenshot from 2024-11-06 17-04-03](https://github.com/user-attachments/assets/7d074c81-e43e-44da-9885-b757b0085c3b)
AC Response
![Screenshot from 2024-11-06 17-10-00](https://github.com/user-attachments/assets/04a7372d-8ad7-4b9d-9d65-64c7ffe61aab)
Transient Response
![Screenshot from 2024-11-06 17-16-50](https://github.com/user-attachments/assets/11358766-0c3d-412a-aaba-ea7bc2774d5f)
DC Response 
![Screenshot from 2024-11-06 17-16-09](https://github.com/user-attachments/assets/d6804965-2f9c-4266-bbe3-054545718ee3)
