spawn /usr/local/nvdla/vp/aarch64_toplevel -c /usr/local/nvdla/aarch64_nvdla.lua

             SystemC 2.3.0-ASI --- Oct  9 2017 04:21:14
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

sc_log control string: [outfile:sc.log;verbosity_level:sc_debug;csb_adaptor:enable;dbb_adaptor:enable;sram_adaptor:enable]
Set SC LOG file to sc.log
Set debug verbosity to sc_debug
DMI mode enable
RAM base address: 0xc0000000
bridge: tlm2c_elaborate..

Info: NV_NVDLA_glb.cpp: 228:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_0


Info: NV_NVDLA_glb.cpp: 236:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_1


Info: NV_NVDLA_glb.cpp: 244:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_0


Info: NV_NVDLA_glb.cpp: 252:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_1


Info: NV_NVDLA_glb.cpp: 260:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_0


Info: NV_NVDLA_glb.cpp: 268:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_1


Info: NV_NVDLA_glb.cpp: 276:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_0


Info: NV_NVDLA_glb.cpp: 284:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_1


Info: NV_NVDLA_glb.cpp: 292:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_0


Info: NV_NVDLA_glb.cpp: 300:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_1


Info: NV_NVDLA_glb.cpp: 308:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_0


Info: NV_NVDLA_glb.cpp: 316:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_1


Info: NV_NVDLA_glb.cpp: 324:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_0


Info: NV_NVDLA_glb.cpp: 332:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_1


Info: NV_NVDLA_glb.cpp: 340:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_0


Info: NV_NVDLA_glb.cpp: 348:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_1

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 4.13.3 (yali@unassigned) (gcc version 6.4.1 20170707 (Linaro GCC 6.4-2017.08)) #1 SMP PREEMPT Mon Nov 27 09:22:34 CST 2017
[    0.000000] Boot CPU: AArch64 Processor [411fd070]
[    0.000000] Machine model: linux,dummy-virt
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 16 MiB at 0x000000007f000000
[    0.000000] NUMA: No NUMA configuration found
[    0.000000] NUMA: Faking a node at [mem 0x0000000000000000-0x000000007fffffff]
[    0.000000] NUMA: NODE_DATA [mem 0x7efe8900-0x7efea3ff]
[    0.000000] Zone ranges:
[    0.000000]   DMA      [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000]   Normal   empty
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv0.2 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: Trusted OS migration not required
[    0.000000] percpu: Embedded 26 pages/cpu @ffff80003efcb000 s67352 r8192 d30952 u106496
[    0.000000] Detected PIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 832075
[    0.000000] CPU features: enabling workaround for ARM erratum 834220
[    0.000000] Built 1 zonelists in Node order, mobility grouping on.  Total pages: 258048
[    0.000000] Policy zone: DMA
[    0.000000] Kernel command line: "root=/dev/vda"
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] Memory: 999232K/1048576K available (9404K kernel code, 1130K rwdata, 4164K rodata, 1088K init, 400K bss, 32960K reserved, 16384K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffff000000000000 - 0xffff000008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffff000008000000 - 0xffff7dffbfff0000   (129022 GB)
[    0.000000]       .text : 0xffff000008080000 - 0xffff0000089b0000   (  9408 KB)
[    0.000000]     .rodata : 0xffff0000089b0000 - 0xffff000008dd0000   (  4224 KB)
[    0.000000]       .init : 0xffff000008dd0000 - 0xffff000008ee0000   (  1088 KB)
[    0.000000]       .data : 0xffff000008ee0000 - 0xffff000008ffaa00   (  1131 KB)
[    0.000000]        .bss : 0xffff000008ffaa00 - 0xffff00000905ed60   (   401 KB)
[    0.000000]     fixed   : 0xffff7dfffe7fd000 - 0xffff7dfffec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffff7dfffee00000 - 0xffff7dffffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffff7e0000000000 - 0xffff800000000000   (  2048 GB maximum)
[    0.000000]               0xffff7e0000000000 - 0xffff7e0001000000   (    16 MB actual)
[    0.000000]     memory  : 0xffff800000000000 - 0xffff800040000000   (  1024 MB)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=64 to nr_cpu_ids=1.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=1
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GICv2m: range[mem 0x08020000-0x08020fff], SPI[80:143]
[    0.000000] arch_timer: cp15 timer(s) running at 62.50MHz (virt).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x1cd42e208c, max_idle_ns: 881590405314 ns
[    0.000341] sched_clock: 56 bits at 62MHz, resolution 16ns, wraps every 4398046511096ns
[    0.012475] Console: colour dummy device 80x25
[    0.017798] console [tty0] enabled
[    0.019775] Calibrating delay loop (skipped), value calculated using timer frequency.. 125.00 BogoMIPS (lpj=250000)
[    0.020119] pid_max: default: 32768 minimum: 301
[    0.022021] Security Framework initialized
[    0.024963] Dentry cache hash table entries: 131072 (order: 8, 1048576 bytes)
[    0.026056] Inode-cache hash table entries: 65536 (order: 7, 524288 bytes)
[    0.026382] Mount-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.026534] Mountpoint-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.086050] ASID allocator initialised with 65536 entries
[    0.088061] Hierarchical SRCU implementation.
[    0.104158] EFI services will not be available.
[    0.109441] smp: Bringing up secondary CPUs ...
[    0.109645] smp: Brought up 1 node, 1 CPU
[    0.109733] SMP: Total of 1 processors activated.
[    0.109918] CPU features: detected feature: 32-bit EL0 Support
[    0.111995] CPU: All CPU(s) started at EL1
[    0.113084] alternatives: patching kernel code
[    0.136880] devtmpfs: initialized
[    0.154064] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.154499] futex hash table entries: 256 (order: 3, 32768 bytes)
[    0.160599] pinctrl core: initialized pinctrl subsystem
[    0.185441] random: fast init done
[    0.201843] DMI not present or invalid.
[    0.212786] NET: Registered protocol family 16
[    0.235056] cpuidle: using governor menu
[    0.237664] vdso: 2 pages (1 code @ ffff0000089b6000, 1 data @ ffff000008ee5000)
[    0.238114] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.252183] DMA: preallocated 256 KiB pool for atomic allocations
[    0.256770] Serial: AMBA PL011 UART driver
[    0.322757] 9000000.pl011: ttyAMA0 at MMIO 0x9000000 (irq = 40, base_baud = 0) is a PL011 rev1
[    0.341127] console [ttyAMA0] enabled
[    0.503694] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    0.523013] ACPI: Interpreter disabled.
[    0.533965] vgaarb: loaded
[    0.537482] SCSI subsystem initialized
[    0.549920] usbcore: registered new interface driver usbfs
[    0.551655] usbcore: registered new interface driver hub
[    0.552493] usbcore: registered new device driver usb
[    0.560781] pps_core: LinuxPPS API ver. 1 registered
[    0.561036] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    0.561711] PTP clock support registered
[    0.564284] EDAC MC: Ver: 3.0.0
[    0.569290] dmi: Firmware registration failed.
[    0.573469] Advanced Linux Sound Architecture Driver Initialized.
[    0.593216] clocksource: Switched to clocksource arch_sys_counter
[    0.594571] VFS: Disk quotas dquot_6.6.0
[    0.599794] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    0.603925] pnp: PnP ACPI: disabled
[    0.675283] NET: Registered protocol family 2
[    0.687008] TCP established hash table entries: 8192 (order: 4, 65536 bytes)
[    0.687795] TCP bind hash table entries: 8192 (order: 5, 131072 bytes)
[    0.688339] TCP: Hash tables configured (established 8192 bind 8192)
[    0.691241] UDP hash table entries: 512 (order: 2, 16384 bytes)
[    0.692151] UDP-Lite hash table entries: 512 (order: 2, 16384 bytes)
[    0.695073] NET: Registered protocol family 1
[    0.708824] RPC: Registered named UNIX socket transport module.
[    0.709311] RPC: Registered udp transport module.
[    0.709579] RPC: Registered tcp transport module.
[    0.709749] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.719696] hw perfevents: enabled with armv8_pmuv3 PMU driver, 1 counters available
[    0.721220] kvm [1]: HYP mode not available
[    0.739403] audit: initializing netlink subsys (disabled)
[    0.744078] audit: type=2000 audit(0.713:1): state=initialized audit_enabled=0 res=1
[    0.747798] workingset: timestamp_bits=44 max_order=18 bucket_order=0
[    0.805820] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.816592] NFS: Registering the id_resolver key type
[    0.818809] Key type id_resolver registered
[    0.819547] Key type id_legacy registered
[    0.820304] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    0.822363] 9p: Installing v9fs 9p2000 file system support
[    0.838486] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 247)
[    0.839549] io scheduler noop registered
[    0.842365] io scheduler cfq registered (default)
[    0.842682] io scheduler mq-deadline registered
[    0.842845] io scheduler kyber registered
[    0.891461] pl061_gpio 9030000.pl061: PL061 GPIO chip @0x0000000009030000 registered
[    0.903713] OF: PCI: host bridge /pcie@10000000 ranges:
[    0.904654] OF: PCI:    IO 0x3eff0000..0x3effffff -> 0x00000000
[    0.905931] OF: PCI:   MEM 0x10000000..0x3efeffff -> 0x10000000
[    0.906423] OF: PCI:   MEM 0x8000000000..0xffffffffff -> 0x8000000000
[    0.907610] pci-host-generic 3f000000.pcie: ECAM at [mem 0x3f000000-0x3fffffff] for [bus 00-0f]
[    0.910467] pci-host-generic 3f000000.pcie: PCI host bridge to bus 0000:00
[    0.911218] pci_bus 0000:00: root bus resource [bus 00-0f]
[    0.911723] pci_bus 0000:00: root bus resource [io  0x0000-0xffff]
[    0.912150] pci_bus 0000:00: root bus resource [mem 0x10000000-0x3efeffff]
[    0.912572] pci_bus 0000:00: root bus resource [mem 0x8000000000-0xffffffffff]
[    1.015691] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
[    1.032056] SuperH (H)SCI(F) driver initialized
[    1.036354] msm_serial: driver initialized
[    1.043641] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    1.084722] loop: module loaded
[    1.151563] hisi_sas: driver version v1.6
[    1.180927] libphy: Fixed MDIO Bus: probed
[    1.185801] tun: Universal TUN/TAP device driver, 1.6
[    1.207184] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k
[    1.207479] e1000e: Copyright(c) 1999 - 2015 Intel Corporation.
[    1.208485] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
[    1.208776] igb: Copyright (c) 2007-2014 Intel Corporation.
[    1.210280] igbvf: Intel(R) Gigabit Virtual Function Network Driver - version 2.4.0-k
[    1.210596] igbvf: Copyright (c) 2009 - 2012 Intel Corporation.
[    1.215006] sky2: driver version 1.30
[    1.220843] VFIO - User Level meta-driver version: 0.3
[    1.237227] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    1.237749] ehci-pci: EHCI PCI platform driver
[    1.239444] ehci-platform: EHCI generic platform driver
[    1.240695] ehci-orion: EHCI orion driver
[    1.242186] ehci-exynos: EHCI EXYNOS driver
[    1.243177] ehci-msm: Qualcomm On-Chip EHCI Host Controller
[    1.244503] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[    1.244872] ohci-pci: OHCI PCI platform driver
[    1.246701] ohci-platform: OHCI generic platform driver
[    1.247826] ohci-exynos: OHCI EXYNOS driver
[    1.253299] usbcore: registered new interface driver usb-storage
[    1.275460] rtc-pl031 9010000.pl031: rtc core: registered pl031 as rtc0
[    1.282164] i2c /dev entries driver
[    1.314249] sdhci: Secure Digital Host Controller Interface driver
[    1.314674] sdhci: Copyright(c) Pierre Ossman
[    1.318598] Synopsys Designware Multimedia Card Interface Driver
[    1.326112] sdhci-pltfm: SDHCI platform and OF driver helper
[    1.337646] ledtrig-cpu: registered to indicate activity on CPUs
[    1.347607] usbcore: registered new interface driver usbhid
[    1.347994] usbhid: USB HID core driver
[    1.370564] NET: Registered protocol family 17
[    1.372712] 9pnet: Installing 9P2000 support
[    1.374817] Key type dns_resolver registered
[    1.378910] registered taskstats version 1
[    1.392780] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    1.398646] rtc-pl031 9010000.pl031: setting system clock to 2025-05-18 14:57:23 UTC (1747580243)
[    1.400260] ALSA device list:
[    1.400628]   No soundcards found.
[    1.407445] uart-pl011 9000000.pl011: no DMA platform data
[    1.416876] EXT4-fs (vda): couldn't mount as ext3 due to feature incompatibilities
[    1.422616] EXT4-fs (vda): INFO: recovery required on readonly filesystem
[    1.422994] EXT4-fs (vda): write access will be enabled during recovery
[    1.502245] EXT4-fs (vda): recovery complete
[    1.508293] EXT4-fs (vda): mounted filesystem with ordered data mode. Opts: (null)
[    1.509494] VFS: Mounted root (ext4 filesystem) readonly on device 254:0.
[    1.521602] devtmpfs: mounted
[    1.607833] Freeing unused kernel memory: 1088K
[    1.863644] EXT4-fs (vda): re-mounted. Opts: data=ordered
Starting logging: OK
Initializing random number generator... done.
Starting network: udhcpc: started, v1.27.2
udhcpc: sending discover
udhcpc: sending select for 10.0.2.15
udhcpc: lease of 10.0.2.15 obtained, lease time 86400
deleting routers
adding dns 10.0.2.3
OK
Starting sshd: [    4.626091] NET: Registered protocol family 10
[    4.652093] Segment Routing with IPv6
OK

Welcome to Buildroot
nvdla login: root
Password: nvdla

# mount -t 9p -o trans=virtio r /mnt && cd /mnt
# insmod drm.ko && insmod opendla_1.ko
[    5.929557] opendla: loading out-of-tree module taints kernel.
[    5.936289] Probe NVDLA config nvidia,nvdla_os_initial
[    5.938474] 0 . 12 . 5
[    5.939033] reset engine done
[    5.944824] [drm] Initialized nvdla 0.0.0 20171017 for 10200000.nvdla on minor 0
# ./nvdla_runtime --loadable lenet.nvdla  --image eight_invert.pgm 
creating new runtime context...
[    6.170389] DMA paddr allocated: 0xc0000000 for vaddr 0xffff000040000000
[    6.174900] nvdla_gem_map_offset allocates args->offset = 0x100000000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8201b000, size = 4096, offset = 0x100000000, fd = 3, flags = 3
exited nvdla_mem_map()

[    6.862415] DMA paddr allocated: 0xc0200000 for vaddr 0xffff000040200000
[    6.863795] nvdla_gem_map_offset allocates args->offset = 0x100001000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81889000, size = 1851392, offset = 0x100001000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.210140] DMA paddr allocated: 0xc0020000 for vaddr 0xffff000040020000
[    7.210764] nvdla_gem_map_offset allocates args->offset = 0x1001c5000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81870000, size = 102400, offset = 0x1001c5000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.214839] DMA paddr allocated: 0xc0001000 for vaddr 0xffff000040001000
[    7.215313] nvdla_gem_map_offset allocates args->offset = 0x1001de000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8201a000, size = 40, offset = 0x1001de000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.218955] DMA paddr allocated: 0xc0002000 for vaddr 0xffff000040002000
[    7.219882] nvdla_gem_map_offset allocates args->offset = 0x1001df000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff82019000, size = 360, offset = 0x1001df000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.224540] DMA paddr allocated: 0xc0003000 for vaddr 0xffff000040003000
[    7.225443] nvdla_gem_map_offset allocates args->offset = 0x1001e0000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff82018000, size = 1160, offset = 0x1001e0000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.231824] DMA paddr allocated: 0xc0004000 for vaddr 0xffff000040004000
[    7.232368] nvdla_gem_map_offset allocates args->offset = 0x1001e1000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff82016000, size = 6440, offset = 0x1001e1000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.238505] DMA paddr allocated: 0xc0006000 for vaddr 0xffff000040006000
[    7.238938] nvdla_gem_map_offset allocates args->offset = 0x1001e3000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186f000, size = 700, offset = 0x1001e3000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.242779] DMA paddr allocated: 0xc0007000 for vaddr 0xffff000040007000
[    7.243339] nvdla_gem_map_offset allocates args->offset = 0x1001e4000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186e000, size = 4096, offset = 0x1001e4000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.247232] DMA paddr allocated: 0xc0008000 for vaddr 0xffff000040008000
[    7.247840] nvdla_gem_map_offset allocates args->offset = 0x1001e5000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186d000, size = 256, offset = 0x1001e5000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.251730] DMA paddr allocated: 0xc0009000 for vaddr 0xffff000040009000
[    7.252374] nvdla_gem_map_offset allocates args->offset = 0x1001e6000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186c000, size = 24, offset = 0x1001e6000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.256113] DMA paddr allocated: 0xc000a000 for vaddr 0xffff00004000a000
[    7.256663] nvdla_gem_map_offset allocates args->offset = 0x1001e7000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186b000, size = 512, offset = 0x1001e7000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.261212] DMA paddr allocated: 0xc000b000 for vaddr 0xffff00004000b000
[    7.261787] nvdla_gem_map_offset allocates args->offset = 0x1001e8000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff8186a000, size = 4096, offset = 0x1001e8000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.264744] DMA paddr allocated: 0xc000c000 for vaddr 0xffff00004000c000
[    7.266372] nvdla_gem_map_offset allocates args->offset = 0x1001e9000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81869000, size = 4096, offset = 0x1001e9000, fd = 3, flags = 3
exited nvdla_mem_map()

[    7.269970] DMA paddr allocated: 0xc000d000 for vaddr 0xffff00004000d000
[    7.270588] nvdla_gem_map_offset allocates args->offset = 0x1001ea000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81868000, size = 4096, offset = 0x1001ea000, fd = 3, flags = 3
exited nvdla_mem_map()

Emulator starting
entered allocateSystemMemory()
[    7.499156] DMA paddr allocated: 0xc0010000 for vaddr 0xffff000040010000
[    7.499796] nvdla_gem_map_offset allocates args->offset = 0x1001eb000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81061000, size = 25088, offset = 0x1001eb000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x20f3e980, *pData = 0xffff81061000
exited allocateSystemMemory()

pgm2dimg 1 28 28 1 896 25088 25088
entered allocateSystemMemory()
[    7.533970] DMA paddr allocated: 0xc000e000 for vaddr 0xffff00004000e000
[    7.534491] nvdla_gem_map_offset allocates args->offset = 0x1001f2000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffff81060000, size = 32, offset = 0x1001f2000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x20f3e9e0, *pData = 0xffff81060000
exited allocateSystemMemory()

submitting tasks...
dla_task id 0 has set addr id 0: handle = 20f3def0, offset = 0
dla_task id 0 has set addr id 1: handle = 20f3deb0, offset = 0
dla_task id 0 has set addr id 2: handle = 20f3ded0, offset = 0
dla_task id 0 has set addr id 3: handle = 20f3e980, offset = 0
dla_task id 0 has set addr id 4: handle = 20f3e9e0, offset = 0
dla_task id 0 has set addr id 5: handle = 20f3df10, offset = 0
dla_task id 0 has set addr id 6: handle = 20f3df30, offset = 0
dla_task id 0 has set addr id 7: handle = 20f3df50, offset = 0
dla_task id 0 has set addr id 8: handle = 20f3df70, offset = 0
dla_task id 0 has set addr id 9: handle = 20f3df90, offset = 0
address_list[0][0].handle = 7
address_list[0][0].offset = 0
address_list[0][1].handle = 5
address_list[0][1].offset = 0
address_list[0][2].handle = 6
address_list[0][2].offset = 0
address_list[0][3].handle = 19
address_list[0][3].offset = 0
address_list[0][4].handle = 20
address_list[0][4].offset = 0
address_list[0][5].handle = 8
address_list[0][5].offset = 0
address_list[0][6].handle = 9
address_list[0][6].offset = 0
address_list[0][7].handle = 10
address_list[0][7].offset = 0
address_list[0][8].handle = 11
address_list[0][8].offset = 0
address_list[0][9].handle = 12
address_list[0][9].offset = 0
[    7.548769] Enter:dla_read_network_config
[    7.549407] entered dla_get_dma_address(index = 0):
[    7.549636]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[    7.549879] before: dst_ptr = 0xffff000000ac142c
[    7.549940] before set: *temp = 0xffff000000ac142c
[    7.550329] after set: *temp = 0x0
[    7.550467] after: dst_ptr = 0x0
[    7.550493] exiting dla_get_dma_address(), got dst_ptr = 0 (index = 0)
[    7.551455] dla_data_read(src_index = 0): mapped dma_buf(handle = 7, offset = 0) to vaddr = 0xffff000040001000
[    7.552155] *********************************************************
[    7.552483] NVDLA FW dla_network_desc
[    7.552668] ---------------------------------------------------------
[    7.555067] op desc index      = 6
[    7.555493] surface desc index = 7
[    7.555824] dep graph index    = 5
[    7.556078] lut data index     = 8
[    7.556345] stat_list_index    = -1
[    7.556641] roi array index    = -1
[    7.556919] surface index      = -1
[    7.558711] num rois           = 1
[    7.559068] num ops            = 10
[    7.559346] num luts           = 0
[    7.559580] num addr           = 10
[    7.559797] input layer        = 0
[    7.559974] dynamic roi        = 0
[    7.560319] entered dla_get_dma_address(index = 6):
[    7.560504]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[    7.560831] before: dst_ptr = 0x0
[    7.560847] before set: *temp = 0x0
[    7.563363] after set: *temp = 0x6
[    7.563608] after: dst_ptr = 0x6
[    7.563625] exiting dla_get_dma_address(), got dst_ptr = 6 (index = 6)
[    7.564112] getting surface_desc_addr:
[    7.564367] before: task->surface_desc_addr = 0x0
[    7.564398] entered dla_get_dma_address(index = 7):
[    7.564844]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[    7.566517] before: dst_ptr = 0x0
[    7.566539] before set: *temp = 0x0
[    7.566919] after set: *temp = 0x7
[    7.567041] after: dst_ptr = 0x7
[    7.567056] exiting dla_get_dma_address(), got dst_ptr = 7 (index = 7)
[    7.567536] after: task->surface_desc_addr = 0x7
[    7.567566] 
[    7.567852] entered dla_get_dma_address(index = 5):
[    7.568014]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[    7.568227] before: dst_ptr = 0x0
[    7.568240] before set: *temp = 0x0
[    7.568558] after set: *temp = 0x5
[    7.568690] after: dst_ptr = 0x5
[    7.568704] exiting dla_get_dma_address(), got dst_ptr = 5 (index = 5)
[    7.571450] Exit:dla_read_network_config status=0
[    7.571771] *********************************************************
[    7.572119] NVDLA FW address list
[    7.572276] ---------------------------------------------------------
[    7.572484] task base address        = 0
[    7.572657] op desc address          = 6
[    7.574139] surface desc address     = 7
[    7.574357] dependency graph address = 5
[    7.574615] LUT data address         = 0
[    7.574870] stat address             = 0
[    7.575100] ROI array address        = 0
[    7.575349] surface address          = 0
[    7.575635] Enter: dla_initiate_processors
[    7.576092] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.576724] Enter: dla_submit_operation
[    7.578382] Prepare Convolution operation index 0 ROI 0 dep_count 1
[    7.578698] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.579530] processor:Convolution group:0, rdma_group:0 available
[    7.580021] Enter: dla_read_config
[    7.580321] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.580898] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.582763] *********************************************************
[    7.583143] NVDLA FW ROI[0]: dla_conv_surface_desc
[    7.583399] ---------------------------------------------------------
[    7.583720] weight_data         = [ dla_data_cube =>
[    7.584085]     type          = 0
[    7.584227]     address       = 1
[    7.584487]     offset        = 0
[    7.584643]     width         = 5
[    7.584809]     height        = 5
[    7.586566]     channel       = 1
[    7.586803]     size          = 1024
[    7.586939]     line_stride   = 0
[    7.587080]     surf_stride   = 0
[    7.587266]     plane_stride  = 0
[    7.587396] ]
[    7.587434] wmb_data            = [ dla_data_cube =>
[    7.587794]     type          = 0
[    7.587944]     address       = 0
[    7.588140]     offset        = 0
[    7.588292]     width         = 0
[    7.588407]     height        = 0
[    7.588584]     channel       = 0
[    7.588786]     size          = 0
[    7.588904]     line_stride   = 0
[    7.591482]     surf_stride   = 0
[    7.591799]     plane_stride  = 0
[    7.592008] ]
[    7.592043] wgs_data            = [ dla_data_cube =>
[    7.592367]     type          = 0
[    7.592525]     address       = 0
[    7.592689]     offset        = 0
[    7.592850]     width         = 0
[    7.594482]     height        = 0
[    7.594806]     channel       = 0
[    7.594968]     size          = 0
[    7.595205]     line_stride   = 0
[    7.595648]     surf_stride   = 0
[    7.595842]     plane_stride  = 0
[    7.596044] ]
[    7.596081] src_data            = [ dla_data_cube =>
[    7.596446]     type          = 0
[    7.596644]     address       = 3
[    7.596776]     offset        = 0
[    7.598680]     width         = 1c
[    7.598904]     height        = 1c
[    7.599105]     channel       = 1
[    7.599327]     size          = 25088
[    7.599513]     line_stride   = 896
[    7.599675]     surf_stride   = 25088
[    7.599823]     plane_stride  = 0
[    7.600112] ]
[    7.600146] dst_data            = [ dla_data_cube =>
[    7.600447]     type          = 2
[    7.600774]     address       = -1
[    7.602601]     offset        = 0
[    7.603030]     width         = 18
[    7.603180]     height        = 18
[    7.603430]     channel       = 14
[    7.603610]     size          = 36864
[    7.603934]     line_stride   = 768
[    7.604198]     surf_stride   = 18432
[    7.604391]     plane_stride  = 0
[    7.604590] ]
[    7.604636] offset_u            = 0
[    7.604844] in_line_uv_stride   = 0
[    7.604844] 
[    7.607305] *********************************************************
[    7.607619] NVDLA FW ROI[0]: dla_conv_op_desc
[    7.607862] ---------------------------------------------------------
[    7.608156] conv_mode          = 0
[    7.608321] data_reuse         = 0
[    7.608483] weight_reuse       = 0
[    7.608688] skip_data_rls      = 0
[    7.608839] skip_weight_rls    = 0
[    7.610494] entry_per_slice    = 7
[    7.610788] data_format        = 36
[    7.610968] pixel_mapping      = 0
[    7.611187] fetch_grain        = 1
[    7.611381] batch              = 1
[    7.611551] weight_format      = 0
[    7.611728] data_bank          = 1
[    7.611921] weight_bank        = 1
[    7.612041] batch_stride       = 0
[    7.612263] post_extension     = 0
[    7.612413] pixel_override     = 1
[    7.612664] release            = 28
[    7.612929] input_width_csc    = 28
[    7.615375] input_height_csc   = 28
[    7.615603] input_channel_csc  = 1
[    7.615766] kernel_width_csc   = 5
[    7.615925] kernel_height_csc  = 5
[    7.616216] kernel_channel_csc = 1
[    7.616396] input_width_cmac   = 24
[    7.616582] input_height_cmac  = 24
[    7.616855] bytes_per_kernel   = 50
[    7.618388] mean_ry            = 0
[    7.618659] mean_gu            = 0
[    7.619017] mean_bv            = 0
[    7.619215] mean_ax            = 0
[    7.619405] mean_format        = 0
[    7.619631] conv_stride_x      = 1
[    7.619804] conv_stride_y      = 1
[    7.620073] pad_x_left         = 0
[    7.620248] pad_x_right        = 0
[    7.620460] pad_y_top          = 0
[    7.620635] pad_y_bottom       = 0
[    7.620815] dilation_x         = 1
[    7.623035] dilation_y         = 1
[    7.623269] pra_truncate       = 0
[    7.623408] in_precision       = 2
[    7.623570] out_precision      = 2
[    7.623783] pad_val            = 0
[    7.623902] in_cvt             =
[    7.624039] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    7.624263] out_cvt            =
[    7.624412] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[    7.624635] 
[    7.624781] Exit: dla_read_config
[    7.626700] Exit: dla_prepare_operation status=0
[    7.627029] Enter: dla_program_operation
[    7.627202] Program Convolution operation index 0 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.628600] 
[    7.628600] entered processor_conv_program():
[    7.630179] conv getting weight_address:
[    7.630453] entered dla_get_dma_cube_address(index = 1, offset = 0x0):
[    7.630741] entered dla_get_dma_address(index = 1):
[    7.630980] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.631217] entered dla_read_dma_address(index = 1):
[    7.631473] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    7.632138] *phys_addr = 0xc0200000 + 0x0
[    7.632505] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    7.632809] back to dla_get_dma_cube_address: dst_ptr += 0x0
[    7.634621] conv weight_addr = 0xc0200000
[    7.634621] 
[    7.635006] conv getting input_address:
[    7.635297] entered dla_read_input_address():
[    7.635503] passed to dla_get_dma_cube_address(data->address = 3, data->offset = 0)
[    7.635899] entered dla_get_dma_cube_address(index = 3, offset = 0x0):
[    7.636246] entered dla_get_dma_address(index = 3):
[    7.636551] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.636907] entered dla_read_dma_address(index = 3):
[    7.638552] pass to nvdla_gem_dma_addr(fd = handles[index=3] = 19):
[    7.638954] *phys_addr = 0xc0010000 + 0x0
[    7.639100] exiting dla_get_dma_address(), got dst_ptr = c0010000 (index = 3)
[    7.639419] back to dla_get_dma_cube_address: dst_ptr += 0x0
[    7.639814] conv input_addr = 0xc0010000
[    7.639814] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x170017


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 00170017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x300


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000300 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x4800


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00004800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x6


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000006 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x40004


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00040004 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x130000


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 00130000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x170017


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 00170017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x23f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 0000023f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0010000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0010000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x380


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x6200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00006200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x6


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000006 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0200000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0200000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.653747] no desc get due to index==-1
[    7.654056] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.654452] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.654927] no desc get due to index==-1
[    7.655118] no desc get due to index==-1
[    7.655241] no desc get due to index==-1
[    7.655437] no desc get due to index==-1
[    7.655611] Enter: dla_op_programmed
[    7.656011] Update dependency operation index 3 ROI 0 DEP_COUNT=3
[    7.656327] Update dependency operation index 1 ROI 0 DEP_COUNT=1
[    7.656587] enable SDP in dla_update_dependency as depdency are resolved
[    7.658762] Enter: dla_enable_operation
[    7.659135] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[    7.659691] Exit: dla_enable_operation status=0
[    7.660014] Exit: dla_op_programmed
[    7.660178] Exit: dla_program_operation status=0
[    7.660487] Exit: dla_submit_operation
[    7.662206] Enter: dla_dequeue_operation
[    7.662544] Dequeue op from Convolution processor, index=3 ROI=0
[    7.662857] Enter: dla_submit_operation
[    7.662994] Prepare Convolution operation index 3 ROI 0 dep_count 2
[    7.663363] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.663887] processor:Convolution group:1, rdma_group:0 available
[    7.664474] Enter: dla_read_config
[    7.664704] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.666643] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.667162] *********************************************************
[    7.667454] NVDLA FW ROI[0]: dla_conv_surface_desc
[    7.667728] ---------------------------------------------------------
[    7.667962] weight_data         = [ dla_data_cube =>
[    7.668280]     type          = 0
[    7.668482]     address       = 1
[    7.668655]     offset        = 10000
[    7.668792]     width         = 5
[    7.668911]     height        = 5
[    7.670677]     channel       = 14
[    7.670903]     size          = 50048
[    7.671106]     line_stride   = 0
[    7.671278]     surf_stride   = 0
[    7.671383]     plane_stride  = 0
[    7.671470] ]
[    7.671484] wmb_data            = [ dla_data_cube =>
[    7.671702]     type          = 0
[    7.671859]     address       = 0
[    7.671999]     offset        = 0
[    7.672169]     width         = 0
[    7.672296]     height        = 0
[    7.672518]     channel       = 0
[    7.672718]     size          = 0
[    7.672875]     line_stride   = 0
[    7.675445]     surf_stride   = 0
[    7.675667]     plane_stride  = 0
[    7.675773] ]
[    7.675787] wgs_data            = [ dla_data_cube =>
[    7.676143]     type          = 0
[    7.676234]     address       = 0
[    7.676522]     offset        = 0
[    7.676644]     width         = 0
[    7.676812]     height        = 0
[    7.678472]     channel       = 0
[    7.678758]     size          = 0
[    7.678983]     line_stride   = 0
[    7.679112]     surf_stride   = 0
[    7.679331]     plane_stride  = 0
[    7.679680] ]
[    7.679753] src_data            = [ dla_data_cube =>
[    7.680196]     type          = 0
[    7.680426]     address       = 2
[    7.680624]     offset        = 10000
[    7.680822]     width         = c
[    7.682706]     height        = c
[    7.683020]     channel       = 14
[    7.683222]     size          = 9216
[    7.683371]     line_stride   = 384
[    7.683630]     surf_stride   = 4608
[    7.683789]     plane_stride  = 0
[    7.683924] ]
[    7.683938] dst_data            = [ dla_data_cube =>
[    7.684215]     type          = 2
[    7.684364]     address       = -1
[    7.684550]     offset        = 0
[    7.684746]     width         = 8
[    7.687018]     height        = 8
[    7.687277]     channel       = 32
[    7.687446]     size          = 8192
[    7.687570]     line_stride   = 256
[    7.687771]     surf_stride   = 2048
[    7.688004]     plane_stride  = 0
[    7.688193] ]
[    7.688209] offset_u            = 0
[    7.688406] in_line_uv_stride   = 0
[    7.688406] 
[    7.688688] *********************************************************
[    7.690574] NVDLA FW ROI[0]: dla_conv_op_desc
[    7.690886] ---------------------------------------------------------
[    7.691170] conv_mode          = 0
[    7.691300] data_reuse         = 0
[    7.691454] weight_reuse       = 0
[    7.691592] skip_data_rls      = 0
[    7.691761] skip_weight_rls    = 0
[    7.691919] entry_per_slice    = 6
[    7.692062] data_format        = 36
[    7.692299] pixel_mapping      = 0
[    7.692546] fetch_grain        = 1
[    7.692745] batch              = 1
[    7.695135] weight_format      = 0
[    7.695382] data_bank          = 1
[    7.695544] weight_bank        = 2
[    7.695759] batch_stride       = 0
[    7.695982] post_extension     = 0
[    7.696103] pixel_override     = 1
[    7.696193] release            = 12
[    7.696447] input_width_csc    = 12
[    7.696745] input_height_csc   = 12
[    7.696974] input_channel_csc  = 20
[    7.698808] kernel_width_csc   = 5
[    7.698978] kernel_height_csc  = 5
[    7.699230] kernel_channel_csc = 20
[    7.699402] input_width_cmac   = 8
[    7.699548] input_height_cmac  = 8
[    7.699712] bytes_per_kernel   = 1000
[    7.699884] mean_ry            = 0
[    7.700088] mean_gu            = 0
[    7.700243] mean_bv            = 0
[    7.700405] mean_ax            = 0
[    7.700591] mean_format        = 0
[    7.700744] conv_stride_x      = 1
[    7.703073] conv_stride_y      = 1
[    7.703379] pad_x_left         = 0
[    7.703545] pad_x_right        = 0
[    7.703758] pad_y_top          = 0
[    7.703988] pad_y_bottom       = 0
[    7.704127] dilation_x         = 1
[    7.704254] dilation_y         = 1
[    7.704395] pra_truncate       = 0
[    7.704583] in_precision       = 2
[    7.704714] out_precision      = 2
[    7.704887] pad_val            = 0
[    7.706670] in_cvt             =
[    7.706944] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    7.707232] out_cvt            =
[    7.707333] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[    7.707507] 
[    7.707582] Exit: dla_read_config
[    7.707789] Exit: dla_prepare_operation status=0
[    7.708036] Enter: dla_program_operation
[    7.708147] Program Convolution operation index 3 ROI 0 Group[1]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[    7.710591] 
[    7.710591] entered processor_conv_program():
[    7.711122] conv getting weight_address:
[    7.711462] entered dla_get_dma_cube_address(index = 1, offset = 0x10000):
[    7.711823] entered dla_get_dma_address(index = 1):
[    7.711971] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.712174] entered dla_read_dma_address(index = 1):
[    7.712335] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    7.712652] *phys_addr = 0xc0200000 + 0x0
[    7.712807] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    7.714857] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[    7.715198] conv weight_addr = 0xc0210000
[    7.715198] 
[    7.715498] conv getting input_address:
[    7.715723] entered dla_read_input_address():
[    7.715936] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 65536)
[    7.716313] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[    7.716651] entered dla_get_dma_address(index = 2):
[    7.716829] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.718568] entered dla_read_dma_address(index = 2):
[    7.718886] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    7.719267] *phys_addr = 0xc0020000 + 0x0
[    7.719409] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    7.719789] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[    7.720108] conv input_addr = 0xc0030000
[    7.720108] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x70007


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 00070007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x100


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000100 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x800


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00000800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x5


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000005 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x40004


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00040004 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x310013


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 00310013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xc380


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 0000c380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x70007


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 00070007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x3f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 0000003f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xb


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x10000


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0030000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0030000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0030000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0030000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x180


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000180 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00001200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x5


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000005 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x3e7


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 000003e7 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0210000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0210000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc380


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 0000c380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00010000 resp=TLM_OK_RESPONSE
[    7.732061] no desc get due to index==-1
[    7.732312] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.732696] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.734274] no desc get due to index==-1
[    7.734583] no desc get due to index==-1
[    7.734738] no desc get due to index==-1
[    7.734923] no desc get due to index==-1
[    7.735135] Enter: dla_op_programmed
[    7.735295] Update dependency operation index 6 ROI 0 DEP_COUNT=3
[    7.735468] Update dependency operation index 4 ROI 0 DEP_COUNT=2
[    7.735629] Exit: dla_op_programmed
[    7.735802] Exit: dla_program_operation status=0
[    7.735960] Exit: dla_submit_operation
[    7.736208] Exit: dla_dequeue_operation
[    7.736403] Enter: dla_submit_operation
[    7.736599] Prepare SDP operation index 1 ROI 0 dep_count 0
[    7.736773] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.739656] processor:SDP group:0, rdma_group:0 available
[    7.739898] Enter: dla_read_config
[    7.740104] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.740506] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.742291] *********************************************************
[    7.742678] NVDLA FW ROI[0]: dla_sdp_surface_desc
[    7.742930] ---------------------------------------------------------
[    7.743123] src_data            = [ dla_data_cube =>
[    7.743337]     type          = 2
[    7.743476]     address       = -1
[    7.743729]     offset        = 0
[    7.743875]     width         = 18
[    7.743979]     height        = 18
[    7.744098]     channel       = 14
[    7.744228]     size          = 36864
[    7.744338]     line_stride   = 768
[    7.744506]     surf_stride   = 18432
[    7.744625]     plane_stride  = 0
[    7.744782] ]
[    7.744805] x1_data             = [ dla_data_cube =>
[    7.747522]     type          = 0
[    7.747804]     address       = 1
[    7.747953]     offset        = 1000
[    7.748169]     width         = 1
[    7.748358]     height        = 1
[    7.748470]     channel       = 14
[    7.748614]     size          = 40
[    7.748795]     line_stride   = 32
[    7.750490]     surf_stride   = 32
[    7.750692]     plane_stride  = 0
[    7.750869] ]
[    7.750900] x2_data             = [ dla_data_cube =>
[    7.751185]     type          = 0
[    7.751329]     address       = 0
[    7.751552]     offset        = 0
[    7.751680]     width         = 0
[    7.751816]     height        = 0
[    7.751970]     channel       = 0
[    7.752174]     size          = 0
[    7.752346]     line_stride   = 0
[    7.752506]     surf_stride   = 0
[    7.752634]     plane_stride  = 0
[    7.752765] ]
[    7.752793] y_data              = [ dla_data_cube =>
[    7.755450]     type          = 0
[    7.755641]     address       = 0
[    7.755774]     offset        = 0
[    7.755952]     width         = 0
[    7.756190]     height        = 0
[    7.756333]     channel       = 0
[    7.756544]     size          = 0
[    7.756738]     line_stride   = 0
[    7.756883]     surf_stride   = 0
[    7.758554]     plane_stride  = 0
[    7.758832] ]
[    7.758865] dst_data            = [ dla_data_cube =>
[    7.759128]     type          = 0
[    7.759299]     address       = 2
[    7.759441]     offset        = 0
[    7.759541]     width         = 18
[    7.759748]     height        = 18
[    7.759899]     channel       = 14
[    7.760069]     size          = 36864
[    7.760195]     line_stride   = 768
[    7.760330]     surf_stride   = 18432
[    7.760542]     plane_stride  = 0
[    7.760676] ]
[    7.760739] *********************************************************
[    7.763613] NVDLA FW ROI[0]: dla_sdp_op_desc
[    7.763836] ---------------------------------------------------------
[    7.764141] src_precision    = 2
[    7.764287] dst_precision    = 2
[    7.764621] lut_index        = -1
[    7.764764] out_cvt          =
[    7.766324] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    7.766730] conv_mode        = 0
[    7.766932] batch_num        = 1
[    7.767091] batch_stride     = 0
[    7.767255] x1_op            = [ dla_sdp_op =>
[    7.767429]     enable         = 1
[    7.767644]     alu_type       = 2
[    7.767839]     type           = 2
[    7.768018]     mode           = 1
[    7.768247]     act            = 0
[    7.768411]     shift_value    = 0
[    7.768551]     truncate       = 0
[    7.768775]     precision      = 2
[    7.771293]     alu_operand    = 0
[    7.771564]     mul_operand    = 1
[    7.771818] cvt.alu_cvt          =
[    7.771979] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.772271] cvt.mul_cvt          =
[    7.772422] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.772640] ]
[    7.772776] x2_op            = [ dla_sdp_op =>
[    7.774528]     enable         = 0
[    7.774793]     alu_type       = 0
[    7.774909]     type           = 0
[    7.775032]     mode           = 0
[    7.775242]     act            = 0
[    7.775371]     shift_value    = 0
[    7.775501]     truncate       = 0
[    7.775742]     precision      = 0
[    7.775883]     alu_operand    = 0
[    7.776034]     mul_operand    = 0
[    7.776308] cvt.alu_cvt          =
[    7.776520] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.776753] cvt.mul_cvt          =
[    7.776960] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.779689] ]
[    7.779791] y_op             = [ dla_sdp_op =>
[    7.780046]     enable         = 0
[    7.780193]     alu_type       = 0
[    7.780362]     type           = 0
[    7.780496]     mode           = 0
[    7.780681]     act            = 0
[    7.780826]     shift_value    = 0
[    7.782402]     truncate       = 0
[    7.782776]     precision      = 0
[    7.782912]     alu_operand    = 0
[    7.783104]     mul_operand    = 0
[    7.783594] cvt.alu_cvt          =
[    7.783770] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.784012] cvt.mul_cvt          =
[    7.784145] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.784506] ]
[    7.784659] Exit: dla_read_config
[    7.784936] Exit: dla_prepare_operation status=0
[    7.786858] Enter: dla_program_operation
[    7.787199] Program SDP operation index 1 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 274:NV_NVDLA_csb_master::glb2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.788331] 
[    7.788331] entered processor_sdp_program():
[    7.790094] sdp skip getting src_addr
[    7.790094] 
[    7.790522] sdp getting dst_addr:
[    7.790665] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[    7.790972] entered dla_get_dma_address(index = 2):
[    7.791217] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.791407] entered dla_read_dma_address(index = 2):
[    7.791670] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    7.791945] *phys_addr = 0xc0020000 + 0x0
[    7.792193] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    7.792568] back to dla_get_dma_cube_address: dst_ptr += 0x0
[    7.792903] sdp dst_addr = 0xc0020000
[    7.792903] 
[    7.795559] sdp getting x1_addr:
[    7.795789] entered dla_get_dma_cube_address(index = 1, offset = 0x1000):
[    7.796171] entered dla_get_dma_address(index = 1):
[    7.796378] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.796650] entered dla_read_dma_address(index = 1):
[    7.796965] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    7.798730] *phys_addr = 0xc0200000 + 0x0
[    7.798962] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    7.799335] back to dla_get_dma_cube_address: dst_ptr += 0x1000
[    7.799580] sdp x1_addr = 0xc0201000
[    7.799580] 
[    7.799847] sdp skip getting x2_addr
[    7.799847] 
[    7.800065] sdp skip getting y_addr
[    7.800065] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xa9


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 000000a9 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa00c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa00c len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa010


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa010 len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa014


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa014 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x2a


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 0000002a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa02c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xc0201000


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa02c len=4 data=0x c0201000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa030


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa034


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa034 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa038


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa038 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb03c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb03c len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb040


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb040 len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb044


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb044 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb04c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb04c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb048


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xc0020000


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb048 len=4 data=0x c0020000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb050


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x300


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb050 len=4 data=0x 00000300 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb054


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x4800


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb054 len=4 data=0x 00004800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb058


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x58


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb058 len=4 data=0x 00000058 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb05c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb05c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb064


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb064 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb06c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb06c len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb080


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb080 len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b0 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0bc


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xa


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0bc len=4 data=0x 0000000a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c8


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[    7.808539] no desc get due to index==-1
[    7.808831] no desc get due to index==-1
[    7.810161] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.810733] no desc get due to index==-1
[    7.810898] no desc get due to index==-1
[    7.811136] Enter: dla_op_programmed
[    7.811439] Update dependency operation index 4 ROI 0 DEP_COUNT=1
[    7.811708] enable SDP in dla_update_dependency as depdency are resolved
[    7.812132] Enter: dla_enable_operation
[    7.812441] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[    7.812770] Exit: dla_enable_operation status=0
[    7.814524] Exit: dla_op_programmed
[    7.814822] Exit: dla_program_operation status=0
[    7.814998] Enter: dla_enable_operation
[    7.815260] Enable SDP operation index 1 ROI 0

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa008


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb038


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb038 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[    7.816368] Enter: dla_op_enabled
[    7.816540] Update dependency operation index 0 ROI 0 DEP_COUNT=1
[    7.816750] enable Convolution in dla_update_dependency as depdency are resolved
[    7.818316] Enter: dla_enable_operation
[    7.818530] Enable Convolution operation index 0 ROI 0

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0201000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0201000 len=64 data=0x a54cb534 29632fcd 3761b227 2c74a8d7 2f37abd0 aa69b322 b071b108 25e2af3d b3bd3002 aa0830ac 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x500c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x1


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x500c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9008


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7008


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8008


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6008


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5010


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5010 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[    7.820586] Enter: dla_op_enabled
[    7.820753] Exit: dla_op_enabled
[    7.820865] Exit: dla_enable_operation status=0
[    7.822329] Exit: dla_op_enabled
[    7.822594] Exit: dla_enable_operation status=0
[    7.822812] Exit: dla_submit_operation
[    7.823027] Enter: dla_dequeue_operation
[    7.823169] Dequeue op from SDP processor, index=4 ROI=0
[    7.823472] Enter: dla_submit_operation
[    7.823651] Prepare SDP operation index 4 ROI 0 dep_count 0
[    7.823900] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0010000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0010000 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x7ff3


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x10000


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00010000 resp=TLM_OK_RESPONSE
[    7.824709] processor:SDP group:1, rdma_group:1 available
[    7.824943] Enter: dla_read_config
[    7.826626] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.827069] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.827558] *********************************************************
[    7.827968] NVDLA FW ROI[0]: dla_sdp_surface_desc
[    7.828381] ---------------------------------------------------------
[    7.828925] src_data            = [ dla_data_cube =>
[    7.830618]     type          = 2
[    7.830848]     address       = -1
[    7.831014]     offset        = 0
[    7.831154]     width         = 8
[    7.831327]     height        = 8
[    7.831524]     channel       = 32
[    7.831695]     size          = 8192
[    7.831896]     line_stride   = 256
[    7.832058]     surf_stride   = 2048
[    7.832221]     plane_stride  = 0
[    7.832454] ]
[    7.832468] x1_data             = [ dla_data_cube =>
[    7.832711]     type          = 0
[    7.832828]     address       = 1
[    7.835303]     offset        = 2000
[    7.835633]     width         = 1
[    7.835770]     height        = 1
[    7.835907]     channel       = 32
[    7.836063]     size          = 100
[    7.836189]     line_stride   = 32
[    7.836330]     surf_stride   = 32
[    7.836421]     plane_stride  = 0
[    7.836611] ]
[    7.836624] x2_data             = [ dla_data_cube =>
[    7.836825]     type          = 0
[    7.838643]     address       = 0
[    7.838899]     offset        = 0
[    7.839069]     width         = 0
[    7.839190]     height        = 0
[    7.839345]     channel       = 0
[    7.839504]     size          = 0
[    7.839634]     line_stride   = 0
[    7.839810]     surf_stride   = 0
[    7.839977]     plane_stride  = 0
[    7.840130] ]
[    7.840143] y_data              = [ dla_data_cube =>
[    7.840430]     type          = 0
[    7.840652]     address       = 0
[    7.840836]     offset        = 0
[    7.840960]     width         = 0
[    7.843479]     height        = 0
[    7.843639]     channel       = 0
[    7.843782]     size          = 0
[    7.843884]     line_stride   = 0
[    7.844088]     surf_stride   = 0
[    7.844298]     plane_stride  = 0
[    7.844432] ]
[    7.844445] dst_data            = [ dla_data_cube =>
[    7.844794]     type          = 0
[    7.844929]     address       = 2
[    7.846834]     offset        = 14000
[    7.847077]     width         = 8
[    7.847246]     height        = 8
[    7.847390]     channel       = 32
[    7.847600]     size          = 8192
[    7.847833]     line_stride   = 256
[    7.848010]     surf_stride   = 2048
[    7.848105]     plane_stride  = 0
[    7.848224] ]
[    7.848239] *********************************************************
[    7.848617] NVDLA FW ROI[0]: dla_sdp_op_desc
[    7.848782] ---------------------------------------------------------
[    7.851307] src_precision    = 2
[    7.851535] dst_precision    = 2
[    7.851664] lut_index        = -1
[    7.851798] out_cvt          =
[    7.851942] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    7.852200] conv_mode        = 0
[    7.852360] batch_num        = 1
[    7.852520] batch_stride     = 0
[    7.852744] x1_op            = [ dla_sdp_op =>
[    7.854476]     enable         = 1
[    7.854752]     alu_type       = 2
[    7.854959]     type           = 2
[    7.855162]     mode           = 1
[    7.855316]     act            = 0
[    7.855499]     shift_value    = 0
[    7.855721]     truncate       = 0
[    7.855887]     precision      = 2
[    7.856058]     alu_operand    = 0
[    7.856214]     mul_operand    = 1
[    7.856400] cvt.alu_cvt          =
[    7.856582] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.856770] cvt.mul_cvt          =
[    7.856910] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.859355] ]
[    7.859552] x2_op            = [ dla_sdp_op =>
[    7.859829]     enable         = 0
[    7.859954]     alu_type       = 0
[    7.860145]     type           = 0
[    7.860307]     mode           = 0
[    7.860509]     act            = 0
[    7.860686]     shift_value    = 0
[    7.860830]     truncate       = 0
[    7.862570]     precision      = 0
[    7.862784]     alu_operand    = 0
[    7.862975]     mul_operand    = 0
[    7.863163] cvt.alu_cvt          =
[    7.863336] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.863647] cvt.mul_cvt          =
[    7.863813] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.864065] ]
[    7.864227] y_op             = [ dla_sdp_op =>
[    7.864471]     enab
Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0010040

le         = 0
[    7.864850]     alu_type       = 0
[    7.868226]     type           = 0
[    7.868484]     mode           = 0
[    7.868617]     act            = 0
[    7.868823]     shift_value    = 0
[    7.870665]     truncate       = 0
[    7.871649]     precision      = 0
[    7.871858]     alu_operand    = 0
[    7.871967]     mul_operand    = 0
[    7.872115] cvt.alu_cvt          =
[    7.872263] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.872523] cvt.mul_cvt          =
[    7.872640] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    7.872952] ]
[    7.874504] Exit: dla_read_config
[    7.874815] Exit: dla_prepare_operation status=0
[    7.874979] Enter: dla_program_operation
[    7.875123] Program SDP operation index 4 ROI 0 Group[1]
[    7.875735] 
[    7.875735] entered processor_sdp_program():
[    7.876081] sdp skip getting src_addr
[    7.876081] 
[    7.876261] sdp getting dst_addr:
[    7.876420] entered dla_get_dma_cube_address(index = 2, offset = 0x14000):
[    7.876638] entered dla_get_dma_address(index = 2):
[    7.876787] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.879848] entered dla_read_dma_address(index = 2):
[    7.880298] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    7.880574] *phys_addr = 0xc0020000 + 0x0
[    7.880802] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    7.882275] back to dla_get_dma_cube_address: dst_ptr += 0x14000
[    7.882491] sdp dst_addr = 0xc0034000
[    7.882491] 
[    7.882696] sdp getting x1_addr:
[    7.882869] entered dla_get_dma_cube_address(index = 1, offset = 0x2000):
[    7.883134] entered dla_get_dma_address(index = 1):
[    7.883389] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.883547] entered dla_read_dma_address(index = 1):
[    7.883751] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    7.884065] *phys_addr = 0xc0200000 + 0x0
[    7.884209] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    7.884460] back to dla_get_dma_cube_address: dst_ptr += 0x2000
[    7.884735] sdp x1_addr = 0xc0202000
[    7.884735] 
[    7.887435] sdp skip getting x2_addr
[    7.887435] 
[    7.887822] sdp skip getting y_addr
[    7.887822] 
[    7.891025] no desc get due to index==-1
[    7.892374] no desc get due to index==-1
[    7.892536] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.894036] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    7.894386] no desc get due to index==-1
[    7.894515] no desc get due to index==-1
[    7.894718] Enter: dla_op_programmed
[    7.894832] Update dependency operation index 7 ROI 0 DEP_COUNT=2
[    7.895171] Exit: dla_op_programmed
[    7.895364] Exit: dla_program_operation status=0
[    7.895531] Enter: dla_enable_operation
[    7.895729] Enable SDP operation index 4 ROI 0
[    7.896308] Enter: dla_op_enabled
[    7.896486] Update dependency operation index 3 ROI 0 DEP_COUNT=2
[    7.896788] Exit: dla_op_enabled
[    7.899362] Exit: dla_enable_operation status=0
[    7.899594] Exit: dla_submit_operation
[    7.899770] Exit: dla_dequeue_operation
[    7.900011] Enter: dla_submit_operation
[    7.900200] Prepare PDP operation index 2 ROI 0 dep_count 1
[    7.900363] Enter: dla_prepare_operation
[    7.900853] processor:PDP group:0, rdma_group:0 available
[    7.902497] Enter: dla_read_config
[    7.902763] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.903220] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.903708] *********************************************************
[    7.903949] NVDLA FW ROI[0]: dla_pdp_surface_desc
[    7.904119] ---------------------------------------------------------
[    7.904302] src_data            = [ dla_data_cube =>
[    7.904532]     type          = 0
[    7.904687]     address       = 2
[    7.904832]     offset        = 0
[    7.906647]     width         = 18
[    7.906850]     height        = 18
[    7.906991]     channel       = 14
[    7.907106]     size          = 36864
[    7.907241]     line_stride   = 768
[    7.907418]     surf_stride   = 18432
[    7.907539]     plane_stride  = 0
[    7.907773] ]
[    7.907808] dst_data            = [ dla_data_cube =>
[    7.908093]     type          = 0
[    7.908233]     address       = 2
[    7.908369]     offset        = 10000
[    7.908529]     width         = c
[    7.908657]     height        = c
[    7.908928]     channel       = 14
[    7.911721]     size          = 9216
[    7.911987]     line_stride   = 384
[    7.912312]     surf_stride   = 4608
[    7.912497]     plane_stride  = 0
[    7.912721] ]
[    7.912809] *********************************************************
[    7.914418] NVDLA FW ROI[0]: dla_pdp_op_desc
[    7.914803] ---------------------------------------------------------
[    7.915038] precision               = 2
[    7.915238] padding_value           = [
[    7.915406]  0
[    7.915514]  0
[    7.915613]  0
[    7.915692]  0
[    7.915784]  0
[    7.915873]  0
[    7.915951]  0
[    7.916021] ]
[    7.916117] split_num               = 1
[    7.916256] partial_in_width_first  = 0
[    7.916436] partial_in_width_mid    = 0
[    7.916550] partial_in_width_last   = 0
[    7.916670] partial_width_first     = 0
[    7.916821] partial_width_mid       = 0
[    7.919641] partial_width_last      = 0
[    7.919976] pool_mode               = 1
[    7.920295] pool_width              = 1
[    7.920570] pool_height             = 1
[    7.920691] stride_x                = 2
[    7.922072] stride_y                = 2
[    7.922354] pad_left                = 0
[    7.922573] pad_right               = 0
[    7.922796] pad_top                 = 0
[    7.922995] pad_bottom              = 0
[    7.923288] Exit: dla_read_config
[    7.923445] Exit: dla_prepare_operation status=0
[    7.923695] Enter: dla_program_operation
[    7.923943] Program PDP operation index 2 ROI 0 Group[0]
[    7.924327] group id 0 rdma id 0
[    7.926875] entered dla_read_input_address():
[    7.927194] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 0)
[    7.927430] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[    7.927652] entered dla_get_dma_address(index = 2):
[    7.927883] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.928197] entered dla_read_dma_address(index = 2):
[    7.928378] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    7.928618] *phys_addr = 0xc0020000 + 0x0
[    7.928872] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    7.930695] back to dla_get_dma_cube_address: dst_ptr += 0x0
[    7.931107] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[    7.931367] entered dla_get_dma_address(index = 2):
[    7.931643] in branch dla_get_dma_address(DESTINATION_DMA):
[    7.932093] entered dla_read_dma_address(index = 2):
[    7.932433] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    7.932752] *phys_addr = 0xc0020000 + 0x0
[    7.939658] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    7.940072] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[    7.948121] no desc get due to index==-1
[    7.948379] no desc get due to index==-1
[    7.948636] no desc get due to index==-1
[    7.948888] no desc get due to index==-1
[    7.950113] no desc get due to index==-1
[    7.950367] Enter: dla_op_programmed
[    7.950633] Update dependency operation index 5 ROI 0 DEP_COUNT=2
[    7.950812] Exit: dla_op_programmed
[    7.950979] Exit: dla_program_operation status=0
[    7.951123] Exit: dla_submit_operation
[    7.951285] Enter: dla_dequeue_operation
[    7.951464] Dequeue op from PDP processor, index=5 ROI=0
[    7.951638] Enter: dla_submit_operation
[    7.951770] Prepare PDP operation index 5 ROI 0 dep_count 1
[    7.951925] Enter: dla_prepare_operation
[    7.952490] processor:PDP group:1, rdma_group:1 available
[    7.952860] Enter: dla_read_config
[    7.955205] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    7.955758] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    7.956308] *********************************************************
[    7.956521] NVDLA FW ROI[0]: dla_pdp_surface_desc
[    7.956772] ---------------------------------------------------------
[    7.958080] src_data            = [ dla_data_cube =>
[    7.958437]     type          = 0
[    7.958628]     address       = 2
[    7.958823]     offset        = 14000
[    7.958967]     width         = 8
[    7.959184]     height        = 8
[    7.959312]     channel       = 32
[    7.959450]     size          = 8192
[    7.959647]     line_stride   = 256
[    7.959866]     surf_stride   = 2048
[    7.960062]     plane_stride  = 0
[    7.960186] ]
[    7.960199] dst_data            = [ dla_data_cube =>
[    7.960539]     type          = 0
[    7.960782]     address       = 2
[    7.963526]     offset        = 16000
[    7.963808]     width         = 4
[    7.963973]     height        = 4
[    7.964117]     channel       = 32
[    7.964270]     size          = 2048
[    7.964412]     line_stride   = 128
[    7.964582]     surf_stride   = 512
[    8.760923]     plane_stride  = 0
[    8.761427] ]
[    8.761446] *********************************************************
[    8.761733] NVDLA FW ROI[0]: dla_pdp_op_desc
[    8.761859] ---------------------------------------------------------
[    8.762083] precision               = 2
[    8.762296] padding_value           = [
[    8.762600]  0
[    8.762726]  0
[    8.763021]  0
[    8.763166]  0
[    8.763329]  0
[    8.763438]  0
[    8.763594]  0
[    8.763756] ]
[    8.763890] split_num               = 1
[    8.764088] partial_in_width_first  = 0
[    8.764359] partial_in_width_mid    = 0
[    8.764618] partial_in_width_last   = 0
[    8.764859] partial_width_first     = 0
[    8.771033] partial_width_mid       = 0
[    8.771252] partial_width_last      = 0
[    8.771497] pool_mode               = 1
[    8.771686] pool_width              = 1
[    8.771860] pool_height             = 1
[    8.772003] stride_x                = 2
[    8.772378] stride_y                = 2
[    8.772659] pad_left                = 0
[    8.772916] pad_right               = 0
[    8.774655] pad_top                 = 0
[    8.774940] pad_bottom              = 0
[    8.775105] Exit: dla_read_config
[    8.775252] Exit: dla_prepare_operation status=0
[    8.775420] Enter: dla_program_operation
[    8.775603] Program PDP operation index 5 ROI 0 Group[1]
[    8.775796] group id 1 rdma id 1
[    8.776335] entered dla_read_input_address():
[    8.776576] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 81920)
[    8.776869] entered dla_get_dma_cube_address(index = 2, offset = 0x14000):
[    8.778842] entered dla_get_dma_address(index = 2):
[    8.779077] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.779245] entered dla_read_dma_address(index = 2):
[    8.779553] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    8.779812] *phys_addr = 0xc0020000 + 0x0
[    8.779981] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    8.780286] back to dla_get_dma_cube_address: dst_ptr += 0x14000
[    8.780512] entered dla_get_dma_cube_address(index = 2, offset = 0x16000):
[    8.780735] entered dla_get_dma_address(index = 2):
[    8.780908] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.782669] entered dla_read_dma_address(index = 2):
[    8.782910] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    8.783098] *phys_addr = 0xc0020000 + 0x0
[    8.783256] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    8.783465] back to dla_get_dma_cube_address: dst_ptr += 0x16000
[    8.787242] no desc get due to index==-1
[    8.787542] no desc get due to index==-1
[    8.787694] no desc get due to index==-1
[    8.788045] no desc get due to index==-1
[    8.788325] no desc get due to index==-1
[    8.788568] no desc get due to index==-1
[    8.788851] Enter: dla_op_programmed
[    8.790393] Exit: dla_op_programmed
[    8.790643] Exit: dla_program_operation status=0
[    8.790971] Exit: dla_submit_operation
[    8.791203] Exit: dla_dequeue_operation
[    8.791433] Exit: dla_initiate_processors status=0
[    8.791746] Enter:dla_handle_events, processor:BDMA
[    8.792082] Exit:dla_handle_events, ret:0
[    8.792348] Enter:dla_handle_events, processor:Convolution
[    8.792560] Handle cdma weight done event, processor Convolution group 0
[    8.792908] Handle cdma data done event, processor Convolution group 0
[    8.793458] Handle op complete event, processor Convolution group 0
[    8.793660] Enter:dla_op_completion processor Convolution group0
[    8.793955] Completed Convolution operation index 0 ROI 0
[    8.794333] 1 HWLs done, totally 10 layers
[    8.794641] Enter: dla_dequeue_operation
[    8.794822] Dequeue op from Convolution processor, index=6 ROI=0
[    8.795070] Enter: dla_submit_operation
[    8.795244] Prepare Convolution operation index 6 ROI 0 dep_count 2
[    8.795513] Enter: dla_prepare_operation
[    8.795861] processor:Convolution group:0, rdma_group:0 available
[    8.796129] Enter: dla_read_config
[    8.796354] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    8.796729] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    8.797177] *********************************************************
[    8.797340] NVDLA FW ROI[0]: dla_conv_surface_desc
[    8.797522] ---------------------------------------------------------
[    8.797805] weight_data         = [ dla_data_cube =>
[    8.798126]     type          = 0
[    8.798280]     address       = 1
[    8.798451]     offset        = 100000
[    8.798584]     width         = 4
[    8.798736]     height        = 4
[    8.798920]     channel       = 32
[    8.799117]     size          = 800000
[    8.799302]     line_stride   = 0
[    8.799500]     surf_stride   = 0
[    8.799715]     plane_stride  = 0
[    8.799884] ]
[    8.799897] wmb_data            = [ dla_data_cube =>
[    8.800280]     type          = 0
[    8.800382]     address       = 0
[    8.800546]     offset        = 0
[    8.800659]     width         = 0
[    8.800785]     height        = 0
[    8.800915]     channel       = 0
[    8.801130]     size          = 0
[    8.801346]     line_stride   = 0
[    8.801502]     surf_stride   = 0
[    8.801669]     plane_stride  = 0
[    8.801889] ]
[    8.801900] wgs_data            = [ dla_data_cube =>
[    8.802170]     type          = 0
[    8.802269]     address       = 0
[    8.802464]     offset        = 0
[    8.802563]     width         = 0
[    8.802727]     height        = 0
[    8.802837]     channel       = 0
[    8.802993]     size          = 0
[    8.803117]     line_stride   = 0
[    8.803250]     surf_stride   = 0
[    8.803388]     plane_stride  = 0
[    8.803548] ]
[    8.803559] src_data            = [ dla_data_cube =>
[    8.803855]     type          = 0
[    8.804006]     address       = 2
[    8.804126]     offset        = 16000
[    8.804291]     width         = 4
[    8.804441]     height        = 4
[    8.804568]     channel       = 32
[    8.804728]     size          = 2048
[    8.804865]     line_stride   = 128
[    8.805032]     surf_stride   = 512
[    8.805202]     plane_stride  = 0
[    8.805365] ]
[    8.805376] dst_data            = [ dla_data_cube =>
[    8.805677]     type          = 2
[    8.805849]     address       = -1
[    8.806051]     offset        = 0
[    8.806214]     width         = 1
[    8.806405]     height        = 1
[    8.806523]     channel       = 1f4
[    8.806702]     size          = 1024
[    8.806851]     line_stride   = 32
[    8.806982]     surf_stride   = 32
[    8.807110]     plane_stride  = 0
[    8.807319] ]
[    8.807335] offset_u            = 0
[    8.807606] in_line_uv_stride   = 0
[    8.807606] 
[    8.807782] *********************************************************
[    8.808196] NVDLA FW ROI[0]: dla_conv_op_desc
[    8.808476] ---------------------------------------------------------
[    8.808815] conv_mode          = 0
[    8.808956] data_reuse         = 0
[    8.809216] weight_reuse       = 0
[    8.809542] skip_data_rls      = 0
[    8.809815] skip_weight_rls    = 0
[    8.810107] entry_per_slice    = 4
[    8.810428] data_format        = 36
[    8.810673] pixel_mapping      = 0
[    8.810920] fetch_grain        = 1
[    8.811033] batch              = 1
[    8.811281] weight_format      = 0
[    8.811421] data_bank          = 1
[    8.811582] weight_bank        = 2
[    8.811840] batch_stride       = 0
[    8.812040] post_extension     = 0
[    8.812195] pixel_override     = 0
[    8.812370] release            = 4
[    8.812553] input_width_csc    = 4
[    8.812710] input_height_csc   = 4
[    8.813109] input_channel_csc  = 50
[    8.813244] kernel_width_csc   = 4
[    8.813426] kernel_height_csc  = 4
[    8.813621] kernel_channel_csc = 50
[    8.813797] input_width_cmac   = 1
[    8.813950] input_height_cmac  = 1
[    8.814129] bytes_per_kernel   = 1600
[    8.814383] mean_ry            = 0
[    8.814648] mean_gu            = 0
[    8.814803] mean_bv            = 0
[    8.815027] mean_ax            = 0
[    8.815178] mean_format        = 0
[    8.815441] conv_stride_x      = 1
[    8.815618] conv_stride_y      = 1
[    8.815840] pad_x_left         = 0
[    8.816018] pad_x_right        = 0
[    8.816138] pad_y_top          = 0
[    8.816307] pad_y_bottom       = 0
[    8.816430] dilation_x         = 1
[    8.816619] dilation_y         = 1
[    8.816756] pra_truncate       = 0
[    8.816911] in_precision       = 2
[    8.817069] out_precision      = 2
[    8.817235] pad_val            = 0
[    8.817336] in_cvt             =
[    8.817478] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    8.817756] out_cvt            =
[    8.817939] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[    8.818115] 
[    8.818211] Exit: dla_read_config
[    8.818362] Exit: dla_prepare_operation status=0
[    8.818540] Enter: dla_program_operation
[    8.818748] Program Convolution operation index 6 ROI 0 Group[0]
[    8.819464] 
[    8.819464] entered processor_conv_program():
[    8.819784] conv getting weight_address:
[    8.819921] entered dla_get_dma_cube_address(index = 1, offset = 0x100000):
[    8.820220] entered dla_get_dma_address(index = 1):
[    8.820375] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.820591] entered dla_read_dma_address(index = 1):
[    8.820806] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    8.821158] *phys_addr = 0xc0200000 + 0x0
[    8.821291] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    8.821489] back to dla_get_dma_cube_address: dst_ptr += 0x100000
[    8.821665] conv weight_addr = 0xc0300000
[    8.821665] 
[    8.821901] conv getting input_address:
[    8.822079] entered dla_read_input_address():
[    8.822256] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 90112)
[    8.822614] entered dla_get_dma_cube_address(index = 2, offset = 0x16000):
[    8.822823] entered dla_get_dma_address(index = 2):
[    8.822972] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.823155] entered dla_read_dma_address(index = 2):
[    8.823327] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    8.823609] *phys_addr = 0xc0020000 + 0x0
[    8.823730] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    8.823956] back to dla_get_dma_cube_address: dst_ptr += 0x16000
[    8.824156] conv input_addr = 0xc0036000
[    8.824156] 
[    8.831389] no desc get due to index==-1
[    8.832053] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    8.832964] no desc get due to index==-1
[    8.833457] no desc get due to index==-1
[    8.833617] no desc get due to index==-1
[    8.833873] no desc get due to index==-1
[    8.834157] Enter: dla_op_programmed
[    8.834475] Update dependency operation index 8 ROI 0 DEP_COUNT=3
[    8.834815] Update dependency operation index 7 ROI 0 DEP_COUNT=1
[    8.834953] enable SDP in dla_update_dependency as depdency are resolved
[    8.835155] Enter: dla_enable_operation
[    8.835295] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[    8.835536] Exit: dla_enable_operation status=0
[    8.835646] Exit: dla_op_programmed
[    8.835751] Exit: dla_program_operation status=0
[    8.835904] Exit: dla_submit_operation
[    8.836037] Exit: dla_dequeue_operation
[    8.836237] Exit:dla_op_completion processor Convolution group0 status=0
[    8.836455] Exit:dla_handle_events, ret:0
[    8.836576] Enter:dla_handle_events, processor:SDP
[    8.836749] Handle op complete event, processor SDP group 0
[    8.836911] Enter:dla_op_completion processor SDP group0
[    8.837064] Completed SDP operation index 1 ROI 0
[    8.837262] Update dependency operation index 2 ROI 0 DEP_COUNT=1
[    8.837466] enable PDP in dla_update_dependency as depdency are resolved
[    8.837615] Enter: dla_enable_operation
[    8.837743] Enable PDP operation index 2 ROI 0
[    8.837892] group id 0 rdma id 0
[    8.838331] rdma needed 1
[    8.838699] Enter: dla_op_enabled
[    8.838842] Exit: dla_op_enabled
[    8.838957] Exit: dla_enable_operation status=0
[    8.839107] 2 HWLs done, totally 10 layers
[    8.839287] Enter: dla_free_op_desc op desc index 0 ROI 0
[    8.839670] Exit: dla_free_op_desc
[    8.839812] Enter: dla_dequeue_operation
[    8.839974] Dequeue op from SDP processor, index=7 ROI=0
[    8.840142] Enter: dla_submit_operation
[    8.840282] Prepare SDP operation index 7 ROI 0 dep_count 0
[    8.840457] Enter: dla_prepare_operation
[    8.841441] processor:SDP group:0, rdma_group:0 available
[    8.841763] Enter: dla_read_config
[    8.841887] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    8.842341] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    8.842847] *********************************************************
[    8.843576] NVDLA FW ROI[0]: dla_sdp_surface_desc
[    8.843912] ---------------------------------------------------------
[    8.844392] src_data            = [ dla_data_cube =>
[    8.844664]     type          = 2
[    8.844916]     address       = -1
[    8.845096]     offset        = 0
[    8.845365]     width         = 1
[    8.845614]     height        = 1
[    8.845737]     channel       = 1f4
[    8.846002]     size          = 1024
[    8.846113]     line_stride   = 32
[    8.846219]     surf_stride   = 32
[    8.846341]     plane_stride  = 0
[    8.846460] ]
[    8.846473] x1_data             = [ dla_data_cube =>
[    8.846728]     type          = 0
[    8.846847]     address       = 1
[    8.847149]     offset        = 3000
[    8.847660]     width         = 1
[    8.848298]     height        = 1
[    8.848624]     channel       = 1f4
[    8.848789]     size          = 1000
[    8.848903]     line_stride   = 32
[    8.849037]     surf_stride   = 32
[    8.849194]     plane_stride  = 0
[    8.849320] ]
[    8.849334] x2_data             = [ dla_data_cube =>
[    8.849658]     type          = 0
[    8.849778]     address       = 0
[    8.849901]     offset        = 0
[    8.850056]     width         = 0
[    8.850271]     height        = 0
[    8.850667]     channel       = 0
[    8.850875]     size          = 0
[    8.851003]     line_stride   = 0
[    8.851141]     surf_stride   = 0
[    8.851232]     plane_stride  = 0
[    8.851322] ]
[    8.851334] y_data              = [ dla_data_cube =>
[    8.851586]     type          = 0
[    8.851694]     address       = 0
[    8.851809]     offset        = 0
[    8.851908]     width         = 0
[    8.852067]     height        = 0
[    8.852158]     channel       = 0
[    8.852297]     size          = 0
[    8.852405]     line_stride   = 0
[    8.852539]     surf_stride   = 0
[    8.852799]     plane_stride  = 0
[    8.852990] ]
[    8.853002] dst_data            = [ dla_data_cube =>
[    8.853233]     type          = 0
[    8.853382]     address       = 2
[    8.853573]     offset        = 17000
[    8.853736]     width         = 1
[    8.853919]     height        = 1
[    8.854038]     channel       = 1f4
[    8.854174]     size          = 1024
[    8.854299]     line_stride   = 32
[    8.854392]     surf_stride   = 32
[    8.854540]     plane_stride  = 0
[    8.854733] ]
[    8.854746] *********************************************************
[    8.855157] NVDLA FW ROI[0]: dla_sdp_op_desc
[    8.855407] ---------------------------------------------------------
[    8.855827] src_precision    = 2
[    8.856022] dst_precision    = 2
[    8.856239] lut_index        = -1
[    8.856366] out_cvt          =
[    8.856478] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    8.856730] conv_mode        = 0
[    8.856928] batch_num        = 1
[    8.857062] batch_stride     = 0
[    8.857239] x1_op            = [ dla_sdp_op =>
[    8.857424]     enable         = 1
[    8.857561]     alu_type       = 2
[    8.857686]     type           = 2
[    8.857817]     mode           = 1
[    8.857965]     act            = 1
[    8.858091]     shift_value    = 0
[    8.858208]     truncate       = 0
[    8.858393]     precision      = 2
[    8.858522]     alu_operand    = 0
[    8.858645]     mul_operand    = 1
[    8.858799] cvt.alu_cvt          =
[    8.858910] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.859136] cvt.mul_cvt          =
[    8.859266] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.859517] ]
[    8.859644] x2_op            = [ dla_sdp_op =>
[    8.859795]     enable         = 0
[    8.859931]     alu_type       = 0
[    8.860054]     type           = 0
[    8.860211]     mode           = 0
[    8.860349]     act            = 0
[    8.860469]     shift_value    = 0
[    8.860599]     truncate       = 0
[    8.860753]     precision      = 0
[    8.860891]     alu_operand    = 0
[    8.861068]     mul_operand    = 0
[    8.861225] cvt.alu_cvt          =
[    8.861411] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.861738] cvt.mul_cvt          =
[    8.861875] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.862033] ]
[    8.862160] y_op             = [ dla_sdp_op =>
[    8.862343]     enable         = 0
[    8.862467]     alu_type       = 0
[    8.862565]     type           = 0
[    8.862695]     mode           = 0
[    8.862785]     act            = 0
[    8.862890]     shift_value    = 0
[    8.863040]     truncate       = 0
[    8.863164]     precision      = 0
[    8.863335]     alu_operand    = 0
[    8.863491]     mul_operand    = 0
[    8.863594] cvt.alu_cvt          =
[    8.863734] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.863973] cvt.mul_cvt          =
[    8.864190] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    8.864397] ]
[    8.864517] Exit: dla_read_config
[    8.864724] Exit: dla_prepare_operation status=0
[    8.864932] Enter: dla_program_operation
[    8.865099] Program SDP operation index 7 ROI 0 Group[0]
[    8.865709] 
[    8.865709] entered processor_sdp_program():
[    8.866055] sdp skip getting src_addr
[    8.866055] 
[    8.866330] sdp getting dst_addr:
[    8.866495] entered dla_get_dma_cube_address(index = 2, offset = 0x17000):
[    8.866740] entered dla_get_dma_address(index = 2):
[    8.866953] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.867172] entered dla_read_dma_address(index = 2):
[    8.867340] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    8.867701] *phys_addr = 0xc0020000 + 0x0
[    8.867827] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    8.868097] back to dla_get_dma_cube_address: dst_ptr += 0x17000
[    8.868353] sdp dst_addr = 0xc0037000
[    8.868353] 
[    8.868540] sdp getting x1_addr:
[    8.868653] entered dla_get_dma_cube_address(index = 1, offset = 0x3000):
[    8.869135] entered dla_get_dma_address(index = 1):
[    8.869278] in branch dla_get_dma_address(DESTINATION_DMA):
[    8.869588] entered dla_read_dma_address(index = 1):
[    8.869794] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    8.869966] *phys_addr = 0xc0200000 + 0x0
[    8.870107] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    8.870329] back to dla_get_dma_cube_address: dst_ptr += 0x3000
[    8.870539] sdp x1_addr = 0xc0203000
[    8.870539] 
[    8.870802] sdp skip getting x2_addr
[    8.870802] 
[    8.870961] sdp skip getting y_addr
[    8.870961] 
[    8.874001] no desc get due to index==-1
[    8.874253] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[    8.874659] no desc get due to index==-1
[    8.874838] no desc get due to index==-1
[    8.874967] no desc get due to index==-1
[    8.875070] Enter: dla_op_programmed
[    8.875200] Update dependency operation index 9 ROI 0 DEP_COUNT=2
[    8.875413] Exit: dla_op_programmed
[    8.875556] Exit: dla_program_operation status=0
[    8.875802] Enter: dla_enable_operation
[    8.875965] Enable SDP operation index 7 ROI 0
[    8.876499] Enter: dla_op_enabled
[    8.876721] Update dependency operation index 6 ROI 0 DEP_COUNT=2
[    8.876982] Exit: dla_op_enabled
[    8.877303] Exit: dla_enable_operation status=0
[    8.877728] Exit: dla_submit_operation
[    8.877900] Exit: dla_dequeue_operation
[    8.878155] Enter: dla_free_op_desc op desc index 1 ROI 0
[    8.878612] Exit: dla_free_op_desc
[    8.878866] Exit:dla_op_completion processor SDP group0 status=0
[    8.879359] Exit:dla_handle_events, ret:0
[    8.879616] Enter:dla_handle_events, processor:PDP
[    8.879825] Exit:dla_handle_events, ret:0
[    8.880203] Enter:dla_handle_events, processor:CDP
[    8.880475] Exit:dla_handle_events, ret:0
[    8.880789] Enter:dla_handle_events, processor:RUBIK
[    8.881117] Exit:dla_handle_events, ret:0
[    8.889641] Enter:dla_handle_events, processor:BDMA
[    8.890044] Exit:dla_handle_events, ret:0
[    8.890177] Enter:dla_handle_events, processor:Convolution
[    8.890370] Exit:dla_handle_events, ret:0
[    8.890520] Enter:dla_handle_events, processor:SDP
[    8.890793] Exit:dla_handle_events, ret:0
[    8.891132] Enter:dla_handle_events, processor:PDP
[    8.891319] Handle op complete event, processor PDP group 0
[    8.891631] Enter:dla_op_completion processor PDP group0
[    8.891812] Completed PDP operation index 2 ROI 0
[    8.892080] Update dependency operation index 3 ROI 0 DEP_COUNT=1
[    8.892413] enable Convolution in dla_update_dependency as depdency are resolved
[    8.892743] Enter: dla_enable_operation
[    8.892922] Enable Convolution operation index 3 ROI 0
[    8.894011] Enter: dla_op_enabled
[    8.894252] Exit: dla_op_enabled
[    8.894407] Exit: dla_enable_operation status=0
[    8.894616] 3 HWLs done, totally 10 layers
[    8.894771] Enter: dla_dequeue_operation
[    8.894947] exit PDP as there's no further operation
[    8.895102] Exit: dla_dequeue_operation
[    8.895301] Enter: dla_free_op_desc op desc index 2 ROI 0
[    8.895513] Exit: dla_free_op_desc
[    8.895669] Exit:dla_op_completion processor PDP group0 status=0
[    8.895999] Exit:dla_handle_events, ret:0
[    8.896171] Enter:dla_handle_events, processor:CDP
[    8.896326] Exit:dla_handle_events, ret:0
[    8.896479] Enter:dla_handle_events, processor:RUBIK
[    8.896741] Exit:dla_handle_events, ret:0
[    8.910870] Enter:dla_handle_events, processor:BDMA
[    8.911116] Exit:dla_handle_events, ret:0
[    8.911240] Enter:dla_handle_events, processor:Convolution
[    8.911447] Exit:dla_handle_events, ret:0
[    8.911623] Enter:dla_handle_events, processor:SDP
[    8.911760] Exit:dla_handle_events, ret:0
[    8.911899] Enter:dla_handle_events, processor:PDP
[    8.912080] Exit:dla_handle_events, ret:0
[    8.912221] Enter:dla_handle_events, processor:CDP
[    8.912393] Exit:dla_handle_events, ret:0
[    8.912638] Enter:dla_handle_events, processor:RUBIK
[    8.912889] Exit:dla_handle_events, ret:0
[    8.913405] Enter:dla_handle_events, processor:BDMA
[    8.913645] Exit:dla_handle_events, ret:0
[    8.913757] Enter:dla_handle_events, processor:Convolution
[    8.913879] Exit:dla_handle_events, ret:0
[    8.914059] Enter:dla_handle_events, processor:SDP
[    8.914419] Exit:dla_handle_events, ret:0
[    8.914627] Enter:dla_handle_events, processor:PDP
[    8.914806] Exit:dla_handle_events, ret:0
[    8.915113] Enter:dla_handle_events, processor:CDP
[    8.915310] Exit:dla_handle_events, ret:0
[    8.915433] Enter:dla_handle_events, processor:RUBIK
[    8.915614] Exit:dla_handle_events, ret:0
[    8.960586] Enter:dla_handle_events, processor:BDMA
[    8.960830] Exit:dla_handle_events, ret:0
[    8.961037] Enter:dla_handle_events, processor:Convolution
[    8.961235] Handle cdma data done event, processor Convolution group 1
[    8.961414] Exit:dla_handle_events, ret:0
[    8.961585] Enter:dla_handle_events, processor:SDP
[    8.961737] Exit:dla_handle_events, ret:0
[    8.961902] Enter:dla_handle_events, processor:PDP
[    8.962254] Exit:dla_handle_events, ret:0
[    8.962597] Enter:dla_handle_events, processor:CDP
[    8.962925] Exit:dla_handle_events, ret:0
[    8.963136] Enter:dla_handle_events, processor:RUBIK
[    8.963405] Exit:dla_handle_events, ret:0
[    9.017961] Enter:dla_handle_events, processor:BDMA
[    9.018227] Exit:dla_handle_events, ret:0
[    9.018367] Enter:dla_handle_events, processor:Convolution
[    9.018590] Handle cdma weight done event, processor Convolution group 1
[    9.018809] Exit:dla_handle_events, ret:0
[    9.018969] Enter:dla_handle_events, processor:SDP
[    9.019131] Exit:dla_handle_events, ret:0
[    9.019323] Enter:dla_handle_events, processor:PDP
[    9.019652] Exit:dla_handle_events, ret:0
[    9.019752] Enter:dla_handle_events, processor:CDP
[    9.019941] Exit:dla_handle_events, ret:0
[    9.020165] Enter:dla_handle_events, processor:RUBIK
[    9.020429] Exit:dla_handle_events, ret:0
[    9.374565] Enter:dla_handle_events, processor:BDMA
[    9.374881] Exit:dla_handle_events, ret:0
[    9.375049] Enter:dla_handle_events, processor:Convolution
[    9.375331] Handle op complete event, processor Convolution group 1
[    9.375736] Enter:dla_op_completion processor Convolution group1
[    9.376008] Completed Convolution operation index 3 ROI 0
[    9.376396] 4 HWLs done, totally 10 layers
[    9.376608] Enter: dla_dequeue_operation
[    9.377051] Dequeue op from Convolution processor, index=8 ROI=0
[    9.377440] Enter: dla_submit_operation
[    9.377729] Prepare Convolution operation index 8 ROI 0 dep_count 2
[    9.378104] Enter: dla_prepare_operation
[    9.378434] processor:Convolution group:1, rdma_group:0 available
[    9.378732] Enter: dla_read_config
[    9.378917] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    9.379204] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    9.379595] *********************************************************
[    9.379820] NVDLA FW ROI[0]: dla_conv_surface_desc
[    9.380344] ---------------------------------------------------------
[    9.380670] weight_data         = [ dla_data_cube =>
[    9.380873]     type          = 0
[    9.381095]     address       = 1
[    9.381266]     offset        = 4000
[    9.381598]     width         = 1
[    9.381840]     height        = 1
[    9.382168]     channel       = 1f4
[    9.382619]     size          = 10112
[    9.382850]     line_stride   = 0
[    9.383022]     surf_stride   = 0
[    9.383249]     plane_stride  = 0
[    9.383451] ]
[    9.383474] wmb_data            = [ dla_data_cube =>
[    9.383880]     type          = 0
[    9.384068]     address       = 0
[    9.384318]     offset        = 0
[    9.384510]     width         = 0
[    9.384729]     height        = 0
[    9.384918]     channel       = 0
[    9.385094]     size          = 0
[    9.385314]     line_stride   = 0
[    9.385488]     surf_stride   = 0
[    9.385655]     plane_stride  = 0
[    9.385898] ]
[    9.385914] wgs_data            = [ dla_data_cube =>
[    9.386303]     type          = 0
[    9.386456]     address       = 0
[    9.386703]     offset        = 0
[    9.386881]     width         = 0
[    9.387070]     height        = 0
[    9.387207]     channel       = 0
[    9.387433]     size          = 0
[    9.387604]     line_stride   = 0
[    9.387751]     surf_stride   = 0
[    9.387924]     plane_stride  = 0
[    9.388128] ]
[    9.388139] src_data            = [ dla_data_cube =>
[    9.388636]     type          = 0
[    9.388828]     address       = 2
[    9.389016]     offset        = 17000
[    9.389302]     width         = 1
[    9.389486]     height        = 1
[    9.389597]     channel       = 1f4
[    9.389784]     size          = 1024
[    9.390013]     line_stride   = 32
[    9.390259]     surf_stride   = 32
[    9.390482]     plane_stride  = 0
[    9.390638] ]
[    9.390649] dst_data            = [ dla_data_cube =>
[    9.390895]     type          = 2
[    9.391020]     address       = -1
[    9.391156]     offset        = 0
[    9.391406]     width         = 1
[    9.391570]     height        = 1
[    9.391681]     channel       = a
[    9.391891]     size          = 32
[    9.392133]     line_stride   = 32
[    9.392397]     surf_stride   = 32
[    9.392592]     plane_stride  = 0
[    9.392748] ]
[    9.392762] offset_u            = 0
[    9.392987] in_line_uv_stride   = 0
[    9.392987] 
[    9.393238] *********************************************************
[    9.393598] NVDLA FW ROI[0]: dla_conv_op_desc
[    9.393811] ---------------------------------------------------------
[    9.394075] conv_mode          = 0
[    9.394290] data_reuse         = 0
[    9.394540] weight_reuse       = 0
[    9.394687] skip_data_rls      = 0
[    9.394911] skip_weight_rls    = 0
[    9.395098] entry_per_slice    = 8
[    9.395299] data_format        = 36
[    9.395494] pixel_mapping      = 0
[    9.395626] fetch_grain        = 1
[    9.395772] batch              = 1
[    9.395965] weight_format      = 0
[    9.396108] data_bank          = 1
[    9.396210] weight_bank        = 1
[    9.396360] batch_stride       = 0
[    9.396565] post_extension     = 0
[    9.396737] pixel_override     = 0
[    9.396927] release            = 1
[    9.397094] input_width_csc    = 1
[    9.397301] input_height_csc   = 1
[    9.397471] input_channel_csc  = 500
[    9.397670] kernel_width_csc   = 1
[    9.397908] kernel_height_csc  = 1
[    9.398037] kernel_channel_csc = 500
[    9.398218] input_width_cmac   = 1
[    9.398356] input_height_cmac  = 1
[    9.398515] bytes_per_kernel   = 1000
[    9.398695] mean_ry            = 0
[    9.398811] mean_gu            = 0
[    9.398990] mean_bv            = 0
[    9.399140] mean_ax            = 0
[    9.399293] mean_format        = 0
[    9.399437] conv_stride_x      = 1
[    9.399592] conv_stride_y      = 1
[    9.399768] pad_x_left         = 0
[    9.399913] pad_x_right        = 0
[    9.400151] pad_y_top          = 0
[    9.400294] pad_y_bottom       = 0
[    9.400404] dilation_x         = 1
[    9.400574] dilation_y         = 1
[    9.400694] pra_truncate       = 0
[    9.400870] in_precision       = 2
[    9.401031] out_precision      = 2
[    9.401234] pad_val            = 0
[    9.401350] in_cvt             =
[    9.401460] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    9.401612] out_cvt            =
[    9.401734] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[    9.401988] 
[    9.402063] Exit: dla_read_config
[    9.402237] Exit: dla_prepare_operation status=0
[    9.402389] Enter: dla_program_operation
[    9.402570] Program Convolution operation index 8 ROI 0 Group[1]
[    9.403344] 
[    9.403344] entered processor_conv_program():
[    9.403574] conv getting weight_address:
[    9.403764] entered dla_get_dma_cube_address(index = 1, offset = 0x4000):
[    9.404041] entered dla_get_dma_address(index = 1):
[    9.404214] in branch dla_get_dma_address(DESTINATION_DMA):
[    9.404428] entered dla_read_dma_address(index = 1):
[    9.404624] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    9.404861] *phys_addr = 0xc0200000 + 0x0
[    9.405012] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    9.405350] back to dla_get_dma_cube_address: dst_ptr += 0x4000
[    9.405592] conv weight_addr = 0xc0204000
[    9.405592] 
[    9.405873] conv getting input_address:
[    9.406011] entered dla_read_input_address():
[    9.406334] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 94208)
[    9.406551] entered dla_get_dma_cube_address(index = 2, offset = 0x17000):
[    9.406725] entered dla_get_dma_address(index = 2):
[    9.407146] in branch dla_get_dma_address(DESTINATION_DMA):
[    9.407324] entered dla_read_dma_address(index = 2):
[    9.407578] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    9.407880] *phys_addr = 0xc0020000 + 0x0
[    9.408096] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    9.408368] back to dla_get_dma_cube_address: dst_ptr += 0x17000
[    9.408811] conv input_addr = 0xc0037000
[    9.408811] 
[    9.412965] no desc get due to index==-1
[    9.413244] no desc get due to index==-1
[    9.413559] no desc get due to index==-1
[    9.413855] no desc get due to index==-1
[    9.414055] no desc get due to index==-1
[    9.414311] no desc get due to index==-1
[    9.414563] Enter: dla_op_programmed
[    9.414945] Update dependency operation index 9 ROI 0 DEP_COUNT=1
[    9.415267] enable SDP in dla_update_dependency as depdency are resolved
[    9.415490] Enter: dla_enable_operation
[    9.415639] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[    9.415941] Exit: dla_enable_operation status=0
[    9.416140] Exit: dla_op_programmed
[    9.416297] Exit: dla_program_operation status=0
[    9.416473] Exit: dla_submit_operation
[    9.416646] Exit: dla_dequeue_operation
[    9.416830] Exit:dla_op_completion processor Convolution group1 status=0
[    9.417096] Exit:dla_handle_events, ret:0
[    9.417389] Enter:dla_handle_events, processor:SDP
[    9.417560] Handle op complete event, processor SDP group 1
[    9.417738] Enter:dla_op_completion processor SDP group1
[    9.417906] Completed SDP operation index 4 ROI 0
[    9.418104] Update dependency operation index 5 ROI 0 DEP_COUNT=1
[    9.418286] enable PDP in dla_update_dependency as depdency are resolved
[    9.418477] Enter: dla_enable_operation
[    9.418605] Enable PDP operation index 5 ROI 0
[    9.418783] group id 1 rdma id 1
[    9.419170] rdma needed 1
[    9.419458] Enter: dla_op_enabled
[    9.419669] Exit: dla_op_enabled
[    9.419784] Exit: dla_enable_operation status=0
[    9.419948] 5 HWLs done, totally 10 layers
[    9.420149] Enter: dla_free_op_desc op desc index 3 ROI 0
[    9.420466] Exit: dla_free_op_desc
[    9.420599] Enter: dla_dequeue_operation
[    9.420796] Dequeue op from SDP processor, index=9 ROI=0
[    9.420986] Enter: dla_submit_operation
[    9.421129] Prepare SDP operation index 9 ROI 0 dep_count 0
[    9.421344] Enter: dla_prepare_operation
[    9.421751] processor:SDP group:1, rdma_group:1 available
[    9.422059] Enter: dla_read_config
[    9.422239] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[    9.422598] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[    9.422967] *********************************************************
[    9.423203] NVDLA FW ROI[0]: dla_sdp_surface_desc
[    9.423391] ---------------------------------------------------------
[    9.423540] src_data            = [ dla_data_cube =>
[    9.423708]     type          = 2
[    9.423885]     address       = -1
[    9.424024]     offset        = 0
[    9.424178]     width         = 1
[    9.424345]     height        = 1
[    9.424475]     channel       = a
[    9.424616]     size          = 32
[    9.424738]     line_stride   = 32
[    9.424865]     surf_stride   = 32
[    9.424993]     plane_stride  = 0
[    9.425097] ]
[    9.425110] x1_data             = [ dla_data_cube =>
[    9.425370]     type          = 0
[    9.425464]     address       = 1
[    9.425566]     offset        = 8000
[    9.425687]     width         = 1
[    9.425796]     height        = 1
[    9.425913]     channel       = a
[    9.426030]     size          = 20
[    9.426125]     line_stride   = 32
[    9.426268]     surf_stride   = 32
[    9.426430]     plane_stride  = 0
[    9.426625] ]
[    9.426637] x2_data             = [ dla_data_cube =>
[    9.426928]     type          = 0
[    9.427159]     address       = 0
[    9.427310]     offset        = 0
[    9.427452]     width         = 0
[    9.427550]     height        = 0
[    9.427731]     channel       = 0
[    9.427923]     size          = 0
[    9.428076]     line_stride   = 0
[    9.428251]     surf_stride   = 0
[    9.428523]     plane_stride  = 0
[    9.428734] ]
[    9.428767] y_data              = [ dla_data_cube =>
[    9.429170]     type          = 0
[    9.429337]     address       = 0
[    9.429577]     offset        = 0
[    9.429784]     width         = 0
[    9.429918]     height        = 0
[    9.430089]     channel       = 0
[    9.430271]     size          = 0
[    9.430428]     line_stride   = 0
[    9.430623]     surf_stride   = 0
[    9.430795]     plane_stride  = 0
[    9.430934] ]
[    9.430947] dst_data            = [ dla_data_cube =>
[    9.431204]     type          = 0
[    9.431349]     address       = 2
[    9.431537]     offset        = 18000
[    9.431727]     width         = 1
[    9.431920]     height        = 1
[    9.432057]     channel       = a
[    9.432221]     size          = 32
[    9.432411]     line_stride   = 32
[    9.432556]     surf_stride   = 32
[    9.432799]     plane_stride  = 0
[    9.432926] ]
[    9.432939] *********************************************************
[    9.433241] NVDLA FW ROI[0]: dla_sdp_op_desc
[    9.433453] ---------------------------------------------------------
[    9.433741] src_precision    = 2
[    9.433889] dst_precision    = 2
[    9.434085] lut_index        = -1
[    9.434243] out_cvt          =
[    9.434371] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[    9.434593] conv_mode        = 0
[    9.434735] batch_num        = 1
[    9.434891] batch_stride     = 0
[    9.435075] x1_op            = [ dla_sdp_op =>
[    9.435358]     enable         = 1
[    9.435548]     alu_type       = 2
[    9.435819]     type           = 2
[    9.435920]     mode           = 1
[    9.436147]     act            = 0
[    9.436290]     shift_value    = 0
[    9.436463]     truncate       = 0
[    9.436629]     precision      = 2
[    9.436744]     alu_operand    = 0
[    9.436874]     mul_operand    = 1
[    9.436981] cvt.alu_cvt          =
[    9.437156] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.437417] cvt.mul_cvt          =
[    9.437537] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.437750] ]
[    9.437830] x2_op            = [ dla_sdp_op =>
[    9.437964]     enable         = 0
[    9.438083]     alu_type       = 0
[    9.438205]     type           = 0
[    9.438335]     mode           = 0
[    9.438542]     act            = 0
[    9.438730]     shift_value    = 0
[    9.438854]     truncate       = 0
[    9.438995]     precision      = 0
[    9.439158]     alu_operand    = 0
[    9.439283]     mul_operand    = 0
[    9.439386] cvt.alu_cvt          =
[    9.439518] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.439675] cvt.mul_cvt          =
[    9.439796] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.440087] ]
[    9.440193] y_op             = [ dla_sdp_op =>
[    9.440371]     enable         = 0
[    9.440498]     alu_type       = 0
[    9.440645]     type           = 0
[    9.440788]     mode           = 0
[    9.440964]     act            = 0
[    9.441089]     shift_value    = 0
[    9.441242]     truncate       = 0
[    9.441407]     precision      = 0
[    9.441554]     alu_operand    = 0
[    9.441646]     mul_operand    = 0
[    9.441788] cvt.alu_cvt          =
[    9.441908] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.442101] cvt.mul_cvt          =
[    9.442222] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[    9.442440] ]
[    9.442555] Exit: dla_read_config
[    9.442669] Exit: dla_prepare_operation status=0
[    9.442851] Enter: dla_program_operation
[    9.442990] Program SDP operation index 9 ROI 0 Group[1]
[    9.443708] 
[    9.443708] entered processor_sdp_program():
[    9.443978] sdp skip getting src_addr
[    9.443978] 
[    9.444271] sdp getting dst_addr:
[    9.444458] entered dla_get_dma_cube_address(index = 2, offset = 0x18000):
[    9.444717] entered dla_get_dma_address(index = 2):
[    9.445189] in branch dla_get_dma_address(DESTINATION_DMA):
[    9.445404] entered dla_read_dma_address(index = 2):
[    9.445542] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[    9.445858] *phys_addr = 0xc0020000 + 0x0
[    9.446095] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[    9.446522] back to dla_get_dma_cube_address: dst_ptr += 0x18000
[    9.446813] sdp dst_addr = 0xc0038000
[    9.446813] 
[    9.447086] sdp getting x1_addr:
[    9.447269] entered dla_get_dma_cube_address(index = 1, offset = 0x8000):
[    9.447473] entered dla_get_dma_address(index = 1):
[    9.447651] in branch dla_get_dma_address(DESTINATION_DMA):
[    9.447828] entered dla_read_dma_address(index = 1):
[    9.448080] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[    9.448402] *phys_addr = 0xc0200000 + 0x0
[    9.448581] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[    9.448951] back to dla_get_dma_cube_address: dst_ptr += 0x8000
[    9.449207] sdp x1_addr = 0xc0208000
[    9.449207] 
[    9.449466] sdp skip getting x2_addr
[    9.449466] 
[    9.449681] sdp skip getting y_addr
[    9.449681] 
[    9.452520] no desc get due to index==-1
[    9.452709] no desc get due to index==-1
[    9.452862] no desc get due to index==-1
[    9.453010] no desc get due to index==-1
[    9.453173] no desc get due to index==-1
[    9.453356] no desc get due to index==-1
[    9.453510] Enter: dla_op_programmed
[    9.453646] Exit: dla_op_programmed
[    9.453781] Exit: dla_program_operation status=0
[    9.453977] Enter: dla_enable_operation
[    9.454094] Enable SDP operation index 9 ROI 0
[    9.454698] Enter: dla_op_enabled
[    9.454990] Update dependency operation index 8 ROI 0 DEP_COUNT=2
[    9.455199] Exit: dla_op_enabled
[    9.455383] Exit: dla_enable_operation status=0
[    9.455593] Exit: dla_submit_operation
[    9.455746] Exit: dla_dequeue_operation
[    9.455863] Enter: dla_free_op_desc op desc index 4 ROI 0
[    9.456160] Exit: dla_free_op_desc
[    9.456297] Exit:dla_op_completion processor SDP group1 status=0
[    9.456521] Exit:dla_handle_events, ret:0
[    9.456745] Enter:dla_handle_events, processor:PDP
[    9.456907] Exit:dla_handle_events, ret:0
[    9.457032] Enter:dla_handle_events, processor:CDP
[    9.457232] Exit:dla_handle_events, ret:0
[    9.457451] Enter:dla_handle_events, processor:RUBIK
[    9.457712] Exit:dla_handle_events, ret:0
[    9.478602] Enter:dla_handle_events, processor:BDMA
[    9.478892] Exit:dla_handle_events, ret:0
[    9.479047] Enter:dla_handle_events, processor:Convolution
[    9.479316] Exit:dla_handle_events, ret:0
[    9.479493] Enter:dla_handle_events, processor:SDP
[    9.479720] Exit:dla_handle_events, ret:0
[    9.479946] Enter:dla_handle_events, processor:PDP
[    9.480172] Handle op complete event, processor PDP group 1
[    9.480469] Enter:dla_op_completion processor PDP group1
[    9.480655] Completed PDP operation index 5 ROI 0
[    9.480973] Update dependency operation index 6 ROI 0 DEP_COUNT=1
[    9.481296] enable Convolution in dla_update_dependency as depdency are resolved
[    9.481509] Enter: dla_enable_operation
[    9.481677] Enable Convolution operation index 6 ROI 0
[    9.482684] Enter: dla_op_enabled
[    9.482883] Exit: dla_op_enabled
[    9.483158] Exit: dla_enable_operation status=0
[    9.483444] 6 HWLs done, totally 10 layers
[    9.483637] Enter: dla_dequeue_operation
[    9.483816] exit PDP as there's no further operation
[    9.484013] Exit: dla_dequeue_operation
[    9.484179] Enter: dla_free_op_desc op desc index 5 ROI 0
[    9.484340] Exit: dla_free_op_desc
[    9.484510] Exit:dla_op_completion processor PDP group1 status=0
[    9.484782] Exit:dla_handle_events, ret:0
[    9.484995] Enter:dla_handle_events, processor:CDP
[    9.485202] Exit:dla_handle_events, ret:0
[    9.485365] Enter:dla_handle_events, processor:RUBIK
[    9.485509] Exit:dla_handle_events, ret:0
[    9.576836] Enter:dla_handle_events, processor:BDMA
[    9.577237] Exit:dla_handle_events, ret:0
[    9.577550] Enter:dla_handle_events, processor:Convolution
[    9.577784] Handle cdma data done event, processor Convolution group 0
[    9.577995] Exit:dla_handle_events, ret:0
[    9.578209] Enter:dla_handle_events, processor:SDP
[    9.578452] Exit:dla_handle_events, ret:0
[    9.578617] Enter:dla_handle_events, processor:PDP
[    9.578889] Exit:dla_handle_events, ret:0
[    9.579070] Enter:dla_handle_events, processor:CDP
[    9.579310] Exit:dla_handle_events, ret:0
[    9.579697] Enter:dla_handle_events, processor:RUBIK
[    9.580098] Exit:dla_handle_events, ret:0
[    9.810489] Enter:dla_handle_events, processor:BDMA
[    9.810738] Exit:dla_handle_events, ret:0
[    9.810855] Enter:dla_handle_events, processor:Convolution
[    9.810991] Handle cdma weight done event, processor Convolution group 0
[    9.811235] Handle op complete event, processor Convolution group 0
[    9.811472] Enter:dla_op_completion processor Convolution group0
[    9.811662] Completed Convolution operation index 6 ROI 0
[    9.811952] 7 HWLs done, totally 10 layers
[    9.812064] Enter: dla_dequeue_operation
[    9.812227] exit Convolution as there's no further operation
[    9.812409] Exit: dla_dequeue_operation
[    9.812542] Exit:dla_op_completion processor Convolution group0 status=0
[    9.812797] Exit:dla_handle_events, ret:0
[    9.812896] Enter:dla_handle_events, processor:SDP
[    9.813121] Handle op complete event, processor SDP group 0
[    9.813325] Enter:dla_op_completion processor SDP group0
[    9.813499] Completed SDP operation index 7 ROI 0
[    9.813654] Update dependency operation index 8 ROI 0 DEP_COUNT=1
[    9.813823] enable Convolution in dla_update_dependency as depdency are resolved
[    9.814028] Enter: dla_enable_operation
[    9.814187] Enable Convolution operation index 8 ROI 0
[    9.815098] Enter: dla_op_enabled
[    9.815277] Exit: dla_op_enabled
[    9.815438] Exit: dla_enable_operation status=0
[    9.815637] 8 HWLs done, totally 10 layers
[    9.815904] Enter: dla_free_op_desc op desc index 6 ROI 0
[    9.816129] Exit: dla_free_op_desc
[    9.816250] Enter: dla_dequeue_operation
[    9.816378] exit SDP as there's no further operation
[    9.816510] Exit: dla_dequeue_operation
[    9.816639] Enter: dla_free_op_desc op desc index 7 ROI 0
[    9.816874] Exit: dla_free_op_desc
[    9.817057] Exit:dla_op_completion processor SDP group0 status=0
[    9.817229] Exit:dla_handle_events, ret:0
[    9.817382] Enter:dla_handle_events, processor:PDP
[    9.817531] Exit:dla_handle_events, ret:0
[    9.817686] Enter:dla_handle_events, processor:CDP
[    9.817845] Exit:dla_handle_events, ret:0
[    9.817961] Enter:dla_handle_events, processor:RUBIK
[    9.818128] Exit:dla_handle_events, ret:0
[    9.919398] Enter:dla_handle_events, processor:BDMA
[    9.919997] Exit:dla_handle_events, ret:0
[    9.920289] Enter:dla_handle_events, processor:Convolution
[    9.920628] Handle cdma data done event, processor Convolution group 1
[    9.921138] Exit:dla_handle_events, ret:0
[    9.921416] Enter:dla_handle_events, processor:SDP
[    9.921816] Exit:dla_handle_events, ret:0
[    9.922141] Enter:dla_handle_events, processor:PDP
[    9.922366] Exit:dla_handle_events, ret:0
[    9.922553] Enter:dla_handle_events, processor:CDP
[    9.922771] Exit:dla_handle_events, ret:0
[    9.922997] Enter:dla_handle_events, processor:RUBIK
[    9.923346] Exit:dla_handle_events, ret:0
[    9.927170] Enter:dla_handle_events, processor:BDMA
[    9.927442] Exit:dla_handle_events, ret:0
[    9.927659] Enter:dla_handle_events, processor:Convolution
[    9.927991] Handle cdma weight done event, processor Convolution group 1
[    9.928275] Handle op complete event, processor Convolution group 1
[    9.928436] Enter:dla_op_completion processor Convolution group1
[    9.928721] Completed Convolution operation index 8 ROI 0
[    9.928974] 9 HWLs done, totally 10 layers
[    9.929180] Enter: dla_dequeue_operation
[    9.929306] exit Convolution as there's no further operation
[    9.929581] Exit: dla_dequeue_operation
[    9.929687] Exit:dla_op_completion processor Convolution group1 status=0
[    9.929949] Exit:dla_handle_events, ret:0
[    9.930255] Enter:dla_handle_events, processor:SDP
[    9.930440] Handle op complete event, processor SDP group 1
[    9.930704] Enter:dla_op_completion processor SDP group1
[    9.931037] Completed SDP operation index 9 ROI 0
[    9.931253] 10 HWLs done, totally 10 layers
[    9.931441] Enter: dla_free_op_desc op desc index 8 ROI 0
[    9.931783] Exit: dla_free_op_desc
[    9.931977] Enter: dla_free_op_desc op desc index 9 ROI 0
[    9.932281] Exit: dla_free_op_desc
[    9.932536] Exit:dla_op_completion processor SDP group1 status=0
[    9.932925] Exit:dla_handle_events, ret:0
[    9.933112] Enter:dla_handle_events, processor:PDP
[    9.933296] Exit:dla_handle_events, ret:0
[    9.933477] Enter:dla_handle_events, processor:CDP
[    9.933699] Exit:dla_handle_events, ret:0
[    9.933820] Enter:dla_handle_events, processor:RUBIK
[    9.934015] Exit:dla_handle_events, ret:0
[    9.938766] reset engine done
Work Found!
Work Done
execution time = 2849963.000000 s
Shutdown signal received, exiting
Test pass
# 