// Seed: 958954665
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1#(
        .id_6(1),
        .id_7(~1)
    ),
    output tri id_2,
    input tri0 id_3,
    output tri1 id_4
);
  parameter id_8 = id_7;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
  wire id_10, id_11;
  supply0 id_12 = id_7;
  assign id_10 = id_6;
  supply1 id_13 = 1;
  and primCall (id_4, id_7, id_3, id_1, id_8);
endmodule
