// Seed: 2811806938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  always
    if (id_9) id_11 = 1;
    else id_6 = 1;
  id_17 :
  assert property (@(posedge 1) id_14)
  else;
  assign id_17 = 1;
  wire id_18;
  wire id_19;
  assign id_10 = id_11;
  wire id_20;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1
    , id_11,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9
);
  wire id_12;
  nand (id_0, id_12, id_5, id_7, id_2, id_8);
  module_0(
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11
  );
endmodule
