// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_one_hot_coder_block2.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_one_hot_coder_block2
// Source Path: HDLTx/full_tx/store_frame_in_ram/write_frame_to_ram/ram_formatting/one_hot_coder
// Hierarchy Level: 4
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_one_hot_coder_block2
          (channel_valid,
           header_valid,
           payload_valid,
           data_select);


  input   channel_valid;
  input   header_valid;
  input   payload_valid;
  output  [1:0] data_select;  // ufix2


  wire Logical_Operator_out1;
  wire Logical_Operator1_out1;
  wire [1:0] Bit_Concat_out1;  // ufix2


  assign Logical_Operator_out1 = header_valid | payload_valid;



  assign Logical_Operator1_out1 = payload_valid | channel_valid;



  assign Bit_Concat_out1 = {Logical_Operator_out1, Logical_Operator1_out1};



  assign data_select = Bit_Concat_out1;

endmodule  // tx_125_src_one_hot_coder_block2

