library ieee ;
	use ieee.std_logic_1164.all ;
	use ieee.numeric_std.all ;

ENTITY MUX16_2_1 IS
	PORT(	ENTRADA_0 	: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			ENTRADA_1 	: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			CONTROLE 	: IN STD_LOGIC;
			SAIDA 		: OUT STD_LOGIC_VECTOR(15 DOWNTO 0);			
	) ;
END ENTITY ; -- MUX

ARCHITECTURE arch OF REGBANCO IS


COMPONENT reg16

BEGIN



END ARCHITECTURE ; -- arch