--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\sdhd_module_v2\SDHD_module_v2.ise -intstyle ise -e 3 -l 3
-s 6 -xml hd_gen_module hd_gen_module.ncd -o hd_gen_module.twr
hd_gen_module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 594 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.508ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 61526 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.660ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "double_cycle" TO TIMEGRP "double_cycle"
        TS_brefclk_p_i / 2;

 122364 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.459ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   11.459|         |         |         |
brefclk2_p_i   |   11.459|         |         |         |
brefclk_n_i    |   11.459|         |         |         |
brefclk_p_i    |   11.459|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   11.459|         |         |         |
brefclk2_p_i   |   11.459|         |         |         |
brefclk_n_i    |   11.459|         |         |         |
brefclk_p_i    |   11.459|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   11.459|         |         |         |
brefclk2_p_i   |   11.459|         |         |         |
brefclk_n_i    |   11.459|         |         |         |
brefclk_p_i    |   11.459|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   11.459|         |         |         |
brefclk2_p_i   |   11.459|         |         |         |
brefclk_n_i    |   11.459|         |         |         |
brefclk_p_i    |   11.459|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 184484 paths, 0 nets, and 65479 connections

Design statistics:
   Minimum period:  11.459ns (Maximum frequency:  87.268MHz)
   Maximum path delay from/to any node:  11.459ns


Analysis completed Thu Jul 27 16:48:10 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 344 MB
