// Seed: 1552239228
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input reg id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    output id_11,
    input logic id_12,
    input id_13
    , id_14,
    output logic id_15
);
  always @(posedge id_14 | 1'b0) begin
    SystemTFIdentifier((1'h0), id_3);
    if (1 && id_6 - id_14) begin
      id_13 = 1;
    end
  end
  always @(negedge 1) begin
    id_8 = id_10;
    id_11 <= id_7;
    SystemTFIdentifier(id_14 !=? 1'b0);
    id_15 = (1);
  end
endmodule
