--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 629 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.594ns.
--------------------------------------------------------------------------------

Paths for end point f32_data_kvdd_8 (SLICE_X42Y84.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd4 (FF)
  Destination:          f32_data_kvdd_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.261ns (1.534 - 1.795)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd4 to f32_data_kvdd_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.XQ     Tcko                  0.340   p1.state_FSM_FFd4
                                                       p1.state_FSM_FFd4
    SLICE_X57Y118.G3     net (fanout=13)       1.116   p1.state_FSM_FFd4
    SLICE_X57Y118.Y      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1_SW0
    SLICE_X57Y118.F3     net (fanout=1)        0.222   _n2474_inv1_SW0/O
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X42Y84.CE      net (fanout=9)        2.713   _n2474_inv
    SLICE_X42Y84.CLK     Tceck                 0.554   f32_data_kvdd<8>
                                                       f32_data_kvdd_8
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.282ns logic, 4.051ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd3 (FF)
  Destination:          f32_data_kvdd_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (1.534 - 1.793)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd3 to f32_data_kvdd_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.XQ     Tcko                  0.360   p1.state_FSM_FFd3
                                                       p1.state_FSM_FFd3
    SLICE_X57Y118.F1     net (fanout=15)       0.908   p1.state_FSM_FFd3
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X42Y84.CE      net (fanout=9)        2.713   _n2474_inv
    SLICE_X42Y84.CLK     Tceck                 0.554   f32_data_kvdd<8>
                                                       f32_data_kvdd_8
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.108ns logic, 3.621ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd2 (FF)
  Destination:          f32_data_kvdd_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (1.534 - 1.777)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd2 to f32_data_kvdd_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.XQ     Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd2
    SLICE_X57Y118.F2     net (fanout=15)       0.590   p1.state_FSM_FFd2
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X42Y84.CE      net (fanout=9)        2.713   _n2474_inv
    SLICE_X42Y84.CLK     Tceck                 0.554   f32_data_kvdd<8>
                                                       f32_data_kvdd_8
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (1.088ns logic, 3.303ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point f32_data_kvdd_3 (SLICE_X40Y85.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd4 (FF)
  Destination:          f32_data_kvdd_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.272ns (1.523 - 1.795)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd4 to f32_data_kvdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.XQ     Tcko                  0.340   p1.state_FSM_FFd4
                                                       p1.state_FSM_FFd4
    SLICE_X57Y118.G3     net (fanout=13)       1.116   p1.state_FSM_FFd4
    SLICE_X57Y118.Y      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1_SW0
    SLICE_X57Y118.F3     net (fanout=1)        0.222   _n2474_inv1_SW0/O
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_3
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.282ns logic, 3.854ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd3 (FF)
  Destination:          f32_data_kvdd_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (1.523 - 1.793)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd3 to f32_data_kvdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.XQ     Tcko                  0.360   p1.state_FSM_FFd3
                                                       p1.state_FSM_FFd3
    SLICE_X57Y118.F1     net (fanout=15)       0.908   p1.state_FSM_FFd3
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.108ns logic, 3.424ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd2 (FF)
  Destination:          f32_data_kvdd_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.254ns (1.523 - 1.777)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd2 to f32_data_kvdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.XQ     Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd2
    SLICE_X57Y118.F2     net (fanout=15)       0.590   p1.state_FSM_FFd2
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.088ns logic, 3.106ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point f32_data_kvdd_2 (SLICE_X40Y85.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd4 (FF)
  Destination:          f32_data_kvdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.272ns (1.523 - 1.795)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd4 to f32_data_kvdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.XQ     Tcko                  0.340   p1.state_FSM_FFd4
                                                       p1.state_FSM_FFd4
    SLICE_X57Y118.G3     net (fanout=13)       1.116   p1.state_FSM_FFd4
    SLICE_X57Y118.Y      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1_SW0
    SLICE_X57Y118.F3     net (fanout=1)        0.222   _n2474_inv1_SW0/O
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_2
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.282ns logic, 3.854ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd3 (FF)
  Destination:          f32_data_kvdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (1.523 - 1.793)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd3 to f32_data_kvdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.XQ     Tcko                  0.360   p1.state_FSM_FFd3
                                                       p1.state_FSM_FFd3
    SLICE_X57Y118.F1     net (fanout=15)       0.908   p1.state_FSM_FFd3
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_2
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.108ns logic, 3.424ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd2 (FF)
  Destination:          f32_data_kvdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.254ns (1.523 - 1.777)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd2 to f32_data_kvdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.XQ     Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd2
    SLICE_X57Y118.F2     net (fanout=15)       0.590   p1.state_FSM_FFd2
    SLICE_X57Y118.X      Tilo                  0.194   _n2474_inv
                                                       _n2474_inv1
    SLICE_X40Y85.CE      net (fanout=9)        2.516   _n2474_inv
    SLICE_X40Y85.CLK     Tceck                 0.554   f32_data_kvdd<3>
                                                       f32_data_kvdd_2
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.088ns logic, 3.106ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_kvdd_vdd25_address_1 (SLICE_X56Y116.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvdd_1 (FF)
  Destination:          mem_kvdd_vdd25_address_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvdd_1 to mem_kvdd_vdd25_address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y117.XQ     Tcko                  0.313   kvdd<1>
                                                       kvdd_1
    SLICE_X56Y116.F4     net (fanout=1)        0.308   kvdd<1>
    SLICE_X56Y116.CLK    Tckf        (-Th)     0.141   mem_kvdd_vdd25_address<1>
                                                       Mmux_p1.state[3]_X_14_o_wide_mux_27_OUT21
                                                       mem_kvdd_vdd25_address_1
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_kvdd_vdd25_address_5 (SLICE_X56Y118.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvdd_5 (FF)
  Destination:          mem_kvdd_vdd25_address_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvdd_5 to mem_kvdd_vdd25_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y119.XQ     Tcko                  0.313   kvdd<5>
                                                       kvdd_5
    SLICE_X56Y118.F4     net (fanout=1)        0.308   kvdd<5>
    SLICE_X56Y118.CLK    Tckf        (-Th)     0.141   mem_kvdd_vdd25_address<5>
                                                       Mmux_p1.state[3]_X_14_o_wide_mux_27_OUT61
                                                       mem_kvdd_vdd25_address_5
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_kvdd_vdd25_address_6 (SLICE_X58Y121.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvdd_6 (FF)
  Destination:          mem_kvdd_vdd25_address_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvdd_6 to mem_kvdd_vdd25_address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y121.YQ     Tcko                  0.313   kvdd<7>
                                                       kvdd_6
    SLICE_X58Y121.G4     net (fanout=1)        0.320   kvdd<6>
    SLICE_X58Y121.CLK    Tckg        (-Th)     0.143   mem_kvdd_vdd25_address<7>
                                                       Mmux_p1.state[3]_X_14_o_wide_mux_27_OUT71
                                                       mem_kvdd_vdd25_address_6
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.170ns logic, 0.320ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Logical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Location pin: RAMB16_X6Y16.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKA
  Logical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKA
  Location pin: RAMB16_X4Y14.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKB
  Logical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKB
  Location pin: RAMB16_X4Y14.CLKB
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    5.594|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 629 paths, 0 nets, and 555 connections

Design statistics:
   Minimum period:   5.594ns{1}   (Maximum frequency: 178.763MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 23 00:23:07 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 503 MB



