// Seed: 2560528838
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3,
    inout  tri0 id_4,
    output wand id_5,
    output tri0 id_6
    , id_8
);
  wire id_9;
  module_0 modCall_1 ();
  always_comb @(1 or posedge 1 & 1) id_4 = 1;
  id_10 :
  assert property (@(posedge 1) 1 & 1)
  else $display(id_10 + 1'b0);
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri id_3;
  id_4(
      .id_0((id_3)),
      .id_1(id_5.id_1),
      .id_2(id_3 ==? id_5),
      .id_3(id_1 < id_3),
      .id_4(id_2[1==1'b0] ==? 1),
      .id_5(1 - id_3)
  );
  module_0 modCall_1 ();
  wire id_6;
endmodule
