{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668765802234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668765802234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 15:33:22 2022 " "Processing started: Fri Nov 18 15:33:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668765802234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765802234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner " "Command: quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765802234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668765802377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668765802377 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist path_planner.v(50) " "Verilog HDL Declaration warning at path_planner.v(50): \"dist\" is SystemVerilog-2005 keyword" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1668765808032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "path_planner.v(138) " "Verilog HDL information at path_planner.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668765808032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668765808034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765808034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(47) " "Verilog HDL Parameter Declaration warning at path_planner.v(47): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668765808034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(52) " "Verilog HDL Parameter Declaration warning at path_planner.v(52): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668765808034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "path_planner " "Elaborating entity \"path_planner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668765808076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readflag path_planner.v(134) " "Verilog HDL or VHDL warning at path_planner.v(134): object \"readflag\" assigned a value but never read" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668765808078 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(58) " "Verilog HDL assignment warning at path_planner.v(58): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808079 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(121) " "Verilog HDL assignment warning at path_planner.v(121): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808087 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dist path_planner.v(56) " "Verilog HDL warning at path_planner.v(56): initial value for variable dist should be constant" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 56 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1668765808090 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dist_h path_planner.v(56) " "Verilog HDL warning at path_planner.v(56): initial value for variable dist_h should be constant" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 56 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1668765808090 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 45 path_planner.v(166) " "Verilog HDL assignment warning at path_planner.v(166): truncated value with size 50 to match size of target (45)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808094 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(171) " "Verilog HDL assignment warning at path_planner.v(171): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808094 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(176) " "Verilog HDL assignment warning at path_planner.v(176): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808095 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(195) " "Verilog HDL assignment warning at path_planner.v(195): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808101 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 path_planner.v(206) " "Verilog HDL assignment warning at path_planner.v(206): truncated value with size 32 to match size of target (4)" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668765808102 "|path_planner"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "path_planner.v(215) " "Verilog HDL warning at path_planner.v(215): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 215 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1668765808108 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix.data_a 0 path_planner.v(48) " "Net \"cost_matrix.data_a\" at path_planner.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668765808116 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix.waddr_a 0 path_planner.v(48) " "Net \"cost_matrix.waddr_a\" at path_planner.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668765808116 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cost_matrix.we_a 0 path_planner.v(48) " "Net \"cost_matrix.we_a\" at path_planner.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668765808116 "|path_planner"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cost_matrix " "RAM logic \"cost_matrix\" is uninferred due to asynchronous read logic" {  } { { "path_planner.v" "cost_matrix" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668765808879 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668765808879 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "path_planner.ram0_path_planner_c205860c.hdl.mif " "Width of data items in \"path_planner.ram0_path_planner_c205860c.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1668765809316 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 26 /home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (26) in the Memory Initialization File \"/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1668765809316 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/path_planner.ram0_path_planner_c205860c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1668765809316 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "path_planner.v" "Mult0" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668765810067 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668765810067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765810094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668765810095 ""}  } { { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668765810095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/zain/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765810101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/zain/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765810104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/zain/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765810110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668765810142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765810142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/zain/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "path_planner.v" "" { Text "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/path_planner.v" 179 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765810145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668765811128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668765813969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/output_files/path_planner.map.smsg " "Generated suppressed messages file /home/zain/Code_n_Projects/Swatchhata-bot/Task2/SB#2999_Task2C/path_planner/output_files/path_planner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765814031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668765814181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668765814181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1973 " "Implemented 1973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668765814345 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668765814345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1910 " "Implemented 1910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668765814345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668765814345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668765814359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 15:33:34 2022 " "Processing ended: Fri Nov 18 15:33:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668765814359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668765814359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668765814359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668765814359 ""}
