# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projekt.srcs/sources_1/new/Door_lock_system.vhd" \

# Do not sort compile order
nosort
