 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Thu Apr 25 23:52:21 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:        136.20
  Critical Path Slack:        -134.27
  Critical Path Clk Period:      2.00
  Total Negative Slack:    -224701.41
  No. of Violating Paths:     4163.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       2636
  Leaf Cell Count:              31359
  Buf/Inv Cell Count:            2648
  Buf Cell Count:                 582
  Inv Cell Count:                2066
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:     24172
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    58989.363916
  Noncombinational Area: 43534.614080
  Buf/Inv Area:           3821.817542
  Total Buffer Area:          1188.63
  Total Inverter Area:        2633.19
  Macro/Black Box Area:      0.000000
  Net Area:              41672.042720
  -----------------------------------
  Cell Area:            102523.977996
  Design Area:          144196.020716


  Design Rules
  -----------------------------------
  Total Number of Nets:         33244
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.48
  Logic Optimization:                 47.04
  Mapping Optimization:               96.17
  -----------------------------------------
  Overall Compile Time:              339.30
  Overall Compile Wall Clock Time:   355.14

  --------------------------------------------------------------------

  Design  WNS: 134.27  TNS: 224701.41  Number of Violating Paths: 4163


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
