<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>lz4CompressEngineRun</TopModelName>
        <TargetClockPeriod>13.90</TargetClockPeriod>
        <ClockUncertainty>1.39</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>192</BRAM_18K>
            <FF>3760</FF>
            <LUT>11504</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>inStream_dout</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_empty_n</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_read</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_din</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_full_n</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_write</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_din</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_full_n</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_write</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_din</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_full_n</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_write</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_ap_vld</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_size</name>
            <Object>input_size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>core_idx</name>
            <Object>core_idx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>lz4CompressEngineRun</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>lzCompress_6_4_65536_6_1_4096_64_U0</InstName>
                    <ModuleName>lzCompress_6_4_65536_6_1_4096_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_198</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                            <BindInstances>add_ln75_fu_412_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_83_2_fu_218</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_83_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>icmp_ln83_fu_186_p2 add_ln83_fu_192_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_234</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>234</ID>
                            <BindInstances>icmp_ln88_fu_757_p2 currIdx_fu_905_p2 xor_ln105_fu_817_p2 xor_ln105_1_fu_831_p2 xor_ln105_2_fu_921_p2 hash_fu_841_p2 sparsemux_33_4_432_1_1_U28 len_fu_1050_p2 done_fu_1059_p2 icmp_ln129_fu_1075_p2 done_1_fu_1080_p2 len_1_fu_1086_p3 len_2_fu_1094_p3 icmp_ln129_1_fu_1112_p2 done_2_fu_1117_p2 len_3_fu_1123_p2 len_4_fu_1129_p3 icmp_ln129_2_fu_1147_p2 done_3_fu_1152_p2 len_5_fu_1984_p2 len_6_fu_1990_p3 icmp_ln129_3_fu_1168_p2 done_4_fu_1997_p2 len_7_fu_2001_p2 len_8_fu_2007_p3 icmp_ln129_4_fu_1183_p2 or_ln129_fu_2015_p2 len_9_fu_2020_p2 len_10_fu_2026_p3 icmp_ln135_fu_2042_p2 sub_ln135_fu_2047_p2 icmp_ln135_1_fu_2062_p2 match_offset_fu_2068_p2 icmp_ln136_fu_2074_p2 and_ln135_fu_2080_p2 and_ln135_1_fu_2086_p2 and_ln135_2_fu_2092_p2 len_72_fu_2098_p3 icmp_ln143_fu_2106_p2 len_12_fu_1208_p2 done_5_fu_1217_p2 icmp_ln129_6_fu_1233_p2 done_6_fu_1238_p2 len_13_fu_1244_p3 len_14_fu_1252_p3 icmp_ln129_7_fu_1270_p2 done_7_fu_1275_p2 len_15_fu_1281_p2 len_16_fu_1287_p3 icmp_ln129_8_fu_1305_p2 done_8_fu_1310_p2 len_17_fu_2118_p2 len_18_fu_2124_p3 icmp_ln129_9_fu_1326_p2 done_9_fu_2131_p2 len_19_fu_2135_p2 len_20_fu_2141_p3 icmp_ln129_10_fu_1341_p2 or_ln129_5_fu_2149_p2 len_21_fu_2154_p2 len_22_fu_2160_p3 icmp_ln135_2_fu_2176_p2 sub_ln135_1_fu_2181_p2 icmp_ln135_3_fu_2196_p2 match_offset_1_fu_2202_p2 icmp_ln136_1_fu_2208_p2 and_ln135_3_fu_2214_p2 and_ln135_4_fu_2220_p2 and_ln135_5_fu_2226_p2 len_73_fu_2232_p3 icmp_ln143_1_fu_2240_p2 match_length_2_fu_2246_p3 len_24_fu_1366_p2 done_10_fu_1375_p2 icmp_ln129_12_fu_1391_p2 done_11_fu_1396_p2 len_25_fu_1402_p3 len_26_fu_1410_p3 icmp_ln129_13_fu_1428_p2 done_12_fu_1433_p2 len_27_fu_1439_p2 len_28_fu_1445_p3 icmp_ln129_14_fu_1463_p2 done_13_fu_1468_p2 len_29_fu_2260_p2 len_30_fu_2266_p3 icmp_ln129_15_fu_1484_p2 done_14_fu_2273_p2 len_31_fu_2277_p2 len_32_fu_2283_p3 icmp_ln129_16_fu_1499_p2 or_ln129_10_fu_2291_p2 len_33_fu_2296_p2 len_34_fu_2302_p3 icmp_ln135_4_fu_2318_p2 sub_ln135_2_fu_2323_p2 icmp_ln135_5_fu_2338_p2 match_offset_2_fu_2344_p2 icmp_ln136_2_fu_2350_p2 and_ln135_6_fu_2356_p2 and_ln135_7_fu_2362_p2 and_ln135_8_fu_2368_p2 len_74_fu_2374_p3 icmp_ln143_2_fu_2618_p2 match_length_4_fu_2622_p3 len_36_fu_1524_p2 done_15_fu_1533_p2 icmp_ln129_18_fu_1549_p2 done_16_fu_1554_p2 len_37_fu_1560_p3 len_38_fu_1568_p3 icmp_ln129_19_fu_1586_p2 done_17_fu_1591_p2 len_39_fu_1597_p2 len_40_fu_1603_p3 icmp_ln129_20_fu_1621_p2 done_18_fu_1626_p2 len_41_fu_2388_p2 len_42_fu_2394_p3 icmp_ln129_21_fu_1642_p2 done_19_fu_2401_p2 len_43_fu_2405_p2 len_44_fu_2411_p3 icmp_ln129_22_fu_1657_p2 or_ln129_15_fu_2419_p2 len_45_fu_2424_p2 len_46_fu_2430_p3 icmp_ln135_6_fu_2446_p2 sub_ln135_3_fu_2451_p2 icmp_ln135_7_fu_2466_p2 match_offset_3_fu_2472_p2 icmp_ln136_3_fu_2478_p2 and_ln135_9_fu_2484_p2 and_ln135_10_fu_2490_p2 and_ln135_11_fu_2496_p2 len_75_fu_2502_p3 icmp_ln143_3_fu_2628_p2 match_length_6_fu_2633_p3 len_48_fu_1682_p2 done_20_fu_1691_p2 icmp_ln129_24_fu_1707_p2 done_21_fu_1712_p2 len_49_fu_1718_p3 len_50_fu_1726_p3 icmp_ln129_25_fu_1744_p2 done_22_fu_1749_p2 len_51_fu_1755_p2 len_52_fu_1761_p3 icmp_ln129_26_fu_1779_p2 done_23_fu_1784_p2 len_53_fu_2516_p2 len_54_fu_2522_p3 icmp_ln129_27_fu_1800_p2 done_24_fu_2529_p2 len_55_fu_2640_p2 len_56_fu_2645_p3 icmp_ln129_28_fu_1815_p2 or_ln129_20_fu_2651_p2 len_57_fu_2655_p2 len_58_fu_2661_p3 icmp_ln135_8_fu_2533_p2 sub_ln135_4_fu_2538_p2 icmp_ln135_9_fu_2553_p2 match_offset_4_fu_2677_p2 icmp_ln136_4_fu_2682_p2 and_ln135_12_fu_2688_p2 and_ln135_13_fu_2693_p2 and_ln135_14_fu_2698_p2 len_76_fu_2704_p3 icmp_ln143_4_fu_2712_p2 match_length_8_fu_2718_p3 len_60_fu_1840_p2 done_25_fu_1849_p2 icmp_ln129_30_fu_1865_p2 done_26_fu_1870_p2 len_61_fu_1876_p3 len_62_fu_1884_p3 icmp_ln129_31_fu_1902_p2 done_27_fu_1907_p2 len_63_fu_1913_p2 len_64_fu_1919_p3 icmp_ln129_32_fu_1937_p2 done_28_fu_1942_p2 len_65_fu_2729_p2 len_66_fu_2735_p3 icmp_ln129_33_fu_1958_p2 done_29_fu_2742_p2 len_67_fu_2746_p2 len_68_fu_2752_p3 icmp_ln129_34_fu_1973_p2 or_ln129_25_fu_2760_p2 len_69_fu_2765_p2 len_70_fu_2771_p3 icmp_ln135_10_fu_2562_p2 sub_ln135_5_fu_2567_p2 icmp_ln135_11_fu_2582_p2 match_offset_5_fu_2787_p2 icmp_ln136_5_fu_2792_p2 and_ln135_15_fu_2798_p2 and_ln135_16_fu_2803_p2 and_ln135_17_fu_2808_p2 len_77_fu_2814_p3 icmp_ln143_5_fu_2822_p2 or_ln143_fu_2828_p2 or_ln143_1_fu_2880_p2 select_ln143_fu_2596_p3 or_ln143_2_fu_2604_p2 select_ln143_1_fu_2842_p3 select_ln143_2_fu_2856_p3 select_ln143_3_fu_2864_p3 or_ln143_3_fu_2884_p2 select_ln143_4_fu_2610_p3 select_ln143_5_fu_2889_p3 match_length_10_fu_2872_p3 i_2_fu_763_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_269</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>269</ID>
                            <BindInstances>icmp_ln155_fu_111_p2 sparsemux_11_3_8_1_1_U59 add_ln155_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_280</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>280</ID>
                            <BindInstances>icmp_ln162_fu_69_p2 l_2_fu_75_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dict_U dict_1_U dict_2_U dict_3_U dict_4_U dict_5_U dict_6_U dict_7_U dict_8_U dict_9_U dict_10_U dict_11_U dict_12_U dict_13_U dict_14_U dict_15_U icmp_ln63_fu_288_p2 sub27_fu_348_p2 icmp_ln88_fu_354_p2 select_ln81_fu_404_p3 select_ln81_1_fu_412_p3 select_ln81_2_fu_420_p3 select_ln81_3_fu_428_p3 select_ln81_4_fu_436_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBestMatchFilter_6_65536_U0</InstName>
                    <ModuleName>lzBestMatchFilter_6_65536_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>icmp_ln327_fu_251_p2 icmp_ln343_fu_311_p2 best_match_fu_317_p2 add_ln343_fu_331_p2 icmp_ln343_1_fu_341_p2 xor_ln343_fu_347_p2 add_ln343_1_fu_361_p2 icmp_ln343_2_fu_371_p2 xor_ln343_1_fu_377_p2 add_ln343_2_fu_391_p2 icmp_ln343_3_fu_401_p2 xor_ln343_2_fu_407_p2 add_ln343_3_fu_421_p2 icmp_ln343_4_fu_431_p2 xor_ln343_3_fu_437_p2 add_ln343_4_fu_451_p2 icmp_ln343_5_fu_461_p2 xor_ln343_4_fu_467_p2 and_ln343_fu_473_p2 and_ln343_1_fu_479_p2 and_ln343_2_fu_485_p2 and_ln343_3_fu_491_p2 best_match_1_fu_497_p2 bestMatchStream_din i_9_fu_257_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln315_fu_156_p2 icmp_ln355_fu_216_p2 add_ln355_fu_222_p2 sparsemux_13_3_32_1_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBooster_255_16384_64_U0</InstName>
                    <ModuleName>lzBooster_255_16384_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106</InstName>
                            <ModuleName>lzBooster_255_16384_64_Pipeline_lz_booster</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>local_mem_U icmp_ln579_fu_246_p2 i_5_fu_252_p2 boostFlag_fu_297_p2 icmp_ln595_fu_321_p2 skip_len_5_fu_327_p2 icmp_ln597_fu_349_p2 icmp_ln597_1_fu_355_p2 and_ln597_fu_360_p2 and_ln597_1_fu_366_p2 match_loc_5_fu_375_p2 outFlag_fu_384_p2 icmp_ln607_fu_389_p2 skip_len_6_fu_399_p2 skip_len_7_fu_404_p3 match_len_3_fu_491_p2 match_loc_4_fu_497_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln563_fu_116_p2 sub_fu_127_p2 icmp_ln624_fu_154_p2 i_6_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lz4Compress_4096_1_U0</InstName>
                    <ModuleName>lz4Compress_4096_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>lz4CompressPart1_4096_1_U0</InstName>
                            <ModuleName>lz4CompressPart1_4096_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138</InstName>
                                    <ModuleName>lz4CompressPart1_4096_1_Pipeline_lz4_divide</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>138</ID>
                                    <BindInstances>icmp_ln59_fu_174_p2 icmp_ln62_fu_179_p2 icmp_ln68_fu_219_p2 icmp_ln83_fu_225_p2 lit_count_3_fu_236_p2 match_len_fu_275_p2 select_ln83_fu_252_p3 i_11_fu_264_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln51_fu_153_p2 sub_fu_159_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>lz4CompressPart2_U0</InstName>
                            <ModuleName>lz4CompressPart2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91</InstName>
                                    <ModuleName>lz4CompressPart2_Pipeline_lz4_compress</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>91</ID>
                                    <BindInstances>icmp_ln125_fu_353_p2 xor_ln125_fu_358_p2 or_ln125_fu_364_p2 select_ln203_fu_386_p3 readOffsetFlag_4_fu_394_p2 match_offset_7_fu_406_p2 write_lit_length_2_fu_429_p2 icmp_ln187_fu_435_p2 select_ln122_fu_451_p3 icmp_ln176_fu_472_p2 lit_length_4_fu_478_p2 outValue_6_fu_488_p3 select_ln176_1_fu_496_p3 lit_length_5_fu_504_p3 icmp_ln211_fu_522_p2 match_length_16_fu_537_p2 add_ln139_1_fu_591_p2 icmp_ln141_fu_607_p2 icmp_ln141_1_fu_613_p2 and_ln141_fu_619_p2 inIdx_5_fu_625_p3 or_ln148_fu_632_p2 icmp_ln148_fu_638_p2 or_ln148_1_fu_644_p2 lit_ending_1_fu_650_p2 icmp_ln151_fu_656_p2 lit_length_3_fu_662_p2 icmp_ln156_fu_668_p2 xor_ln151_fu_694_p2 and_ln156_fu_700_p2 sparsemux_7_2_8_1_1_U118 sparsemux_7_2_3_1_1_U119 lit_length_2_fu_754_p3 icmp_ln166_fu_766_p2 match_length_15_fu_836_p2 icmp_ln220_fu_852_p2 compressedSize_2_fu_857_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lit_outStream_U lenOffset_Stream_U input_size_c_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush</Name>
            <Loops>
                <dict_flush/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.586 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.586 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.586 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dict_flush>
                        <Name>dict_flush</Name>
                        <Slack>12.51</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>3.558 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dict_flush>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dict_flush>
                            <Name>dict_flush</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75</SourceLocation>
                        </dict_flush>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dict_flush" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_412_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_83_2</Name>
            <Loops>
                <VITIS_LOOP_83_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>97.300 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>97.300 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>97.300 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_2>
                        <Name>VITIS_LOOP_83_2</Name>
                        <Slack>12.51</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>69.500 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_83_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_83_2>
                            <Name>VITIS_LOOP_83_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:83</SourceLocation>
                        </VITIS_LOOP_83_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_83_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_186_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_192_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress</Name>
            <Loops>
                <lz_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.303</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_compress>
                        <Name>lz_compress</Name>
                        <Slack>12.51</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_compress>
                            <Name>lz_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:88</SourceLocation>
                        </lz_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1132</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2801</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_fu_757_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="currIdx_fu_905_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="currIdx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_fu_817_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_1_fu_831_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_2_fu_921_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="hash_fu_841_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="hash" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_compress" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_432_1_1_U28" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="dictReadValue" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_fu_1050_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_fu_1059_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_fu_1075_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_1_fu_1080_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_1_fu_1086_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_2_fu_1094_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_1_fu_1112_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_2_fu_1117_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_3_fu_1123_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_4_fu_1129_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_2_fu_1147_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_3_fu_1152_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_5_fu_1984_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_6_fu_1990_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_3_fu_1168_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_4_fu_1997_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_7_fu_2001_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_8_fu_2007_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_4_fu_1183_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_fu_2015_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_9_fu_2020_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_10_fu_2026_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_fu_2042_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_fu_2047_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_1_fu_2062_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_fu_2068_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_fu_2074_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_fu_2080_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_1_fu_2086_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_2_fu_2092_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_72_fu_2098_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_2106_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_12_fu_1208_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_5_fu_1217_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_6_fu_1233_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_6_fu_1238_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_13_fu_1244_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_14_fu_1252_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_7_fu_1270_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_7_fu_1275_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_15_fu_1281_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_16_fu_1287_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_8_fu_1305_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_8_fu_1310_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_17_fu_2118_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_18_fu_2124_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_9_fu_1326_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_9_fu_2131_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_19_fu_2135_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_20_fu_2141_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_10_fu_1341_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_5_fu_2149_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_21_fu_2154_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_22_fu_2160_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_2_fu_2176_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_1_fu_2181_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_3_fu_2196_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_1_fu_2202_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_1_fu_2208_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_3_fu_2214_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_4_fu_2220_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_5_fu_2226_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_73_fu_2232_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_1_fu_2240_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_2_fu_2246_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_24_fu_1366_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_10_fu_1375_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_12_fu_1391_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_11_fu_1396_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_25_fu_1402_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_26_fu_1410_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_13_fu_1428_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_12_fu_1433_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_27_fu_1439_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_28_fu_1445_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_14_fu_1463_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_13_fu_1468_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_29_fu_2260_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_30_fu_2266_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_15_fu_1484_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_14_fu_2273_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_31_fu_2277_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_32_fu_2283_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_16_fu_1499_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_10_fu_2291_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_33_fu_2296_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_34_fu_2302_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_4_fu_2318_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_2_fu_2323_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_5_fu_2338_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_2_fu_2344_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_2_fu_2350_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_6_fu_2356_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_7_fu_2362_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_8_fu_2368_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_74_fu_2374_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2618_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_4_fu_2622_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_36_fu_1524_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_15_fu_1533_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_18_fu_1549_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_16_fu_1554_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_37_fu_1560_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_38_fu_1568_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_19_fu_1586_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_17_fu_1591_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_39_fu_1597_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_40_fu_1603_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_20_fu_1621_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_18_fu_1626_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_41_fu_2388_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_42_fu_2394_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_21_fu_1642_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_19_fu_2401_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_43_fu_2405_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_44_fu_2411_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_22_fu_1657_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_15_fu_2419_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_45_fu_2424_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_46_fu_2430_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_6_fu_2446_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_3_fu_2451_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_7_fu_2466_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_3_fu_2472_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_3_fu_2478_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_9_fu_2484_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_10_fu_2490_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_11_fu_2496_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_75_fu_2502_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2628_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_6_fu_2633_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_48_fu_1682_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_20_fu_1691_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_24_fu_1707_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_21_fu_1712_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_49_fu_1718_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_50_fu_1726_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_25_fu_1744_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_22_fu_1749_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_51_fu_1755_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_52_fu_1761_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_26_fu_1779_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_23_fu_1784_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_53_fu_2516_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_54_fu_2522_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_27_fu_1800_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_24_fu_2529_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_55_fu_2640_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_56_fu_2645_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_28_fu_1815_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_20_fu_2651_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_57_fu_2655_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_58_fu_2661_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_8_fu_2533_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_4_fu_2538_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_9_fu_2553_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_4_fu_2677_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_4_fu_2682_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_12_fu_2688_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_13_fu_2693_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_14_fu_2698_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_76_fu_2704_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2712_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_8_fu_2718_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_60_fu_1840_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_25_fu_1849_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_30_fu_1865_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_26_fu_1870_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_61_fu_1876_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_62_fu_1884_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_31_fu_1902_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_27_fu_1907_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_63_fu_1913_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_64_fu_1919_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_32_fu_1937_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_28_fu_1942_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_65_fu_2729_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_66_fu_2735_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_33_fu_1958_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_29_fu_2742_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="done_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_67_fu_2746_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_68_fu_2752_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_34_fu_1973_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_25_fu_2760_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_69_fu_2765_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="len_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_70_fu_2771_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="len_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln135_10_fu_2562_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_5_fu_2567_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_11_fu_2582_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_5_fu_2787_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln136_5_fu_2792_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_15_fu_2798_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_16_fu_2803_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_17_fu_2808_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_77_fu_2814_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="len_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln143_5_fu_2822_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_2828_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_2880_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_2596_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_2604_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_1_fu_2842_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_2_fu_2856_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_3_fu_2864_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_2884_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_4_fu_2610_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_5_fu_2889_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_10_fu_2872_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_763_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover</Name>
            <Loops>
                <lz_compress_leftover/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>97.300 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>97.300 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>97.300 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_compress_leftover>
                        <Name>lz_compress_leftover</Name>
                        <Slack>12.51</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>69.500 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_compress_leftover>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_compress_leftover>
                            <Name>lz_compress_leftover</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:155</SourceLocation>
                        </lz_compress_leftover>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_111_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_8_1_1_U59" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_145_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes</Name>
            <Loops>
                <lz_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>7.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.917 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.917 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.917 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_left_bytes>
                        <Name>lz_left_bytes</Name>
                        <Slack>12.51</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:162</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_left_bytes>
                            <Name>lz_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:162</SourceLocation>
                        </lz_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_left_bytes" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln162_fu_69_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="l_2_fu_75_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="l_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.303</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>68</UTIL_BRAM>
                    <FF>1382</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4435</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_1_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_2_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_3_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_4_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_5_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_6_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_7_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_8_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_9_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_10_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_11_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_12_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_13_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_14_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="dict_15_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:65" STORAGESIZE="432 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dict_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_288_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub27_fu_348_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_fu_354_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_404_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_1_fu_412_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_2_fu_420_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_3_fu_428_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_4_fu_436_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</Name>
            <Loops>
                <lz_bestMatchFilter/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>10.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter>
                        <Name>lz_bestMatchFilter</Name>
                        <Slack>12.51</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter>
                            <Name>lz_bestMatchFilter</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327</SourceLocation>
                        </lz_bestMatchFilter>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>229</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>401</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln327_fu_251_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_fu_311_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="best_match_fu_317_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_331_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_1_fu_341_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_fu_347_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_1_fu_361_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_2_fu_371_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_1_fu_377_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_2_fu_391_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_3_fu_401_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_2_fu_407_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_3_fu_421_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_4_fu_431_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_3_fu_437_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_4_fu_451_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_5_fu_461_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_4_fu_467_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln343_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_fu_473_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_1_fu_479_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_2_fu_485_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_3_fu_491_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln343_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="best_match_1_fu_497_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="select" PRAGMA="" RTLNAME="bestMatchStream_din" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_257_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_s</Name>
            <Loops>
                <lz_bestMatchFilter_left_over/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>10.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter_left_over>
                        <Name>lz_bestMatchFilter_left_over</Name>
                        <Slack>12.51</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>83.400 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter_left_over>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter_left_over>
                            <Name>lz_bestMatchFilter_left_over</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:355</SourceLocation>
                        </lz_bestMatchFilter_left_over>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>470</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>658</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln315_fu_156_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln355_fu_216_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:355" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln355" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_222_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:355" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln355" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U89" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_Pipeline_lz_booster</Name>
            <Loops>
                <lz_booster/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>6.945</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster>
                        <Name>lz_booster</Name>
                        <Slack>12.51</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_booster>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:575</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster>
                            <Name>lz_booster</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:596</SourceLocation>
                        </lz_booster>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>406</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2699</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="local_mem_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:566" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="local_mem" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln579_fu_246_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln579" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_252_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="boostFlag_fu_297_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:586" STORAGESUBTYPE="" URAM="0" VARIABLE="boostFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln595_fu_321_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:595" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln595" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_5_fu_327_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:596" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln597_fu_349_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln597" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln597_1_fu_355_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln597_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="and_ln597_fu_360_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln597" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="and_ln597_1_fu_366_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln597_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="sub" PRAGMA="" RTLNAME="match_loc_5_fu_375_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="setne" PRAGMA="" RTLNAME="outFlag_fu_384_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:604" STORAGESUBTYPE="" URAM="0" VARIABLE="outFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln607_fu_389_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:607" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln607" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_6_fu_399_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_booster" OPTYPE="select" PRAGMA="" RTLNAME="skip_len_7_fu_404_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:608" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_len_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="match_len_3_fu_491_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="match_loc_4_fu_497_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:599" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_s</Name>
            <Loops>
                <lz_booster_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>7.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster_left_bytes>
                        <Name>lz_booster_left_bytes</Name>
                        <Slack>12.51</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.890 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_booster_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:563</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster_left_bytes>
                            <Name>lz_booster_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624</SourceLocation>
                        </lz_booster_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>486</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2948</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln563_fu_116_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_127_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln624_fu_154_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln624" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_160_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_Pipeline_lz4_divide</Name>
            <Loops>
                <lz4_divide/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>6.101</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_divide>
                        <Name>lz4_divide</Name>
                        <Slack>12.51</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_divide>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_divide>
                            <Name>lz4_divide</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:83</SourceLocation>
                        </lz4_divide>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln59_fu_174_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_179_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_219_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln83_fu_225_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="lit_count_3_fu_236_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_count_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="match_len_fu_275_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_divide" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_252_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_264_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>9.735</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>305</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>579</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_153_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_159_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2_Pipeline_lz4_compress</Name>
            <Loops>
                <lz4_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_compress>
                        <Name>lz4_compress</Name>
                        <Slack>12.51</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:122</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_compress>
                            <Name>lz4_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:148</SourceLocation>
                        </lz4_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>159</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>999</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln125_fu_353_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln125_fu_358_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln125_fu_364_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln203_fu_386_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_4_fu_394_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_7_fu_406_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="write_lit_length_2_fu_429_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="write_lit_length_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_435_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln122_fu_451_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln176_fu_472_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_4_fu_478_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_6_fu_488_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_496_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_5_fu_504_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln211_fu_522_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_16_fu_537_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:213" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_591_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_607_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_1_fu_613_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_fu_619_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="inIdx_5_fu_625_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="inIdx_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln148_fu_632_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln148_fu_638_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln148_1_fu_644_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln148_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="lit_ending_1_fu_650_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_ending_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln151_fu_656_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_3_fu_662_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_668_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln151_fu_694_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_700_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="lz4_compress" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U118" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="lz4_compress" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_3_1_1_U119" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_2_fu_754_p3" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln166_fu_766_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_15_fu_836_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln220_fu_852_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="compressedSize_2_fu_857_p2" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="compressedSize_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:125</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>197</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lz4Compress_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:265</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>828</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3060</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lit_outStream_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:265" STORAGESIZE="8 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lit_outStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lenOffset_Stream_U" SOURCE="/home/whp/Desktop/fpgachina25/v/hlstrack2025/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz4_compress.hpp:266" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lenOffset_Stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressEngineRun</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.90</TargetClockPeriod>
                    <ClockUncertainty>1.39</ClockUncertainty>
                    <EstimatedClockPeriod>12.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>68</UTIL_BRAM>
                    <FF>3760</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>11508</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="compressdStream_U" SOURCE="lz4_compress_test.cpp:54" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="compressdStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c2_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bestMatchStream_U" SOURCE="lz4_compress_test.cpp:55" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bestMatchStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c1_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boosterStream_U" SOURCE="lz4_compress_test.cpp:56" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boosterStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>lit_outStream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>lenOffset_Stream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>compressdStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bestMatchStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>boosterStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile pragma_strict_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out" index="1" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out_eos" index="2" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out_eos" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4OutSize" index="3" direction="out" srcType="stream&lt;unsigned int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="lz4OutSize" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_lit_limit" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="max_lit_limit" name="max_lit_limit" usage="data" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_ap_vld" name="max_lit_limit_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_size" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_size" name="input_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="core_idx" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="core_idx" name="core_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="inStream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="8" portPrefix="inStream_">
            <portMaps>
                <portMap portMapName="inStream_dout">RD_DATA</portMap>
                <portMap portMapName="inStream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="inStream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>inStream_dout</port>
                <port>inStream_empty_n</port>
                <port>inStream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="8" portPrefix="lz4Out_">
            <portMaps>
                <portMap portMapName="lz4Out_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_din</port>
                <port>lz4Out_full_n</port>
                <port>lz4Out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out_eos" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="1" portPrefix="lz4Out_eos_">
            <portMaps>
                <portMap portMapName="lz4Out_eos_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_eos_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_eos_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_eos_din</port>
                <port>lz4Out_eos_full_n</port>
                <port>lz4Out_eos_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out_eos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4OutSize" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="lz4OutSize_">
            <portMaps>
                <portMap portMapName="lz4OutSize_din">WR_DATA</portMap>
                <portMap portMapName="lz4OutSize_full_n">FULL_N</portMap>
                <portMap portMapName="lz4OutSize_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4OutSize_din</port>
                <port>lz4OutSize_full_n</port>
                <port>lz4OutSize_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4OutSize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="core_idx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="core_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>core_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="core_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="inStream">in, 8</column>
                    <column name="lz4Out">out, 8</column>
                    <column name="lz4OutSize">out, 32</column>
                    <column name="lz4Out_eos">out, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="core_idx">ap_none, in, 32</column>
                    <column name="input_size">ap_none, in, 32</column>
                    <column name="max_lit_limit">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out_eos">out, stream&lt;bool 0&gt;&amp;</column>
                    <column name="lz4OutSize">out, stream&lt;unsigned int 0&gt;&amp;</column>
                    <column name="max_lit_limit">out, unsigned int*</column>
                    <column name="input_size">in, unsigned int</column>
                    <column name="core_idx">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="inStream">inStream, interface</column>
                    <column name="lz4Out">lz4Out, interface</column>
                    <column name="lz4Out_eos">lz4Out_eos, interface</column>
                    <column name="lz4OutSize">lz4OutSize, interface</column>
                    <column name="max_lit_limit">max_lit_limit, port</column>
                    <column name="max_lit_limit">max_lit_limit_ap_vld, port</column>
                    <column name="input_size">input_size, port</column>
                    <column name="core_idx">core_idx, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../include/hw/compress_utils.hpp:42" status="valid" parentFunction="countsetbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:60" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:126" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:268" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream depth = MAX_LIT_COUNT"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:269" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:271" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:272" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:274" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:301" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream depth = 32"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:302" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream depth = 32"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:303" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream depth = 32"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:305" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:306" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:307" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:309" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:338" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos depth = 2"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:339" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream depth = c_gmemBurstSize"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:340" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:342" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:343" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:344" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:348" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = compressedSize type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:350" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz4_compress.hpp:355" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:390" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:391" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:392" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:393" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:394" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = max_lit_limit dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:66" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict cyclic factor = 16 dim = 1"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:67" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict type = RAM_S2P impl = BRAM"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:70" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:76" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:77" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="FACTOR = 16"/>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:82" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:84" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:89" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:90" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:94" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:112" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:156" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:163" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="../../include/hw/lz_compress.hpp:209" status="warning" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict core = XPM_MEMORY uram">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5540" msg_severity="WARNING" msg_body="'xpm_memory' in '#pragma HLS Resource' is deprecated, use 'Bind_Storage Pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:213" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="stream" location="../../include/hw/lz_compress.hpp:215" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:216" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:230" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:236" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:237" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="FACTOR = 8"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:255" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:263" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:273" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:275" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:285" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:305" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:351" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:357" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:67" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:72" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:87" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:88" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:89" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:90" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:121" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:125" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:149" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree type = ram_2p impl = LUTRAM"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:150" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree type = ram_2p impl = LUTRAM"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:168" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:169" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:170" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:171" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:219" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:226" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../include/hw/lz_optional.hpp:258" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:259" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/lz_optional.hpp:318" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = compare_window"/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:322" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:328" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:332" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:356" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:382" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:434" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = inStream type = fifo impl = srl"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:435" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = outStream type = fifo impl = srl"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:439" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem type = RAM_S2P impl = LUTRAM"/>
        <Pragma type="stream" location="../../include/hw/lz_optional.hpp:441" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:442" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:466" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:474" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:476" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:533" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:564" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = inStream type = fifo impl = srl"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:565" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = outStream type = fifo impl = srl"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:567" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem type = RAM_S2P impl = LUTRAM"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:580" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:581" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:625" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:649" status="valid" parentFunction="lzfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:79" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:80" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:86" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:87" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:88" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:92" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:111" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:125" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:127" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:136" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:179" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:180" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:181" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:184" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:194" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:222" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:254" status="valid" parentFunction="mm2multstreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:289" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:290" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamVSize depth = 3"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:291" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:293" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:298" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:346" status="valid" parentFunction="mm2singlestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:381" status="valid" parentFunction="mm2streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:416" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:417" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:418" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:420" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:448" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:449" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:455" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:456" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:457" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:461" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:486" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:500" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:502" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:511" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:545" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:579" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:612" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:651" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:698" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:89" status="valid" parentFunction="s2mmaxi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:129" status="valid" parentFunction="stream2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:171" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:172" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = base_addr dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:176" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:194" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:203" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:239" status="valid" parentFunction="stream2mmupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:290" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:291" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:292" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/s2mm.hpp:294" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:297" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:337" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:338" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:339" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:340" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:341" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:345" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:346" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:350" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:362" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:364" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:394" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:403" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:442" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:443" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:444" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:445" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:446" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:450" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:451" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:455" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:467" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:469" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:500" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:509" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:531" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:537" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:574" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:585" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:616" status="valid" parentFunction="s2mmeosstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:649" status="valid" parentFunction="s2mmwithsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:685" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:722" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:751" status="valid" parentFunction="s2mmsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:775" status="valid" parentFunction="s2mmstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:794" status="valid" parentFunction="s2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:53" status="valid" parentFunction="receivebuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:86" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:149" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:187" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:224" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_downsizer.hpp:229" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:263" status="valid" parentFunction="streamdownsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:289" status="valid" parentFunction="simplestreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:315" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:341" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:386" status="valid" parentFunction="streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:422" status="valid" parentFunction="streamdownsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:452" status="valid" parentFunction="streamdownsizerp2pcomp" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:52" status="valid" parentFunction="sendbuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:86" status="valid" parentFunction="bufferupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:129" status="valid" parentFunction="simpleupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:179" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:231" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:244" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../include/hw/stream_upsizer.hpp:245" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="min = 0 max = c_inBytes"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:286" status="valid" parentFunction="streamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/stream_upsizer.hpp:327" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="variable = outBuffer_int dim = 1 complete"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:334" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:336" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:382" status="valid" parentFunction="upsizer_sizestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:428" status="valid" parentFunction="streamupsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:58" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:59" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = bestMatchStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:60" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream depth = 8"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:62" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:63" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="lz4_compress_test.cpp:65" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

