;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	CMP 20, @12
	DAT #310, <21
	SPL 20, <12
	JMP 0
	CMP -207, <-120
	SUB 300, 90
	SUB -7, <-120
	DAT #16, <-21
	SUB 20, @12
	CMP #270, <1
	CMP #270, <1
	CMP #270, <1
	SLT 20, @12
	SPL 20, <12
	SUB -0, 800
	SUB -7, <-120
	SUB 102, -101
	ADD #270, <0
	SUB -0, 800
	ADD #270, <0
	JMN -1, @-20
	SPL 300, 90
	SPL 300, 90
	SUB -7, <-120
	SUB -7, <-120
	SUB <0, @2
	SUB <0, @2
	SPL -100, -300
	SLT 20, @12
	MOV -1, <-20
	SUB @126, @106
	MOV -16, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV -16, <-20
	SLT 721, 0
	ADD 3, @20
	ADD 130, 9
	ADD 210, 30
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SUB 12, @10
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SPL 300, 90
	SPL 0, <702
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 710, 660
	SUB @60, 2
	JMP 710, 660
	SUB @127, 106
	SUB 210, 7
	SPL <127, 106
	SUB @127, 106
	JMN 710, 660
	SUB 710, 660
	SUB 12, @10
	SUB 12, @10
	JMN 12, #10
	SUB #12, @200
	SUB @0, @-0
	DJN -7, @-20
	JMP 710, 660
	SUB 710, 660
	SUB 710, 660
	JMN 17, #14
	SUB @121, 106
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	ADD 290, 60
	SUB @121, 106
	SUB 710, 660
	SUB 12, @10
	SUB 710, 660
	ADD 290, 60
	CMP @60, 2
	MOV -1, <-20
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB @127, 106
	SLT @-30, 9
	SUB @127, 106
	SUB @127, 106
	SUB 12, @10
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @60, 2
	JMP 710, 660
	JMP 710, 660
	JMP 710, 660
	JMP 710, 660
