TimeQuest Timing Analyzer report for electraudio_modem
Wed Feb 26 01:45:10 2014
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; electraudio_modem                                               ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C70F896C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
;     3-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 192.53 MHz ; 192.53 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.194 ; -3926.750     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -2857.708             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.194 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.105      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.179 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.090      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.164 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.054     ; 5.075      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.101 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.054     ; 5.012      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.071 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.982      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.067 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.978      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.065 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.976      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.056 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.967      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.051 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.962      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.042 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.953      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.041 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.054     ; 4.952      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.038 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 5.003      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.029 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.940      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.028 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.054     ; 4.939      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg0  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.975      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.062     ; 4.986      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.060     ; 4.988      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg1  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.975      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg2  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.975      ;
; -4.012 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg3  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.975      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|input:input_1|wen                                                                                               ; txmodem:txmodem_1|input:input_1|wen                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|st.s2                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txrx:txrx_1|st.s0                                                                                                                 ; txrx:txrx_1|st.s0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txrx:txrx_1|mem_ready                                                                                                             ; txrx:txrx_1|mem_ready                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txrx:txrx_1|wen_aux                                                                                                               ; txrx:txrx_1|wen_aux                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[2]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10]                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[7]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[25]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11]                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[11]                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; txrx:txrx_1|address_write[1]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; txmodem:txmodem_1|input:input_1|st.s3                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[1]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[15]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[7]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[3]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit|Q[1]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[15]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; txrx:txrx_1|address_write[3]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[4]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[2]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s7                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; txrx:txrx_1|address_write[5]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[4]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[5]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.799      ;
; 0.536 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[0]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; txmodem:txmodem_1|input:input_1|st.s1                                                                                             ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[2]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[27]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[5]                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.543 ; txmodem:txmodem_1|input:input_1|addr[4]                                                                                           ; txmodem:txmodem_1|input:input_1|address[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[0]                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; txmodem:txmodem_1|input:input_1|st.s6                                                                                             ; txmodem:txmodem_1|input:input_1|st.s7                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; txmodem:txmodem_1|input:input_1|st.s6                                                                                             ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; txmodem:txmodem_1|input:input_1|addr[2]                                                                                           ; txmodem:txmodem_1|input:input_1|address[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; txrx:txrx_1|wen                                                                                                                   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[1]                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; txrx:txrx_1|add[6]                                                                                                                ; txrx:txrx_1|address_write[6]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.813      ;
; 0.550 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|counter[5]                                                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|counter[5]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.552 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[0]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.820      ;
; 0.558 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|mem_ready                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.824      ;
; 0.560 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.826      ;
; 0.560 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|wen_aux                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.826      ;
; 0.619 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.885      ;
; 0.623 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[3]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.889      ;
; 0.627 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[3]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[3]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.893      ;
; 0.628 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.894      ;
; 0.631 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                                                             ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.897      ;
; 0.635 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                                               ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[3]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.901      ;
; 0.638 ; txmodem:txmodem_1|input:input_1|addr[0]                                                                                           ; txmodem:txmodem_1|input:input_1|address[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.904      ;
; 0.646 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[21]                                  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[19]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.649 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[2]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[5]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.655 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rsti      ; clk        ; 1.016 ; 1.016 ; Rise       ; clk             ;
; rxserial  ; clk        ; 0.593 ; 0.593 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rsti      ; clk        ; -0.628 ; -0.628 ; Rise       ; clk             ;
; rxserial  ; clk        ; -0.363 ; -0.363 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 12.890 ; 12.890 ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 11.723 ; 11.723 ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 12.771 ; 12.771 ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 11.324 ; 11.324 ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 11.628 ; 11.628 ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 11.583 ; 11.583 ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 12.182 ; 12.182 ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 12.061 ; 12.061 ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 12.007 ; 12.007 ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 12.320 ; 12.320 ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 11.715 ; 11.715 ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 12.171 ; 12.171 ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 11.875 ; 11.875 ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 11.813 ; 11.813 ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 12.890 ; 12.890 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 13.895 ; 13.895 ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 13.895 ; 13.895 ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 12.444 ; 12.444 ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 12.124 ; 12.124 ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 11.757 ; 11.757 ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 12.293 ; 12.293 ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 12.042 ; 12.042 ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 11.913 ; 11.913 ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 12.254 ; 12.254 ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 12.319 ; 12.319 ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 11.628 ; 11.628 ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 11.574 ; 11.574 ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 11.563 ; 11.563 ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 13.195 ; 13.195 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 11.620 ; 11.620 ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 8.262  ; 8.262  ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 8.063  ; 8.063  ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 7.973  ; 7.973  ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 7.633  ; 7.633  ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 7.675  ; 7.675  ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 8.063  ; 8.063  ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 7.528  ; 7.528  ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 7.723  ; 7.723  ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 8.526  ; 8.526  ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 8.180  ; 8.180  ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 8.526  ; 8.526  ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 7.397  ; 7.397  ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 8.208  ; 8.208  ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 8.161  ; 8.161  ; Rise       ; clk             ;
; pmem_block         ; clk        ; 8.655  ; 8.655  ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 7.608  ; 7.608  ; Rise       ; clk             ;
; pwen               ; clk        ; 7.671  ; 7.671  ; Rise       ; clk             ;
; txserial           ; clk        ; 7.744  ; 7.744  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 8.238  ; 8.238  ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 8.238  ; 8.238  ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 8.972  ; 8.972  ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 8.713  ; 8.713  ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 8.939  ; 8.939  ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 8.564  ; 8.564  ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 8.955  ; 8.955  ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 8.995  ; 8.995  ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 8.921  ; 8.921  ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 9.669  ; 9.669  ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 8.289  ; 8.289  ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 9.198  ; 9.198  ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 8.714  ; 8.714  ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 9.113  ; 9.113  ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 10.085 ; 10.085 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 8.358  ; 8.358  ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 9.289  ; 9.289  ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 8.358  ; 8.358  ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 9.948  ; 9.948  ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 8.790  ; 8.790  ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 9.235  ; 9.235  ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 9.217  ; 9.217  ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 9.205  ; 9.205  ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 9.432  ; 9.432  ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 9.477  ; 9.477  ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 8.777  ; 8.777  ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 8.733  ; 8.733  ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 8.689  ; 8.689  ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 10.625 ; 10.625 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 9.185  ; 9.185  ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 8.262  ; 8.262  ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 7.528  ; 7.528  ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 7.973  ; 7.973  ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 7.633  ; 7.633  ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 7.675  ; 7.675  ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 8.063  ; 8.063  ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 7.528  ; 7.528  ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 7.723  ; 7.723  ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 8.180  ; 8.180  ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 8.526  ; 8.526  ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 7.397  ; 7.397  ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 8.208  ; 8.208  ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 8.161  ; 8.161  ; Rise       ; clk             ;
; pmem_block         ; clk        ; 8.655  ; 8.655  ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 7.608  ; 7.608  ; Rise       ; clk             ;
; pwen               ; clk        ; 7.671  ; 7.671  ; Rise       ; clk             ;
; txserial           ; clk        ; 7.744  ; 7.744  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.915 ; -1081.789     ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -2857.708             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.915 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.884      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.911 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.880      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.900 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.869      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.893 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.862      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.872 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.841      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.870 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.839      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.863 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.832      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.861 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.830      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.855 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.824      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.853 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.049     ; 2.836      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg0  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg1  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg2  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg3  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg4  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg5  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.852 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg6  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 2.831      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg2 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg3 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg4 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.851 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg5 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.030     ; 2.820      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.844 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.041     ; 2.835      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg0 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.811      ;
; -1.842 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0    ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[5]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.835      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5  ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]                                                                                                    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_03i1:auto_generated|ram_block1a0~portb_address_reg1 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.811      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|input:input_1|wen                                                                                               ; txmodem:txmodem_1|input:input_1|wen                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|st.s2                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txrx:txrx_1|st.s0                                                                                                                 ; txrx:txrx_1|st.s0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txrx:txrx_1|mem_ready                                                                                                             ; txrx:txrx_1|mem_ready                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txrx:txrx_1|wen_aux                                                                                                               ; txrx:txrx_1|wen_aux                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[2]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[25]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10]                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[7]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[1]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[15]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; txrx:txrx_1|address_write[1]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[3]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[3]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[7]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11]                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[11]                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit|Q[1]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[15]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; txmodem:txmodem_1|input:input_1|st.s3                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; txrx:txrx_1|address_write[3]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[7]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[4]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; txrx:txrx_1|address_write[5]                                                                                                      ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[11]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[7]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[2]                                                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[4]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[9]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[5]                                ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[11]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s7                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[5]                                 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[0]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[2]                                                             ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; txmodem:txmodem_1|input:input_1|st.s1                                                                                             ; txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; txmodem:txmodem_1|input:input_1|meta                                                                                              ; txmodem:txmodem_1|input:input_1|sync                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; txmodem:txmodem_1|input:input_1|addr[4]                                                                                           ; txmodem:txmodem_1|input:input_1|address[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[27]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[0]                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[9]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; txrx:txrx_1|wen                                                                                                                   ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[0]                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|outcounter[1]                                 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[11]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; txrx:txrx_1|add[6]                                                                                                                ; txrx:txrx_1|address_write[6]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|counter[5]                                                           ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|counter[5]                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; txmodem:txmodem_1|input:input_1|addr[2]                                                                                           ; txmodem:txmodem_1|input:input_1|address[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; txmodem:txmodem_1|input:input_1|st.s6                                                                                             ; txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; txmodem:txmodem_1|input:input_1|st.s6                                                                                             ; txmodem:txmodem_1|input:input_1|st.s7                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[0]                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|mem_ready                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; txrx:txrx_1|st.s2                                                                                                                 ; txrx:txrx_1|wen_aux                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.413      ;
; 0.287 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram|mem_rtl_0_bypass[21]                                  ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram|mem_rtl_0_bypass[19]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.439      ;
; 0.290 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrout_in[6]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[0]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[1]                                                               ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[3]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[17] ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.448      ;
; 0.307 ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[0]                                   ; txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[2]                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.459      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rsti      ; clk        ; 0.140  ; 0.140  ; Rise       ; clk             ;
; rxserial  ; clk        ; -0.017 ; -0.017 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rsti      ; clk        ; 0.037 ; 0.037 ; Rise       ; clk             ;
; rxserial  ; clk        ; 0.137 ; 0.137 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 7.352 ; 7.352 ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 7.183 ; 7.183 ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 6.517 ; 6.517 ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 6.726 ; 6.726 ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 6.639 ; 6.639 ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 6.901 ; 6.901 ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 6.890 ; 6.890 ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 6.843 ; 6.843 ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 6.986 ; 6.986 ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 6.712 ; 6.712 ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 6.933 ; 6.933 ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 6.844 ; 6.844 ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 6.759 ; 6.759 ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 7.352 ; 7.352 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 7.717 ; 7.717 ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 7.717 ; 7.717 ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 7.040 ; 7.040 ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 6.907 ; 6.907 ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 6.729 ; 6.729 ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 6.963 ; 6.963 ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 6.860 ; 6.860 ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 6.870 ; 6.870 ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 6.956 ; 6.956 ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 6.984 ; 6.984 ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 6.680 ; 6.680 ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 6.689 ; 6.689 ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 6.679 ; 6.679 ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 7.387 ; 7.387 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 6.646 ; 6.646 ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 4.572 ; 4.572 ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 4.416 ; 4.416 ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 4.246 ; 4.246 ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 4.230 ; 4.230 ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 4.298 ; 4.298 ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 4.516 ; 4.516 ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 4.468 ; 4.468 ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 4.146 ; 4.146 ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 4.531 ; 4.531 ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
; pmem_block         ; clk        ; 4.724 ; 4.724 ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 4.234 ; 4.234 ; Rise       ; clk             ;
; pwen               ; clk        ; 4.272 ; 4.272 ; Rise       ; clk             ;
; txserial           ; clk        ; 4.341 ; 4.341 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 4.567 ; 4.567 ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 4.567 ; 4.567 ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 4.920 ; 4.920 ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 4.736 ; 4.736 ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 4.925 ; 4.925 ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 4.687 ; 4.687 ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 4.885 ; 4.885 ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 4.939 ; 4.939 ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 4.877 ; 4.877 ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 5.195 ; 5.195 ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 4.569 ; 4.569 ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 4.978 ; 4.978 ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 4.979 ; 4.979 ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 5.514 ; 5.514 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 5.089 ; 5.089 ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 5.358 ; 5.358 ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 4.824 ; 4.824 ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 5.086 ; 5.086 ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 5.109 ; 5.109 ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 5.122 ; 5.122 ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 4.827 ; 4.827 ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 4.796 ; 4.796 ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 5.632 ; 5.632 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 4.995 ; 4.995 ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 4.572 ; 4.572 ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 4.230 ; 4.230 ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 4.416 ; 4.416 ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 4.246 ; 4.246 ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 4.230 ; 4.230 ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 4.298 ; 4.298 ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 4.146 ; 4.146 ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 4.516 ; 4.516 ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 4.468 ; 4.468 ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 4.146 ; 4.146 ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 4.531 ; 4.531 ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
; pmem_block         ; clk        ; 4.724 ; 4.724 ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 4.234 ; 4.234 ; Rise       ; clk             ;
; pwen               ; clk        ; 4.272 ; 4.272 ; Rise       ; clk             ;
; txserial           ; clk        ; 4.341 ; 4.341 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.194    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clk             ; -4.194    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -3926.75  ; 0.0   ; 0.0      ; 0.0     ; -2857.708           ;
;  clk             ; -3926.750 ; 0.000 ; N/A      ; N/A     ; -2857.708           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rsti      ; clk        ; 1.016 ; 1.016 ; Rise       ; clk             ;
; rxserial  ; clk        ; 0.593 ; 0.593 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rsti      ; clk        ; 0.037 ; 0.037 ; Rise       ; clk             ;
; rxserial  ; clk        ; 0.137 ; 0.137 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 12.890 ; 12.890 ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 11.723 ; 11.723 ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 12.771 ; 12.771 ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 11.324 ; 11.324 ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 11.628 ; 11.628 ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 11.583 ; 11.583 ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 12.182 ; 12.182 ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 12.061 ; 12.061 ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 12.007 ; 12.007 ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 12.320 ; 12.320 ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 11.715 ; 11.715 ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 12.171 ; 12.171 ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 11.875 ; 11.875 ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 11.813 ; 11.813 ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 12.890 ; 12.890 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 13.895 ; 13.895 ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 13.895 ; 13.895 ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 12.444 ; 12.444 ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 12.124 ; 12.124 ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 11.757 ; 11.757 ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 12.293 ; 12.293 ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 12.042 ; 12.042 ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 11.913 ; 11.913 ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 12.254 ; 12.254 ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 12.319 ; 12.319 ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 11.628 ; 11.628 ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 11.574 ; 11.574 ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 11.563 ; 11.563 ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 13.195 ; 13.195 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 11.620 ; 11.620 ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 8.262  ; 8.262  ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 8.063  ; 8.063  ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 7.973  ; 7.973  ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 7.633  ; 7.633  ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 7.675  ; 7.675  ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 8.063  ; 8.063  ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 7.528  ; 7.528  ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 7.723  ; 7.723  ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 8.526  ; 8.526  ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 8.180  ; 8.180  ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 8.526  ; 8.526  ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 7.397  ; 7.397  ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 8.208  ; 8.208  ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 8.161  ; 8.161  ; Rise       ; clk             ;
; pmem_block         ; clk        ; 8.655  ; 8.655  ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 7.608  ; 7.608  ; Rise       ; clk             ;
; pwen               ; clk        ; 7.671  ; 7.671  ; Rise       ; clk             ;
; txserial           ; clk        ; 7.744  ; 7.744  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Iout_rx[*]         ; clk        ; 4.567 ; 4.567 ; Rise       ; clk             ;
;  Iout_rx[0]        ; clk        ; 4.567 ; 4.567 ; Rise       ; clk             ;
;  Iout_rx[1]        ; clk        ; 4.920 ; 4.920 ; Rise       ; clk             ;
;  Iout_rx[2]        ; clk        ; 4.736 ; 4.736 ; Rise       ; clk             ;
;  Iout_rx[3]        ; clk        ; 4.925 ; 4.925 ; Rise       ; clk             ;
;  Iout_rx[4]        ; clk        ; 4.687 ; 4.687 ; Rise       ; clk             ;
;  Iout_rx[5]        ; clk        ; 4.885 ; 4.885 ; Rise       ; clk             ;
;  Iout_rx[6]        ; clk        ; 4.939 ; 4.939 ; Rise       ; clk             ;
;  Iout_rx[7]        ; clk        ; 4.877 ; 4.877 ; Rise       ; clk             ;
;  Iout_rx[8]        ; clk        ; 5.195 ; 5.195 ; Rise       ; clk             ;
;  Iout_rx[9]        ; clk        ; 4.569 ; 4.569 ; Rise       ; clk             ;
;  Iout_rx[10]       ; clk        ; 4.978 ; 4.978 ; Rise       ; clk             ;
;  Iout_rx[11]       ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  Iout_rx[12]       ; clk        ; 4.979 ; 4.979 ; Rise       ; clk             ;
;  Iout_rx[13]       ; clk        ; 5.514 ; 5.514 ; Rise       ; clk             ;
; Qout_rx[*]         ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  Qout_rx[0]        ; clk        ; 5.089 ; 5.089 ; Rise       ; clk             ;
;  Qout_rx[1]        ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  Qout_rx[2]        ; clk        ; 5.358 ; 5.358 ; Rise       ; clk             ;
;  Qout_rx[3]        ; clk        ; 4.824 ; 4.824 ; Rise       ; clk             ;
;  Qout_rx[4]        ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  Qout_rx[5]        ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  Qout_rx[6]        ; clk        ; 5.086 ; 5.086 ; Rise       ; clk             ;
;  Qout_rx[7]        ; clk        ; 5.109 ; 5.109 ; Rise       ; clk             ;
;  Qout_rx[8]        ; clk        ; 5.122 ; 5.122 ; Rise       ; clk             ;
;  Qout_rx[9]        ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  Qout_rx[10]       ; clk        ; 4.827 ; 4.827 ; Rise       ; clk             ;
;  Qout_rx[11]       ; clk        ; 4.796 ; 4.796 ; Rise       ; clk             ;
;  Qout_rx[12]       ; clk        ; 5.632 ; 5.632 ; Rise       ; clk             ;
;  Qout_rx[13]       ; clk        ; 4.995 ; 4.995 ; Rise       ; clk             ;
; pOutput_enable     ; clk        ; 4.572 ; 4.572 ; Rise       ; clk             ;
; paddress_read[*]   ; clk        ; 4.230 ; 4.230 ; Rise       ; clk             ;
;  paddress_read[0]  ; clk        ; 4.416 ; 4.416 ; Rise       ; clk             ;
;  paddress_read[1]  ; clk        ; 4.246 ; 4.246 ; Rise       ; clk             ;
;  paddress_read[2]  ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
;  paddress_read[3]  ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
;  paddress_read[4]  ; clk        ; 4.230 ; 4.230 ; Rise       ; clk             ;
;  paddress_read[5]  ; clk        ; 4.298 ; 4.298 ; Rise       ; clk             ;
; paddress_write[*]  ; clk        ; 4.146 ; 4.146 ; Rise       ; clk             ;
;  paddress_write[0] ; clk        ; 4.516 ; 4.516 ; Rise       ; clk             ;
;  paddress_write[1] ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  paddress_write[2] ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  paddress_write[3] ; clk        ; 4.468 ; 4.468 ; Rise       ; clk             ;
;  paddress_write[4] ; clk        ; 4.146 ; 4.146 ; Rise       ; clk             ;
;  paddress_write[5] ; clk        ; 4.531 ; 4.531 ; Rise       ; clk             ;
;  paddress_write[6] ; clk        ; 4.500 ; 4.500 ; Rise       ; clk             ;
; pmem_block         ; clk        ; 4.724 ; 4.724 ; Rise       ; clk             ;
; pmem_ready         ; clk        ; 4.234 ; 4.234 ; Rise       ; clk             ;
; pwen               ; clk        ; 4.272 ; 4.272 ; Rise       ; clk             ;
; txserial           ; clk        ; 4.341 ; 4.341 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 38077    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 38077    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 284   ; 284  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 606   ; 606  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 26 01:45:07 2014
Info: Command: quartus_sta electraudio_modem -c electraudio_modem
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'electraudio_modem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.194     -3926.750 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2857.708 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.915
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.915     -1081.789 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2857.708 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 416 megabytes
    Info: Processing ended: Wed Feb 26 01:45:10 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


