--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf -ucf Basys2Vending.ucf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -1.746(R)|    3.480(R)|clk               |   0.000|
coin2       |   -1.205(R)|    3.047(R)|clk               |   0.000|
coin5       |   -1.492(R)|    3.276(R)|clk               |   0.000|
price<0>    |   -1.698(R)|    3.441(R)|clk               |   0.000|
price<1>    |   -1.036(R)|    2.911(R)|clk               |   0.000|
price<2>    |   -1.628(R)|    3.384(R)|clk               |   0.000|
price<3>    |   -1.413(R)|    3.212(R)|clk               |   0.000|
price<4>    |   -2.091(R)|    3.755(R)|clk               |   0.000|
reset       |   -1.859(R)|    3.570(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sel_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -2.352(R)|    4.238(R)|clk               |   0.000|
coin2       |   -1.811(R)|    3.805(R)|clk               |   0.000|
coin5       |   -2.098(R)|    4.034(R)|clk               |   0.000|
price<0>    |   -2.304(R)|    4.199(R)|clk               |   0.000|
price<1>    |   -1.642(R)|    3.669(R)|clk               |   0.000|
price<2>    |   -2.234(R)|    4.142(R)|clk               |   0.000|
price<3>    |   -2.019(R)|    3.970(R)|clk               |   0.000|
price<4>    |   -2.697(R)|    4.513(R)|clk               |   0.000|
reset       |   -2.465(R)|    4.328(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   10.268(R)|clk               |   0.000|
clk_2           |   11.247(R)|clk               |   0.000|
digit_select<0> |   14.382(R)|clk               |   0.000|
digit_select<1> |   13.552(R)|clk               |   0.000|
digit_select<2> |   12.982(R)|clk               |   0.000|
digit_select<3> |   13.335(R)|clk               |   0.000|
release_can     |   10.164(R)|clk               |   0.000|
seven_segment<0>|   16.328(R)|clk               |   0.000|
seven_segment<1>|   16.445(R)|clk               |   0.000|
seven_segment<2>|   16.431(R)|clk               |   0.000|
seven_segment<3>|   16.462(R)|clk               |   0.000|
seven_segment<4>|   16.465(R)|clk               |   0.000|
seven_segment<5>|   16.444(R)|clk               |   0.000|
seven_segment<6>|   16.277(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock sel_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   11.026(R)|clk               |   0.000|
clk_2           |   12.005(R)|clk               |   0.000|
digit_select<0> |   15.140(R)|clk               |   0.000|
digit_select<1> |   14.310(R)|clk               |   0.000|
digit_select<2> |   13.740(R)|clk               |   0.000|
digit_select<3> |   14.093(R)|clk               |   0.000|
release_can     |   10.922(R)|clk               |   0.000|
seven_segment<0>|   17.086(R)|clk               |   0.000|
seven_segment<1>|   17.203(R)|clk               |   0.000|
seven_segment<2>|   17.189(R)|clk               |   0.000|
seven_segment<3>|   17.220(R)|clk               |   0.000|
seven_segment<4>|   17.223(R)|clk               |   0.000|
seven_segment<5>|   17.202(R)|clk               |   0.000|
seven_segment<6>|   17.035(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.345|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    5.927|         |         |         |
sel_man        |    5.927|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    5.927|         |         |         |
sel_man        |    5.927|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 11 18:21:14 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



