/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [9:0] _03_;
  wire [13:0] _04_;
  wire [3:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [16:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_74z;
  wire celloutsig_0_79z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [47:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_67z = ~(celloutsig_0_33z & celloutsig_0_51z[3]);
  assign celloutsig_0_72z = ~(celloutsig_0_10z & celloutsig_0_9z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z & celloutsig_0_7z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_12z & celloutsig_0_1z);
  assign celloutsig_0_23z = ~(celloutsig_0_14z & celloutsig_0_15z[9]);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z[0]);
  assign celloutsig_0_46z = ~((celloutsig_0_38z[6] | celloutsig_0_3z) & celloutsig_0_37z[3]);
  assign celloutsig_0_20z = ~((in_data[54] | celloutsig_0_14z) & celloutsig_0_12z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | in_data[16]) & in_data[64]);
  assign celloutsig_1_1z = ~(in_data[154] ^ celloutsig_1_0z);
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_0_15z[12:5], celloutsig_0_4z, celloutsig_0_21z };
  assign { _03_[9:4], _00_, _03_[2:0] } = _17_;
  reg [13:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_0_79z, _04_[12:6], _02_[12:10], _04_[2:1], celloutsig_0_68z };
  assign out_data[45:32] = _18_;
  reg [3:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_14z };
  assign { _01_, _05_[2:0] } = _19_;
  reg [11:0] _20_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 12'h000;
    else _20_ <= celloutsig_0_15z[11:0];
  assign { _04_[12:6], _02_[12:10], _04_[2:1] } = _20_;
  assign celloutsig_0_32z = { celloutsig_0_29z[7:5], celloutsig_0_4z } == { in_data[67:65], celloutsig_0_20z };
  assign celloutsig_0_21z = { celloutsig_0_15z[1:0], celloutsig_0_2z } == { celloutsig_0_11z[9], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_33z = celloutsig_0_11z[18:3] === { _04_[11:6], _02_[12:10], _04_[2], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_15z[12:3], celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_29z } > { celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_79z = celloutsig_0_15z[9:4] > { celloutsig_0_74z[5:2], celloutsig_0_72z, celloutsig_0_67z };
  assign celloutsig_1_5z = { celloutsig_1_2z[8], celloutsig_1_0z, celloutsig_1_2z } > celloutsig_1_3z[44:32];
  assign celloutsig_0_10z = { celloutsig_0_7z[9:2], celloutsig_0_7z[2], celloutsig_0_7z[0], celloutsig_0_7z[9:2], celloutsig_0_7z[2], celloutsig_0_7z[0] } > { in_data[91:78], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_9z[2:1], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z } > { celloutsig_0_15z[5:4], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_7z[8:6], celloutsig_0_2z } <= celloutsig_0_7z[6:3];
  assign celloutsig_0_17z = { celloutsig_0_13z[4:1], celloutsig_0_12z } <= { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_30z = { _05_[2], celloutsig_0_22z, celloutsig_0_1z } <= { celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_3z = { in_data[54:50], celloutsig_0_1z } && { in_data[85:84], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_11z[1], celloutsig_0_35z, celloutsig_0_9z } && in_data[12:6];
  assign celloutsig_1_0z = in_data[117:114] && in_data[111:108];
  assign celloutsig_1_7z = celloutsig_1_4z[10:1] && celloutsig_1_4z[9:0];
  assign celloutsig_0_1z = { in_data[42:41], celloutsig_0_0z } && in_data[5:1];
  assign celloutsig_0_18z = celloutsig_0_15z[9:2] && { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_31z = ! { celloutsig_0_7z[8:2], celloutsig_0_7z[2], celloutsig_0_2z };
  assign celloutsig_0_22z = ! { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_68z = celloutsig_0_5z & ~(celloutsig_0_2z);
  assign celloutsig_0_38z = in_data[36:20] % { 1'h1, _04_[10:6], _02_[12:10], _04_[2], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_10z[15:14] };
  assign celloutsig_1_18z = { celloutsig_1_4z[6:3], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_10z[12:8] };
  assign celloutsig_0_36z = { celloutsig_0_29z[3:0], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_21z, _01_, _05_[2:0] } % { 1'h1, celloutsig_0_15z[10:3], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_51z = { celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_13z } % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_10z = celloutsig_1_3z[33:17] % { 1'h1, celloutsig_1_2z[8], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_28z = { celloutsig_0_0z, celloutsig_0_16z } % { 1'h1, celloutsig_0_11z[7:5] };
  assign celloutsig_0_47z = { celloutsig_0_36z[9:7], celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_36z } * { celloutsig_0_7z[6:2], celloutsig_0_7z[2], celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } != in_data[12:5];
  assign celloutsig_1_19z = celloutsig_1_2z[2:0] != celloutsig_1_13z;
  assign celloutsig_0_74z = - { _03_[8:4], _00_ };
  assign celloutsig_1_3z = - in_data[179:132];
  assign celloutsig_1_4z = - { celloutsig_1_3z[46:45], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_34z = { celloutsig_0_9z[3:1], celloutsig_0_12z, celloutsig_0_5z } | { celloutsig_0_0z[2], celloutsig_0_28z };
  assign celloutsig_0_11z = in_data[83:59] | { in_data[16:7], celloutsig_0_9z, celloutsig_0_7z[9:2], celloutsig_0_7z[2], celloutsig_0_7z[0] };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } | { celloutsig_0_9z[4:2], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_9z[4:2], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_2z = { in_data[134:126], celloutsig_1_0z, celloutsig_1_0z } >> in_data[189:179];
  assign celloutsig_0_0z = in_data[41:39] - in_data[66:64];
  assign celloutsig_0_37z = _04_[9:6] - { celloutsig_0_28z[3:1], celloutsig_0_30z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } ^ { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_11z[16:3] ^ { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z[9:2], celloutsig_0_7z[2], celloutsig_0_7z[0] };
  assign celloutsig_0_29z = { celloutsig_0_11z[24:22], celloutsig_0_9z, celloutsig_0_6z } ^ in_data[50:42];
  assign celloutsig_0_6z = ~((in_data[13] & celloutsig_0_5z) | celloutsig_0_3z);
  assign celloutsig_0_95z = ~((celloutsig_0_46z & celloutsig_0_47z[3]) | celloutsig_0_34z[0]);
  assign { celloutsig_0_7z[2], celloutsig_0_7z[0], celloutsig_0_7z[9:3] } = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } | { celloutsig_0_5z, celloutsig_0_5z, in_data[15:9] };
  assign { _02_[9], _02_[7:0] } = { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_0z };
  assign _03_[3] = _00_;
  assign { _04_[13], _04_[5:3], _04_[0] } = { celloutsig_0_79z, _02_[12:10], celloutsig_0_68z };
  assign _05_[3] = _01_;
  assign celloutsig_0_7z[1] = celloutsig_0_7z[2];
  assign { out_data[133:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z };
endmodule
