Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 24e3d4e662a044d994111b8622bc123f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot all_tb_behav xil_defaultlib.all_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk [C:/Users/zhou/Desktop/cpu/cpu.srcs/sources_1/new/main.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frac
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.rom0
Compiling module xil_defaultlib.rom1
Compiling module xil_defaultlib.rom2
Compiling module xil_defaultlib.rom3
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.singal
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.singal2
Compiling module xil_defaultlib.cacl_pc
Compiling module xil_defaultlib.pcc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.singal3
Compiling module xil_defaultlib.load_nop
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.control_int
Compiling module xil_defaultlib.interupt
Compiling module xil_defaultlib.epc
Compiling module xil_defaultlib.ie
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.all
Compiling module xil_defaultlib.all_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot all_tb_behav
