// Seed: 1958658656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (1 - id_9),
        .id_10(id_11),
        .id_12(id_13 - id_14),
        .id_15(1)
    ),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = id_15;
  wor id_33 = -1 - 1;
  parameter id_34 = (1);
endmodule
macromodule module_1 #(
    parameter id_0  = 32'd79,
    parameter id_1  = 32'd91,
    parameter id_27 = 32'd47,
    parameter id_5  = 32'd7
) (
    input tri _id_0,
    input supply0 _id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 _id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    input uwire id_12,
    output tri0 id_13,
    input wire id_14,
    output wor id_15,
    input wire id_16,
    input wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    output tri id_20,
    output supply1 id_21,
    output tri id_22,
    input wor id_23,
    input supply1 id_24,
    input wand id_25,
    output wor id_26,
    input wor _id_27,
    input uwire id_28,
    input supply1 id_29
);
  wire id_31;
  tri [~  id_27  &  id_1  -  id_0 : id_1] id_32;
  assign id_22 = -1;
  xor primCall (
      id_13,
      id_29,
      id_23,
      id_2,
      id_32,
      id_18,
      id_3,
      id_31,
      id_11,
      id_17,
      id_16,
      id_10,
      id_25,
      id_28,
      id_8
  );
  assign id_32 = 1;
  assign id_21 = id_0;
  assign id_22 = id_8;
  module_0 modCall_1 (
      id_31,
      id_31,
      id_32,
      id_32,
      id_31,
      id_32,
      id_31,
      id_32,
      id_32,
      id_32,
      id_32,
      id_31,
      id_31,
      id_31,
      id_31,
      id_32,
      id_31,
      id_32,
      id_32,
      id_32,
      id_32,
      id_31,
      id_32,
      id_32
  );
  logic id_33;
  ;
  wire id_34;
  logic [-1 : 1] id_35;
  ;
  wire [1 : -1  *  id_5] id_36;
endmodule
