// Seed: 1059279077
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output logic id_6,
    output wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11
);
  assign id_2 = id_10;
  tri1 id_13 = -1;
  id_14 :
  assert property (@(posedge 1'b0 or posedge id_4 or -1'b0) -1)
  else;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  always_latch @(negedge {1'd0{id_10}}) begin : LABEL_0
    id_6 <= id_10;
  end
endmodule
