<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:////opt/latticesemi/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////opt/latticesemi/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 1.1.0.165.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 30 07:41:43 2019


Command Line:  synthesis -f ledtest_ice40up5k_impl_1_lattice.synproj -gui -msgset /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = led_top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = ledtest_ice40up5k_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/timing_constraints.ldc.
-path /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k (searchpath added)
-path /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1 (searchpath added)
-path /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M (searchpath added)
-path /opt/latticesemi/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/LED_control.v
Verilog design file = /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v
VHDL library = pmi
VHDL design file = /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/rgb_led_top.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v. VERI-1482
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(1): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(2): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(3): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(4): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(5): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(6): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(7): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(8): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(9): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(10): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(11): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(12): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(13): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(14): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(15): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(16): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v(17): analyzing included file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/LED_control.v. VERI-1482
Analyzing Verilog file /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v. VERI-1482
Analyzing VHDL file /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd. VHDL-1481
INFO - synthesis: /opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd(4): analyzing package components. VHDL-1014
unit led_top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/rgb_led_top.vhd. VHDL-1481
INFO - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/rgb_led_top.vhd(81): analyzing entity led_top. VHDL-1012
INFO - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/rgb_led_top.vhd(103): analyzing architecture dataflow. VHDL-1010
unit led_top is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1". VHDL-1504
Top module language type = VHDL.
unit led_top is not yet analyzed. VHDL-1485
Top module name (VHDL, mixed language): led_top
Loading device for application lse from file 'itpa08.nph' in environment: /opt/latticesemi/radiant/1.1/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v(17): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v(17): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v(93): net \U1/__/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: /home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v(94): net \U1/__/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \U1/__/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \U1/__/lscc_pll_inst/sdi_i. Patching with GND.
WARNING - synthesis: Bit 3 of Register \U1/BreatheRamp_s is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/RGB_color_s is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/RGB_color_s is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/Brightness_s is stuck at One
WARNING - synthesis: Bit 0 of Register \U1/Brightness_s is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/Brightness_s is stuck at One
WARNING - synthesis: Bit 2 of Register \U1/Brightness_s is stuck at One
WARNING - synthesis: Bit 0 of Register \U1/BlinkRate_s is stuck at Zero
WARNING - synthesis: Bit 2 of Register \U1/BlinkRate_s is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/BreatheRamp_s is stuck at Zero
INFO - synthesis: Extracted state machine for register '\U1/blink_state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000




WARNING - synthesis: Bit 0 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 26 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 27 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 28 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 29 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 30 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 31 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 26 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 27 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 28 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 29 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 30 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 31 of Register \U1/grn_peak is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 26 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 27 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 28 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 29 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 30 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 31 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 27 of Register \U1/ramp_max_cnt is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 2 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 2 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 2 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 4 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 5 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 6 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 7 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 8 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 9 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 10 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 11 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 12 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 13 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 14 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 15 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 16 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 17 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 18 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 19 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 20 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 21 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 22 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 23 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 24 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 25 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Cell RGB already has the black_box_pad_pin attribute on RGB2.
WARNING - synthesis: Cell RGB already has the black_box_pad_pin attribute on RGB1.
WARNING - synthesis: Cell RGB already has the black_box_pad_pin attribute on RGB0.
WARNING - synthesis: Skipping pad insertion on REDn due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on BLUn due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on GRNn due to black_box_pad_pin attribute.
WARNING - synthesis: Bit 0 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/grn_intensity_step is stuck at Zero
WARNING - synthesis: Bit 0 of Register \U1/red_intensity_step is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/blu_peak is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/red_peak is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/blu_intensity_step is stuck at Zero
WARNING - synthesis: Bit 1 of Register \U1/red_intensity_step is stuck at Zero
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Starting design annotation....
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (led_top)######################
Number of register bits => 235 of 5280 (4 % )
CCU2 => 85
FD1P3XZ => 235
IB => 5
LUT4 => 441
OB => 3
OB_RGB => 3
PLL_B => 1
RGB_CORE => 1
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 5


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk12M_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_c, loads : 236
  Net : U1/__/lscc_pll_inst/OUTGLOBAL, loads : 233
  Net : U1/n626, loads : 88
  Net : U1/n3347, loads : 85
  Net : U1/n204, loads : 65
  Net : U1/n206, loads : 58
  Net : U1/n1979, loads : 56
  Net : U1/off_max_cnt[24], loads : 33
  Net : U1/n1977, loads : 28
  Net : U1/n1975, loads : 28
################### End Clock Report ##################

Peak Memory Usage: 237.988  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 2.258  secs
Total REAL time for LSE flow : 3.000  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

