#To implement Chisel code on an FPGA, follow these steps:
1.	Write Chisel Code:
o	Create your Chisel design in Scala.
               Hello.scala
2.	Generate Verilog:
    using this command <sbt "runMain examples.HelloVerilog">
o	Use the Chisel build tools (e.g., sbt) to compile your Chisel code and generate the corresponding Verilog files.
               Hello.v
3.	Create a Vivado Project:
o	Open Xilinx Vivado and create a new project targeting your specific FPGA (e.g., Artix-7 XC7A35T).
4.	Add Verilog Files:
             Hello.v
5.	Create Constraints File:

              ARtix7_35t.xdc
6.	Run Synthesis:

7.	Run Implementation:

8.	Generate Bitstream:

9.	Program the FPGA:
o	Use Vivado's Hardware Manager to upload the generated bitstream to your FPGA board.
10.	Test the Implementation:
o	Verify functionality by testing the implemented design on the FPGA hardware.

