verilog xil_defaultlib --include "../../../../prj_mb_test.srcs/sources_1/bd/design_mb/ipshared/ec67/hdl" --include "../../../../prj_mb_test.srcs/sources_1/bd/design_mb/ipshared/8c62/hdl" --include "../../../../prj_mb_test.srcs/sources_1/bd/design_mb/ip/design_mb_processing_system7_0_0" --include "../../../../prj_mb_test.srcs/sources_1/bd/design_mb/ipshared/c923" \
"../../../bd/design_mb/ip/design_mb_processing_system7_0_0/sim/design_mb_processing_system7_0_0.v" \
"../../../bd/design_mb/ip/design_mb_clk_wiz_0_0/design_mb_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_mb/ip/design_mb_clk_wiz_0_0/design_mb_clk_wiz_0_0.v" \
"../../../bd/design_mb/ip/design_mb_lmb_bram_7/sim/design_mb_lmb_bram_7.v" \
"../../../bd/design_mb/ip/design_mb_microblaze_0_xlconcat_5/sim/design_mb_microblaze_0_xlconcat_5.v" \
"../../../bd/design_mb/ip/design_mb_xbar_5/sim/design_mb_xbar_5.v" \
"../../../bd/design_mb/ip/design_mb_xbar_6/sim/design_mb_xbar_6.v" \
"../../../bd/design_mb/ip/design_mb_xbar_7/sim/design_mb_xbar_7.v" \
"../../../bd/design_mb/ip/design_mb_auto_pc_0/sim/design_mb_auto_pc_0.v" \
"../../../bd/design_mb/ip/design_mb_auto_us_0/sim/design_mb_auto_us_0.v" \
"../../../bd/design_mb/ip/design_mb_auto_cc_0/sim/design_mb_auto_cc_0.v" \
"../../../bd/design_mb/ip/design_mb_auto_us_1/sim/design_mb_auto_us_1.v" \
"../../../bd/design_mb/ip/design_mb_auto_cc_1/sim/design_mb_auto_cc_1.v" \
"../../../bd/design_mb/ip/design_mb_auto_pc_1/sim/design_mb_auto_pc_1.v" \
"../../../bd/design_mb/ip/design_mb_auto_pc_2/sim/design_mb_auto_pc_2.v" \
"../../../bd/design_mb/ip/design_mb_auto_pc_3/sim/design_mb_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
