#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  4 11:34:49 2023
# Process ID: 4556
# Current directory: C:/Users/11731/Desktop/miniTerm/myPipeline/code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2900 C:\Users\11731\Desktop\miniTerm\myPipeline\code\pipeline.xpr
# Log file: C:/Users/11731/Desktop/miniTerm/myPipeline/code/vivado.log
# Journal file: C:/Users/11731/Desktop/miniTerm/myPipeline/code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/ZZZ/lab3/single_cycle/single_cycle.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2021/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 786.852 ; gain = 96.559
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 816.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /testbench/u_pipeline_cycle/mycpu0/u_rf/Always21_7
  File: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v

HDL Line: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v:26
