0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v,1623516140,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v,,t_clock_generator,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sim_1/new/parallel_conv_1_n_tb.v,1637789967,verilog,,,,parallel_conv_1_n_tb,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v,1636331307,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v,,t_prbs_checker,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v,1632505292,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sim_1/new/parallel_conv_1_n_tb.v,,t_prbs_generator,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/new/parallel_conv_1_n.v,1637769215,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v,,parallel_conv_1_n,,,,,,,,
