# SPARC T1 Processor Block level design closure

## Physical Design, Synthesis, Design Closure

Design Tools: ICC2, Design Compiler, Formality, Prime Time, Star RC.

Role: Block owner, Design Import, Sanity Checks, Floor Plan, Placement, Timing Optimizations, CTS, Routing,
Timing Analysis, Closure, LVS/DRC, and Design Closure.

## Design Specifications

• Technology: 14nm/ 9 Metal Layers

• Gate Count: ~300k

• Macros: 24

• Clock Paths: 9

• Frequency: 200Mhz

Files: Project Architecture and Manual

## Author
- CHIPEDGE 
