/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* src = "VC0_fifo_synth.v:1" *)
module VC0_fifo_synth(clk, reset, wr_enable, rd_enable, data_in, full_fifo_VC0, empty_fifo_VC0, almost_full_fifo_VC0, almost_empty_fifo_VC0, error_VC0, data_out_VC0);
  (* src = "VC0_fifo_synth.v:58" *)
  wire [2:0] _000_;
  (* src = "VC0_fifo_synth.v:43" *)
  wire [5:0] _001_;
  (* src = "VC0_fifo_synth.v:43" *)
  wire [1:0] _002_;
  (* src = "VC0_fifo_synth.v:30" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  (* src = "VC0_fifo_synth.v:11" *)
  output almost_empty_fifo_VC0;
  (* src = "VC0_fifo_synth.v:10" *)
  output almost_full_fifo_VC0;
  (* src = "VC0_fifo_synth.v:6" *)
  input clk;
  (* src = "VC0_fifo_synth.v:20" *)
  wire [2:0] cnt;
  (* src = "VC0_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "VC0_fifo_synth.v:13" *)
  output [5:0] data_out_VC0;
  (* src = "VC0_fifo_synth.v:9" *)
  output empty_fifo_VC0;
  (* src = "VC0_fifo_synth.v:12" *)
  output error_VC0;
  (* src = "VC0_fifo_synth.v:8" *)
  output full_fifo_VC0;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "VC0_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "VC0_fifo_synth.v:19" *)
  wire [1:0] rd_ptr;
  (* src = "VC0_fifo_synth.v:6" *)
  input reset;
  (* src = "VC0_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "VC0_fifo_synth.v:18" *)
  wire [1:0] wr_ptr;
  NOT _219_ (
    .A(cnt[1]),
    .Y(_202_)
  );
  NOT _220_ (
    .A(cnt[2]),
    .Y(_203_)
  );
  NOT _221_ (
    .A(rd_enable),
    .Y(_204_)
  );
  NOT _222_ (
    .A(wr_enable),
    .Y(_205_)
  );
  NOT _223_ (
    .A(\mem[3] [0]),
    .Y(_206_)
  );
  NOT _224_ (
    .A(\mem[3] [1]),
    .Y(_207_)
  );
  NOT _225_ (
    .A(\mem[3] [2]),
    .Y(_208_)
  );
  NOT _226_ (
    .A(\mem[3] [3]),
    .Y(_209_)
  );
  NOT _227_ (
    .A(\mem[3] [4]),
    .Y(_210_)
  );
  NOT _228_ (
    .A(\mem[3] [5]),
    .Y(_211_)
  );
  NOT _229_ (
    .A(rd_ptr[1]),
    .Y(_212_)
  );
  NOT _230_ (
    .A(reset),
    .Y(_213_)
  );
  NOT _231_ (
    .A(wr_ptr[1]),
    .Y(_214_)
  );
  NOT _232_ (
    .A(\mem[0] [0]),
    .Y(_215_)
  );
  NOT _233_ (
    .A(\mem[0] [1]),
    .Y(_216_)
  );
  NOT _234_ (
    .A(\mem[0] [2]),
    .Y(_217_)
  );
  NOT _235_ (
    .A(\mem[0] [3]),
    .Y(_218_)
  );
  NOT _236_ (
    .A(\mem[0] [4]),
    .Y(_028_)
  );
  NOT _237_ (
    .A(\mem[0] [5]),
    .Y(_029_)
  );
  NOR _238_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_030_)
  );
  NOT _239_ (
    .A(_030_),
    .Y(_031_)
  );
  NAND _240_ (
    .A(cnt[2]),
    .B(_030_),
    .Y(_032_)
  );
  NOT _241_ (
    .A(_032_),
    .Y(full_fifo_VC0)
  );
  NOR _242_ (
    .A(cnt[2]),
    .B(_031_),
    .Y(empty_fifo_VC0)
  );
  NAND _243_ (
    .A(_203_),
    .B(cnt[0]),
    .Y(_033_)
  );
  NOR _244_ (
    .A(cnt[1]),
    .B(_033_),
    .Y(almost_empty_fifo_VC0)
  );
  NAND _245_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_034_)
  );
  NOT _246_ (
    .A(_034_),
    .Y(_035_)
  );
  NOR _247_ (
    .A(cnt[2]),
    .B(_034_),
    .Y(almost_full_fifo_VC0)
  );
  NAND _248_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_036_)
  );
  NOT _249_ (
    .A(_036_),
    .Y(_037_)
  );
  NAND _250_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_038_)
  );
  NOT _251_ (
    .A(_038_),
    .Y(_039_)
  );
  NOR _252_ (
    .A(_205_),
    .B(_213_),
    .Y(_040_)
  );
  NAND _253_ (
    .A(wr_enable),
    .B(reset),
    .Y(_041_)
  );
  NOR _254_ (
    .A(_213_),
    .B(_038_),
    .Y(_042_)
  );
  NAND _255_ (
    .A(reset),
    .B(_039_),
    .Y(_043_)
  );
  NAND _256_ (
    .A(data_in[0]),
    .B(_042_),
    .Y(_044_)
  );
  NAND _257_ (
    .A(\mem[3] [0]),
    .B(_043_),
    .Y(_045_)
  );
  NAND _258_ (
    .A(_044_),
    .B(_045_),
    .Y(_022_)
  );
  NAND _259_ (
    .A(data_in[1]),
    .B(_042_),
    .Y(_046_)
  );
  NAND _260_ (
    .A(\mem[3] [1]),
    .B(_043_),
    .Y(_047_)
  );
  NAND _261_ (
    .A(_046_),
    .B(_047_),
    .Y(_023_)
  );
  NAND _262_ (
    .A(data_in[2]),
    .B(_042_),
    .Y(_048_)
  );
  NAND _263_ (
    .A(\mem[3] [2]),
    .B(_043_),
    .Y(_049_)
  );
  NAND _264_ (
    .A(_048_),
    .B(_049_),
    .Y(_024_)
  );
  NAND _265_ (
    .A(data_in[3]),
    .B(_042_),
    .Y(_050_)
  );
  NAND _266_ (
    .A(\mem[3] [3]),
    .B(_043_),
    .Y(_051_)
  );
  NAND _267_ (
    .A(_050_),
    .B(_051_),
    .Y(_025_)
  );
  NAND _268_ (
    .A(data_in[4]),
    .B(_042_),
    .Y(_052_)
  );
  NAND _269_ (
    .A(\mem[3] [4]),
    .B(_043_),
    .Y(_053_)
  );
  NAND _270_ (
    .A(_052_),
    .B(_053_),
    .Y(_026_)
  );
  NAND _271_ (
    .A(data_in[5]),
    .B(_042_),
    .Y(_054_)
  );
  NAND _272_ (
    .A(\mem[3] [5]),
    .B(_043_),
    .Y(_055_)
  );
  NAND _273_ (
    .A(_054_),
    .B(_055_),
    .Y(_027_)
  );
  NOR _274_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_056_)
  );
  NAND _275_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_057_)
  );
  NOR _276_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_058_)
  );
  NAND _277_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_059_)
  );
  NAND _278_ (
    .A(_057_),
    .B(_059_),
    .Y(_060_)
  );
  NAND _279_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_061_)
  );
  NOT _280_ (
    .A(_061_),
    .Y(_062_)
  );
  NOR _281_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_063_)
  );
  NOT _282_ (
    .A(_063_),
    .Y(_064_)
  );
  NAND _283_ (
    .A(reset),
    .B(_064_),
    .Y(_065_)
  );
  NOR _284_ (
    .A(_062_),
    .B(_065_),
    .Y(_000_[0])
  );
  NOR _285_ (
    .A(_202_),
    .B(_060_),
    .Y(_066_)
  );
  NOR _286_ (
    .A(_030_),
    .B(_035_),
    .Y(_067_)
  );
  NAND _287_ (
    .A(_031_),
    .B(_034_),
    .Y(_068_)
  );
  NOR _288_ (
    .A(_056_),
    .B(_068_),
    .Y(_069_)
  );
  NOR _289_ (
    .A(_058_),
    .B(_067_),
    .Y(_070_)
  );
  NOR _290_ (
    .A(_069_),
    .B(_070_),
    .Y(_071_)
  );
  NOR _291_ (
    .A(_066_),
    .B(_071_),
    .Y(_072_)
  );
  NOR _292_ (
    .A(_213_),
    .B(_072_),
    .Y(_000_[1])
  );
  NOR _293_ (
    .A(_203_),
    .B(_030_),
    .Y(error_VC0)
  );
  NOR _294_ (
    .A(empty_fifo_VC0),
    .B(error_VC0),
    .Y(_073_)
  );
  NOR _295_ (
    .A(_059_),
    .B(_073_),
    .Y(_074_)
  );
  NOR _296_ (
    .A(_034_),
    .B(_057_),
    .Y(_075_)
  );
  NAND _297_ (
    .A(_035_),
    .B(_056_),
    .Y(_076_)
  );
  NOR _298_ (
    .A(_203_),
    .B(_076_),
    .Y(_077_)
  );
  NOR _299_ (
    .A(_203_),
    .B(_058_),
    .Y(_078_)
  );
  NOR _300_ (
    .A(_075_),
    .B(_078_),
    .Y(_079_)
  );
  NOR _301_ (
    .A(_077_),
    .B(_079_),
    .Y(_080_)
  );
  NOR _302_ (
    .A(_074_),
    .B(_080_),
    .Y(_081_)
  );
  NOR _303_ (
    .A(_213_),
    .B(_081_),
    .Y(_000_[2])
  );
  NAND _304_ (
    .A(rd_enable),
    .B(reset),
    .Y(_082_)
  );
  NOR _305_ (
    .A(\mem[2] [0]),
    .B(rd_ptr[0]),
    .Y(_083_)
  );
  NAND _306_ (
    .A(_206_),
    .B(rd_ptr[0]),
    .Y(_084_)
  );
  NAND _307_ (
    .A(rd_ptr[1]),
    .B(_084_),
    .Y(_085_)
  );
  NOR _308_ (
    .A(_083_),
    .B(_085_),
    .Y(_086_)
  );
  NAND _309_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [0]),
    .Y(_087_)
  );
  NOT _310_ (
    .A(_087_),
    .Y(_088_)
  );
  NOR _311_ (
    .A(rd_ptr[0]),
    .B(_215_),
    .Y(_089_)
  );
  NOR _312_ (
    .A(_088_),
    .B(_089_),
    .Y(_090_)
  );
  NOR _313_ (
    .A(rd_ptr[1]),
    .B(_090_),
    .Y(_091_)
  );
  NOR _314_ (
    .A(_086_),
    .B(_091_),
    .Y(_092_)
  );
  NOR _315_ (
    .A(_082_),
    .B(_092_),
    .Y(_001_[0])
  );
  NOR _316_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [1]),
    .Y(_093_)
  );
  NAND _317_ (
    .A(rd_ptr[0]),
    .B(_207_),
    .Y(_094_)
  );
  NAND _318_ (
    .A(rd_ptr[1]),
    .B(_094_),
    .Y(_095_)
  );
  NOR _319_ (
    .A(_093_),
    .B(_095_),
    .Y(_096_)
  );
  NAND _320_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_097_)
  );
  NOT _321_ (
    .A(_097_),
    .Y(_098_)
  );
  NOR _322_ (
    .A(rd_ptr[0]),
    .B(_216_),
    .Y(_099_)
  );
  NOR _323_ (
    .A(_098_),
    .B(_099_),
    .Y(_100_)
  );
  NOR _324_ (
    .A(rd_ptr[1]),
    .B(_100_),
    .Y(_101_)
  );
  NOR _325_ (
    .A(_096_),
    .B(_101_),
    .Y(_102_)
  );
  NOR _326_ (
    .A(_082_),
    .B(_102_),
    .Y(_001_[1])
  );
  NOR _327_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [2]),
    .Y(_103_)
  );
  NAND _328_ (
    .A(rd_ptr[0]),
    .B(_208_),
    .Y(_104_)
  );
  NAND _329_ (
    .A(rd_ptr[1]),
    .B(_104_),
    .Y(_105_)
  );
  NOR _330_ (
    .A(_103_),
    .B(_105_),
    .Y(_106_)
  );
  NAND _331_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_107_)
  );
  NOT _332_ (
    .A(_107_),
    .Y(_108_)
  );
  NOR _333_ (
    .A(rd_ptr[0]),
    .B(_217_),
    .Y(_109_)
  );
  NOR _334_ (
    .A(_108_),
    .B(_109_),
    .Y(_110_)
  );
  NOR _335_ (
    .A(rd_ptr[1]),
    .B(_110_),
    .Y(_111_)
  );
  NOR _336_ (
    .A(_106_),
    .B(_111_),
    .Y(_112_)
  );
  NOR _337_ (
    .A(_082_),
    .B(_112_),
    .Y(_001_[2])
  );
  NOR _338_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [3]),
    .Y(_113_)
  );
  NAND _339_ (
    .A(rd_ptr[0]),
    .B(_209_),
    .Y(_114_)
  );
  NAND _340_ (
    .A(rd_ptr[1]),
    .B(_114_),
    .Y(_115_)
  );
  NOR _341_ (
    .A(_113_),
    .B(_115_),
    .Y(_116_)
  );
  NAND _342_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_117_)
  );
  NOT _343_ (
    .A(_117_),
    .Y(_118_)
  );
  NOR _344_ (
    .A(rd_ptr[0]),
    .B(_218_),
    .Y(_119_)
  );
  NOR _345_ (
    .A(_118_),
    .B(_119_),
    .Y(_120_)
  );
  NOR _346_ (
    .A(rd_ptr[1]),
    .B(_120_),
    .Y(_121_)
  );
  NOR _347_ (
    .A(_116_),
    .B(_121_),
    .Y(_122_)
  );
  NOR _348_ (
    .A(_082_),
    .B(_122_),
    .Y(_001_[3])
  );
  NOR _349_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [4]),
    .Y(_123_)
  );
  NAND _350_ (
    .A(rd_ptr[0]),
    .B(_210_),
    .Y(_124_)
  );
  NAND _351_ (
    .A(rd_ptr[1]),
    .B(_124_),
    .Y(_125_)
  );
  NOR _352_ (
    .A(_123_),
    .B(_125_),
    .Y(_126_)
  );
  NAND _353_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_127_)
  );
  NOT _354_ (
    .A(_127_),
    .Y(_128_)
  );
  NOR _355_ (
    .A(rd_ptr[0]),
    .B(_028_),
    .Y(_129_)
  );
  NOR _356_ (
    .A(_128_),
    .B(_129_),
    .Y(_130_)
  );
  NOR _357_ (
    .A(rd_ptr[1]),
    .B(_130_),
    .Y(_131_)
  );
  NOR _358_ (
    .A(_126_),
    .B(_131_),
    .Y(_132_)
  );
  NOR _359_ (
    .A(_082_),
    .B(_132_),
    .Y(_001_[4])
  );
  NOR _360_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [5]),
    .Y(_133_)
  );
  NAND _361_ (
    .A(rd_ptr[0]),
    .B(_211_),
    .Y(_134_)
  );
  NAND _362_ (
    .A(rd_ptr[1]),
    .B(_134_),
    .Y(_135_)
  );
  NOR _363_ (
    .A(_133_),
    .B(_135_),
    .Y(_136_)
  );
  NAND _364_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_137_)
  );
  NOT _365_ (
    .A(_137_),
    .Y(_138_)
  );
  NOR _366_ (
    .A(rd_ptr[0]),
    .B(_029_),
    .Y(_139_)
  );
  NOR _367_ (
    .A(_138_),
    .B(_139_),
    .Y(_140_)
  );
  NOR _368_ (
    .A(rd_ptr[1]),
    .B(_140_),
    .Y(_141_)
  );
  NOR _369_ (
    .A(_136_),
    .B(_141_),
    .Y(_142_)
  );
  NOR _370_ (
    .A(_082_),
    .B(_142_),
    .Y(_001_[5])
  );
  NAND _371_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_143_)
  );
  NOT _372_ (
    .A(_143_),
    .Y(_144_)
  );
  NOR _373_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_145_)
  );
  NOT _374_ (
    .A(_145_),
    .Y(_146_)
  );
  NAND _375_ (
    .A(reset),
    .B(_146_),
    .Y(_147_)
  );
  NOR _376_ (
    .A(_144_),
    .B(_147_),
    .Y(_002_[0])
  );
  NOR _377_ (
    .A(_212_),
    .B(_143_),
    .Y(_148_)
  );
  NAND _378_ (
    .A(_212_),
    .B(_143_),
    .Y(_149_)
  );
  NAND _379_ (
    .A(reset),
    .B(_149_),
    .Y(_150_)
  );
  NOR _380_ (
    .A(_148_),
    .B(_150_),
    .Y(_002_[1])
  );
  NOR _381_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_151_)
  );
  NAND _382_ (
    .A(reset),
    .B(_036_),
    .Y(_152_)
  );
  NOR _383_ (
    .A(_151_),
    .B(_152_),
    .Y(_003_[0])
  );
  NOR _384_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_153_)
  );
  NOT _385_ (
    .A(_153_),
    .Y(_154_)
  );
  NAND _386_ (
    .A(reset),
    .B(_038_),
    .Y(_155_)
  );
  NOR _387_ (
    .A(_153_),
    .B(_155_),
    .Y(_003_[1])
  );
  NOR _388_ (
    .A(wr_ptr[0]),
    .B(_214_),
    .Y(_156_)
  );
  NAND _389_ (
    .A(wr_ptr[1]),
    .B(_040_),
    .Y(_157_)
  );
  NOR _390_ (
    .A(wr_ptr[0]),
    .B(_157_),
    .Y(_158_)
  );
  NAND _391_ (
    .A(_040_),
    .B(_156_),
    .Y(_159_)
  );
  NAND _392_ (
    .A(data_in[0]),
    .B(_158_),
    .Y(_160_)
  );
  NAND _393_ (
    .A(\mem[2] [0]),
    .B(_159_),
    .Y(_161_)
  );
  NAND _394_ (
    .A(_160_),
    .B(_161_),
    .Y(_016_)
  );
  NAND _395_ (
    .A(data_in[1]),
    .B(_158_),
    .Y(_162_)
  );
  NAND _396_ (
    .A(\mem[2] [1]),
    .B(_159_),
    .Y(_163_)
  );
  NAND _397_ (
    .A(_162_),
    .B(_163_),
    .Y(_017_)
  );
  NAND _398_ (
    .A(data_in[2]),
    .B(_158_),
    .Y(_164_)
  );
  NAND _399_ (
    .A(\mem[2] [2]),
    .B(_159_),
    .Y(_165_)
  );
  NAND _400_ (
    .A(_164_),
    .B(_165_),
    .Y(_018_)
  );
  NAND _401_ (
    .A(data_in[3]),
    .B(_158_),
    .Y(_166_)
  );
  NAND _402_ (
    .A(\mem[2] [3]),
    .B(_159_),
    .Y(_167_)
  );
  NAND _403_ (
    .A(_166_),
    .B(_167_),
    .Y(_019_)
  );
  NAND _404_ (
    .A(data_in[4]),
    .B(_158_),
    .Y(_168_)
  );
  NAND _405_ (
    .A(\mem[2] [4]),
    .B(_159_),
    .Y(_169_)
  );
  NAND _406_ (
    .A(_168_),
    .B(_169_),
    .Y(_020_)
  );
  NAND _407_ (
    .A(data_in[5]),
    .B(_158_),
    .Y(_170_)
  );
  NAND _408_ (
    .A(\mem[2] [5]),
    .B(_159_),
    .Y(_171_)
  );
  NAND _409_ (
    .A(_170_),
    .B(_171_),
    .Y(_021_)
  );
  NAND _410_ (
    .A(wr_ptr[0]),
    .B(_214_),
    .Y(_172_)
  );
  NOR _411_ (
    .A(_213_),
    .B(wr_ptr[1]),
    .Y(_173_)
  );
  NOR _412_ (
    .A(_041_),
    .B(_172_),
    .Y(_174_)
  );
  NAND _413_ (
    .A(_037_),
    .B(_173_),
    .Y(_175_)
  );
  NOR _414_ (
    .A(\mem[1] [0]),
    .B(_174_),
    .Y(_176_)
  );
  NOR _415_ (
    .A(data_in[0]),
    .B(_175_),
    .Y(_177_)
  );
  NOR _416_ (
    .A(_176_),
    .B(_177_),
    .Y(_010_)
  );
  NOR _417_ (
    .A(\mem[1] [1]),
    .B(_174_),
    .Y(_178_)
  );
  NOR _418_ (
    .A(data_in[1]),
    .B(_175_),
    .Y(_179_)
  );
  NOR _419_ (
    .A(_178_),
    .B(_179_),
    .Y(_011_)
  );
  NOR _420_ (
    .A(\mem[1] [2]),
    .B(_174_),
    .Y(_180_)
  );
  NOR _421_ (
    .A(data_in[2]),
    .B(_175_),
    .Y(_181_)
  );
  NOR _422_ (
    .A(_180_),
    .B(_181_),
    .Y(_012_)
  );
  NOR _423_ (
    .A(\mem[1] [3]),
    .B(_174_),
    .Y(_182_)
  );
  NOR _424_ (
    .A(data_in[3]),
    .B(_175_),
    .Y(_183_)
  );
  NOR _425_ (
    .A(_182_),
    .B(_183_),
    .Y(_013_)
  );
  NOR _426_ (
    .A(\mem[1] [4]),
    .B(_174_),
    .Y(_184_)
  );
  NOR _427_ (
    .A(data_in[4]),
    .B(_175_),
    .Y(_185_)
  );
  NOR _428_ (
    .A(_184_),
    .B(_185_),
    .Y(_014_)
  );
  NOR _429_ (
    .A(\mem[1] [5]),
    .B(_174_),
    .Y(_186_)
  );
  NOR _430_ (
    .A(data_in[5]),
    .B(_175_),
    .Y(_187_)
  );
  NOR _431_ (
    .A(_186_),
    .B(_187_),
    .Y(_015_)
  );
  NOR _432_ (
    .A(_041_),
    .B(_154_),
    .Y(_188_)
  );
  NAND _433_ (
    .A(_040_),
    .B(_153_),
    .Y(_189_)
  );
  NOR _434_ (
    .A(\mem[0] [0]),
    .B(_188_),
    .Y(_190_)
  );
  NOR _435_ (
    .A(data_in[0]),
    .B(_189_),
    .Y(_191_)
  );
  NOR _436_ (
    .A(_190_),
    .B(_191_),
    .Y(_004_)
  );
  NOR _437_ (
    .A(\mem[0] [1]),
    .B(_188_),
    .Y(_192_)
  );
  NOR _438_ (
    .A(data_in[1]),
    .B(_189_),
    .Y(_193_)
  );
  NOR _439_ (
    .A(_192_),
    .B(_193_),
    .Y(_005_)
  );
  NOR _440_ (
    .A(\mem[0] [2]),
    .B(_188_),
    .Y(_194_)
  );
  NOR _441_ (
    .A(data_in[2]),
    .B(_189_),
    .Y(_195_)
  );
  NOR _442_ (
    .A(_194_),
    .B(_195_),
    .Y(_006_)
  );
  NOR _443_ (
    .A(\mem[0] [3]),
    .B(_188_),
    .Y(_196_)
  );
  NOR _444_ (
    .A(data_in[3]),
    .B(_189_),
    .Y(_197_)
  );
  NOR _445_ (
    .A(_196_),
    .B(_197_),
    .Y(_007_)
  );
  NOR _446_ (
    .A(\mem[0] [4]),
    .B(_188_),
    .Y(_198_)
  );
  NOR _447_ (
    .A(data_in[4]),
    .B(_189_),
    .Y(_199_)
  );
  NOR _448_ (
    .A(_198_),
    .B(_199_),
    .Y(_008_)
  );
  NOR _449_ (
    .A(\mem[0] [5]),
    .B(_188_),
    .Y(_200_)
  );
  NOR _450_ (
    .A(data_in[5]),
    .B(_189_),
    .Y(_201_)
  );
  NOR _451_ (
    .A(_200_),
    .B(_201_),
    .Y(_009_)
  );
  DFF _452_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _453_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _454_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _455_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _456_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _457_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  DFF _458_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _459_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _460_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _461_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _462_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _463_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _464_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _465_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _466_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _467_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _468_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _469_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _470_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _471_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _472_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _473_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _474_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _475_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  (* src = "VC0_fifo_synth.v:58" *)
  DFF _476_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "VC0_fifo_synth.v:58" *)
  DFF _477_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "VC0_fifo_synth.v:58" *)
  DFF _478_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _479_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out_VC0[0])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _480_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out_VC0[1])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _481_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out_VC0[2])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _482_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out_VC0[3])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _483_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out_VC0[4])
  );
  (* src = "VC0_fifo_synth.v:43" *)
  DFF _484_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out_VC0[5])
  );
  (* src = "VC0_fifo_synth.v:30" *)
  DFF _485_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "VC0_fifo_synth.v:30" *)
  DFF _486_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
  DFF _487_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _488_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
endmodule

(* dynports =  1  *)
(* src = "VC1_fifo_synth.v:1" *)
module VC1_fifo_synth(clk, reset, wr_enable, rd_enable, data_in, full_fifo_VC1, empty_fifo_VC1, almost_full_fifo_VC1, almost_empty_fifo_VC1, error_VC1, data_out_VC1);
  (* src = "VC1_fifo_synth.v:58" *)
  wire [2:0] _000_;
  (* src = "VC1_fifo_synth.v:43" *)
  wire [5:0] _001_;
  (* src = "VC1_fifo_synth.v:43" *)
  wire [1:0] _002_;
  (* src = "VC1_fifo_synth.v:30" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  (* src = "VC1_fifo_synth.v:11" *)
  output almost_empty_fifo_VC1;
  (* src = "VC1_fifo_synth.v:10" *)
  output almost_full_fifo_VC1;
  (* src = "VC1_fifo_synth.v:6" *)
  input clk;
  (* src = "VC1_fifo_synth.v:20" *)
  wire [2:0] cnt;
  (* src = "VC1_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "VC1_fifo_synth.v:13" *)
  output [5:0] data_out_VC1;
  (* src = "VC1_fifo_synth.v:9" *)
  output empty_fifo_VC1;
  (* src = "VC1_fifo_synth.v:12" *)
  output error_VC1;
  (* src = "VC1_fifo_synth.v:8" *)
  output full_fifo_VC1;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "VC1_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "VC1_fifo_synth.v:19" *)
  wire [1:0] rd_ptr;
  (* src = "VC1_fifo_synth.v:6" *)
  input reset;
  (* src = "VC1_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "VC1_fifo_synth.v:18" *)
  wire [1:0] wr_ptr;
  NOT _219_ (
    .A(cnt[1]),
    .Y(_202_)
  );
  NOT _220_ (
    .A(cnt[2]),
    .Y(_203_)
  );
  NOT _221_ (
    .A(rd_enable),
    .Y(_204_)
  );
  NOT _222_ (
    .A(wr_enable),
    .Y(_205_)
  );
  NOT _223_ (
    .A(\mem[0] [0]),
    .Y(_206_)
  );
  NOT _224_ (
    .A(\mem[0] [1]),
    .Y(_207_)
  );
  NOT _225_ (
    .A(\mem[0] [2]),
    .Y(_208_)
  );
  NOT _226_ (
    .A(\mem[0] [3]),
    .Y(_209_)
  );
  NOT _227_ (
    .A(\mem[0] [4]),
    .Y(_210_)
  );
  NOT _228_ (
    .A(\mem[0] [5]),
    .Y(_211_)
  );
  NOT _229_ (
    .A(reset),
    .Y(_212_)
  );
  NOT _230_ (
    .A(rd_ptr[1]),
    .Y(_213_)
  );
  NOT _231_ (
    .A(wr_ptr[1]),
    .Y(_214_)
  );
  NOT _232_ (
    .A(\mem[3] [0]),
    .Y(_215_)
  );
  NOT _233_ (
    .A(\mem[3] [1]),
    .Y(_216_)
  );
  NOT _234_ (
    .A(\mem[3] [2]),
    .Y(_217_)
  );
  NOT _235_ (
    .A(\mem[3] [3]),
    .Y(_218_)
  );
  NOT _236_ (
    .A(\mem[3] [4]),
    .Y(_028_)
  );
  NOT _237_ (
    .A(\mem[3] [5]),
    .Y(_029_)
  );
  NOR _238_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_030_)
  );
  NOT _239_ (
    .A(_030_),
    .Y(_031_)
  );
  NAND _240_ (
    .A(cnt[2]),
    .B(_030_),
    .Y(_032_)
  );
  NOT _241_ (
    .A(_032_),
    .Y(full_fifo_VC1)
  );
  NOR _242_ (
    .A(cnt[2]),
    .B(_031_),
    .Y(empty_fifo_VC1)
  );
  NAND _243_ (
    .A(_203_),
    .B(cnt[0]),
    .Y(_033_)
  );
  NOR _244_ (
    .A(cnt[1]),
    .B(_033_),
    .Y(almost_empty_fifo_VC1)
  );
  NAND _245_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_034_)
  );
  NOT _246_ (
    .A(_034_),
    .Y(_035_)
  );
  NOR _247_ (
    .A(cnt[2]),
    .B(_034_),
    .Y(almost_full_fifo_VC1)
  );
  NAND _248_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_036_)
  );
  NOT _249_ (
    .A(_036_),
    .Y(_037_)
  );
  NOR _250_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_038_)
  );
  NOT _251_ (
    .A(_038_),
    .Y(_039_)
  );
  NOR _252_ (
    .A(_205_),
    .B(_212_),
    .Y(_040_)
  );
  NAND _253_ (
    .A(wr_enable),
    .B(reset),
    .Y(_041_)
  );
  NOR _254_ (
    .A(_039_),
    .B(_041_),
    .Y(_042_)
  );
  NAND _255_ (
    .A(_038_),
    .B(_040_),
    .Y(_043_)
  );
  NOR _256_ (
    .A(\mem[0] [0]),
    .B(_042_),
    .Y(_044_)
  );
  NOR _257_ (
    .A(data_in[0]),
    .B(_043_),
    .Y(_045_)
  );
  NOR _258_ (
    .A(_044_),
    .B(_045_),
    .Y(_004_)
  );
  NAND _259_ (
    .A(data_in[1]),
    .B(_042_),
    .Y(_046_)
  );
  NAND _260_ (
    .A(\mem[0] [1]),
    .B(_043_),
    .Y(_047_)
  );
  NAND _261_ (
    .A(_046_),
    .B(_047_),
    .Y(_005_)
  );
  NAND _262_ (
    .A(data_in[2]),
    .B(_042_),
    .Y(_048_)
  );
  NAND _263_ (
    .A(\mem[0] [2]),
    .B(_043_),
    .Y(_049_)
  );
  NAND _264_ (
    .A(_048_),
    .B(_049_),
    .Y(_006_)
  );
  NAND _265_ (
    .A(data_in[3]),
    .B(_042_),
    .Y(_050_)
  );
  NAND _266_ (
    .A(\mem[0] [3]),
    .B(_043_),
    .Y(_051_)
  );
  NAND _267_ (
    .A(_050_),
    .B(_051_),
    .Y(_007_)
  );
  NAND _268_ (
    .A(data_in[4]),
    .B(_042_),
    .Y(_052_)
  );
  NAND _269_ (
    .A(\mem[0] [4]),
    .B(_043_),
    .Y(_053_)
  );
  NAND _270_ (
    .A(_052_),
    .B(_053_),
    .Y(_008_)
  );
  NAND _271_ (
    .A(data_in[5]),
    .B(_042_),
    .Y(_054_)
  );
  NAND _272_ (
    .A(\mem[0] [5]),
    .B(_043_),
    .Y(_055_)
  );
  NAND _273_ (
    .A(_054_),
    .B(_055_),
    .Y(_009_)
  );
  NOR _274_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_056_)
  );
  NAND _275_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_057_)
  );
  NOR _276_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_058_)
  );
  NAND _277_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_059_)
  );
  NAND _278_ (
    .A(_057_),
    .B(_059_),
    .Y(_060_)
  );
  NAND _279_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_061_)
  );
  NOT _280_ (
    .A(_061_),
    .Y(_062_)
  );
  NOR _281_ (
    .A(cnt[0]),
    .B(_060_),
    .Y(_063_)
  );
  NOT _282_ (
    .A(_063_),
    .Y(_064_)
  );
  NAND _283_ (
    .A(reset),
    .B(_064_),
    .Y(_065_)
  );
  NOR _284_ (
    .A(_062_),
    .B(_065_),
    .Y(_000_[0])
  );
  NOR _285_ (
    .A(_202_),
    .B(_060_),
    .Y(_066_)
  );
  NOR _286_ (
    .A(_030_),
    .B(_035_),
    .Y(_067_)
  );
  NAND _287_ (
    .A(_031_),
    .B(_034_),
    .Y(_068_)
  );
  NOR _288_ (
    .A(_056_),
    .B(_068_),
    .Y(_069_)
  );
  NOR _289_ (
    .A(_058_),
    .B(_067_),
    .Y(_070_)
  );
  NOR _290_ (
    .A(_069_),
    .B(_070_),
    .Y(_071_)
  );
  NOR _291_ (
    .A(_066_),
    .B(_071_),
    .Y(_072_)
  );
  NOR _292_ (
    .A(_212_),
    .B(_072_),
    .Y(_000_[1])
  );
  NOR _293_ (
    .A(_203_),
    .B(_030_),
    .Y(error_VC1)
  );
  NOR _294_ (
    .A(empty_fifo_VC1),
    .B(error_VC1),
    .Y(_073_)
  );
  NOR _295_ (
    .A(_059_),
    .B(_073_),
    .Y(_074_)
  );
  NOR _296_ (
    .A(_034_),
    .B(_057_),
    .Y(_075_)
  );
  NAND _297_ (
    .A(_035_),
    .B(_056_),
    .Y(_076_)
  );
  NOR _298_ (
    .A(_203_),
    .B(_076_),
    .Y(_077_)
  );
  NOR _299_ (
    .A(_203_),
    .B(_058_),
    .Y(_078_)
  );
  NOR _300_ (
    .A(_075_),
    .B(_078_),
    .Y(_079_)
  );
  NOR _301_ (
    .A(_077_),
    .B(_079_),
    .Y(_080_)
  );
  NOR _302_ (
    .A(_074_),
    .B(_080_),
    .Y(_081_)
  );
  NOR _303_ (
    .A(_212_),
    .B(_081_),
    .Y(_000_[2])
  );
  NAND _304_ (
    .A(rd_enable),
    .B(reset),
    .Y(_082_)
  );
  NOR _305_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [0]),
    .Y(_083_)
  );
  NAND _306_ (
    .A(rd_ptr[0]),
    .B(_215_),
    .Y(_084_)
  );
  NAND _307_ (
    .A(rd_ptr[1]),
    .B(_084_),
    .Y(_085_)
  );
  NOR _308_ (
    .A(_083_),
    .B(_085_),
    .Y(_086_)
  );
  NAND _309_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [0]),
    .Y(_087_)
  );
  NOT _310_ (
    .A(_087_),
    .Y(_088_)
  );
  NOR _311_ (
    .A(_206_),
    .B(rd_ptr[0]),
    .Y(_089_)
  );
  NOR _312_ (
    .A(_088_),
    .B(_089_),
    .Y(_090_)
  );
  NOR _313_ (
    .A(rd_ptr[1]),
    .B(_090_),
    .Y(_091_)
  );
  NOR _314_ (
    .A(_086_),
    .B(_091_),
    .Y(_092_)
  );
  NOR _315_ (
    .A(_082_),
    .B(_092_),
    .Y(_001_[0])
  );
  NOR _316_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [1]),
    .Y(_093_)
  );
  NAND _317_ (
    .A(rd_ptr[0]),
    .B(_216_),
    .Y(_094_)
  );
  NAND _318_ (
    .A(rd_ptr[1]),
    .B(_094_),
    .Y(_095_)
  );
  NOR _319_ (
    .A(_093_),
    .B(_095_),
    .Y(_096_)
  );
  NAND _320_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_097_)
  );
  NOT _321_ (
    .A(_097_),
    .Y(_098_)
  );
  NOR _322_ (
    .A(_207_),
    .B(rd_ptr[0]),
    .Y(_099_)
  );
  NOR _323_ (
    .A(_098_),
    .B(_099_),
    .Y(_100_)
  );
  NOR _324_ (
    .A(rd_ptr[1]),
    .B(_100_),
    .Y(_101_)
  );
  NOR _325_ (
    .A(_096_),
    .B(_101_),
    .Y(_102_)
  );
  NOR _326_ (
    .A(_082_),
    .B(_102_),
    .Y(_001_[1])
  );
  NOR _327_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [2]),
    .Y(_103_)
  );
  NAND _328_ (
    .A(rd_ptr[0]),
    .B(_217_),
    .Y(_104_)
  );
  NAND _329_ (
    .A(rd_ptr[1]),
    .B(_104_),
    .Y(_105_)
  );
  NOR _330_ (
    .A(_103_),
    .B(_105_),
    .Y(_106_)
  );
  NAND _331_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_107_)
  );
  NOT _332_ (
    .A(_107_),
    .Y(_108_)
  );
  NOR _333_ (
    .A(_208_),
    .B(rd_ptr[0]),
    .Y(_109_)
  );
  NOR _334_ (
    .A(_108_),
    .B(_109_),
    .Y(_110_)
  );
  NOR _335_ (
    .A(rd_ptr[1]),
    .B(_110_),
    .Y(_111_)
  );
  NOR _336_ (
    .A(_106_),
    .B(_111_),
    .Y(_112_)
  );
  NOR _337_ (
    .A(_082_),
    .B(_112_),
    .Y(_001_[2])
  );
  NOR _338_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [3]),
    .Y(_113_)
  );
  NAND _339_ (
    .A(rd_ptr[0]),
    .B(_218_),
    .Y(_114_)
  );
  NAND _340_ (
    .A(rd_ptr[1]),
    .B(_114_),
    .Y(_115_)
  );
  NOR _341_ (
    .A(_113_),
    .B(_115_),
    .Y(_116_)
  );
  NAND _342_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_117_)
  );
  NOT _343_ (
    .A(_117_),
    .Y(_118_)
  );
  NOR _344_ (
    .A(_209_),
    .B(rd_ptr[0]),
    .Y(_119_)
  );
  NOR _345_ (
    .A(_118_),
    .B(_119_),
    .Y(_120_)
  );
  NOR _346_ (
    .A(rd_ptr[1]),
    .B(_120_),
    .Y(_121_)
  );
  NOR _347_ (
    .A(_116_),
    .B(_121_),
    .Y(_122_)
  );
  NOR _348_ (
    .A(_082_),
    .B(_122_),
    .Y(_001_[3])
  );
  NOR _349_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [4]),
    .Y(_123_)
  );
  NAND _350_ (
    .A(rd_ptr[0]),
    .B(_028_),
    .Y(_124_)
  );
  NAND _351_ (
    .A(rd_ptr[1]),
    .B(_124_),
    .Y(_125_)
  );
  NOR _352_ (
    .A(_123_),
    .B(_125_),
    .Y(_126_)
  );
  NAND _353_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_127_)
  );
  NOT _354_ (
    .A(_127_),
    .Y(_128_)
  );
  NOR _355_ (
    .A(_210_),
    .B(rd_ptr[0]),
    .Y(_129_)
  );
  NOR _356_ (
    .A(_128_),
    .B(_129_),
    .Y(_130_)
  );
  NOR _357_ (
    .A(rd_ptr[1]),
    .B(_130_),
    .Y(_131_)
  );
  NOR _358_ (
    .A(_126_),
    .B(_131_),
    .Y(_132_)
  );
  NOR _359_ (
    .A(_082_),
    .B(_132_),
    .Y(_001_[4])
  );
  NOR _360_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [5]),
    .Y(_133_)
  );
  NAND _361_ (
    .A(rd_ptr[0]),
    .B(_029_),
    .Y(_134_)
  );
  NAND _362_ (
    .A(rd_ptr[1]),
    .B(_134_),
    .Y(_135_)
  );
  NOR _363_ (
    .A(_133_),
    .B(_135_),
    .Y(_136_)
  );
  NAND _364_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_137_)
  );
  NOT _365_ (
    .A(_137_),
    .Y(_138_)
  );
  NOR _366_ (
    .A(_211_),
    .B(rd_ptr[0]),
    .Y(_139_)
  );
  NOR _367_ (
    .A(_138_),
    .B(_139_),
    .Y(_140_)
  );
  NOR _368_ (
    .A(rd_ptr[1]),
    .B(_140_),
    .Y(_141_)
  );
  NOR _369_ (
    .A(_136_),
    .B(_141_),
    .Y(_142_)
  );
  NOR _370_ (
    .A(_082_),
    .B(_142_),
    .Y(_001_[5])
  );
  NAND _371_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_143_)
  );
  NOT _372_ (
    .A(_143_),
    .Y(_144_)
  );
  NOR _373_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_145_)
  );
  NOT _374_ (
    .A(_145_),
    .Y(_146_)
  );
  NAND _375_ (
    .A(reset),
    .B(_146_),
    .Y(_147_)
  );
  NOR _376_ (
    .A(_144_),
    .B(_147_),
    .Y(_002_[0])
  );
  NOR _377_ (
    .A(_213_),
    .B(_143_),
    .Y(_148_)
  );
  NAND _378_ (
    .A(_213_),
    .B(_143_),
    .Y(_149_)
  );
  NAND _379_ (
    .A(reset),
    .B(_149_),
    .Y(_150_)
  );
  NOR _380_ (
    .A(_148_),
    .B(_150_),
    .Y(_002_[1])
  );
  NOR _381_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_151_)
  );
  NAND _382_ (
    .A(reset),
    .B(_036_),
    .Y(_152_)
  );
  NOR _383_ (
    .A(_151_),
    .B(_152_),
    .Y(_003_[0])
  );
  NAND _384_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_153_)
  );
  NOT _385_ (
    .A(_153_),
    .Y(_154_)
  );
  NAND _386_ (
    .A(reset),
    .B(_153_),
    .Y(_155_)
  );
  NOR _387_ (
    .A(_038_),
    .B(_155_),
    .Y(_003_[1])
  );
  NOR _388_ (
    .A(_212_),
    .B(_153_),
    .Y(_156_)
  );
  NAND _389_ (
    .A(reset),
    .B(_154_),
    .Y(_157_)
  );
  NAND _390_ (
    .A(data_in[0]),
    .B(_156_),
    .Y(_158_)
  );
  NAND _391_ (
    .A(\mem[3] [0]),
    .B(_157_),
    .Y(_159_)
  );
  NAND _392_ (
    .A(_158_),
    .B(_159_),
    .Y(_022_)
  );
  NAND _393_ (
    .A(data_in[1]),
    .B(_156_),
    .Y(_160_)
  );
  NAND _394_ (
    .A(\mem[3] [1]),
    .B(_157_),
    .Y(_161_)
  );
  NAND _395_ (
    .A(_160_),
    .B(_161_),
    .Y(_023_)
  );
  NAND _396_ (
    .A(data_in[2]),
    .B(_156_),
    .Y(_162_)
  );
  NAND _397_ (
    .A(\mem[3] [2]),
    .B(_157_),
    .Y(_163_)
  );
  NAND _398_ (
    .A(_162_),
    .B(_163_),
    .Y(_024_)
  );
  NAND _399_ (
    .A(data_in[3]),
    .B(_156_),
    .Y(_164_)
  );
  NAND _400_ (
    .A(\mem[3] [3]),
    .B(_157_),
    .Y(_165_)
  );
  NAND _401_ (
    .A(_164_),
    .B(_165_),
    .Y(_025_)
  );
  NAND _402_ (
    .A(data_in[4]),
    .B(_156_),
    .Y(_166_)
  );
  NAND _403_ (
    .A(\mem[3] [4]),
    .B(_157_),
    .Y(_167_)
  );
  NAND _404_ (
    .A(_166_),
    .B(_167_),
    .Y(_026_)
  );
  NAND _405_ (
    .A(data_in[5]),
    .B(_156_),
    .Y(_168_)
  );
  NAND _406_ (
    .A(\mem[3] [5]),
    .B(_157_),
    .Y(_169_)
  );
  NAND _407_ (
    .A(_168_),
    .B(_169_),
    .Y(_027_)
  );
  NOR _408_ (
    .A(wr_ptr[0]),
    .B(_214_),
    .Y(_170_)
  );
  NAND _409_ (
    .A(wr_ptr[1]),
    .B(_040_),
    .Y(_171_)
  );
  NOR _410_ (
    .A(wr_ptr[0]),
    .B(_171_),
    .Y(_172_)
  );
  NAND _411_ (
    .A(_040_),
    .B(_170_),
    .Y(_173_)
  );
  NAND _412_ (
    .A(data_in[0]),
    .B(_172_),
    .Y(_174_)
  );
  NAND _413_ (
    .A(\mem[2] [0]),
    .B(_173_),
    .Y(_175_)
  );
  NAND _414_ (
    .A(_174_),
    .B(_175_),
    .Y(_016_)
  );
  NAND _415_ (
    .A(data_in[1]),
    .B(_172_),
    .Y(_176_)
  );
  NAND _416_ (
    .A(\mem[2] [1]),
    .B(_173_),
    .Y(_177_)
  );
  NAND _417_ (
    .A(_176_),
    .B(_177_),
    .Y(_017_)
  );
  NAND _418_ (
    .A(data_in[2]),
    .B(_172_),
    .Y(_178_)
  );
  NAND _419_ (
    .A(\mem[2] [2]),
    .B(_173_),
    .Y(_179_)
  );
  NAND _420_ (
    .A(_178_),
    .B(_179_),
    .Y(_018_)
  );
  NAND _421_ (
    .A(data_in[3]),
    .B(_172_),
    .Y(_180_)
  );
  NAND _422_ (
    .A(\mem[2] [3]),
    .B(_173_),
    .Y(_181_)
  );
  NAND _423_ (
    .A(_180_),
    .B(_181_),
    .Y(_019_)
  );
  NAND _424_ (
    .A(data_in[4]),
    .B(_172_),
    .Y(_182_)
  );
  NAND _425_ (
    .A(\mem[2] [4]),
    .B(_173_),
    .Y(_183_)
  );
  NAND _426_ (
    .A(_182_),
    .B(_183_),
    .Y(_020_)
  );
  NAND _427_ (
    .A(data_in[5]),
    .B(_172_),
    .Y(_184_)
  );
  NAND _428_ (
    .A(\mem[2] [5]),
    .B(_173_),
    .Y(_185_)
  );
  NAND _429_ (
    .A(_184_),
    .B(_185_),
    .Y(_021_)
  );
  NAND _430_ (
    .A(wr_ptr[0]),
    .B(_214_),
    .Y(_186_)
  );
  NOR _431_ (
    .A(_212_),
    .B(wr_ptr[1]),
    .Y(_187_)
  );
  NOR _432_ (
    .A(_041_),
    .B(_186_),
    .Y(_188_)
  );
  NAND _433_ (
    .A(_037_),
    .B(_187_),
    .Y(_189_)
  );
  NOR _434_ (
    .A(\mem[1] [0]),
    .B(_188_),
    .Y(_190_)
  );
  NOR _435_ (
    .A(data_in[0]),
    .B(_189_),
    .Y(_191_)
  );
  NOR _436_ (
    .A(_190_),
    .B(_191_),
    .Y(_010_)
  );
  NOR _437_ (
    .A(\mem[1] [1]),
    .B(_188_),
    .Y(_192_)
  );
  NOR _438_ (
    .A(data_in[1]),
    .B(_189_),
    .Y(_193_)
  );
  NOR _439_ (
    .A(_192_),
    .B(_193_),
    .Y(_011_)
  );
  NOR _440_ (
    .A(\mem[1] [2]),
    .B(_188_),
    .Y(_194_)
  );
  NOR _441_ (
    .A(data_in[2]),
    .B(_189_),
    .Y(_195_)
  );
  NOR _442_ (
    .A(_194_),
    .B(_195_),
    .Y(_012_)
  );
  NOR _443_ (
    .A(\mem[1] [3]),
    .B(_188_),
    .Y(_196_)
  );
  NOR _444_ (
    .A(data_in[3]),
    .B(_189_),
    .Y(_197_)
  );
  NOR _445_ (
    .A(_196_),
    .B(_197_),
    .Y(_013_)
  );
  NOR _446_ (
    .A(\mem[1] [4]),
    .B(_188_),
    .Y(_198_)
  );
  NOR _447_ (
    .A(data_in[4]),
    .B(_189_),
    .Y(_199_)
  );
  NOR _448_ (
    .A(_198_),
    .B(_199_),
    .Y(_014_)
  );
  NOR _449_ (
    .A(\mem[1] [5]),
    .B(_188_),
    .Y(_200_)
  );
  NOR _450_ (
    .A(data_in[5]),
    .B(_189_),
    .Y(_201_)
  );
  NOR _451_ (
    .A(_200_),
    .B(_201_),
    .Y(_015_)
  );
  DFF _452_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _453_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _454_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _455_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _456_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _457_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  DFF _458_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _459_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _460_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _461_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _462_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _463_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _464_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _465_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
  DFF _466_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _467_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _468_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _469_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _470_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _471_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _472_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _473_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _474_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _475_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _476_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _477_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  (* src = "VC1_fifo_synth.v:58" *)
  DFF _478_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "VC1_fifo_synth.v:58" *)
  DFF _479_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "VC1_fifo_synth.v:58" *)
  DFF _480_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _481_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out_VC1[0])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _482_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out_VC1[1])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _483_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out_VC1[2])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _484_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out_VC1[3])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _485_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out_VC1[4])
  );
  (* src = "VC1_fifo_synth.v:43" *)
  DFF _486_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out_VC1[5])
  );
  (* src = "VC1_fifo_synth.v:30" *)
  DFF _487_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "VC1_fifo_synth.v:30" *)
  DFF _488_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
endmodule

(* src = "comb_initial_synth.v:1" *)
module comb_initial_synth(clk, reset, pause_vc0, pause_vc1, empty_main_fifo, pop_main_fifo, valid_pop_out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "comb_initial_synth.v:1" *)
  input clk;
  (* src = "comb_initial_synth.v:5" *)
  input empty_main_fifo;
  (* src = "comb_initial_synth.v:3" *)
  input pause_vc0;
  (* src = "comb_initial_synth.v:4" *)
  input pause_vc1;
  (* src = "comb_initial_synth.v:6" *)
  output pop_main_fifo;
  (* src = "comb_initial_synth.v:2" *)
  input reset;
  (* src = "comb_initial_synth.v:7" *)
  output valid_pop_out;
  NOT _4_ (
    .A(empty_main_fifo),
    .Y(_0_)
  );
  NAND _5_ (
    .A(_0_),
    .B(reset),
    .Y(_1_)
  );
  NOR _6_ (
    .A(pause_vc0),
    .B(pause_vc1),
    .Y(_2_)
  );
  NOT _7_ (
    .A(_2_),
    .Y(_3_)
  );
  NOR _8_ (
    .A(_1_),
    .B(_3_),
    .Y(pop_main_fifo)
  );
  (* src = "comb_initial_synth.v:17" *)
  DFF _9_ (
    .C(clk),
    .D(pop_main_fifo),
    .Q(valid_pop_out)
  );
endmodule

(* src = "demux_initial_synth.v:1" *)
module demux_initial_synth(clk, data_in_demux_initial, valid_pop_out, reset, data_out_demux_initial_vc0, data_out_demux_initial_vc1, push_vc0, push_vc1);
  (* src = "demux_initial_synth.v:10" *)
  wire [5:0] _00_;
  (* src = "demux_initial_synth.v:10" *)
  wire [5:0] _01_;
  (* src = "demux_initial_synth.v:10" *)
  wire _02_;
  (* src = "demux_initial_synth.v:10" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "demux_initial_synth.v:1" *)
  input clk;
  (* src = "demux_initial_synth.v:2" *)
  input [5:0] data_in_demux_initial;
  (* src = "demux_initial_synth.v:5" *)
  output [5:0] data_out_demux_initial_vc0;
  (* src = "demux_initial_synth.v:6" *)
  output [5:0] data_out_demux_initial_vc1;
  (* src = "demux_initial_synth.v:7" *)
  output push_vc0;
  (* src = "demux_initial_synth.v:8" *)
  output push_vc1;
  (* src = "demux_initial_synth.v:4" *)
  input reset;
  (* src = "demux_initial_synth.v:3" *)
  input valid_pop_out;
  NOT _17_ (
    .A(data_in_demux_initial[0]),
    .Y(_04_)
  );
  NOT _18_ (
    .A(data_in_demux_initial[1]),
    .Y(_05_)
  );
  NOT _19_ (
    .A(data_in_demux_initial[2]),
    .Y(_06_)
  );
  NOT _20_ (
    .A(data_in_demux_initial[3]),
    .Y(_07_)
  );
  NOT _21_ (
    .A(data_in_demux_initial[4]),
    .Y(_08_)
  );
  NAND _22_ (
    .A(valid_pop_out),
    .B(reset),
    .Y(_09_)
  );
  NOT _23_ (
    .A(_09_),
    .Y(_10_)
  );
  NOR _24_ (
    .A(data_in_demux_initial[5]),
    .B(_09_),
    .Y(_02_)
  );
  NAND _25_ (
    .A(data_in_demux_initial[0]),
    .B(_02_),
    .Y(_11_)
  );
  NOT _26_ (
    .A(_11_),
    .Y(_00_[0])
  );
  NAND _27_ (
    .A(data_in_demux_initial[1]),
    .B(_02_),
    .Y(_12_)
  );
  NOT _28_ (
    .A(_12_),
    .Y(_00_[1])
  );
  NAND _29_ (
    .A(data_in_demux_initial[2]),
    .B(_02_),
    .Y(_13_)
  );
  NOT _30_ (
    .A(_13_),
    .Y(_00_[2])
  );
  NAND _31_ (
    .A(data_in_demux_initial[3]),
    .B(_02_),
    .Y(_14_)
  );
  NOT _32_ (
    .A(_14_),
    .Y(_00_[3])
  );
  NAND _33_ (
    .A(data_in_demux_initial[4]),
    .B(_02_),
    .Y(_15_)
  );
  NOT _34_ (
    .A(_15_),
    .Y(_00_[4])
  );
  NAND _35_ (
    .A(data_in_demux_initial[5]),
    .B(_10_),
    .Y(_16_)
  );
  NOT _36_ (
    .A(_16_),
    .Y(_03_)
  );
  NOR _37_ (
    .A(_04_),
    .B(_16_),
    .Y(_01_[0])
  );
  NOR _38_ (
    .A(_05_),
    .B(_16_),
    .Y(_01_[1])
  );
  NOR _39_ (
    .A(_06_),
    .B(_16_),
    .Y(_01_[2])
  );
  NOR _40_ (
    .A(_07_),
    .B(_16_),
    .Y(_01_[3])
  );
  NOR _41_ (
    .A(_08_),
    .B(_16_),
    .Y(_01_[4])
  );
  NOT _42_ (
    .A(_16_),
    .Y(_01_[5])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _43_ (
    .C(clk),
    .D(_01_[0]),
    .Q(data_out_demux_initial_vc1[0])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _44_ (
    .C(clk),
    .D(_01_[1]),
    .Q(data_out_demux_initial_vc1[1])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _45_ (
    .C(clk),
    .D(_01_[2]),
    .Q(data_out_demux_initial_vc1[2])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _46_ (
    .C(clk),
    .D(_01_[3]),
    .Q(data_out_demux_initial_vc1[3])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _47_ (
    .C(clk),
    .D(_01_[4]),
    .Q(data_out_demux_initial_vc1[4])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _48_ (
    .C(clk),
    .D(_01_[5]),
    .Q(data_out_demux_initial_vc1[5])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _49_ (
    .C(clk),
    .D(_03_),
    .Q(push_vc1)
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _50_ (
    .C(clk),
    .D(_00_[0]),
    .Q(data_out_demux_initial_vc0[0])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _51_ (
    .C(clk),
    .D(_00_[1]),
    .Q(data_out_demux_initial_vc0[1])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _52_ (
    .C(clk),
    .D(_00_[2]),
    .Q(data_out_demux_initial_vc0[2])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _53_ (
    .C(clk),
    .D(_00_[3]),
    .Q(data_out_demux_initial_vc0[3])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _54_ (
    .C(clk),
    .D(_00_[4]),
    .Q(data_out_demux_initial_vc0[4])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _55_ (
    .C(clk),
    .D(1'h0),
    .Q(data_out_demux_initial_vc0[5])
  );
  (* src = "demux_initial_synth.v:10" *)
  DFF _56_ (
    .C(clk),
    .D(_02_),
    .Q(push_vc0)
  );
  assign _00_[5] = 1'h0;
endmodule

(* dynports =  1  *)
(* top =  1  *)
(* src = "initial_logic_synth.v:7" *)
module initial_logic_synth(clk, reset, wr_enable, data_in, pop_VC0_fifo, pop_VC1_fifo, full_fifo_VC0, empty_fifo_VC0, almost_full_fifo_VC0, almost_empty_fifo_VC0, error_VC0, data_out_VC0, full_fifo_VC1, empty_fifo_VC1, almost_full_fifo_VC1, almost_empty_fifo_VC1, error_VC1, data_out_VC1);
  (* src = "initial_logic_synth.v:33" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo;
  (* src = "initial_logic_synth.v:19" *)
  output almost_empty_fifo_VC0;
  (* src = "initial_logic_synth.v:25" *)
  output almost_empty_fifo_VC1;
  (* src = "initial_logic_synth.v:33" *)
  (* unused_bits = "0" *)
  wire almost_full_fifo;
  (* src = "initial_logic_synth.v:18" *)
  output almost_full_fifo_VC0;
  (* src = "initial_logic_synth.v:24" *)
  output almost_full_fifo_VC1;
  (* src = "initial_logic_synth.v:12" *)
  input clk;
  (* src = "initial_logic_synth.v:13" *)
  input [5:0] data_in;
  (* src = "initial_logic_synth.v:34" *)
  wire [5:0] data_in_demux_initial;
  (* src = "initial_logic_synth.v:21" *)
  output [5:0] data_out_VC0;
  (* src = "initial_logic_synth.v:27" *)
  output [5:0] data_out_VC1;
  (* src = "initial_logic_synth.v:30" *)
  wire [5:0] data_out_demux_initial_vc0;
  (* src = "initial_logic_synth.v:31" *)
  wire [5:0] data_out_demux_initial_vc1;
  (* src = "initial_logic_synth.v:17" *)
  output empty_fifo_VC0;
  (* src = "initial_logic_synth.v:23" *)
  output empty_fifo_VC1;
  (* src = "initial_logic_synth.v:32" *)
  wire empty_main_fifo;
  (* src = "initial_logic_synth.v:33" *)
  (* unused_bits = "0" *)
  wire error;
  (* src = "initial_logic_synth.v:20" *)
  output error_VC0;
  (* src = "initial_logic_synth.v:26" *)
  output error_VC1;
  (* src = "initial_logic_synth.v:33" *)
  (* unused_bits = "0" *)
  wire full_fifo;
  (* src = "initial_logic_synth.v:16" *)
  output full_fifo_VC0;
  (* src = "initial_logic_synth.v:22" *)
  output full_fifo_VC1;
  (* src = "initial_logic_synth.v:14" *)
  input pop_VC0_fifo;
  (* src = "initial_logic_synth.v:14" *)
  input pop_VC1_fifo;
  (* src = "initial_logic_synth.v:32" *)
  wire pop_main_fifo;
  (* src = "initial_logic_synth.v:35" *)
  wire push_vc0;
  (* src = "initial_logic_synth.v:35" *)
  wire push_vc1;
  (* src = "initial_logic_synth.v:12" *)
  input reset;
  (* src = "initial_logic_synth.v:32" *)
  wire valid_pop_out;
  (* src = "initial_logic_synth.v:12" *)
  input wr_enable;
  (* module_not_derived = 32'd1 *)
  (* src = "initial_logic_synth.v:41" *)
  comb_initial_synth comb_initial_1 (
    .clk(clk),
    .empty_main_fifo(empty_main_fifo),
    .pause_vc0(almost_full_fifo_VC0),
    .pause_vc1(almost_full_fifo_VC1),
    .pop_main_fifo(pop_main_fifo),
    .reset(reset),
    .valid_pop_out(valid_pop_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "initial_logic_synth.v:44" *)
  demux_initial_synth demux_initial_1 (
    .clk(clk),
    .data_in_demux_initial(data_in_demux_initial),
    .data_out_demux_initial_vc0(data_out_demux_initial_vc0),
    .data_out_demux_initial_vc1(data_out_demux_initial_vc1),
    .push_vc0(push_vc0),
    .push_vc1(push_vc1),
    .reset(reset),
    .valid_pop_out(valid_pop_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "initial_logic_synth.v:48" *)
  VC0_fifo_synth fifo_VC0 (
    .almost_empty_fifo_VC0(almost_empty_fifo_VC0),
    .almost_full_fifo_VC0(almost_full_fifo_VC0),
    .clk(clk),
    .data_in(data_out_demux_initial_vc0),
    .data_out_VC0(data_out_VC0),
    .empty_fifo_VC0(empty_fifo_VC0),
    .error_VC0(error_VC0),
    .full_fifo_VC0(full_fifo_VC0),
    .rd_enable(pop_VC0_fifo),
    .reset(reset),
    .wr_enable(push_vc0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "initial_logic_synth.v:52" *)
  VC1_fifo_synth fifo_VC1 (
    .almost_empty_fifo_VC1(almost_empty_fifo_VC1),
    .almost_full_fifo_VC1(almost_full_fifo_VC1),
    .clk(clk),
    .data_in(data_out_demux_initial_vc1),
    .data_out_VC1(data_out_VC1),
    .empty_fifo_VC1(empty_fifo_VC1),
    .error_VC1(error_VC1),
    .full_fifo_VC1(full_fifo_VC1),
    .rd_enable(pop_VC1_fifo),
    .reset(reset),
    .wr_enable(push_vc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "initial_logic_synth.v:37" *)
  main_fifo_synth fifo_main (
    .almost_empty_fifo(almost_empty_fifo),
    .almost_full_fifo(almost_full_fifo),
    .clk(clk),
    .data_in(data_in),
    .data_out(data_in_demux_initial),
    .empty_fifo(empty_main_fifo),
    .error(error),
    .full_fifo(full_fifo),
    .rd_enable(pop_main_fifo),
    .reset(reset),
    .wr_enable(wr_enable)
  );
endmodule

(* dynports =  1  *)
(* src = "main_fifo_synth.v:1" *)
module main_fifo_synth(clk, reset, wr_enable, rd_enable, data_in, full_fifo, empty_fifo, almost_full_fifo, almost_empty_fifo, error, data_out);
  (* src = "main_fifo_synth.v:58" *)
  wire [2:0] _000_;
  (* src = "main_fifo_synth.v:43" *)
  wire [5:0] _001_;
  (* src = "main_fifo_synth.v:43" *)
  wire [1:0] _002_;
  (* src = "main_fifo_synth.v:30" *)
  wire [1:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  (* src = "main_fifo_synth.v:11" *)
  output almost_empty_fifo;
  (* src = "main_fifo_synth.v:10" *)
  output almost_full_fifo;
  (* src = "main_fifo_synth.v:6" *)
  input clk;
  (* src = "main_fifo_synth.v:20" *)
  wire [2:0] cnt;
  (* src = "main_fifo_synth.v:7" *)
  input [5:0] data_in;
  (* src = "main_fifo_synth.v:13" *)
  output [5:0] data_out;
  (* src = "main_fifo_synth.v:9" *)
  output empty_fifo;
  (* src = "main_fifo_synth.v:12" *)
  output error;
  (* src = "main_fifo_synth.v:8" *)
  output full_fifo;
  wire [5:0] \mem[0] ;
  wire [5:0] \mem[1] ;
  wire [5:0] \mem[2] ;
  wire [5:0] \mem[3] ;
  (* src = "main_fifo_synth.v:6" *)
  input rd_enable;
  (* src = "main_fifo_synth.v:19" *)
  wire [1:0] rd_ptr;
  (* src = "main_fifo_synth.v:6" *)
  input reset;
  (* src = "main_fifo_synth.v:6" *)
  input wr_enable;
  (* src = "main_fifo_synth.v:18" *)
  wire [1:0] wr_ptr;
  NOT _219_ (
    .A(cnt[1]),
    .Y(_202_)
  );
  NOT _220_ (
    .A(cnt[2]),
    .Y(_203_)
  );
  NOT _221_ (
    .A(rd_enable),
    .Y(_204_)
  );
  NOT _222_ (
    .A(wr_enable),
    .Y(_205_)
  );
  NOT _223_ (
    .A(\mem[3] [0]),
    .Y(_206_)
  );
  NOT _224_ (
    .A(\mem[3] [1]),
    .Y(_207_)
  );
  NOT _225_ (
    .A(\mem[3] [2]),
    .Y(_208_)
  );
  NOT _226_ (
    .A(\mem[3] [3]),
    .Y(_209_)
  );
  NOT _227_ (
    .A(\mem[3] [4]),
    .Y(_210_)
  );
  NOT _228_ (
    .A(\mem[3] [5]),
    .Y(_211_)
  );
  NOT _229_ (
    .A(rd_ptr[1]),
    .Y(_212_)
  );
  NOT _230_ (
    .A(\mem[0] [0]),
    .Y(_213_)
  );
  NOT _231_ (
    .A(\mem[0] [1]),
    .Y(_214_)
  );
  NOT _232_ (
    .A(\mem[0] [2]),
    .Y(_215_)
  );
  NOT _233_ (
    .A(\mem[0] [3]),
    .Y(_216_)
  );
  NOT _234_ (
    .A(\mem[0] [4]),
    .Y(_217_)
  );
  NOT _235_ (
    .A(\mem[0] [5]),
    .Y(_218_)
  );
  NOT _236_ (
    .A(reset),
    .Y(_028_)
  );
  NOT _237_ (
    .A(wr_ptr[1]),
    .Y(_029_)
  );
  NOR _238_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_030_)
  );
  NOT _239_ (
    .A(_030_),
    .Y(_031_)
  );
  NAND _240_ (
    .A(cnt[2]),
    .B(_030_),
    .Y(_032_)
  );
  NOT _241_ (
    .A(_032_),
    .Y(full_fifo)
  );
  NOR _242_ (
    .A(cnt[2]),
    .B(_031_),
    .Y(empty_fifo)
  );
  NAND _243_ (
    .A(_203_),
    .B(cnt[0]),
    .Y(_033_)
  );
  NOR _244_ (
    .A(cnt[1]),
    .B(_033_),
    .Y(almost_empty_fifo)
  );
  NAND _245_ (
    .A(cnt[1]),
    .B(cnt[0]),
    .Y(_034_)
  );
  NOT _246_ (
    .A(_034_),
    .Y(_035_)
  );
  NOR _247_ (
    .A(cnt[2]),
    .B(_034_),
    .Y(almost_full_fifo)
  );
  NAND _248_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_036_)
  );
  NOT _249_ (
    .A(_036_),
    .Y(_037_)
  );
  NAND _250_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_038_)
  );
  NOT _251_ (
    .A(_038_),
    .Y(_039_)
  );
  NOR _252_ (
    .A(_205_),
    .B(_028_),
    .Y(_040_)
  );
  NAND _253_ (
    .A(wr_enable),
    .B(reset),
    .Y(_041_)
  );
  NOR _254_ (
    .A(_028_),
    .B(_038_),
    .Y(_042_)
  );
  NAND _255_ (
    .A(reset),
    .B(_039_),
    .Y(_043_)
  );
  NAND _256_ (
    .A(data_in[0]),
    .B(_042_),
    .Y(_044_)
  );
  NAND _257_ (
    .A(\mem[3] [0]),
    .B(_043_),
    .Y(_045_)
  );
  NAND _258_ (
    .A(_044_),
    .B(_045_),
    .Y(_022_)
  );
  NAND _259_ (
    .A(data_in[1]),
    .B(_042_),
    .Y(_046_)
  );
  NAND _260_ (
    .A(\mem[3] [1]),
    .B(_043_),
    .Y(_047_)
  );
  NAND _261_ (
    .A(_046_),
    .B(_047_),
    .Y(_023_)
  );
  NAND _262_ (
    .A(data_in[2]),
    .B(_042_),
    .Y(_048_)
  );
  NAND _263_ (
    .A(\mem[3] [2]),
    .B(_043_),
    .Y(_049_)
  );
  NAND _264_ (
    .A(_048_),
    .B(_049_),
    .Y(_024_)
  );
  NAND _265_ (
    .A(data_in[3]),
    .B(_042_),
    .Y(_050_)
  );
  NAND _266_ (
    .A(\mem[3] [3]),
    .B(_043_),
    .Y(_051_)
  );
  NAND _267_ (
    .A(_050_),
    .B(_051_),
    .Y(_025_)
  );
  NAND _268_ (
    .A(data_in[4]),
    .B(_042_),
    .Y(_052_)
  );
  NAND _269_ (
    .A(\mem[3] [4]),
    .B(_043_),
    .Y(_053_)
  );
  NAND _270_ (
    .A(_052_),
    .B(_053_),
    .Y(_026_)
  );
  NAND _271_ (
    .A(data_in[5]),
    .B(_042_),
    .Y(_054_)
  );
  NAND _272_ (
    .A(\mem[3] [5]),
    .B(_043_),
    .Y(_055_)
  );
  NAND _273_ (
    .A(_054_),
    .B(_055_),
    .Y(_027_)
  );
  NOR _274_ (
    .A(wr_ptr[0]),
    .B(_029_),
    .Y(_056_)
  );
  NAND _275_ (
    .A(wr_ptr[1]),
    .B(_040_),
    .Y(_057_)
  );
  NOR _276_ (
    .A(wr_ptr[0]),
    .B(_057_),
    .Y(_058_)
  );
  NAND _277_ (
    .A(_040_),
    .B(_056_),
    .Y(_059_)
  );
  NAND _278_ (
    .A(data_in[0]),
    .B(_058_),
    .Y(_060_)
  );
  NAND _279_ (
    .A(\mem[2] [0]),
    .B(_059_),
    .Y(_061_)
  );
  NAND _280_ (
    .A(_060_),
    .B(_061_),
    .Y(_016_)
  );
  NAND _281_ (
    .A(data_in[1]),
    .B(_058_),
    .Y(_062_)
  );
  NAND _282_ (
    .A(\mem[2] [1]),
    .B(_059_),
    .Y(_063_)
  );
  NAND _283_ (
    .A(_062_),
    .B(_063_),
    .Y(_017_)
  );
  NAND _284_ (
    .A(data_in[2]),
    .B(_058_),
    .Y(_064_)
  );
  NAND _285_ (
    .A(\mem[2] [2]),
    .B(_059_),
    .Y(_065_)
  );
  NAND _286_ (
    .A(_064_),
    .B(_065_),
    .Y(_018_)
  );
  NAND _287_ (
    .A(data_in[3]),
    .B(_058_),
    .Y(_066_)
  );
  NAND _288_ (
    .A(\mem[2] [3]),
    .B(_059_),
    .Y(_067_)
  );
  NAND _289_ (
    .A(_066_),
    .B(_067_),
    .Y(_019_)
  );
  NAND _290_ (
    .A(data_in[4]),
    .B(_058_),
    .Y(_068_)
  );
  NAND _291_ (
    .A(\mem[2] [4]),
    .B(_059_),
    .Y(_069_)
  );
  NAND _292_ (
    .A(_068_),
    .B(_069_),
    .Y(_020_)
  );
  NAND _293_ (
    .A(data_in[5]),
    .B(_058_),
    .Y(_070_)
  );
  NAND _294_ (
    .A(\mem[2] [5]),
    .B(_059_),
    .Y(_071_)
  );
  NAND _295_ (
    .A(_070_),
    .B(_071_),
    .Y(_021_)
  );
  NAND _296_ (
    .A(wr_ptr[0]),
    .B(_029_),
    .Y(_072_)
  );
  NOR _297_ (
    .A(_028_),
    .B(wr_ptr[1]),
    .Y(_073_)
  );
  NOR _298_ (
    .A(_041_),
    .B(_072_),
    .Y(_074_)
  );
  NAND _299_ (
    .A(_037_),
    .B(_073_),
    .Y(_075_)
  );
  NOR _300_ (
    .A(\mem[1] [0]),
    .B(_074_),
    .Y(_076_)
  );
  NOR _301_ (
    .A(data_in[0]),
    .B(_075_),
    .Y(_077_)
  );
  NOR _302_ (
    .A(_076_),
    .B(_077_),
    .Y(_010_)
  );
  NOR _303_ (
    .A(\mem[1] [1]),
    .B(_074_),
    .Y(_078_)
  );
  NOR _304_ (
    .A(data_in[1]),
    .B(_075_),
    .Y(_079_)
  );
  NOR _305_ (
    .A(_078_),
    .B(_079_),
    .Y(_011_)
  );
  NOR _306_ (
    .A(\mem[1] [2]),
    .B(_074_),
    .Y(_080_)
  );
  NOR _307_ (
    .A(data_in[2]),
    .B(_075_),
    .Y(_081_)
  );
  NOR _308_ (
    .A(_080_),
    .B(_081_),
    .Y(_012_)
  );
  NOR _309_ (
    .A(\mem[1] [3]),
    .B(_074_),
    .Y(_082_)
  );
  NOR _310_ (
    .A(data_in[3]),
    .B(_075_),
    .Y(_083_)
  );
  NOR _311_ (
    .A(_082_),
    .B(_083_),
    .Y(_013_)
  );
  NOR _312_ (
    .A(\mem[1] [4]),
    .B(_074_),
    .Y(_084_)
  );
  NOR _313_ (
    .A(data_in[4]),
    .B(_075_),
    .Y(_085_)
  );
  NOR _314_ (
    .A(_084_),
    .B(_085_),
    .Y(_014_)
  );
  NOR _315_ (
    .A(\mem[1] [5]),
    .B(_074_),
    .Y(_086_)
  );
  NOR _316_ (
    .A(data_in[5]),
    .B(_075_),
    .Y(_087_)
  );
  NOR _317_ (
    .A(_086_),
    .B(_087_),
    .Y(_015_)
  );
  NOR _318_ (
    .A(wr_ptr[1]),
    .B(_037_),
    .Y(_088_)
  );
  NOT _319_ (
    .A(_088_),
    .Y(_089_)
  );
  NOR _320_ (
    .A(_041_),
    .B(_089_),
    .Y(_090_)
  );
  NAND _321_ (
    .A(_040_),
    .B(_088_),
    .Y(_091_)
  );
  NOR _322_ (
    .A(\mem[0] [0]),
    .B(_090_),
    .Y(_092_)
  );
  NOR _323_ (
    .A(data_in[0]),
    .B(_091_),
    .Y(_093_)
  );
  NOR _324_ (
    .A(_092_),
    .B(_093_),
    .Y(_004_)
  );
  NOR _325_ (
    .A(\mem[0] [1]),
    .B(_090_),
    .Y(_094_)
  );
  NOR _326_ (
    .A(data_in[1]),
    .B(_091_),
    .Y(_095_)
  );
  NOR _327_ (
    .A(_094_),
    .B(_095_),
    .Y(_005_)
  );
  NOR _328_ (
    .A(\mem[0] [2]),
    .B(_090_),
    .Y(_096_)
  );
  NOR _329_ (
    .A(data_in[2]),
    .B(_091_),
    .Y(_097_)
  );
  NOR _330_ (
    .A(_096_),
    .B(_097_),
    .Y(_006_)
  );
  NOR _331_ (
    .A(\mem[0] [3]),
    .B(_090_),
    .Y(_098_)
  );
  NOR _332_ (
    .A(data_in[3]),
    .B(_091_),
    .Y(_099_)
  );
  NOR _333_ (
    .A(_098_),
    .B(_099_),
    .Y(_007_)
  );
  NOR _334_ (
    .A(\mem[0] [4]),
    .B(_090_),
    .Y(_100_)
  );
  NOR _335_ (
    .A(data_in[4]),
    .B(_091_),
    .Y(_101_)
  );
  NOR _336_ (
    .A(_100_),
    .B(_101_),
    .Y(_008_)
  );
  NOR _337_ (
    .A(\mem[0] [5]),
    .B(_090_),
    .Y(_102_)
  );
  NOR _338_ (
    .A(data_in[5]),
    .B(_091_),
    .Y(_103_)
  );
  NOR _339_ (
    .A(_102_),
    .B(_103_),
    .Y(_009_)
  );
  NOR _340_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_104_)
  );
  NAND _341_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_105_)
  );
  NOR _342_ (
    .A(_204_),
    .B(wr_enable),
    .Y(_106_)
  );
  NAND _343_ (
    .A(rd_enable),
    .B(_205_),
    .Y(_107_)
  );
  NAND _344_ (
    .A(_105_),
    .B(_107_),
    .Y(_108_)
  );
  NAND _345_ (
    .A(cnt[0]),
    .B(_108_),
    .Y(_109_)
  );
  NOT _346_ (
    .A(_109_),
    .Y(_110_)
  );
  NOR _347_ (
    .A(cnt[0]),
    .B(_108_),
    .Y(_111_)
  );
  NOT _348_ (
    .A(_111_),
    .Y(_112_)
  );
  NAND _349_ (
    .A(reset),
    .B(_112_),
    .Y(_113_)
  );
  NOR _350_ (
    .A(_110_),
    .B(_113_),
    .Y(_000_[0])
  );
  NOR _351_ (
    .A(_202_),
    .B(_108_),
    .Y(_114_)
  );
  NOR _352_ (
    .A(_030_),
    .B(_035_),
    .Y(_115_)
  );
  NAND _353_ (
    .A(_031_),
    .B(_034_),
    .Y(_116_)
  );
  NOR _354_ (
    .A(_104_),
    .B(_116_),
    .Y(_117_)
  );
  NOR _355_ (
    .A(_106_),
    .B(_115_),
    .Y(_118_)
  );
  NOR _356_ (
    .A(_117_),
    .B(_118_),
    .Y(_119_)
  );
  NOR _357_ (
    .A(_114_),
    .B(_119_),
    .Y(_120_)
  );
  NOR _358_ (
    .A(_028_),
    .B(_120_),
    .Y(_000_[1])
  );
  NOR _359_ (
    .A(_203_),
    .B(_030_),
    .Y(error)
  );
  NOR _360_ (
    .A(empty_fifo),
    .B(error),
    .Y(_121_)
  );
  NOR _361_ (
    .A(_107_),
    .B(_121_),
    .Y(_122_)
  );
  NOR _362_ (
    .A(_034_),
    .B(_105_),
    .Y(_123_)
  );
  NAND _363_ (
    .A(_035_),
    .B(_104_),
    .Y(_124_)
  );
  NOR _364_ (
    .A(_203_),
    .B(_124_),
    .Y(_125_)
  );
  NOR _365_ (
    .A(_203_),
    .B(_106_),
    .Y(_126_)
  );
  NOR _366_ (
    .A(_123_),
    .B(_126_),
    .Y(_127_)
  );
  NOR _367_ (
    .A(_125_),
    .B(_127_),
    .Y(_128_)
  );
  NOR _368_ (
    .A(_122_),
    .B(_128_),
    .Y(_129_)
  );
  NOR _369_ (
    .A(_028_),
    .B(_129_),
    .Y(_000_[2])
  );
  NAND _370_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_130_)
  );
  NOT _371_ (
    .A(_130_),
    .Y(_131_)
  );
  NOR _372_ (
    .A(rd_enable),
    .B(rd_ptr[0]),
    .Y(_132_)
  );
  NOT _373_ (
    .A(_132_),
    .Y(_133_)
  );
  NAND _374_ (
    .A(reset),
    .B(_133_),
    .Y(_134_)
  );
  NOR _375_ (
    .A(_131_),
    .B(_134_),
    .Y(_002_[0])
  );
  NOR _376_ (
    .A(_212_),
    .B(_130_),
    .Y(_135_)
  );
  NAND _377_ (
    .A(_212_),
    .B(_130_),
    .Y(_136_)
  );
  NAND _378_ (
    .A(reset),
    .B(_136_),
    .Y(_137_)
  );
  NOR _379_ (
    .A(_135_),
    .B(_137_),
    .Y(_002_[1])
  );
  NAND _380_ (
    .A(rd_enable),
    .B(reset),
    .Y(_138_)
  );
  NOR _381_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [0]),
    .Y(_139_)
  );
  NAND _382_ (
    .A(_206_),
    .B(rd_ptr[0]),
    .Y(_140_)
  );
  NAND _383_ (
    .A(rd_ptr[1]),
    .B(_140_),
    .Y(_141_)
  );
  NOR _384_ (
    .A(_139_),
    .B(_141_),
    .Y(_142_)
  );
  NAND _385_ (
    .A(\mem[1] [0]),
    .B(rd_ptr[0]),
    .Y(_143_)
  );
  NOT _386_ (
    .A(_143_),
    .Y(_144_)
  );
  NOR _387_ (
    .A(_213_),
    .B(rd_ptr[0]),
    .Y(_145_)
  );
  NOR _388_ (
    .A(_144_),
    .B(_145_),
    .Y(_146_)
  );
  NOR _389_ (
    .A(rd_ptr[1]),
    .B(_146_),
    .Y(_147_)
  );
  NOR _390_ (
    .A(_142_),
    .B(_147_),
    .Y(_148_)
  );
  NOR _391_ (
    .A(_138_),
    .B(_148_),
    .Y(_001_[0])
  );
  NOR _392_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [1]),
    .Y(_149_)
  );
  NAND _393_ (
    .A(_207_),
    .B(rd_ptr[0]),
    .Y(_150_)
  );
  NAND _394_ (
    .A(rd_ptr[1]),
    .B(_150_),
    .Y(_151_)
  );
  NOR _395_ (
    .A(_149_),
    .B(_151_),
    .Y(_152_)
  );
  NAND _396_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [1]),
    .Y(_153_)
  );
  NOT _397_ (
    .A(_153_),
    .Y(_154_)
  );
  NOR _398_ (
    .A(rd_ptr[0]),
    .B(_214_),
    .Y(_155_)
  );
  NOR _399_ (
    .A(_154_),
    .B(_155_),
    .Y(_156_)
  );
  NOR _400_ (
    .A(rd_ptr[1]),
    .B(_156_),
    .Y(_157_)
  );
  NOR _401_ (
    .A(_152_),
    .B(_157_),
    .Y(_158_)
  );
  NOR _402_ (
    .A(_138_),
    .B(_158_),
    .Y(_001_[1])
  );
  NOR _403_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [2]),
    .Y(_159_)
  );
  NAND _404_ (
    .A(_208_),
    .B(rd_ptr[0]),
    .Y(_160_)
  );
  NAND _405_ (
    .A(rd_ptr[1]),
    .B(_160_),
    .Y(_161_)
  );
  NOR _406_ (
    .A(_159_),
    .B(_161_),
    .Y(_162_)
  );
  NAND _407_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [2]),
    .Y(_163_)
  );
  NOT _408_ (
    .A(_163_),
    .Y(_164_)
  );
  NOR _409_ (
    .A(rd_ptr[0]),
    .B(_215_),
    .Y(_165_)
  );
  NOR _410_ (
    .A(_164_),
    .B(_165_),
    .Y(_166_)
  );
  NOR _411_ (
    .A(rd_ptr[1]),
    .B(_166_),
    .Y(_167_)
  );
  NOR _412_ (
    .A(_162_),
    .B(_167_),
    .Y(_168_)
  );
  NOR _413_ (
    .A(_138_),
    .B(_168_),
    .Y(_001_[2])
  );
  NOR _414_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [3]),
    .Y(_169_)
  );
  NAND _415_ (
    .A(_209_),
    .B(rd_ptr[0]),
    .Y(_170_)
  );
  NAND _416_ (
    .A(rd_ptr[1]),
    .B(_170_),
    .Y(_171_)
  );
  NOR _417_ (
    .A(_169_),
    .B(_171_),
    .Y(_172_)
  );
  NAND _418_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [3]),
    .Y(_173_)
  );
  NOT _419_ (
    .A(_173_),
    .Y(_174_)
  );
  NOR _420_ (
    .A(rd_ptr[0]),
    .B(_216_),
    .Y(_175_)
  );
  NOR _421_ (
    .A(_174_),
    .B(_175_),
    .Y(_176_)
  );
  NOR _422_ (
    .A(rd_ptr[1]),
    .B(_176_),
    .Y(_177_)
  );
  NOR _423_ (
    .A(_172_),
    .B(_177_),
    .Y(_178_)
  );
  NOR _424_ (
    .A(_138_),
    .B(_178_),
    .Y(_001_[3])
  );
  NOR _425_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [4]),
    .Y(_179_)
  );
  NAND _426_ (
    .A(_210_),
    .B(rd_ptr[0]),
    .Y(_180_)
  );
  NAND _427_ (
    .A(rd_ptr[1]),
    .B(_180_),
    .Y(_181_)
  );
  NOR _428_ (
    .A(_179_),
    .B(_181_),
    .Y(_182_)
  );
  NAND _429_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [4]),
    .Y(_183_)
  );
  NOT _430_ (
    .A(_183_),
    .Y(_184_)
  );
  NOR _431_ (
    .A(rd_ptr[0]),
    .B(_217_),
    .Y(_185_)
  );
  NOR _432_ (
    .A(_184_),
    .B(_185_),
    .Y(_186_)
  );
  NOR _433_ (
    .A(rd_ptr[1]),
    .B(_186_),
    .Y(_187_)
  );
  NOR _434_ (
    .A(_182_),
    .B(_187_),
    .Y(_188_)
  );
  NOR _435_ (
    .A(_138_),
    .B(_188_),
    .Y(_001_[4])
  );
  NOR _436_ (
    .A(rd_ptr[0]),
    .B(\mem[2] [5]),
    .Y(_189_)
  );
  NAND _437_ (
    .A(_211_),
    .B(rd_ptr[0]),
    .Y(_190_)
  );
  NAND _438_ (
    .A(rd_ptr[1]),
    .B(_190_),
    .Y(_191_)
  );
  NOR _439_ (
    .A(_189_),
    .B(_191_),
    .Y(_192_)
  );
  NAND _440_ (
    .A(rd_ptr[0]),
    .B(\mem[1] [5]),
    .Y(_193_)
  );
  NOT _441_ (
    .A(_193_),
    .Y(_194_)
  );
  NOR _442_ (
    .A(rd_ptr[0]),
    .B(_218_),
    .Y(_195_)
  );
  NOR _443_ (
    .A(_194_),
    .B(_195_),
    .Y(_196_)
  );
  NOR _444_ (
    .A(rd_ptr[1]),
    .B(_196_),
    .Y(_197_)
  );
  NOR _445_ (
    .A(_192_),
    .B(_197_),
    .Y(_198_)
  );
  NOR _446_ (
    .A(_138_),
    .B(_198_),
    .Y(_001_[5])
  );
  NOR _447_ (
    .A(wr_enable),
    .B(wr_ptr[0]),
    .Y(_199_)
  );
  NAND _448_ (
    .A(reset),
    .B(_036_),
    .Y(_200_)
  );
  NOR _449_ (
    .A(_199_),
    .B(_200_),
    .Y(_003_[0])
  );
  NAND _450_ (
    .A(reset),
    .B(_038_),
    .Y(_201_)
  );
  NOR _451_ (
    .A(_088_),
    .B(_201_),
    .Y(_003_[1])
  );
  DFF _452_ (
    .C(clk),
    .D(_002_[0]),
    .Q(rd_ptr[0])
  );
  DFF _453_ (
    .C(clk),
    .D(_002_[1]),
    .Q(rd_ptr[1])
  );
  DFF _454_ (
    .C(clk),
    .D(_022_),
    .Q(\mem[3] [0])
  );
  DFF _455_ (
    .C(clk),
    .D(_023_),
    .Q(\mem[3] [1])
  );
  DFF _456_ (
    .C(clk),
    .D(_024_),
    .Q(\mem[3] [2])
  );
  DFF _457_ (
    .C(clk),
    .D(_025_),
    .Q(\mem[3] [3])
  );
  DFF _458_ (
    .C(clk),
    .D(_026_),
    .Q(\mem[3] [4])
  );
  DFF _459_ (
    .C(clk),
    .D(_027_),
    .Q(\mem[3] [5])
  );
  DFF _460_ (
    .C(clk),
    .D(_016_),
    .Q(\mem[2] [0])
  );
  DFF _461_ (
    .C(clk),
    .D(_017_),
    .Q(\mem[2] [1])
  );
  DFF _462_ (
    .C(clk),
    .D(_018_),
    .Q(\mem[2] [2])
  );
  DFF _463_ (
    .C(clk),
    .D(_019_),
    .Q(\mem[2] [3])
  );
  DFF _464_ (
    .C(clk),
    .D(_020_),
    .Q(\mem[2] [4])
  );
  DFF _465_ (
    .C(clk),
    .D(_021_),
    .Q(\mem[2] [5])
  );
  DFF _466_ (
    .C(clk),
    .D(_010_),
    .Q(\mem[1] [0])
  );
  DFF _467_ (
    .C(clk),
    .D(_011_),
    .Q(\mem[1] [1])
  );
  DFF _468_ (
    .C(clk),
    .D(_012_),
    .Q(\mem[1] [2])
  );
  DFF _469_ (
    .C(clk),
    .D(_013_),
    .Q(\mem[1] [3])
  );
  DFF _470_ (
    .C(clk),
    .D(_014_),
    .Q(\mem[1] [4])
  );
  DFF _471_ (
    .C(clk),
    .D(_015_),
    .Q(\mem[1] [5])
  );
  DFF _472_ (
    .C(clk),
    .D(_004_),
    .Q(\mem[0] [0])
  );
  DFF _473_ (
    .C(clk),
    .D(_005_),
    .Q(\mem[0] [1])
  );
  DFF _474_ (
    .C(clk),
    .D(_006_),
    .Q(\mem[0] [2])
  );
  DFF _475_ (
    .C(clk),
    .D(_007_),
    .Q(\mem[0] [3])
  );
  DFF _476_ (
    .C(clk),
    .D(_008_),
    .Q(\mem[0] [4])
  );
  DFF _477_ (
    .C(clk),
    .D(_009_),
    .Q(\mem[0] [5])
  );
  (* src = "main_fifo_synth.v:58" *)
  DFF _478_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "main_fifo_synth.v:58" *)
  DFF _479_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "main_fifo_synth.v:58" *)
  DFF _480_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _481_ (
    .C(clk),
    .D(_001_[0]),
    .Q(data_out[0])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _482_ (
    .C(clk),
    .D(_001_[1]),
    .Q(data_out[1])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _483_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data_out[2])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _484_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data_out[3])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _485_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data_out[4])
  );
  (* src = "main_fifo_synth.v:43" *)
  DFF _486_ (
    .C(clk),
    .D(_001_[5]),
    .Q(data_out[5])
  );
  (* src = "main_fifo_synth.v:30" *)
  DFF _487_ (
    .C(clk),
    .D(_003_[0]),
    .Q(wr_ptr[0])
  );
  (* src = "main_fifo_synth.v:30" *)
  DFF _488_ (
    .C(clk),
    .D(_003_[1]),
    .Q(wr_ptr[1])
  );
endmodule
