TRACE::2020-03-23.21:46:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-23.21:46:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-03-23.21:46:20::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1"
		}]
}
TRACE::2020-03-23.21:46:20::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-03-23.21:46:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.21:46:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.21:46:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:20::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-03-23.21:46:20::SCWPlatform::Generating the sources  .
TRACE::2020-03-23.21:46:20::SCWBDomain::Generating boot domain sources.
TRACE::2020-03-23.21:46:20::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-23.21:46:20::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:20::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-23.21:46:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-03-23.21:46:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-03-23.21:46:20::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-23.21:46:40::SCWPlatform::Generating sources Done.
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-03-23.21:46:40::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-03-23.21:46:40::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-03-23.21:46:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.21:46:40::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-03-23.21:46:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:46:40::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-23.21:46:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.21:46:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.21:46:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:46:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-03-23.21:46:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:40::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:46:40::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-03-23.21:46:45::SCWPlatform::Started generating the artifacts platform eFPGA_BRAM_1
TRACE::2020-03-23.21:46:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-23.21:46:45::SCWPlatform::Started generating the artifacts for system configuration eFPGA_BRAM_1
LOG::2020-03-23.21:46:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-03-23.21:46:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-03-23.21:46:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-23.21:46:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-03-23.21:46:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-23.21:46:45::SCWSystem::Not a boot domain 
LOG::2020-03-23.21:46:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-23.21:46:45::SCWDomain::Generating domain artifcats
TRACE::2020-03-23.21:46:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-23.21:46:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/qemu/
TRACE::2020-03-23.21:46:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/standalone_domain/qemu/
TRACE::2020-03-23.21:46:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-23.21:46:45::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-03-23.21:46:45::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-03-23.21:46:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.21:46:45::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:46:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:46:45::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:46:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-23.21:46:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-23.21:46:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-03-23.21:46:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-23.21:46:45::SCWMssOS::Copying to export directory.
TRACE::2020-03-23.21:46:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-23.21:46:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-03-23.21:46:45::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-03-23.21:46:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-23.21:46:45::SCWSystem::Completed Processing the sysconfig eFPGA_BRAM_1
LOG::2020-03-23.21:46:45::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_BRAM_1
TRACE::2020-03-23.21:46:45::SCWPlatform::Started preparing the platform 
TRACE::2020-03-23.21:46:45::SCWSystem::Writing the bif file for system config eFPGA_BRAM_1
TRACE::2020-03-23.21:46:45::SCWSystem::dir created 
TRACE::2020-03-23.21:46:45::SCWSystem::Writing the bif 
TRACE::2020-03-23.21:46:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-23.21:46:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-23.21:46:45::SCWPlatform::Completed generating the platform
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f16c19546aca30da292797198c94f4ef",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-23.21:46:45::SCWPlatform::updated the xpfm file.
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f16c19546aca30da292797198c94f4ef",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f16c19546aca30da292797198c94f4ef",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-03-23.21:46:46::SCWPlatform::Started generating the artifacts platform eFPGA_BRAM_1
TRACE::2020-03-23.21:46:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-23.21:46:46::SCWPlatform::Started generating the artifacts for system configuration eFPGA_BRAM_1
LOG::2020-03-23.21:46:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-23.21:46:46::SCWDomain::Generating domain artifcats
TRACE::2020-03-23.21:46:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-23.21:46:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/qemu/
TRACE::2020-03-23.21:46:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/standalone_domain/qemu/
TRACE::2020-03-23.21:46:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:46:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-23.21:46:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-23.21:46:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-23.21:46:46::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-23.21:46:46::SCWMssOS::Copying to export directory.
TRACE::2020-03-23.21:46:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-23.21:46:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-03-23.21:46:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-03-23.21:46:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-23.21:46:46::SCWSystem::Completed Processing the sysconfig eFPGA_BRAM_1
LOG::2020-03-23.21:46:46::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_BRAM_1
TRACE::2020-03-23.21:46:46::SCWPlatform::Started preparing the platform 
TRACE::2020-03-23.21:46:46::SCWSystem::Writing the bif file for system config eFPGA_BRAM_1
TRACE::2020-03-23.21:46:46::SCWSystem::dir created 
TRACE::2020-03-23.21:46:46::SCWSystem::Writing the bif 
TRACE::2020-03-23.21:46:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-23.21:46:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-23.21:46:46::SCWPlatform::Completed generating the platform
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:46:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:46:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:46:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.21:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:46:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:46:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:46:46::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f16c19546aca30da292797198c94f4ef",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-23.21:46:46::SCWPlatform::updated the xpfm file.
TRACE::2020-03-23.21:47:24::SCWPlatform::Clearing the existing platform
TRACE::2020-03-23.21:47:24::SCWSystem::Clearing the existing sysconfig
TRACE::2020-03-23.21:47:24::SCWBDomain::clearing the fsbl build
TRACE::2020-03-23.21:47:24::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:24::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:24::SCWSystem::Clearing the domains completed.
TRACE::2020-03-23.21:47:24::SCWPlatform::Clearing the opened hw db.
TRACE::2020-03-23.21:47:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:24::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWReader::Active system found as  eFPGA_BRAM_1
TRACE::2020-03-23.21:47:30::SCWReader::Handling sysconfig eFPGA_BRAM_1
TRACE::2020-03-23.21:47:30::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.21:47:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.21:47:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-23.21:47:30::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-03-23.21:47:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:30::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-03-23.21:47:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-23.21:47:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWReader::No isolation master present  
TRACE::2020-03-23.21:47:30::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.21:47:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.21:47:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:30::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-23.21:47:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWReader::No isolation master present  
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:31::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:31::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-23.21:47:31::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-23.21:47:31::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-23.21:47:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.21:47:31::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:31::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:31::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:31::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:31::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:31::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:31::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:31::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:31::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:31::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:31::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:31::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:31::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:36::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:36::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:36::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:36::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:36::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f16c19546aca30da292797198c94f4ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:47::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:47:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:47:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:47:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:47:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:47:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:47:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:47:48::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:47:49::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-03-23.21:47:53::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-03-23.21:48:11::SCWPlatform::Started generating the artifacts platform eFPGA_BRAM_1
TRACE::2020-03-23.21:48:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-23.21:48:11::SCWPlatform::Started generating the artifacts for system configuration eFPGA_BRAM_1
LOG::2020-03-23.21:48:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-03-23.21:48:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-03-23.21:48:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-23.21:48:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-03-23.21:48:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:48:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:48:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:48:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:48:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:48:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:48:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:48:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:48:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:48:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:48:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:48:11::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-23.21:48:11::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-23.21:48:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-23.21:48:11::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl & make 
TRACE::2020-03-23.21:48:12::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-03-23.21:48:12::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-03-23.21:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2020-03-23.21:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:48:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:48:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/s
TRACE::2020-03-23.21:48:12::SCWBDomain::rc'

TRACE::2020-03-23.21:48:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/sr
TRACE::2020-03-23.21:48:13::SCWBDomain::c'

TRACE::2020-03-23.21:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-23.21:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-03-23.21:48:13::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-03-23.21:48:13::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-03-23.21:48:13::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-03-23.21:48:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-03-23.21:48:13::SCWBDomain::dcc_v1_6/src'

TRACE::2020-03-23.21:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-23.21:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-23.21:48:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-23.21:48:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-03-23.21:48:13::SCWBDomain::9_v2_8/src'

TRACE::2020-03-23.21:48:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-03-23.21:48:14::SCWBDomain::_v2_8/src'

TRACE::2020-03-23.21:48:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-23.21:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:48:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:48:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-03-23.21:48:14::SCWBDomain::src'

TRACE::2020-03-23.21:48:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-03-23.21:48:14::SCWBDomain::rc'

TRACE::2020-03-23.21:48:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-23.21:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-03-23.21:48:14::SCWBDomain::/src'

TRACE::2020-03-23.21:48:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-03-23.21:48:15::SCWBDomain::src'

TRACE::2020-03-23.21:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-23.21:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:48:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:48:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-03-23.21:48:15::SCWBDomain::src'

TRACE::2020-03-23.21:48:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-03-23.21:48:15::SCWBDomain::rc'

TRACE::2020-03-23.21:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-23.21:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:16::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-03-23.21:48:16::SCWBDomain::/src'

TRACE::2020-03-23.21:48:16::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-03-23.21:48:16::SCWBDomain::src'

TRACE::2020-03-23.21:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-03-23.21:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:48:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:48:16::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:16::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/s
TRACE::2020-03-23.21:48:16::SCWBDomain::rc'

TRACE::2020-03-23.21:48:17::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/sr
TRACE::2020-03-23.21:48:17::SCWBDomain::c'

TRACE::2020-03-23.21:48:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-23.21:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:17::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-03-23.21:48:17::SCWBDomain::/src'

TRACE::2020-03-23.21:48:18::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-03-23.21:48:18::SCWBDomain::src'

TRACE::2020-03-23.21:48:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-23.21:48:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:18::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-03-23.21:48:18::SCWBDomain::/src'

TRACE::2020-03-23.21:48:18::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-03-23.21:48:18::SCWBDomain::src'

TRACE::2020-03-23.21:48:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-23.21:48:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-03-23.21:48:19::SCWBDomain::/src'

TRACE::2020-03-23.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-03-23.21:48:19::SCWBDomain::src'

TRACE::2020-03-23.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-23.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-03-23.21:48:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-03-23.21:48:19::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-03-23.21:48:19::SCWBDomain::_1/src'

TRACE::2020-03-23.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-03-23.21:48:19::SCWBDomain::1/src'

TRACE::2020-03-23.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-23.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-03-23.21:48:20::SCWBDomain::/src'

TRACE::2020-03-23.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-03-23.21:48:20::SCWBDomain::src'

TRACE::2020-03-23.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-23.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:48:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:48:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-03-23.21:48:20::SCWBDomain::rc'

TRACE::2020-03-23.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-03-23.21:48:21::SCWBDomain::c'

TRACE::2020-03-23.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-23.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-03-23.21:48:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-03-23.21:48:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-03-23.21:48:21::SCWBDomain::v7_1/src'

TRACE::2020-03-23.21:48:22::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-03-23.21:48:22::SCWBDomain::v7_1/src/profile'

TRACE::2020-03-23.21:48:22::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-03-23.21:48:22::SCWBDomain::7_1/src/profile'

TRACE::2020-03-23.21:48:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-03-23.21:48:22::SCWBDomain::7_1/src'

TRACE::2020-03-23.21:48:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-23.21:48:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-03-23.21:48:22::SCWBDomain::/src'

TRACE::2020-03-23.21:48:23::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-03-23.21:48:23::SCWBDomain::src'

TRACE::2020-03-23.21:48:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-23.21:48:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:48:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:48:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:23::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-03-23.21:48:23::SCWBDomain::src'

TRACE::2020-03-23.21:48:23::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-03-23.21:48:23::SCWBDomain::rc'

TRACE::2020-03-23.21:48:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-23.21:48:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:24::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-03-23.21:48:24::SCWBDomain::/src'

TRACE::2020-03-23.21:48:24::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-03-23.21:48:24::SCWBDomain::src'

TRACE::2020-03-23.21:48:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-03-23.21:48:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:24::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-03-23.21:48:24::SCWBDomain::/src'

TRACE::2020-03-23.21:48:24::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-03-23.21:48:24::SCWBDomain::src'

TRACE::2020-03-23.21:48:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-03-23.21:48:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:48:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:48:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:25::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-03-23.21:48:25::SCWBDomain::/src'

TRACE::2020-03-23.21:48:25::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-03-23.21:48:25::SCWBDomain::src'

TRACE::2020-03-23.21:48:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2020-03-23.21:48:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:48:25::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:48:25::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-03-23.21:48:25::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/s
TRACE::2020-03-23.21:48:25::SCWBDomain::rc'

TRACE::2020-03-23.21:48:25::SCWBDomain::"Compiling bram"

TRACE::2020-03-23.21:48:29::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/s
TRACE::2020-03-23.21:48:29::SCWBDomain::rc'

TRACE::2020-03-23.21:48:29::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/sr
TRACE::2020-03-23.21:48:29::SCWBDomain::c'

TRACE::2020-03-23.21:48:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/sr
TRACE::2020-03-23.21:48:29::SCWBDomain::c'

TRACE::2020-03-23.21:48:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-23.21:48:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-23.21:48:29::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-23.21:48:29::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:30::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-03-23.21:48:30::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-03-23.21:48:30::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-03-23.21:48:31::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-03-23.21:48:31::SCWBDomain::dcc_v1_6/src'

TRACE::2020-03-23.21:48:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-23.21:48:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-03-23.21:48:31::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-03-23.21:48:31::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:31::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-03-23.21:48:31::SCWBDomain::9_v2_8/src'

TRACE::2020-03-23.21:48:31::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-03-23.21:48:31::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-03-23.21:48:31::SCWBDomain::_v2_8/src'

TRACE::2020-03-23.21:48:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-23.21:48:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:48:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:48:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:32::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-03-23.21:48:32::SCWBDomain::src'

TRACE::2020-03-23.21:48:32::SCWBDomain::"Compiling ddrps"

TRACE::2020-03-23.21:48:32::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-03-23.21:48:32::SCWBDomain::rc'

TRACE::2020-03-23.21:48:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-23.21:48:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:48:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:48:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:48:33::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-03-23.21:48:33::SCWBDomain::/src'

TRACE::2020-03-23.21:48:33::SCWBDomain::"Compiling devcfg"

TRACE::2020-03-23.21:48:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-03-23.21:48:40::SCWBDomain::src'

TRACE::2020-03-23.21:48:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-23.21:48:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:48:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:48:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:48:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-03-23.21:48:40::SCWBDomain::src'

TRACE::2020-03-23.21:48:40::SCWBDomain::"Compiling dmaps"

TRACE::2020-03-23.21:48:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-03-23.21:48:48::SCWBDomain::rc'

TRACE::2020-03-23.21:48:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-23.21:48:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:48:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:48:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:48:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-03-23.21:48:48::SCWBDomain::/src'

TRACE::2020-03-23.21:48:48::SCWBDomain::"Compiling gpiops"

TRACE::2020-03-23.21:48:57::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-03-23.21:48:57::SCWBDomain::src'

TRACE::2020-03-23.21:48:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-03-23.21:48:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:48:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:48:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-03-23.21:48:57::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/s
TRACE::2020-03-23.21:48:57::SCWBDomain::rc'

TRACE::2020-03-23.21:48:57::SCWBDomain::"Compiling gpio"

TRACE::2020-03-23.21:49:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/sr
TRACE::2020-03-23.21:49:04::SCWBDomain::c'

TRACE::2020-03-23.21:49:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-23.21:49:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:49:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:49:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:49:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-03-23.21:49:04::SCWBDomain::/src'

TRACE::2020-03-23.21:49:04::SCWBDomain::"Compiling iicps"

TRACE::2020-03-23.21:49:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-03-23.21:49:14::SCWBDomain::src'

TRACE::2020-03-23.21:49:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-23.21:49:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:49:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:49:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:49:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-03-23.21:49:14::SCWBDomain::/src'

TRACE::2020-03-23.21:49:15::SCWBDomain::"Compiling qspips"

TRACE::2020-03-23.21:49:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-03-23.21:49:22::SCWBDomain::src'

TRACE::2020-03-23.21:49:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-23.21:49:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:49:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:49:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:49:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-03-23.21:49:22::SCWBDomain::/src'

TRACE::2020-03-23.21:49:22::SCWBDomain::"Compiling scugic"

TRACE::2020-03-23.21:49:28::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-03-23.21:49:28::SCWBDomain::src'

TRACE::2020-03-23.21:49:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-23.21:49:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:49:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:49:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:49:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-03-23.21:49:29::SCWBDomain::_1/src'

TRACE::2020-03-23.21:49:29::SCWBDomain::"Compiling scutimer"

TRACE::2020-03-23.21:49:33::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-03-23.21:49:33::SCWBDomain::1/src'

TRACE::2020-03-23.21:49:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-23.21:49:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:49:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:49:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:49:33::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-03-23.21:49:33::SCWBDomain::/src'

TRACE::2020-03-23.21:49:33::SCWBDomain::"Compiling scuwdt"

TRACE::2020-03-23.21:49:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-03-23.21:49:36::SCWBDomain::src'

TRACE::2020-03-23.21:49:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-23.21:49:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:49:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:49:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-03-23.21:49:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-03-23.21:49:37::SCWBDomain::rc'

TRACE::2020-03-23.21:49:37::SCWBDomain::"Compiling sdps"

TRACE::2020-03-23.21:49:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-03-23.21:49:42::SCWBDomain::c'

TRACE::2020-03-23.21:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-23.21:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-03-23.21:49:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-03-23.21:49:42::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:49:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-03-23.21:49:42::SCWBDomain::v7_1/src'

TRACE::2020-03-23.21:49:42::SCWBDomain::"Compiling standalone"

TRACE::2020-03-23.21:50:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-03-23.21:50:07::SCWBDomain::7_1/src'

TRACE::2020-03-23.21:50:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-23.21:50:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:50:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:50:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:50:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-03-23.21:50:07::SCWBDomain::/src'

TRACE::2020-03-23.21:50:08::SCWBDomain::"Compiling uartps"

TRACE::2020-03-23.21:50:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-03-23.21:50:14::SCWBDomain::src'

TRACE::2020-03-23.21:50:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-23.21:50:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:50:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:50:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-03-23.21:50:14::SCWBDomain::src'

TRACE::2020-03-23.21:50:15::SCWBDomain::"Compiling usbps"

TRACE::2020-03-23.21:50:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-03-23.21:50:22::SCWBDomain::rc'

TRACE::2020-03-23.21:50:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-23.21:50:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:50:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:50:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:50:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-03-23.21:50:22::SCWBDomain::/src'

TRACE::2020-03-23.21:50:22::SCWBDomain::"Compiling xadcps"

TRACE::2020-03-23.21:50:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-03-23.21:50:29::SCWBDomain::src'

TRACE::2020-03-23.21:50:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-03-23.21:50:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:50:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:50:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:50:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-03-23.21:50:29::SCWBDomain::/src'

TRACE::2020-03-23.21:50:29::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-03-23.21:50:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-03-23.21:50:35::SCWBDomain::src'

TRACE::2020-03-23.21:50:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-03-23.21:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:50:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:50:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-23.21:50:36::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-03-23.21:50:36::SCWBDomain::/src'

TRACE::2020-03-23.21:50:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-03-23.21:50:36::SCWBDomain::src'

TRACE::2020-03-23.21:50:36::SCWBDomain::'Finished building libraries'

TRACE::2020-03-23.21:50:36::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-03-23.21:50:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-03-23.21:50:36::SCWBDomain::include -I.

TRACE::2020-03-23.21:50:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-23.21:50:37::SCWBDomain::9_0/include -I.

TRACE::2020-03-23.21:50:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-23.21:50:38::SCWBDomain::0/include -I.

TRACE::2020-03-23.21:50:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-03-23.21:50:38::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-03-23.21:50:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-23.21:50:39::SCWBDomain::0/include -I.

TRACE::2020-03-23.21:50:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-03-23.21:50:40::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-03-23.21:50:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-23.21:50:41::SCWBDomain::9_0/include -I.

TRACE::2020-03-23.21:50:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-23.21:50:42::SCWBDomain::0/include -I.

TRACE::2020-03-23.21:50:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-23.21:50:43::SCWBDomain::9_0/include -I.

TRACE::2020-03-23.21:50:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-03-23.21:50:44::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-03-23.21:50:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-23.21:50:45::SCWBDomain::9_0/include -I.

TRACE::2020-03-23.21:50:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-03-23.21:50:46::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-03-23.21:50:46::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-03-23.21:50:46::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-03-23.21:50:46::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-03-23.21:50:46::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sect
TRACE::2020-03-23.21:50:46::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-03-23.21:50:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-23.21:50:47::SCWSystem::Not a boot domain 
LOG::2020-03-23.21:50:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-23.21:50:47::SCWDomain::Generating domain artifcats
TRACE::2020-03-23.21:50:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-23.21:50:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/qemu/
TRACE::2020-03-23.21:50:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/export/eFPGA_BRAM_1/sw/eFPGA_BRAM_1/standalone_domain/qemu/
TRACE::2020-03-23.21:50:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-23.21:50:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:50:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:50:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:50:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:50:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:50:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:50:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:50:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:50:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:50:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-23.21:50:47::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-23.21:50:47::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-23.21:50:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.21:50:47::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.21:50:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.21:50:47::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-23.21:50:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:50:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-23.21:50:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-23.21:50:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-23.21:50:47::SCWMssOS::doing bsp build ... 
TRACE::2020-03-23.21:50:47::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-03-23.21:50:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2020-03-23.21:50:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:50:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:50:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-23.21:50:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-03-23.21:50:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-03-23.21:50:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-23.21:50:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-23.21:50:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-23.21:50:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-23.21:50:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:50:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:50:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-23.21:50:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-23.21:50:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:50:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:50:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-23.21:50:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-03-23.21:50:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:50:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:50:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-23.21:50:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-23.21:50:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-23.21:50:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-23.21:50:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-03-23.21:50:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-03-23.21:50:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-23.21:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-23.21:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-23.21:50:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-23.21:50:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-23.21:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-03-23.21:50:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-03-23.21:50:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-23.21:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-23.21:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:50:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:50:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-23.21:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-23.21:50:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-23.21:50:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:50:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2020-03-23.21:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:50:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:50:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-03-23.21:50:58::SCWMssOS::"Compiling bram"

TRACE::2020-03-23.21:51:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-23.21:51:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-23.21:51:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-23.21:51:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:51:02::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-03-23.21:51:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-23.21:51:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-03-23.21:51:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-03-23.21:51:04::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:51:04::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-03-23.21:51:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-23.21:51:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:51:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:51:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:51:04::SCWMssOS::"Compiling ddrps"

TRACE::2020-03-23.21:51:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-23.21:51:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:05::SCWMssOS::"Compiling devcfg"

TRACE::2020-03-23.21:51:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-23.21:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:51:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:51:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:51:11::SCWMssOS::"Compiling dmaps"

TRACE::2020-03-23.21:51:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-23.21:51:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:16::SCWMssOS::"Compiling gpiops"

TRACE::2020-03-23.21:51:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-03-23.21:51:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:51:23::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:51:23::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-03-23.21:51:23::SCWMssOS::"Compiling gpio"

TRACE::2020-03-23.21:51:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-23.21:51:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:29::SCWMssOS::"Compiling iicps"

TRACE::2020-03-23.21:51:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-23.21:51:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:39::SCWMssOS::"Compiling qspips"

TRACE::2020-03-23.21:51:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-23.21:51:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:46::SCWMssOS::"Compiling scugic"

TRACE::2020-03-23.21:51:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-23.21:51:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-23.21:51:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-23.21:51:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:51:53::SCWMssOS::"Compiling scutimer"

TRACE::2020-03-23.21:51:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-23.21:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:51:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:51:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:51:57::SCWMssOS::"Compiling scuwdt"

TRACE::2020-03-23.21:52:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-23.21:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-23.21:52:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-23.21:52:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-03-23.21:52:02::SCWMssOS::"Compiling sdps"

TRACE::2020-03-23.21:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-23.21:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-03-23.21:52:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-03-23.21:52:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-03-23.21:52:09::SCWMssOS::"Compiling standalone"

TRACE::2020-03-23.21:52:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-23.21:52:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:52:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:52:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:52:42::SCWMssOS::"Compiling uartps"

TRACE::2020-03-23.21:52:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-23.21:52:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-23.21:52:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-23.21:52:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-03-23.21:52:49::SCWMssOS::"Compiling usbps"

TRACE::2020-03-23.21:52:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-23.21:52:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-23.21:52:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-23.21:52:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-03-23.21:52:55::SCWMssOS::"Compiling xadcps"

TRACE::2020-03-23.21:53:01::SCWMssOS::'Finished building libraries'

TRACE::2020-03-23.21:53:01::SCWMssOS::Copying to export directory.
TRACE::2020-03-23.21:53:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-23.21:53:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-23.21:53:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-23.21:53:02::SCWSystem::Completed Processing the sysconfig eFPGA_BRAM_1
LOG::2020-03-23.21:53:02::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_BRAM_1
TRACE::2020-03-23.21:53:02::SCWPlatform::Started preparing the platform 
TRACE::2020-03-23.21:53:02::SCWSystem::Writing the bif file for system config eFPGA_BRAM_1
TRACE::2020-03-23.21:53:02::SCWSystem::dir created 
TRACE::2020-03-23.21:53:02::SCWSystem::Writing the bif 
TRACE::2020-03-23.21:53:02::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-23.21:53:02::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-23.21:53:02::SCWPlatform::Completed generating the platform
TRACE::2020-03-23.21:53:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:53:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:53:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:53:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:53:02::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.21:53:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:53:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:53:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:53:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:53:02::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:53:02::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_BRAM_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_BRAM_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_BRAM.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_BRAM_1",
	"systems":	[{
			"systemName":	"eFPGA_BRAM_1",
			"systemDesc":	"eFPGA_BRAM_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_BRAM_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"04a9edc91eb78888bfe6be4034006aa3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d43bfd355793ccbec750c57594adef95",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-23.21:53:02::SCWPlatform::updated the xpfm file.
TRACE::2020-03-23.21:53:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.21:53:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.21:53:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.21:53:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-23.21:53:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-23.21:53:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.21:53:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.21:53:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.21:53:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWReader::Active system found as  eFPGA_BRAM_1
TRACE::2020-03-23.22:02:50::SCWReader::Handling sysconfig eFPGA_BRAM_1
TRACE::2020-03-23.22:02:50::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.22:02:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.22:02:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-23.22:02:50::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-03-23.22:02:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:02:50::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-03-23.22:02:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-23.22:02:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWReader::No isolation master present  
TRACE::2020-03-23.22:02:50::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-23.22:02:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-23.22:02:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.22:02:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:02:50::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-23.22:02:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-23.22:02:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWReader::No isolation master present  
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-23.22:02:51::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-23.22:02:51::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-23.22:02:51::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.22:02:51::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.22:02:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:02:51::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:51::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:51::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.22:02:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:02:52::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:52::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:53::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:53::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:53::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:53::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:02:53::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:02:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:02:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:02:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:02:53::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:53::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:02:53::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:53::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:53::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:02:53::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.22:02:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:02:53::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::In reload Mss file.
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-23.22:03:01::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-23.22:03:01::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-23.22:03:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-23.22:03:01::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-23.22:03:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-23.22:03:01::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:03:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:03:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:03:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:03:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw
TRACE::2020-03-23.22:03:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/hw/eFPGA_BRAM.xsa
TRACE::2020-03-23.22:03:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-23.22:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-23.22:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-23.22:03:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-23.22:03:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-23.22:03:01::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_BRAM/eFPGA_BRAM_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
