Information: Timer using 1 threads
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: S-2021.06-SP3
Date   : Wed Sep 28 16:41:23 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (0.01, 37.63)] [Net: clk] [Fanout: 1] 
 (1) ZCTSBUF_466_133:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (23.42, 22.27)] [Net: ZCTSNET_2] [Fanout: 13] 
  (2) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 22.27)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 41.85)] [SINK PIN] 
   (3) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
   (3) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 20.34)] [SINK PIN] 
   (3) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 12.66)] [SINK PIN] 
   (3) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 1.16)] [SINK PIN] 
   (3) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 36.49)] [SINK PIN] 
   (3) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 41.10)] [SINK PIN] 
   (3) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 30.34)] [SINK PIN] 
   (3) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 1.16)] [SINK PIN] 
   (3) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 13.45)] [SINK PIN] 
   (3) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.20)] [SINK PIN] 
   (3) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 26.49)] [SINK PIN] 
   (3) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 2.70)] [SINK PIN] 
   (3) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.16)] [SINK PIN] 
   (3) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 1.16)] [SINK PIN] 
   (3) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
   (3) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 41.10)] [SINK PIN] 
   (3) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.98)] [SINK PIN] 
   (3) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.17)] [SINK PIN] 
   (3) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.02)] [SINK PIN] 
   (3) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 41.85)] [SINK PIN] 
   (3) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 39.56)] [SINK PIN] 
   (3) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.16)] [SINK PIN] 
   (3) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
   (3) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.16)] [SINK PIN] 
   (3) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 18.06)] [SINK PIN] 
   (3) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
   (3) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.91)] [SINK PIN] 
   (3) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.17)] [SINK PIN] 
   (3) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 1.16)] [SINK PIN] 
   (3) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
   (3) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 20.34)] [SINK PIN] 
  (2) ZCTSBUF_205_132:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.29, 22.27)] [Net: ZCTSNET_1] [Fanout: 12] 
   (3) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 41.10)] [SINK PIN] 
   (3) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 41.85)] [SINK PIN] 
   (3) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 42.63)] [SINK PIN] 
   (3) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 41.10)] [SINK PIN] 
   (3) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 38.78)] [SINK PIN] 
   (3) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 37.24)] [SINK PIN] 
   (3) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.58, 38.02)] [SINK PIN] 
   (3) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 40.31)] [SINK PIN] 
   (3) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 43.38)] [SINK PIN] 
   (3) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 42.63)] [SINK PIN] 
   (3) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 43.38)] [SINK PIN] 
   (3) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 43.38)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 25.34)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 40.31)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 9.59)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 24.95)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.06)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 8.06)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 40.31)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 27.27)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.84)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 23.42)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.02)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 12.66)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 7.30)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 8.06)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 24.20)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 40.31)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 6.52)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 35.70)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 37.24)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 6.52)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.50, 38.78)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 5.77)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.13)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 39.56)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.98)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.17)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 6.52)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 8.06)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 23.81)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
   (3) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.06)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 24.20)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 17.27)] [SINK PIN] 
   (3) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 7.30)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.78)] [SINK PIN] 
   (3) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 41.85)] [SINK PIN] 
   (3) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
   (3) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.84)] [SINK PIN] 
   (3) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
   (3) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
   (3) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 27.27)] [SINK PIN] 
   (3) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.91)] [SINK PIN] 
   (3) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 5.77)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 7.30)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.95)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 41.10)] [SINK PIN] 
   (3) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
   (3) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 41.10)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 41.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 41.10)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 40.31)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 7.30)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 12.66)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 41.10)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 6.52)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 31.10)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 5.77)] [SINK PIN] 
   (3) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 6.52)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 18.81)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.95, 22.27)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 42.63)] [SINK PIN] 
   (3) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 2.70)] [SINK PIN] 
   (3) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 26.49)] [SINK PIN] 
   (3) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.91)] [SINK PIN] 
   (3) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 2.70)] [SINK PIN] 
   (3) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 41.10)] [SINK PIN] 
   (3) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 41.85)] [SINK PIN] 
   (3) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
   (3) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 4.98)] [SINK PIN] 
   (3) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 20.34)] [SINK PIN] 
   (3) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 32.63)] [SINK PIN] 
   (3) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 33.42)] [SINK PIN] 
   (3) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.79, 10.38)] [SINK PIN] 
   (3) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 2.70)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 3.45)] [SINK PIN] 
   (3) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 26.49)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 42.63)] [SINK PIN] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 2.70)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.17)] [SINK PIN] 
   (3) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.78)] [SINK PIN] 
   (3) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 42.63)] [SINK PIN] 
   (3) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 41.10)] [SINK PIN] 
   (3) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 3.45)] [SINK PIN] 
   (3) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 42.63)] [SINK PIN] 
   (3) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.23)] [SINK PIN] 
   (3) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.91)] [SINK PIN] 
   (3) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 43.38)] [SINK PIN] 
   (3) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 4.98)] [SINK PIN] 
   (3) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 37.24)] [SINK PIN] 
   (3) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 2.70)] [SINK PIN] 
   (3) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 2.70)] [SINK PIN] 
   (3) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 31.88)] [SINK PIN] 
  (2) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 25.34)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.36, 39.56)] [SINK PIN] 
   (3) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.06)] [SINK PIN] 
   (3) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 24.20)] [SINK PIN] 
   (3) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
   (3) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 5.77)] [SINK PIN] 
   (3) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 42.63)] [SINK PIN] 
   (3) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 40.31)] [SINK PIN] 
   (3) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
   (3) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 7.30)] [SINK PIN] 
   (3) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
   (3) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 26.49)] [SINK PIN] 
   (3) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 29.56)] [SINK PIN] 
   (3) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.13)] [SINK PIN] 
   (3) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 4.98)] [SINK PIN] 
   (3) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 6.52)] [SINK PIN] 
   (3) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.20)] [SINK PIN] 
   (3) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 40.31)] [SINK PIN] 
   (3) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.91)] [SINK PIN] 
   (3) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 33.42)] [SINK PIN] 
   (3) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 39.56)] [SINK PIN] 
   (3) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.39, 39.56)] [SINK PIN] 
   (3) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 43.38)] [SINK PIN] 
   (3) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
   (3) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.42, 38.78)] [SINK PIN] 
   (3) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 10.38)] [SINK PIN] 
   (3) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 12.66)] [SINK PIN] 
   (3) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 40.31)] [SINK PIN] 
   (3) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 9.59)] [SINK PIN] 
   (3) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.95)] [SINK PIN] 
   (3) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 4.23)] [SINK PIN] 
   (3) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 5.77)] [SINK PIN] 
   (3) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.88)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.21, 23.81)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 1.16)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 21.13)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.58, 13.45)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.16)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 43.38)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 42.63)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 29.56)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 1.16)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.81)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 29.56)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 3.45)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 1.16)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.88)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 41.85)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 15.74)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 37.24)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 42.63)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 43.38)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 41.85)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 1.91)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.91)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 18.06)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 41.85)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 1.16)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 33.42)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.16)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 1.16)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 42.63)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 26.49)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.98)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 42.63)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 43.38)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 29.56)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 7.30)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 28.81)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
   (3) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.55, 5.77)] [SINK PIN] 
   (3) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 5.77)] [SINK PIN] 
   (3) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 25.74)] [SINK PIN] 
   (3) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 41.85)] [SINK PIN] 
   (3) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 6.52)] [SINK PIN] 
   (3) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.95)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 42.63)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 43.38)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 5.77)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 41.85)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 4.98)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 17.27)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 42.63)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 4.23)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 32.63)] [SINK PIN] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 4.23)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 6.52)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 25.34)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 43.38)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 5.77)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 25.74)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.20)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 3.45)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 43.38)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 43.38)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 28.81)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 2.70)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.13)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 27.27)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.13)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 2.70)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 2.70)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 25.74)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 43.38)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 7.30)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 32.63)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 41.85)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 43.38)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.02)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 4.23)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 43.38)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 8.06)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 8.84)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 43.38)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 5.77)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.95)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 3.45)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.38, 1.91)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 23.81)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 42.63)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 1.91)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.96, 19.59)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 12.66)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 1.91)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.14, 36.49)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 42.63)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 30.34)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 2.70)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 13.45)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 23.42)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 26.49)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 1.91)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.91)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 1.91)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 20.34)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 43.38)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 39.56)] [SINK PIN] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 41.85)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 42.63)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 41.85)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 3.45)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 42.63)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 3.45)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 18.81)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 42.63)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 2.70)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 29.56)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 2.70)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 1.91)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 23.81)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 43.38)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 3.45)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 17.27)] [SINK PIN] 
   (3) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 2.70)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 42.63)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 43.38)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 28.02)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 6.52)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.06)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.95)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 30.34)] [SINK PIN] 
   (3) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 4.23)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 3.45)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 3.45)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 23.42)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 42.63)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.20)] [SINK PIN] 
   (3) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 33.42)] [SINK PIN] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 41.85)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 42.63)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 40.31)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 3.45)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 41.85)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 5.77)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 16.52)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 43.38)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 4.23)] [SINK PIN] 
   (3) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.02)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.38, 3.45)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 22.27)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 41.85)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 3.45)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.34, 21.88)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.98)] [SINK PIN] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 2.70)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 35.70)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 41.10)] [SINK PIN] 
   (3) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 27.27)] [SINK PIN] 
   (3) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 4.23)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 16.52)] [SINK PIN] 
   (3) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.20)] [SINK PIN] 
   (3) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.81)] [SINK PIN] 
   (3) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 1.91)] [SINK PIN] 
   (3) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.16)] [SINK PIN] 
   (3) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 1.16)] [SINK PIN] 
   (3) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 22.66)] [SINK PIN] 
   (3) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 41.10)] [SINK PIN] 
   (3) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.98)] [SINK PIN] 
   (3) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 36.49)] [SINK PIN] 
   (3) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 39.56)] [SINK PIN] 
   (3) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 41.85)] [SINK PIN] 
   (3) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 40.31)] [SINK PIN] 
   (3) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.91)] [SINK PIN] 
   (3) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.85)] [SINK PIN] 
   (3) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.16)] [SINK PIN] 
   (3) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 17.27)] [SINK PIN] 
   (3) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 41.85)] [SINK PIN] 
   (3) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
   (3) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 32.63)] [SINK PIN] 
   (3) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 1.91)] [SINK PIN] 
   (3) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 1.16)] [SINK PIN] 
   (3) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 19.59)] [SINK PIN] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 40.31)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 2.70)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.20)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 15.74)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 1.91)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 34.17)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 40.31)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 30.34)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 1.91)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 15.74)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 25.74)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 30.34)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.91)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 1.91)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.10, 40.31)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.20)] [SINK PIN] 
   (3) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.95)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 39.56)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 41.10)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 41.10)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 2.70)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.11, 40.31)] [SINK PIN] 
   (3) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 2.70)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 16.52)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 40.31)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 2.70)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 31.88)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.91)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.91)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.88)] [SINK PIN] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (0.01, 37.63)] [Net: clk] [Fanout: 1] 
 (1) ZCTSBUF_466_133:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (23.42, 22.27)] [Net: ZCTSNET_2] [Fanout: 13] 
  (2) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 22.27)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 41.85)] [SINK PIN] 
   (3) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
   (3) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 20.34)] [SINK PIN] 
   (3) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 12.66)] [SINK PIN] 
   (3) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 1.16)] [SINK PIN] 
   (3) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 36.49)] [SINK PIN] 
   (3) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 41.10)] [SINK PIN] 
   (3) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 30.34)] [SINK PIN] 
   (3) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 1.16)] [SINK PIN] 
   (3) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 13.45)] [SINK PIN] 
   (3) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.20)] [SINK PIN] 
   (3) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 26.49)] [SINK PIN] 
   (3) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 2.70)] [SINK PIN] 
   (3) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.16)] [SINK PIN] 
   (3) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 1.16)] [SINK PIN] 
   (3) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
   (3) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 41.10)] [SINK PIN] 
   (3) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.98)] [SINK PIN] 
   (3) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.17)] [SINK PIN] 
   (3) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.02)] [SINK PIN] 
   (3) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 41.85)] [SINK PIN] 
   (3) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 39.56)] [SINK PIN] 
   (3) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.16)] [SINK PIN] 
   (3) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
   (3) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.16)] [SINK PIN] 
   (3) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 18.06)] [SINK PIN] 
   (3) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
   (3) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.91)] [SINK PIN] 
   (3) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.17)] [SINK PIN] 
   (3) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 1.16)] [SINK PIN] 
   (3) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
   (3) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 20.34)] [SINK PIN] 
  (2) ZCTSBUF_205_132:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.29, 22.27)] [Net: ZCTSNET_1] [Fanout: 12] 
   (3) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 41.10)] [SINK PIN] 
   (3) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 41.85)] [SINK PIN] 
   (3) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 42.63)] [SINK PIN] 
   (3) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 41.10)] [SINK PIN] 
   (3) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 38.78)] [SINK PIN] 
   (3) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 37.24)] [SINK PIN] 
   (3) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.58, 38.02)] [SINK PIN] 
   (3) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 40.31)] [SINK PIN] 
   (3) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 43.38)] [SINK PIN] 
   (3) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 42.63)] [SINK PIN] 
   (3) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 43.38)] [SINK PIN] 
   (3) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 43.38)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 25.34)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 40.31)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 9.59)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 24.95)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.06)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 8.06)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 40.31)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 27.27)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.84)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 23.42)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.02)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 12.66)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 7.30)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 8.06)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 24.20)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 40.31)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 6.52)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 35.70)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 37.24)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 6.52)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.50, 38.78)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 5.77)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.13)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 39.56)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.98)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.17)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 6.52)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 8.06)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 23.81)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
   (3) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.06)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 24.20)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 17.27)] [SINK PIN] 
   (3) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 7.30)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.78)] [SINK PIN] 
   (3) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 41.85)] [SINK PIN] 
   (3) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
   (3) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.84)] [SINK PIN] 
   (3) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
   (3) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
   (3) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 27.27)] [SINK PIN] 
   (3) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.91)] [SINK PIN] 
   (3) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 5.77)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 7.30)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.95)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 41.10)] [SINK PIN] 
   (3) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
   (3) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 41.10)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 41.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 41.10)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 40.31)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 7.30)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 12.66)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 41.10)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 6.52)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 31.10)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 5.77)] [SINK PIN] 
   (3) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 6.52)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 18.81)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.95, 22.27)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 42.63)] [SINK PIN] 
   (3) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 2.70)] [SINK PIN] 
   (3) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 26.49)] [SINK PIN] 
   (3) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.91)] [SINK PIN] 
   (3) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 2.70)] [SINK PIN] 
   (3) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 41.10)] [SINK PIN] 
   (3) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 41.85)] [SINK PIN] 
   (3) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
   (3) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 4.98)] [SINK PIN] 
   (3) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 20.34)] [SINK PIN] 
   (3) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 32.63)] [SINK PIN] 
   (3) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 33.42)] [SINK PIN] 
   (3) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.79, 10.38)] [SINK PIN] 
   (3) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 2.70)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 3.45)] [SINK PIN] 
   (3) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 26.49)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 42.63)] [SINK PIN] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 2.70)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.17)] [SINK PIN] 
   (3) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.78)] [SINK PIN] 
   (3) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 42.63)] [SINK PIN] 
   (3) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 41.10)] [SINK PIN] 
   (3) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 3.45)] [SINK PIN] 
   (3) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 42.63)] [SINK PIN] 
   (3) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.23)] [SINK PIN] 
   (3) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.91)] [SINK PIN] 
   (3) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 43.38)] [SINK PIN] 
   (3) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 4.98)] [SINK PIN] 
   (3) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 37.24)] [SINK PIN] 
   (3) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 2.70)] [SINK PIN] 
   (3) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 2.70)] [SINK PIN] 
   (3) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 31.88)] [SINK PIN] 
  (2) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 25.34)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.36, 39.56)] [SINK PIN] 
   (3) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.06)] [SINK PIN] 
   (3) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 24.20)] [SINK PIN] 
   (3) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
   (3) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 5.77)] [SINK PIN] 
   (3) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 42.63)] [SINK PIN] 
   (3) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 40.31)] [SINK PIN] 
   (3) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
   (3) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 7.30)] [SINK PIN] 
   (3) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
   (3) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 26.49)] [SINK PIN] 
   (3) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 29.56)] [SINK PIN] 
   (3) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.13)] [SINK PIN] 
   (3) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 4.98)] [SINK PIN] 
   (3) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 6.52)] [SINK PIN] 
   (3) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.20)] [SINK PIN] 
   (3) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 40.31)] [SINK PIN] 
   (3) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.91)] [SINK PIN] 
   (3) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 33.42)] [SINK PIN] 
   (3) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 39.56)] [SINK PIN] 
   (3) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.39, 39.56)] [SINK PIN] 
   (3) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 43.38)] [SINK PIN] 
   (3) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
   (3) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.42, 38.78)] [SINK PIN] 
   (3) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 10.38)] [SINK PIN] 
   (3) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 12.66)] [SINK PIN] 
   (3) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 40.31)] [SINK PIN] 
   (3) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 9.59)] [SINK PIN] 
   (3) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.95)] [SINK PIN] 
   (3) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 4.23)] [SINK PIN] 
   (3) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 5.77)] [SINK PIN] 
   (3) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.88)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.21, 23.81)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 1.16)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 21.13)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.58, 13.45)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.16)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 43.38)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 42.63)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 29.56)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 1.16)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.81)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 29.56)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 3.45)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 1.16)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.88)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 41.85)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 15.74)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 37.24)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 42.63)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 43.38)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 41.85)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 1.91)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.91)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 18.06)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 41.85)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 1.16)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 33.42)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.16)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 1.16)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 42.63)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 26.49)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.98)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 42.63)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 43.38)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 29.56)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 7.30)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 28.81)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
   (3) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.55, 5.77)] [SINK PIN] 
   (3) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 5.77)] [SINK PIN] 
   (3) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 25.74)] [SINK PIN] 
   (3) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 41.85)] [SINK PIN] 
   (3) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 6.52)] [SINK PIN] 
   (3) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.95)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 42.63)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 43.38)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 5.77)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 41.85)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 4.98)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 17.27)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 42.63)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 4.23)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 32.63)] [SINK PIN] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 4.23)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 6.52)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 25.34)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 43.38)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 5.77)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 25.74)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.20)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 3.45)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 43.38)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 43.38)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 28.81)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 2.70)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.13)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 27.27)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.13)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 2.70)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 2.70)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 25.74)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 43.38)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 7.30)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 32.63)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 41.85)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 43.38)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.02)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 4.23)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 43.38)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 8.06)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 8.84)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 43.38)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 5.77)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.95)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 3.45)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.38, 1.91)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 23.81)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 42.63)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 1.91)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.96, 19.59)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 12.66)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 1.91)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.14, 36.49)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 42.63)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 30.34)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 2.70)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 13.45)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 23.42)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 26.49)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 1.91)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.91)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 1.91)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 20.34)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 43.38)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 39.56)] [SINK PIN] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 41.85)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 42.63)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 41.85)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 3.45)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 42.63)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 3.45)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 18.81)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 42.63)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 2.70)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 29.56)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 2.70)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 1.91)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 23.81)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 43.38)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 3.45)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 17.27)] [SINK PIN] 
   (3) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 2.70)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 42.63)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 43.38)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 28.02)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 6.52)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.06)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.95)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 30.34)] [SINK PIN] 
   (3) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 4.23)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 3.45)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 3.45)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 23.42)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 42.63)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.20)] [SINK PIN] 
   (3) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 33.42)] [SINK PIN] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 41.85)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 42.63)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 40.31)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 3.45)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 41.85)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 5.77)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 16.52)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 43.38)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 4.23)] [SINK PIN] 
   (3) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.02)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.38, 3.45)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 22.27)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 41.85)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 3.45)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.34, 21.88)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.98)] [SINK PIN] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 2.70)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 35.70)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 41.10)] [SINK PIN] 
   (3) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 27.27)] [SINK PIN] 
   (3) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 4.23)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 16.52)] [SINK PIN] 
   (3) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.20)] [SINK PIN] 
   (3) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.81)] [SINK PIN] 
   (3) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 1.91)] [SINK PIN] 
   (3) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.16)] [SINK PIN] 
   (3) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 1.16)] [SINK PIN] 
   (3) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 22.66)] [SINK PIN] 
   (3) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 41.10)] [SINK PIN] 
   (3) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.98)] [SINK PIN] 
   (3) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 36.49)] [SINK PIN] 
   (3) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 39.56)] [SINK PIN] 
   (3) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 41.85)] [SINK PIN] 
   (3) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 40.31)] [SINK PIN] 
   (3) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.91)] [SINK PIN] 
   (3) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.85)] [SINK PIN] 
   (3) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.16)] [SINK PIN] 
   (3) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 17.27)] [SINK PIN] 
   (3) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 41.85)] [SINK PIN] 
   (3) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
   (3) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 32.63)] [SINK PIN] 
   (3) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 1.91)] [SINK PIN] 
   (3) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 1.16)] [SINK PIN] 
   (3) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 19.59)] [SINK PIN] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 40.31)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 2.70)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.20)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 15.74)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 1.91)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 34.17)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 40.31)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 30.34)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 1.91)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 15.74)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 25.74)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 30.34)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.91)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 1.91)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.10, 40.31)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.20)] [SINK PIN] 
   (3) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.95)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 39.56)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 41.10)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 41.10)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 2.70)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.11, 40.31)] [SINK PIN] 
   (3) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 2.70)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 16.52)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 40.31)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 2.70)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 31.88)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.91)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.91)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.88)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (0.01, 37.63)] [Net: clk] [Fanout: 1] 
 (1) ZCTSBUF_466_133:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (23.42, 22.27)] [Net: ZCTSNET_2] [Fanout: 13] 
  (2) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 22.27)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 41.85)] [SINK PIN] 
   (3) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
   (3) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 20.34)] [SINK PIN] 
   (3) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 12.66)] [SINK PIN] 
   (3) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 1.16)] [SINK PIN] 
   (3) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 36.49)] [SINK PIN] 
   (3) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 41.10)] [SINK PIN] 
   (3) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 30.34)] [SINK PIN] 
   (3) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 1.16)] [SINK PIN] 
   (3) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 13.45)] [SINK PIN] 
   (3) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.20)] [SINK PIN] 
   (3) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 26.49)] [SINK PIN] 
   (3) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 2.70)] [SINK PIN] 
   (3) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.16)] [SINK PIN] 
   (3) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 1.16)] [SINK PIN] 
   (3) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
   (3) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 41.10)] [SINK PIN] 
   (3) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.98)] [SINK PIN] 
   (3) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.17)] [SINK PIN] 
   (3) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.02)] [SINK PIN] 
   (3) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 41.85)] [SINK PIN] 
   (3) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 39.56)] [SINK PIN] 
   (3) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.16)] [SINK PIN] 
   (3) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
   (3) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.16)] [SINK PIN] 
   (3) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 18.06)] [SINK PIN] 
   (3) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
   (3) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.91)] [SINK PIN] 
   (3) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.17)] [SINK PIN] 
   (3) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 1.16)] [SINK PIN] 
   (3) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
   (3) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 20.34)] [SINK PIN] 
  (2) ZCTSBUF_205_132:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.29, 22.27)] [Net: ZCTSNET_1] [Fanout: 12] 
   (3) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 41.10)] [SINK PIN] 
   (3) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 41.85)] [SINK PIN] 
   (3) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 42.63)] [SINK PIN] 
   (3) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 41.10)] [SINK PIN] 
   (3) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 38.78)] [SINK PIN] 
   (3) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 37.24)] [SINK PIN] 
   (3) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.58, 38.02)] [SINK PIN] 
   (3) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 40.31)] [SINK PIN] 
   (3) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 43.38)] [SINK PIN] 
   (3) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 42.63)] [SINK PIN] 
   (3) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 43.38)] [SINK PIN] 
   (3) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 43.38)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 25.34)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 40.31)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 9.59)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 24.95)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.06)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 8.06)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 40.31)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 27.27)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.84)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 23.42)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.02)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 12.66)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 7.30)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 8.06)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 24.20)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 40.31)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 6.52)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 35.70)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 37.24)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 6.52)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.50, 38.78)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 5.77)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.13)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 39.56)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.98)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.17)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 6.52)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 8.06)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 23.81)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
   (3) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.06)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 24.20)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 17.27)] [SINK PIN] 
   (3) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 7.30)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.78)] [SINK PIN] 
   (3) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 41.85)] [SINK PIN] 
   (3) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
   (3) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.84)] [SINK PIN] 
   (3) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
   (3) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
   (3) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 27.27)] [SINK PIN] 
   (3) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.91)] [SINK PIN] 
   (3) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 5.77)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 7.30)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.95)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 41.10)] [SINK PIN] 
   (3) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
   (3) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 41.10)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 41.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 41.10)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 40.31)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 7.30)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 12.66)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 41.10)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 6.52)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 31.10)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 5.77)] [SINK PIN] 
   (3) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 6.52)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 18.81)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.95, 22.27)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 42.63)] [SINK PIN] 
   (3) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 2.70)] [SINK PIN] 
   (3) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 26.49)] [SINK PIN] 
   (3) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.91)] [SINK PIN] 
   (3) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 2.70)] [SINK PIN] 
   (3) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 41.10)] [SINK PIN] 
   (3) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 41.85)] [SINK PIN] 
   (3) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
   (3) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 4.98)] [SINK PIN] 
   (3) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 20.34)] [SINK PIN] 
   (3) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 32.63)] [SINK PIN] 
   (3) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 33.42)] [SINK PIN] 
   (3) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.79, 10.38)] [SINK PIN] 
   (3) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 2.70)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 3.45)] [SINK PIN] 
   (3) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 26.49)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 42.63)] [SINK PIN] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 2.70)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.17)] [SINK PIN] 
   (3) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.78)] [SINK PIN] 
   (3) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 42.63)] [SINK PIN] 
   (3) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 41.10)] [SINK PIN] 
   (3) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 3.45)] [SINK PIN] 
   (3) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 42.63)] [SINK PIN] 
   (3) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.23)] [SINK PIN] 
   (3) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.91)] [SINK PIN] 
   (3) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 43.38)] [SINK PIN] 
   (3) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 4.98)] [SINK PIN] 
   (3) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 37.24)] [SINK PIN] 
   (3) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 2.70)] [SINK PIN] 
   (3) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 2.70)] [SINK PIN] 
   (3) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 31.88)] [SINK PIN] 
  (2) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 25.34)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.36, 39.56)] [SINK PIN] 
   (3) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.06)] [SINK PIN] 
   (3) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 24.20)] [SINK PIN] 
   (3) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
   (3) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 5.77)] [SINK PIN] 
   (3) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 42.63)] [SINK PIN] 
   (3) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 40.31)] [SINK PIN] 
   (3) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
   (3) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 7.30)] [SINK PIN] 
   (3) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
   (3) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 26.49)] [SINK PIN] 
   (3) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 29.56)] [SINK PIN] 
   (3) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.13)] [SINK PIN] 
   (3) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 4.98)] [SINK PIN] 
   (3) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 6.52)] [SINK PIN] 
   (3) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.20)] [SINK PIN] 
   (3) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 40.31)] [SINK PIN] 
   (3) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.91)] [SINK PIN] 
   (3) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 33.42)] [SINK PIN] 
   (3) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 39.56)] [SINK PIN] 
   (3) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.39, 39.56)] [SINK PIN] 
   (3) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 43.38)] [SINK PIN] 
   (3) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
   (3) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.42, 38.78)] [SINK PIN] 
   (3) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 10.38)] [SINK PIN] 
   (3) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 12.66)] [SINK PIN] 
   (3) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 40.31)] [SINK PIN] 
   (3) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 9.59)] [SINK PIN] 
   (3) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.95)] [SINK PIN] 
   (3) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 4.23)] [SINK PIN] 
   (3) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 5.77)] [SINK PIN] 
   (3) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.88)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.21, 23.81)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 1.16)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 21.13)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.58, 13.45)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.16)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 43.38)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 42.63)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 29.56)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 1.16)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.81)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 29.56)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 3.45)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 1.16)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.88)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 41.85)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 15.74)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 37.24)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 42.63)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 43.38)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 41.85)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 1.91)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.91)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 18.06)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 41.85)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 1.16)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 33.42)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.16)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 1.16)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 42.63)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 26.49)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.98)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 42.63)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 43.38)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 29.56)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 7.30)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 28.81)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
   (3) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.55, 5.77)] [SINK PIN] 
   (3) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 5.77)] [SINK PIN] 
   (3) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 25.74)] [SINK PIN] 
   (3) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 41.85)] [SINK PIN] 
   (3) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 6.52)] [SINK PIN] 
   (3) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.95)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 42.63)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 43.38)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 5.77)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 41.85)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 4.98)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 17.27)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 42.63)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 4.23)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 32.63)] [SINK PIN] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 4.23)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 6.52)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 25.34)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 43.38)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 5.77)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 25.74)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.20)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 3.45)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 43.38)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 43.38)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 28.81)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 2.70)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.13)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 27.27)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.13)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 2.70)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 2.70)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 25.74)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 43.38)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 7.30)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 32.63)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 41.85)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 43.38)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.02)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 4.23)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 43.38)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 8.06)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 8.84)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 43.38)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 5.77)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.95)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 3.45)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.38, 1.91)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 23.81)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 42.63)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 1.91)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.96, 19.59)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 12.66)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 1.91)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.14, 36.49)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 42.63)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 30.34)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 2.70)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 13.45)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 23.42)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 26.49)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 1.91)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.91)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 1.91)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 20.34)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 43.38)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 39.56)] [SINK PIN] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 41.85)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 42.63)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 41.85)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 3.45)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 42.63)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 3.45)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 18.81)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 42.63)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 2.70)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 29.56)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 2.70)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 1.91)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 23.81)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 43.38)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 3.45)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 17.27)] [SINK PIN] 
   (3) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 2.70)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 42.63)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 43.38)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 28.02)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 6.52)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.06)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.95)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 30.34)] [SINK PIN] 
   (3) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 4.23)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 3.45)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 3.45)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 23.42)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 42.63)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.20)] [SINK PIN] 
   (3) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 33.42)] [SINK PIN] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 41.85)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 42.63)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 40.31)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 3.45)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 41.85)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 5.77)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 16.52)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 43.38)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 4.23)] [SINK PIN] 
   (3) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.02)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.38, 3.45)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 22.27)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 41.85)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 3.45)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.34, 21.88)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.98)] [SINK PIN] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 2.70)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 35.70)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 41.10)] [SINK PIN] 
   (3) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 27.27)] [SINK PIN] 
   (3) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 4.23)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 16.52)] [SINK PIN] 
   (3) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.20)] [SINK PIN] 
   (3) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.81)] [SINK PIN] 
   (3) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 1.91)] [SINK PIN] 
   (3) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.16)] [SINK PIN] 
   (3) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 1.16)] [SINK PIN] 
   (3) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 22.66)] [SINK PIN] 
   (3) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 41.10)] [SINK PIN] 
   (3) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.98)] [SINK PIN] 
   (3) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 36.49)] [SINK PIN] 
   (3) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 39.56)] [SINK PIN] 
   (3) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 41.85)] [SINK PIN] 
   (3) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 40.31)] [SINK PIN] 
   (3) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.91)] [SINK PIN] 
   (3) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.85)] [SINK PIN] 
   (3) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.16)] [SINK PIN] 
   (3) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 17.27)] [SINK PIN] 
   (3) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 41.85)] [SINK PIN] 
   (3) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
   (3) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 32.63)] [SINK PIN] 
   (3) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 1.91)] [SINK PIN] 
   (3) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 1.16)] [SINK PIN] 
   (3) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 19.59)] [SINK PIN] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 40.31)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 2.70)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.20)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 15.74)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 1.91)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 34.17)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 40.31)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 30.34)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 1.91)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 15.74)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 25.74)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 30.34)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.91)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 1.91)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.10, 40.31)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.20)] [SINK PIN] 
   (3) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.95)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 39.56)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 41.10)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 41.10)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 2.70)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.11, 40.31)] [SINK PIN] 
   (3) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 2.70)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 16.52)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 40.31)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 2.70)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 31.88)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.91)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.91)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.88)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (0.01, 37.63)] [Net: clk] [Fanout: 1] 
 (1) ZCTSBUF_466_133:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (23.42, 22.27)] [Net: ZCTSNET_2] [Fanout: 13] 
  (2) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 22.27)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 41.85)] [SINK PIN] 
   (3) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
   (3) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 20.34)] [SINK PIN] 
   (3) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 12.66)] [SINK PIN] 
   (3) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 1.16)] [SINK PIN] 
   (3) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 36.49)] [SINK PIN] 
   (3) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 41.10)] [SINK PIN] 
   (3) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 30.34)] [SINK PIN] 
   (3) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 1.16)] [SINK PIN] 
   (3) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 13.45)] [SINK PIN] 
   (3) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.20)] [SINK PIN] 
   (3) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 26.49)] [SINK PIN] 
   (3) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 2.70)] [SINK PIN] 
   (3) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.16)] [SINK PIN] 
   (3) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 1.16)] [SINK PIN] 
   (3) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
   (3) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 41.10)] [SINK PIN] 
   (3) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.98)] [SINK PIN] 
   (3) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.17)] [SINK PIN] 
   (3) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.02)] [SINK PIN] 
   (3) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 41.85)] [SINK PIN] 
   (3) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 39.56)] [SINK PIN] 
   (3) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.16)] [SINK PIN] 
   (3) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
   (3) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.16)] [SINK PIN] 
   (3) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 18.06)] [SINK PIN] 
   (3) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
   (3) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 1.91)] [SINK PIN] 
   (3) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.17)] [SINK PIN] 
   (3) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 1.16)] [SINK PIN] 
   (3) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 1.16)] [SINK PIN] 
   (3) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 20.34)] [SINK PIN] 
  (2) ZCTSBUF_205_132:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (20.29, 22.27)] [Net: ZCTSNET_1] [Fanout: 12] 
   (3) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 41.10)] [SINK PIN] 
   (3) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 41.85)] [SINK PIN] 
   (3) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 42.63)] [SINK PIN] 
   (3) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 41.10)] [SINK PIN] 
   (3) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 38.78)] [SINK PIN] 
   (3) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 37.24)] [SINK PIN] 
   (3) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.58, 38.02)] [SINK PIN] 
   (3) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 40.31)] [SINK PIN] 
   (3) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 43.38)] [SINK PIN] 
   (3) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 42.63)] [SINK PIN] 
   (3) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 43.38)] [SINK PIN] 
   (3) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 43.38)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 25.34)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 40.31)] [SINK PIN] 
   (3) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 9.59)] [SINK PIN] 
   (3) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 24.95)] [SINK PIN] 
   (3) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.06)] [SINK PIN] 
   (3) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 8.06)] [SINK PIN] 
   (3) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.78)] [SINK PIN] 
   (3) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 40.31)] [SINK PIN] 
   (3) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 27.27)] [SINK PIN] 
   (3) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.84)] [SINK PIN] 
   (3) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 18.81)] [SINK PIN] 
   (3) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 23.42)] [SINK PIN] 
   (3) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.02)] [SINK PIN] 
   (3) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 12.66)] [SINK PIN] 
   (3) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 7.30)] [SINK PIN] 
   (3) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 8.06)] [SINK PIN] 
   (3) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 24.20)] [SINK PIN] 
   (3) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 40.31)] [SINK PIN] 
   (3) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 6.52)] [SINK PIN] 
   (3) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 32.63)] [SINK PIN] 
   (3) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 35.70)] [SINK PIN] 
   (3) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
   (3) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 37.24)] [SINK PIN] 
   (3) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 6.52)] [SINK PIN] 
   (3) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.50, 38.78)] [SINK PIN] 
   (3) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 5.77)] [SINK PIN] 
   (3) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.13)] [SINK PIN] 
   (3) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.46, 39.56)] [SINK PIN] 
   (3) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.98)] [SINK PIN] 
   (3) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.17)] [SINK PIN] 
   (3) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 6.52)] [SINK PIN] 
   (3) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 8.06)] [SINK PIN] 
   (3) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.90, 23.81)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
   (3) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 8.06)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.47, 24.20)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 17.27)] [SINK PIN] 
   (3) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 7.30)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 38.78)] [SINK PIN] 
   (3) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 41.85)] [SINK PIN] 
   (3) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 28.02)] [SINK PIN] 
   (3) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.84)] [SINK PIN] 
   (3) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
   (3) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 23.42)] [SINK PIN] 
   (3) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 27.27)] [SINK PIN] 
   (3) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.91)] [SINK PIN] 
   (3) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.71, 5.77)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 7.30)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.95)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 41.10)] [SINK PIN] 
   (3) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
   (3) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.88)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 41.10)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 41.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 41.10)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 40.31)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 7.30)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 12.66)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 41.10)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 6.52)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 31.10)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 5.77)] [SINK PIN] 
   (3) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 6.52)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 18.81)] [SINK PIN] 
  (2) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.95, 22.27)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 42.63)] [SINK PIN] 
   (3) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 2.70)] [SINK PIN] 
   (3) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 26.49)] [SINK PIN] 
   (3) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.91)] [SINK PIN] 
   (3) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.58, 2.70)] [SINK PIN] 
   (3) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 41.10)] [SINK PIN] 
   (3) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 41.85)] [SINK PIN] 
   (3) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 31.88)] [SINK PIN] 
   (3) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.52, 4.98)] [SINK PIN] 
   (3) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 20.34)] [SINK PIN] 
   (3) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 32.63)] [SINK PIN] 
   (3) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 33.42)] [SINK PIN] 
   (3) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.79, 10.38)] [SINK PIN] 
   (3) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 2.70)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.52, 3.45)] [SINK PIN] 
   (3) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 26.49)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 42.63)] [SINK PIN] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 2.70)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.17)] [SINK PIN] 
   (3) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.78)] [SINK PIN] 
   (3) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 42.63)] [SINK PIN] 
   (3) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 41.10)] [SINK PIN] 
   (3) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 3.45)] [SINK PIN] 
   (3) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 42.63)] [SINK PIN] 
   (3) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 4.23)] [SINK PIN] 
   (3) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.91)] [SINK PIN] 
   (3) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 43.38)] [SINK PIN] 
   (3) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 4.98)] [SINK PIN] 
   (3) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 37.24)] [SINK PIN] 
   (3) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 2.70)] [SINK PIN] 
   (3) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 2.70)] [SINK PIN] 
   (3) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 31.88)] [SINK PIN] 
  (2) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 25.34)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.36, 39.56)] [SINK PIN] 
   (3) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 8.06)] [SINK PIN] 
   (3) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 24.20)] [SINK PIN] 
   (3) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
   (3) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 5.77)] [SINK PIN] 
   (3) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 42.63)] [SINK PIN] 
   (3) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 40.31)] [SINK PIN] 
   (3) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 31.10)] [SINK PIN] 
   (3) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 7.30)] [SINK PIN] 
   (3) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
   (3) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 26.49)] [SINK PIN] 
   (3) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 29.56)] [SINK PIN] 
   (3) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 11.13)] [SINK PIN] 
   (3) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 4.98)] [SINK PIN] 
   (3) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 6.52)] [SINK PIN] 
   (3) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 24.20)] [SINK PIN] 
   (3) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 40.31)] [SINK PIN] 
   (3) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 11.91)] [SINK PIN] 
   (3) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 33.42)] [SINK PIN] 
   (3) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 39.56)] [SINK PIN] 
   (3) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.39, 39.56)] [SINK PIN] 
   (3) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 43.38)] [SINK PIN] 
   (3) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
   (3) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.42, 38.78)] [SINK PIN] 
   (3) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 10.38)] [SINK PIN] 
   (3) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 12.66)] [SINK PIN] 
   (3) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 40.31)] [SINK PIN] 
   (3) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 9.59)] [SINK PIN] 
   (3) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 34.95)] [SINK PIN] 
   (3) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 4.23)] [SINK PIN] 
   (3) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 5.77)] [SINK PIN] 
   (3) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.88)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.21, 23.81)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 1.16)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 21.13)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.58, 13.45)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.16)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 43.38)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 42.63)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 29.56)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 1.16)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.81)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 29.56)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 3.45)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 1.16)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.88)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 41.85)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 15.74)] [SINK PIN] 
   (3) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 37.24)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 42.63)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 43.38)] [SINK PIN] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 41.85)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 1.91)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 1.91)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 18.06)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 41.85)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 1.16)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 33.42)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.16)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 1.16)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 42.63)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 6.52)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 26.49)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.20)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.98)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 42.63)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 43.38)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 29.56)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 7.30)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 20.34)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 28.81)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
   (3) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.55, 5.77)] [SINK PIN] 
   (3) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 5.77)] [SINK PIN] 
   (3) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 25.74)] [SINK PIN] 
   (3) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 41.85)] [SINK PIN] 
   (3) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 6.52)] [SINK PIN] 
   (3) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 34.95)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 42.63)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 43.38)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 5.77)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 41.85)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 4.98)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 17.27)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 42.63)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 4.23)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 32.63)] [SINK PIN] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 4.23)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 6.52)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 25.34)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 43.38)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 5.77)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 25.74)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.20)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 3.45)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 43.38)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 43.38)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.98, 28.81)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 2.70)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 21.13)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 27.27)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 31.10)] [SINK PIN] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 11.13)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 2.70)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 2.70)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 25.74)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 43.38)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 7.30)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 32.63)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 41.85)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 43.38)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 38.02)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 4.23)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 43.38)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.70, 8.06)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 8.84)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 43.38)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 5.77)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 34.95)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 3.45)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.38, 1.91)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 22.66)] [SINK PIN] 
  (2) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 23.81)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 42.63)] [SINK PIN] 
   (3) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 1.91)] [SINK PIN] 
   (3) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.96, 19.59)] [SINK PIN] 
   (3) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 12.66)] [SINK PIN] 
   (3) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 1.91)] [SINK PIN] 
   (3) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.14, 36.49)] [SINK PIN] 
   (3) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 42.63)] [SINK PIN] 
   (3) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 30.34)] [SINK PIN] 
   (3) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.27, 2.70)] [SINK PIN] 
   (3) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 13.45)] [SINK PIN] 
   (3) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 23.42)] [SINK PIN] 
   (3) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 26.49)] [SINK PIN] 
   (3) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 1.91)] [SINK PIN] 
   (3) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.91)] [SINK PIN] 
   (3) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 1.91)] [SINK PIN] 
   (3) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 20.34)] [SINK PIN] 
   (3) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 43.38)] [SINK PIN] 
   (3) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
   (3) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 39.56)] [SINK PIN] 
   (3) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 41.85)] [SINK PIN] 
   (3) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 42.63)] [SINK PIN] 
   (3) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 41.85)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 3.45)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 42.63)] [SINK PIN] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 3.45)] [SINK PIN] 
   (3) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 18.81)] [SINK PIN] 
   (3) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 42.63)] [SINK PIN] 
   (3) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 2.70)] [SINK PIN] 
   (3) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 29.56)] [SINK PIN] 
   (3) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 2.70)] [SINK PIN] 
   (3) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 1.91)] [SINK PIN] 
   (3) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 20.34)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 23.81)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 43.38)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 3.45)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 17.27)] [SINK PIN] 
   (3) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 2.70)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 42.63)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 43.38)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 28.02)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 6.52)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 18.06)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.95)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 30.34)] [SINK PIN] 
   (3) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 4.23)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 3.45)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 3.45)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 23.42)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 42.63)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.20)] [SINK PIN] 
   (3) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 33.42)] [SINK PIN] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 41.85)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 42.63)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 40.31)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 3.45)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.98, 41.85)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 5.77)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 16.52)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 43.38)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 4.23)] [SINK PIN] 
   (3) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 38.02)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.38, 3.45)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 3.45)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 21.13)] [SINK PIN] 
  (2) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.08, 22.27)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 41.85)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 3.45)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.34, 21.88)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 14.98)] [SINK PIN] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 2.70)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 35.70)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 41.10)] [SINK PIN] 
   (3) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 27.27)] [SINK PIN] 
   (3) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 4.23)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 16.52)] [SINK PIN] 
   (3) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 24.20)] [SINK PIN] 
   (3) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 28.81)] [SINK PIN] 
   (3) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 1.91)] [SINK PIN] 
   (3) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 1.16)] [SINK PIN] 
   (3) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 1.16)] [SINK PIN] 
   (3) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 22.66)] [SINK PIN] 
   (3) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 41.10)] [SINK PIN] 
   (3) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 14.98)] [SINK PIN] 
   (3) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 36.49)] [SINK PIN] 
   (3) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 39.56)] [SINK PIN] 
   (3) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 41.85)] [SINK PIN] 
   (3) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 40.31)] [SINK PIN] 
   (3) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.91)] [SINK PIN] 
   (3) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.85)] [SINK PIN] 
   (3) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 1.16)] [SINK PIN] 
   (3) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 17.27)] [SINK PIN] 
   (3) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 41.85)] [SINK PIN] 
   (3) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
   (3) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 32.63)] [SINK PIN] 
   (3) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.89, 1.91)] [SINK PIN] 
   (3) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 1.16)] [SINK PIN] 
   (3) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.11, 19.59)] [SINK PIN] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.99, 23.81)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 40.31)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 2.70)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.20)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 15.74)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.41, 1.91)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 34.17)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 40.31)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 30.34)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 1.91)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 15.74)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 25.74)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 30.34)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.91)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 1.91)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 23.42)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.10, 40.31)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 14.20)] [SINK PIN] 
   (3) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.24, 34.95)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.27, 39.56)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 41.10)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 41.10)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 2.70)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.11, 40.31)] [SINK PIN] 
   (3) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 2.70)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 16.52)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 40.31)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 2.70)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 31.88)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 1.91)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 1.91)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 21.88)] [SINK PIN] 
1
