// Seed: 118465889
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri id_3,
    inout tri0 id_4,
    output uwire id_5,
    input wor id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_16 = id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    inout wire id_5
);
  wire id_7;
  module_0(
      id_4, id_5, id_5, id_4, id_5, id_5, id_1, id_1, id_5, id_5, id_3, id_2, id_4
  );
endmodule
