// Seed: 505123002
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    input tri1 id_10,
    input tri id_11,
    output supply1 id_12,
    input tri id_13
);
  logic [7:0] id_15;
  uwire id_16;
  final id_16 = (1);
  wire id_17;
  assign id_15[1] = 1'b0 <= ~id_5;
  wire id_18;
  initial begin
    $display();
  end
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4
);
  wire id_6;
  module_0(
      id_0, id_4, id_2, id_1, id_2, id_3, id_0, id_4, id_2, id_1, id_4, id_1, id_0, id_3
  );
endmodule
