module apb_uart( 
    input            preset,
    input            pclk,
    // APB control signals
    input            penable,
    input            pwrite,
    input            psel,
    // APB addess and data
    input  [4:0]    paddr,
    input  [31:0]   pwdata,
    // APB response signals
    output  reg         pready,
    output  reg         pslverr,
    output  reg [31:0]  prdata,
    // UART signals
    input           rx,
    input           cts,
    output   reg    rts,
    output   reg    intrr_rx,
    output   reg    intrr_tx,
    output          tx
);
    // 8 registers of 32 bit width
    // address range 0x00 - 0x13
    // byte addressable memory 
    // control_reg: 0x00
    // status_reg : 0x04
    // baud_reg   : 0x08
    // data_reg_tx: 0x0C
    // data_reg_rx: 0x10
    reg [31:0]regfile[7:0];

    // For byte addressable memory
    wire [2:0]reg_no;
    integer i;

    
    wire parity_err, 
         frame_err, 
         overrun_err, 
         busy_tx;

    wire nr_full_tx,
         nr_empty_tx,
         full_tx,
         nr_full_rx,
         nr_empty_rx;

    wire [8:0]baud_uart;

    wire [7:0] data_out_rx,
               data_in_tx;

    wire parity_en_uart,
         parity_odd_uart,
         tx_mode,
         rx_mode;

    wire fifo_tx_wr,fifo_rx_rd;
    wire tx_enable,rx_enable;

    top_tx transmitter(
           .clk(pclk),
           .wr(fifo_tx_wr),
           .en(tx_enable),
           .rst(preset),
           .tx(tx),
           .full(full_tx),
           .nr_full(nr_full_tx),
           .parity_en(parity_en_uart),
           .parity_odd(parity_odd_uart),
           .nr_empty(nr_empty_tx),
           .div(baud_uart),
           .data_in(data_in_tx),
           .busy(busy_tx)
    );

    top_rx receiver(
             .clk(pclk),
             .rst(preset),
             .en(rx_enable),
             .rd(fifo_rx_rd),
             .rx(rx),
             .parity_en(parity_en_uart),
             .parity_odd(parity_odd_uart),
             .div(baud_uart),
             .data_out(data_out_rx),
             .frame_error(frame_err),
             .parity_error(parity_err),
             .nr_full(nr_full_rx),
             .nr_empty(nr_empty_rx),
             .overrun_error(overrun_err)
            );

    assign reg_no=paddr[4:2];   // Address decoding into reg numbers

    assign tx_enable = cts && tx_mode;  // Enabling tx and rx depending on wr/rd and cts/rts
    assign rx_enable = rts && rx_mode;

    assign fifo_tx_wr = psel && pwrite && penable && (reg_no == 3);  // enable fifo wr only when addr is reg3 and pwrite==1 to avoide writing every cycle
    assign fifo_rx_rd = psel && !pwrite && penable && (reg_no == 4); // enable fifo rd only when addr is reg4 and pwrite==0 to avoide reading every cycle

//=====================================================================================
// this block checks if preset is on and resets
// if psel is active then read/write takes place depending on pwrite
// before setting pready checks if tx fifo is nearly full to stop and
// wait for tx to finish transmitting
//======================================================================================

    always@(posedge pclk or posedge preset)begin 
        pready<=0;
        pslverr<=0;
        if (preset) begin
            regfile[0]<=32'b0;
            regfile[2]<=32'b0;
            regfile[3]<=32'b0;
            pready    <= 0;
            pslverr   <= 0;
        end
        else if (psel && penable && (reg_no<=4)) begin
            if (!nr_full_tx) begin
                if (pwrite) begin
                   case (reg_no)
                        3'd0: regfile[0] <= pwdata;
                        3'd2: regfile[2] <= pwdata;
                        3'd3: regfile[3] <= pwdata;
                        default: ;
                        endcase 
                    pready<=1;
                end
                else begin
                    prdata<=regfile[reg_no];
                    pready<=1;
                end
            end
            else pready<=0; 
        end
        else if (psel && penable && !(reg_no<=4)) begin
                pready<=0;
                pslverr<=1;
            end
        else begin
            pready<=0;
            pslverr<=0;
        end
    end

//============================================================================================
// This block connects the regs to ports of Uart tx and rx through wires 
//=============================================================================================

    assign  tx_mode         = regfile[0][0]; 
    assign  rx_mode         = regfile[0][8]; 
    assign  parity_en_uart  = regfile[0][16]; 
    assign  parity_odd_uart = regfile[0][24]; 
    assign  baud_uart       = regfile[2][8:0]; 
    assign  data_in_tx      = regfile[3][7:0]; 

    always@(posedge pclk)begin
        if (preset) begin
            regfile[1][0]     <= 0;
            regfile[1][8]     <= 0;
            regfile[1][16]    <= 0;
            regfile[1][24]    <= 0;
            regfile[4][7:0]   <= 8'b0;
        end
            regfile[1][0]     <= parity_err;
            regfile[1][8]     <= frame_err;
            regfile[1][16]    <= overrun_err;
            regfile[1][24]    <= busy_tx;
            regfile[4][7:0]   <= data_out_rx;
    end


//======================================================================================================
// This block checks the near full of receiver and generates request to send
// and interrupt signal indicating rx fifo if full
//======================================================================================================

    always@(posedge pclk or posedge preset)begin
        intrr_rx<=0;
        if (preset) begin
            rts<=0;
            intrr_rx<=0;
        end
        else if (nr_full_rx) begin
                rts<=0;
                intrr_rx<=1;
            end
            else rts<=1;
        end

//======================================================================================================
// Interrupt signal for tx fifo
//======================================================================================================

    always@(posedge pclk or posedge preset)begin
        intrr_tx<=0;
        if (preset) begin
            intrr_tx<=0;
        end
        else if (nr_empty_tx) begin
            intrr_tx<=1;
        end
    end

endmodule
