<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86ISelLowering_8h_source.html">X86ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86ShuffleDecode_8h_source.html">Utils/X86ShuffleDecode.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86CallingConv_8h_source.html">X86CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86FrameLowering_8h_source.html">X86FrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86IntrinsicsInfo_8h_source.html">X86IntrinsicsInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetObjectFile_8h_source.html">X86TargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallBitVector_8h_source.html">llvm/ADT/SmallBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BlockFrequencyInfo_8h_source.html">llvm/Analysis/BlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EHPersonalities_8h_source.html">llvm/Analysis/EHPersonalities.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ProfileSummaryInfo_8h_source.html">llvm/Analysis/ProfileSummaryInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicLowering_8h_source.html">llvm/CodeGen/IntrinsicLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="WinEHFuncInfo_8h_source.html">llvm/CodeGen/WinEHFuncInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallSite_8h_source.html">llvm/IR/CallSite.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalAlias_8h_source.html">llvm/IR/GlobalAlias.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalVariable_8h_source.html">llvm/IR/GlobalVariable.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSymbol_8h_source.html">llvm/MC/MCSymbol.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;numeric&gt;</code><br />
</div>
<p><a href="X86ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> { <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5">NotStructReturn</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758">RegStructReturn</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529">StackStructReturn</a>
 }<tr class="memdesc:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">CallIsStructReturn - Determines whether a call uses struct return semantics.  <a href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06788932cd1a15c825f8a90f2285034"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> { <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">ShrinkMode::MULS8</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">ShrinkMode::MULU8</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">ShrinkMode::MULS16</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">ShrinkMode::MULU16</a>
 }<tr class="memdesc:ac06788932cd1a15c825f8a90f2285034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Different mul shrinking modes.  <a href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ac06788932cd1a15c825f8a90f2285034"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number of tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df9cc3269d03373740e69dcb005d729"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9df9cc3269d03373740e69dcb005d729">errorUnsupported</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Msg)</td></tr>
<tr class="memdesc:a9df9cc3269d03373740e69dcb005d729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64.  <a href="#a9df9cc3269d03373740e69dcb005d729">More...</a><br /></td></tr>
<tr class="separator:a9df9cc3269d03373740e69dcb005d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8b8770cc6b2a4fa10b1836bb3c758a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add8b8770cc6b2a4fa10b1836bb3c758a">getMaxByValAlign</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> &amp;MaxAlign)</td></tr>
<tr class="memdesc:add8b8770cc6b2a4fa10b1836bb3c758a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for getByValTypeAlignment to determine the desired ByVal argument alignment.  <a href="#add8b8770cc6b2a4fa10b1836bb3c758a">More...</a><br /></td></tr>
<tr class="separator:add8b8770cc6b2a4fa10b1836bb3c758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf395b1362beab9f5199bd2094f3d19c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf395b1362beab9f5199bd2094f3d19c">hasStackGuardSlotTLS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)</td></tr>
<tr class="separator:aaf395b1362beab9f5199bd2094f3d19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab053337fe39961006d58af59c6b1548b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab053337fe39961006d58af59c6b1548b">SegmentOffset</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>)</td></tr>
<tr class="separator:ab053337fe39961006d58af59c6b1548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb03836327f532e092a6308a11f502b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb03836327f532e092a6308a11f502b2">lowerMasksToReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ValArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValLoc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb03836327f532e092a6308a11f502b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowers masks values (v*i1) to the local register values.  <a href="#adb03836327f532e092a6308a11f502b2">More...</a><br /></td></tr>
<tr class="separator:adb03836327f532e092a6308a11f502b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646e8c28a08337a59949bc2c2223a70a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a646e8c28a08337a59949bc2c2223a70a">Passv64i1ArgInRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;RegsToPass, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a646e8c28a08337a59949bc2c2223a70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks v64i1 value into two registers and adds the new node to the DAG.  <a href="#a646e8c28a08337a59949bc2c2223a70a">More...</a><br /></td></tr>
<tr class="separator:a646e8c28a08337a59949bc2c2223a70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b6b241a7da328f8016e1d6316bf16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa56b6b241a7da328f8016e1d6316bf16">getv64i1Argument</a> (<a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Root, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InFlag=nullptr)</td></tr>
<tr class="memdesc:aa56b6b241a7da328f8016e1d6316bf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads two 32 bit registers and creates a 64 bit mask value.  <a href="#aa56b6b241a7da328f8016e1d6316bf16">More...</a><br /></td></tr>
<tr class="separator:aa56b6b241a7da328f8016e1d6316bf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67936b5bf3f18e3143d26c72f2e2547"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad67936b5bf3f18e3143d26c72f2e2547">lowerRegToMasks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ValArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValLoc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad67936b5bf3f18e3143d26c72f2e2547"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1)  <a href="#ad67936b5bf3f18e3143d26c72f2e2547">More...</a><br /></td></tr>
<tr class="separator:ad67936b5bf3f18e3143d26c72f2e2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356fd0cfb8f472ba8fc4e27e497cd653"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a356fd0cfb8f472ba8fc4e27e497cd653">callIsStructReturn</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; Outs, <a class="el" href="classbool.html">bool</a> IsMCU)</td></tr>
<tr class="separator:a356fd0cfb8f472ba8fc4e27e497cd653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4807a7887fbdadeeddb3d97d8ad7343"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4807a7887fbdadeeddb3d97d8ad7343">argsAreStructReturn</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; Ins, <a class="el" href="classbool.html">bool</a> IsMCU)</td></tr>
<tr class="memdesc:ad4807a7887fbdadeeddb3d97d8ad7343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether a function uses struct return semantics.  <a href="#ad4807a7887fbdadeeddb3d97d8ad7343">More...</a><br /></td></tr>
<tr class="separator:ad4807a7887fbdadeeddb3d97d8ad7343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c9ebb68837f38cc7f83ab4fb11b3267">CreateCopyOfByValArgument</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute.  <a href="#a8c9ebb68837f38cc7f83ab4fb11b3267">More...</a><br /></td></tr>
<tr class="separator:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">More...</a><br /></td></tr>
<tr class="separator:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <a href="#ae812d40144fafed6fd7c00cffb790504">More...</a><br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bae7076c284f85288d5edb636823176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6bae7076c284f85288d5edb636823176">shouldGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> GuaranteedTailCallOpt)</td></tr>
<tr class="memdesc:a6bae7076c284f85288d5edb636823176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the function is being made into a tailcall target by changing its ABI.  <a href="#a6bae7076c284f85288d5edb636823176">More...</a><br /></td></tr>
<tr class="separator:a6bae7076c284f85288d5edb636823176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af507a637524170aba7837ceb61023065"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; MCPhysReg &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af507a637524170aba7837ceb61023065">get64BitArgumentGPRs</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af507a637524170aba7837ceb61023065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bd11888d38f6374fd8a9de32f5c427"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; MCPhysReg &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74bd11888d38f6374fd8a9de32f5c427">get64BitArgumentXMMs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a74bd11888d38f6374fd8a9de32f5c427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54abb6932796b17143639e3fcf318b01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54abb6932796b17143639e3fcf318b01">isSortedByValueNo</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt; ArgLocs)</td></tr>
<tr class="separator:a54abb6932796b17143639e3fcf318b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">EmitTailCallStoreRetAddr</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RetAddrFrIdx, <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classunsigned.html">unsigned</a> SlotSize, int FPDiff, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0).  <a href="#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">More...</a><br /></td></tr>
<tr class="separator:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaba15b33a7b6d8fd6431d14dc3d3c5e9">getMOVL</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width.  <a href="#aaba15b33a7b6d8fd6431d14dc3d3c5e9">More...</a><br /></td></tr>
<tr class="separator:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313bdf934f1f8454b6800d8d997801d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a313bdf934f1f8454b6800d8d997801d2">MatchingStackOffset</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)</td></tr>
<tr class="memdesc:a313bdf934f1f8454b6800d8d997801d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack.  <a href="#a313bdf934f1f8454b6800d8d997801d2">More...</a><br /></td></tr>
<tr class="separator:a313bdf934f1f8454b6800d8d997801d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac544efad1cac95359912f6a25560ae82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac544efad1cac95359912f6a25560ae82">MayFoldLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ac544efad1cac95359912f6a25560ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6299b467109b7b3562cd9563a619064e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6299b467109b7b3562cd9563a619064e">MayFoldIntoStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a6299b467109b7b3562cd9563a619064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad098ee8bd373a87acb0eb025cbf7ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ad098ee8bd373a87acb0eb025cbf7ac">MayFoldIntoZeroExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a0ad098ee8bd373a87acb0eb025cbf7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91e9ffc69ac314ed0568b4dff93aa60f">isTargetShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c9be43724d8bd97c0292a22a9628"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aabb1c9be43724d8bd97c0292a22a9628">isTargetShuffleVariableMask</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aabb1c9be43724d8bd97c0292a22a9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1dac1d71afa3d79d42946a8fc81a77ab">isX86CCSigned</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the condition is an signed comparison operation.  <a href="#a1dac1d71afa3d79d42946a8fc81a77ab">More...</a><br /></td></tr>
<tr class="separator:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8208dbb5e1bd820d048068a9c7e41bb">TranslateIntegerX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode)</td></tr>
<tr class="separator:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4cb621551faefc62d285fd35db6a8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2e4cb621551faefc62d285fd35db6a8">TranslateX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classbool.html">bool</a> isFP, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2e4cb621551faefc62d285fd35db6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do a one-to-one translation of a ISD::CondCode to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make.  <a href="#ab2e4cb621551faefc62d285fd35db6a8">More...</a><br /></td></tr>
<tr class="separator:ab2e4cb621551faefc62d285fd35db6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd81b6b6c94f4d8bc640c9e18cf39186">hasFPCMov</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu.  <a href="#afd81b6b6c94f4d8bc640c9e18cf39186">More...</a><br /></td></tr>
<tr class="separator:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90ffe79bb38686b4c283e3959fdf8b31">isUndefOrEqual</a> (int Val, int CmpVal)</td></tr>
<tr class="memdesc:a90ffe79bb38686b4c283e3959fdf8b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is the undef sentinel value or equal to the specified value.  <a href="#a90ffe79bb38686b4c283e3959fdf8b31">More...</a><br /></td></tr>
<tr class="separator:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aef8a120f777ff4dc79c2bcda21b9be9b">isUndefOrZero</a> (int Val)</td></tr>
<tr class="memdesc:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is either the undef or zero sentinel value.  <a href="#aef8a120f777ff4dc79c2bcda21b9be9b">More...</a><br /></td></tr>
<tr class="separator:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70409be6aadf7e5967d643c821d44f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f70409be6aadf7e5967d643c821d44f">isUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:a6f70409be6aadf7e5967d643c821d44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value.  <a href="#a6f70409be6aadf7e5967d643c821d44f">More...</a><br /></td></tr>
<tr class="separator:a6f70409be6aadf7e5967d643c821d44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4ac0f0c7139f1e0d84956fbdc78a5c8e">isUndefLowerHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose lower half is undefined.  <a href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">More...</a><br /></td></tr>
<tr class="separator:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fff877cacd45bec356194e6bec57f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61fff877cacd45bec356194e6bec57f2">isUndefUpperHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a61fff877cacd45bec356194e6bec57f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose upper half is undefined.  <a href="#a61fff877cacd45bec356194e6bec57f2">More...</a><br /></td></tr>
<tr class="separator:a61fff877cacd45bec356194e6bec57f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884776a595f070c30713cfdc12602ae3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a884776a595f070c30713cfdc12602ae3">isInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a884776a595f070c30713cfdc12602ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val falls within the specified range (L, H].  <a href="#a884776a595f070c30713cfdc12602ae3">More...</a><br /></td></tr>
<tr class="separator:a884776a595f070c30713cfdc12602ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78e36e5bb680d0d59602e5ba15ad5bd3">isAnyInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask falls within the specified range (L, H].  <a href="#a78e36e5bb680d0d59602e5ba15ad5bd3">More...</a><br /></td></tr>
<tr class="separator:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e04027bce62ec4ab85683196cf97716"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e04027bce62ec4ab85683196cf97716">isUndefOrInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a9e04027bce62ec4ab85683196cf97716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef or if its value falls within the specified range (L, H].  <a href="#a9e04027bce62ec4ab85683196cf97716">More...</a><br /></td></tr>
<tr class="separator:a9e04027bce62ec4ab85683196cf97716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acdc633e249c53dfc9c4ad4a7a3683307">isUndefOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:acdc633e249c53dfc9c4ad4a7a3683307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef or if its value falls within the specified range (L, H].  <a href="#acdc633e249c53dfc9c4ad4a7a3683307">More...</a><br /></td></tr>
<tr class="separator:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15fb1db61f62b231736ee83c5370b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b15fb1db61f62b231736ee83c5370b0">isUndefOrZeroOrInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a9b15fb1db61f62b231736ee83c5370b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef, zero or if its value falls within the specified range (L, H].  <a href="#a9b15fb1db61f62b231736ee83c5370b0">More...</a><br /></td></tr>
<tr class="separator:a9b15fb1db61f62b231736ee83c5370b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8ccdcea2404253ccf30e5edeaeedd854">isUndefOrZeroOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:a8ccdcea2404253ccf30e5edeaeedd854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H].  <a href="#a8ccdcea2404253ccf30e5edeaeedd854">More...</a><br /></td></tr>
<tr class="separator:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62c6be38ef70e3cb785ca99e3642a52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af62c6be38ef70e3cb785ca99e3642a52">isSequentialOrUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:af62c6be38ef70e3cb785ca99e3642a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef.  <a href="#af62c6be38ef70e3cb785ca99e3642a52">More...</a><br /></td></tr>
<tr class="separator:af62c6be38ef70e3cb785ca99e3642a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c1884c0993f538346305371165751"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad59c1884c0993f538346305371165751">isSequentialOrUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:ad59c1884c0993f538346305371165751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero.  <a href="#ad59c1884c0993f538346305371165751">More...</a><br /></td></tr>
<tr class="separator:ad59c1884c0993f538346305371165751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206d09d378fc9700fa93cd72adba2257"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a206d09d378fc9700fa93cd72adba2257">isUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:a206d09d378fc9700fa93cd72adba2257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero.  <a href="#a206d09d378fc9700fa93cd72adba2257">More...</a><br /></td></tr>
<tr class="separator:a206d09d378fc9700fa93cd72adba2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad6fc8ed265d8edfefb78f7985fed146e">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;WidenedMask)</td></tr>
<tr class="memdesc:ad6fc8ed265d8edfefb78f7985fed146e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled.  <a href="#ad6fc8ed265d8edfefb78f7985fed146e">More...</a><br /></td></tr>
<tr class="separator:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b34d93dd35343dbb2d4d9496ed85cd9">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> V2IsZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;WidenedMask)</td></tr>
<tr class="separator:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90b7c018c6482771ca6f21a58842810"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af90b7c018c6482771ca6f21a58842810">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:af90b7c018c6482771ca6f21a58842810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2105859ef64dda1ac442681719f5c33b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2105859ef64dda1ac442681719f5c33b">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Values, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classbool.html">bool</a> IsMask=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="separator:a2105859ef64dda1ac442681719f5c33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fee8159812bebf4f298bb3c525cdb2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7fee8159812bebf4f298bb3c525cdb2f">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Undefs, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a7fee8159812bebf4f298bb3c525cdb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac007ab17eae964d8d0dc51a9cd535667"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac007ab17eae964d8d0dc51a9cd535667">getZeroVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ac007ab17eae964d8d0dc51a9cd535667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all zero elements.  <a href="#ac007ab17eae964d8d0dc51a9cd535667">More...</a><br /></td></tr>
<tr class="separator:ac007ab17eae964d8d0dc51a9cd535667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d2572a2d7cf0d8584f28c2c1c2e14c8">extractSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af1235e2e2ca58b93e3b22bc6c8b3d9ab">extract128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 128-bits from a vector &gt; 128 bits.  <a href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">More...</a><br /></td></tr>
<tr class="separator:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433dc6459ebb75035c03803968a2cd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2433dc6459ebb75035c03803968a2cd7">extract256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a2433dc6459ebb75035c03803968a2cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 256-bits from a 512-bit vector.  <a href="#a2433dc6459ebb75035c03803968a2cd7">More...</a><br /></td></tr>
<tr class="separator:a2433dc6459ebb75035c03803968a2cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb0f27acb965339dde328392c1adaf7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cb0f27acb965339dde328392c1adaf7">insertSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a7cb0f27acb965339dde328392c1adaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d41ad70a90ca184815fa009b650b97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22d41ad70a90ca184815fa009b650b97">insert128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a22d41ad70a90ca184815fa009b650b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to put 128-bits into a vector &gt; 128 bits.  <a href="#a22d41ad70a90ca184815fa009b650b97">More...</a><br /></td></tr>
<tr class="separator:a22d41ad70a90ca184815fa009b650b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6edfdb2ee22d183ae51d57796e56f8e3">widenSubVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <a href="#a6edfdb2ee22d183ae51d57796e56f8e3">More...</a><br /></td></tr>
<tr class="separator:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52454f48bb708641ee0dd9853e5f1558"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52454f48bb708641ee0dd9853e5f1558">widenSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> WideSizeInBits)</td></tr>
<tr class="memdesc:a52454f48bb708641ee0dd9853e5f1558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <a href="#a52454f48bb708641ee0dd9853e5f1558">More...</a><br /></td></tr>
<tr class="separator:a52454f48bb708641ee0dd9853e5f1558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64faeaa5f83f9668acd436dd513366af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a64faeaa5f83f9668acd436dd513366af">collectConcatOps</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops)</td></tr>
<tr class="separator:a64faeaa5f83f9668acd436dd513366af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplParams" colspan="2">template&lt;typename F &gt; </td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0409fb04e071cd7a523f022dffec2a3">SplitOpsAndApply</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> Builder, <a class="el" href="classbool.html">bool</a> CheckBWI=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:af0409fb04e071cd7a523f022dffec2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c34ea579237aedce7149724afc490ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1c34ea579237aedce7149724afc490ab">insert1BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1c34ea579237aedce7149724afc490ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert i1-subvector to i1-vector.  <a href="#a1c34ea579237aedce7149724afc490ab">More...</a><br /></td></tr>
<tr class="separator:a1c34ea579237aedce7149724afc490ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11671a35605d3033849a1e314831179"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac11671a35605d3033849a1e314831179">concatSubVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:ac11671a35605d3033849a1e314831179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a458b41b670c695bfe6c37217b7007c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a458b41b670c695bfe6c37217b7007c">getOnesVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a4a458b41b670c695bfe6c37217b7007c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all bits set.  <a href="#a4a458b41b670c695bfe6c37217b7007c">More...</a><br /></td></tr>
<tr class="separator:a4a458b41b670c695bfe6c37217b7007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136206ccfa6a67de0a11b22c6c846555"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a136206ccfa6a67de0a11b22c6c846555">getOpcode_EXTEND_VECTOR_INREG</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a136206ccfa6a67de0a11b22c6c846555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07359ec6bb378e2e47684038eda7f79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa07359ec6bb378e2e47684038eda7f79">getExtendInVec</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa07359ec6bb378e2e47684038eda7f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81759e8ae2c9ab3b98619cce9995ad74">IsNOT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d76fc058d7841446bf38993ecd56b66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0d76fc058d7841446bf38993ecd56b66">getUnpackl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a0d76fc058d7841446bf38993ecd56b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackl operation.  <a href="#a0d76fc058d7841446bf38993ecd56b66">More...</a><br /></td></tr>
<tr class="separator:a0d76fc058d7841446bf38993ecd56b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009ec0505144f168fe1e21ee7c252fa2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a009ec0505144f168fe1e21ee7c252fa2">getUnpackh</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a009ec0505144f168fe1e21ee7c252fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackh operation.  <a href="#a009ec0505144f168fe1e21ee7c252fa2">More...</a><br /></td></tr>
<tr class="separator:a009ec0505144f168fe1e21ee7c252fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aadeaf4ecc93abb786c5e2aae78a5355c">getShuffleVectorZeroOrUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, int Idx, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector_shuffle of the specified vector of zero or undef vector.  <a href="#aadeaf4ecc93abb786c5e2aae78a5355c">More...</a><br /></td></tr>
<tr class="separator:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338f1ca2f142ca20ed7275362fec457c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a338f1ca2f142ca20ed7275362fec457c">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load)</td></tr>
<tr class="separator:a338f1ca2f142ca20ed7275362fec457c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c9332f99dbe9fa4a23d2d307b165ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41c9332f99dbe9fa4a23d2d307b165ca">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a41c9332f99dbe9fa4a23d2d307b165ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9113ea8e53ba9c81f55f15c11c7a522">getTargetConstantBitsFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> EltSizeInBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;EltBits, <a class="el" href="classbool.html">bool</a> AllowWholeUndefs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="classbool.html">bool</a> AllowPartialUndefs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555e447fdd5e4a870e2216a692618f98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a555e447fdd5e4a870e2216a692618f98">llvm::X86::isConstantSplat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatVal)</td></tr>
<tr class="memdesc:a555e447fdd5e4a870e2216a692618f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Op is a constant whose elements are all the same constant or undefined, return true and return the constant value in <code>SplatVal</code>.  <a href="namespacellvm_1_1X86.html#a555e447fdd5e4a870e2216a692618f98">More...</a><br /></td></tr>
<tr class="separator:a555e447fdd5e4a870e2216a692618f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05ad372d1e6700f8125ad1fee07271b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab05ad372d1e6700f8125ad1fee07271b">getTargetShuffleMaskIndices</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MaskNode, <a class="el" href="classunsigned.html">unsigned</a> MaskEltSizeInBits, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; uint64_t &gt; &amp;RawMask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts)</td></tr>
<tr class="separator:ab05ad372d1e6700f8125ad1fee07271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dc0ca223a3d85914bb7bf8b5e47bae"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a85dc0ca223a3d85914bb7bf8b5e47bae">createPackShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> Unary)</td></tr>
<tr class="memdesc:a85dc0ca223a3d85914bb7bf8b5e47bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a shuffle mask that matches the PACKSS/PACKUS truncation.  <a href="#a85dc0ca223a3d85914bb7bf8b5e47bae">More...</a><br /></td></tr>
<tr class="separator:a85dc0ca223a3d85914bb7bf8b5e47bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e33cb0aa9b4fbae99810b4d70d29f25">getPackDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c620fc470731fdb2a41678c294a1e6c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c620fc470731fdb2a41678c294a1e6c">getHorizDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a8c620fc470731fdb2a41678c294a1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f658c75b135fdd8ffee5218e907db3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75f658c75b135fdd8ffee5218e907db3">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> AllowSentinelZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> &amp;IsUnary)</td></tr>
<tr class="memdesc:a75f658c75b135fdd8ffee5218e907db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the shuffle mask corresponding to the target-specific opcode.  <a href="#a75f658c75b135fdd8ffee5218e907db3">More...</a><br /></td></tr>
<tr class="separator:a75f658c75b135fdd8ffee5218e907db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac21ca860de08b06c8c3d51c536ba0c90">computeZeroableShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:ac21ca860de08b06c8c3d51c536ba0c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute whether each element of a shuffle is zeroable.  <a href="#ac21ca860de08b06c8c3d51c536ba0c90">More...</a><br /></td></tr>
<tr class="separator:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71303967827d0c63f1caa626e59aa38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af71303967827d0c63f1caa626e59aa38">getTargetShuffleAndZeroables</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:af71303967827d0c63f1caa626e59aa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs.  <a href="#af71303967827d0c63f1caa626e59aa38">More...</a><br /></td></tr>
<tr class="separator:af71303967827d0c63f1caa626e59aa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a735ccd5c4f719f05d522e22a0ade0a26">resolveTargetShuffleFromZeroables</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classbool.html">bool</a> ResolveKnownZeros=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9c73db3d255463a574759f2ee030c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebf9c73db3d255463a574759f2ee030c">resolveZeroablesFromTargetShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="separator:aebf9c73db3d255463a574759f2ee030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784037204efa69e599875b2012b859c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a784037204efa69e599875b2012b859c4">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="separator:a784037204efa69e599875b2012b859c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee751bfa42e25ad7bd9a592208ac2c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5ee751bfa42e25ad7bd9a592208ac2c1">getFauxShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="separator:a5ee751bfa42e25ad7bd9a592208ac2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ed119a74aa160e44fcd158476e353e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69ed119a74aa160e44fcd158476e353e">resolveTargetShuffleInputsAndMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask)</td></tr>
<tr class="memdesc:a69ed119a74aa160e44fcd158476e353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes unused/repeated shuffle source inputs and adjusts the shuffle mask.  <a href="#a69ed119a74aa160e44fcd158476e353e">More...</a><br /></td></tr>
<tr class="separator:a69ed119a74aa160e44fcd158476e353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449521cb48f20ded56889eba24e12a7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a449521cb48f20ded56889eba24e12a7c">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="memdesc:a449521cb48f20ded56889eba24e12a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values.  <a href="#a449521cb48f20ded56889eba24e12a7c">More...</a><br /></td></tr>
<tr class="separator:a449521cb48f20ded56889eba24e12a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab53509cdc846418bf79d3b05aeb53a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5ab53509cdc846418bf79d3b05aeb53a">getShuffleScalarElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="memdesc:a5ab53509cdc846418bf79d3b05aeb53a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the scalar element that will make up the ith element of the result of the vector shuffle.  <a href="#a5ab53509cdc846418bf79d3b05aeb53a">More...</a><br /></td></tr>
<tr class="separator:a5ab53509cdc846418bf79d3b05aeb53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9458fa4d4d23fefb2536bc3d193ad7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a9458fa4d4d23fefb2536bc3d193ad7">LowerBuildVectorAsInsert</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> NonZeros, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2a9458fa4d4d23fefb2536bc3d193ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa340b0c2ddbad481b8516e856579a7b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa340b0c2ddbad481b8516e856579a7b8">LowerBuildVectorv16i8</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> NonZeros, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa340b0c2ddbad481b8516e856579a7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v16i8.  <a href="#aa340b0c2ddbad481b8516e856579a7b8">More...</a><br /></td></tr>
<tr class="separator:aa340b0c2ddbad481b8516e856579a7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d451fb0677b82483068e61235d8828"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af3d451fb0677b82483068e61235d8828">LowerBuildVectorv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> NonZeros, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af3d451fb0677b82483068e61235d8828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v8i16.  <a href="#af3d451fb0677b82483068e61235d8828">More...</a><br /></td></tr>
<tr class="separator:af3d451fb0677b82483068e61235d8828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24c05613343fb93ecfd517f7b20ce1e8">LowerBuildVectorv4x32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a24c05613343fb93ecfd517f7b20ce1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v4i32 or v4f32.  <a href="#a24c05613343fb93ecfd517f7b20ce1e8">More...</a><br /></td></tr>
<tr class="separator:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82ea3e3b3362aee4beee97df4ed04ec2">getVShift</a> (<a class="el" href="classbool.html">bool</a> isLeft, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classunsigned.html">unsigned</a> NumBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector logical shift node.  <a href="#a82ea3e3b3362aee4beee97df4ed04ec2">More...</a><br /></td></tr>
<tr class="separator:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8679ab19e5fd70f2011394a4923d7c43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8679ab19e5fd70f2011394a4923d7c43">LowerAsSplatVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8679ab19e5fd70f2011394a4923d7c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13ace08d99a3db97ddf471924d6da5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d13ace08d99a3db97ddf471924d6da5">findEltLoadSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Elt, <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;Ld, int64_t &amp;ByteOffset)</td></tr>
<tr class="separator:a9d13ace08d99a3db97ddf471924d6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0b1dab753daa60492f876c73299d0a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d0b1dab753daa60492f876c73299d0a">EltsFromConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Elts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> isAfterLegalize)</td></tr>
<tr class="memdesc:a6d0b1dab753daa60492f876c73299d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'.  <a href="#a6d0b1dab753daa60492f876c73299d0a">More...</a><br /></td></tr>
<tr class="separator:a6d0b1dab753daa60492f876c73299d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474c88be1621c5cc699eac46f532dd89"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a474c88be1621c5cc699eac46f532dd89">combineToConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> isAfterLegalize)</td></tr>
<tr class="separator:a474c88be1621c5cc699eac46f532dd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cc6f0bf5007ecac3fbaccc032a4317"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1cc6f0bf5007ecac3fbaccc032a4317">getConstantVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatValue, <a class="el" href="classunsigned.html">unsigned</a> SplatBitSize, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</td></tr>
<tr class="separator:aa1cc6f0bf5007ecac3fbaccc032a4317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2740fb8073dd44c958e5ee272444fde8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2740fb8073dd44c958e5ee272444fde8">isFoldableUseOfShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a2740fb8073dd44c958e5ee272444fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8789038e7539ab67b16290473e1cbf0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae8789038e7539ab67b16290473e1cbf0">isSplatZeroExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumElt, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;EltType)</td></tr>
<tr class="separator:ae8789038e7539ab67b16290473e1cbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad3bd738a3a35386f7ca6f45b7d8bff3">lowerBuildVectorAsBroadcast</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a.  <a href="#aad3bd738a3a35386f7ca6f45b7d8bff3">More...</a><br /></td></tr>
<tr class="separator:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afaf1cbe4bd00ba18fb62321d5cbe4646">getUnderlyingExtractedFromVec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ExtractedFromVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtIdx)</td></tr>
<tr class="memdesc:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index.  <a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">More...</a><br /></td></tr>
<tr class="separator:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f41e4536175781a5dd1e2efc374952"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65f41e4536175781a5dd1e2efc374952">buildFromShuffleMostly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a65f41e4536175781a5dd1e2efc374952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b250a0ab588ebdb9a5914db71b0b7d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae8b250a0ab588ebdb9a5914db71b0b7d">ConvertI1VectorToInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae8b250a0ab588ebdb9a5914db71b0b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829630b309f5c67aa0425af36b41b745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a829630b309f5c67aa0425af36b41b745">LowerBUILD_VECTORvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a829630b309f5c67aa0425af36b41b745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8b17ed3f1a97f1d8aa795465e732cf8">isHorizontalBinOpPart</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> BaseIdx, <a class="el" href="classunsigned.html">unsigned</a> LastIdx, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="memdesc:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible. ">LowerToHorizontalOp()</a>.  <a href="#ab8b17ed3f1a97f1d8aa795465e732cf8">More...</a><br /></td></tr>
<tr class="separator:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">ExpandHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> X86Opcode, <a class="el" href="classbool.html">bool</a> <a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>, <a class="el" href="classbool.html">bool</a> isUndefLO, <a class="el" href="classbool.html">bool</a> isUndefHI)</td></tr>
<tr class="memdesc:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector.  <a href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">More...</a><br /></td></tr>
<tr class="separator:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10f0c9e6db4a0388d577d2da5a0487ca">isAddSubOrSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumExtracts, <a class="el" href="classbool.html">bool</a> &amp;IsSubAdd)</td></tr>
<tr class="memdesc:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation.  <a href="#a10f0c9e6db4a0388d577d2da5a0487ca">More...</a><br /></td></tr>
<tr class="separator:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababdb755e930b1b856496616c735a117"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ababdb755e930b1b856496616c735a117">isFMAddSubOrFMSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd2, <a class="el" href="classunsigned.html">unsigned</a> ExpectedUses)</td></tr>
<tr class="memdesc:ababdb755e930b1b856496616c735a117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>).  <a href="#ababdb755e930b1b856496616c735a117">More...</a><br /></td></tr>
<tr class="separator:ababdb755e930b1b856496616c735a117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95322999c3b7eed83b5467bf0b929e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab95322999c3b7eed83b5467bf0b929e3">lowerToAddSubOrFMAddSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab95322999c3b7eed83b5467bf0b929e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to X86ISD::ADDSUB or X86ISD::FMADDSUB or X86ISD::FMSUBADD node.  <a href="#ab95322999c3b7eed83b5467bf0b929e3">More...</a><br /></td></tr>
<tr class="separator:ab95322999c3b7eed83b5467bf0b929e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> &amp;HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="separator:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a178918533dcdc74ccc95c9ae8c43dcac">getHopForBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1)</td></tr>
<tr class="separator:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9f20ebd030add135aa3cf106dbf993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993">LowerToHorizontalOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2d9f20ebd030add135aa3cf106dbf993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower BUILD_VECTOR to a horizontal add/sub operation if possible.  <a href="#a2d9f20ebd030add135aa3cf106dbf993">More...</a><br /></td></tr>
<tr class="separator:a2d9f20ebd030add135aa3cf106dbf993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62747b2088964e2af6372d3ae10190b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a62747b2088964e2af6372d3ae10190b4">lowerBuildVectorToBitOp</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a62747b2088964e2af6372d3ae10190b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors.  <a href="#a62747b2088964e2af6372d3ae10190b4">More...</a><br /></td></tr>
<tr class="separator:a62747b2088964e2af6372d3ae10190b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375fa908198f2e372148f631c5409b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4375fa908198f2e372148f631c5409b7">materializeVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4375fa908198f2e372148f631c5409b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a vector constant without a load.  <a href="#a4375fa908198f2e372148f631c5409b7">More...</a><br /></td></tr>
<tr class="separator:a4375fa908198f2e372148f631c5409b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5db80d29dfef7133b98ecb6a250666"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add5db80d29dfef7133b98ecb6a250666">createVariablePermute</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IndicesVec, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:add5db80d29dfef7133b98ecb6a250666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices.  <a href="#add5db80d29dfef7133b98ecb6a250666">More...</a><br /></td></tr>
<tr class="separator:add5db80d29dfef7133b98ecb6a250666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67470d27f3c6deda45ad7fe5e6addb79">LowerBUILD_VECTORAsVariablePermute</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac500e16c74b6cb60304069a03b41a946"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac500e16c74b6cb60304069a03b41a946">LowerAVXCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac500e16c74b6cb60304069a03b41a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d2c4e634576e31a243b938a43112af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d2c4e634576e31a243b938a43112af">LowerCONCAT_VECTORSvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20d2c4e634576e31a243b938a43112af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaff2581ea82c371cd3c4706d5f5a1cfb">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa78abc288ee7112f9f3df8f148a7e7af">isNoopShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa78abc288ee7112f9f3df8f148a7e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tiny helper function to identify a no-op mask.  <a href="#aa78abc288ee7112f9f3df8f148a7e7af">More...</a><br /></td></tr>
<tr class="separator:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585054f95cdb1b92f7d0d74194936b3d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a585054f95cdb1b92f7d0d74194936b3d">isLaneCrossingShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a585054f95cdb1b92f7d0d74194936b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask.  <a href="#a585054f95cdb1b92f7d0d74194936b3d">More...</a><br /></td></tr>
<tr class="separator:a585054f95cdb1b92f7d0d74194936b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30164b8008b40271942859d6196d0d8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa30164b8008b40271942859d6196d0d8">is128BitLaneCrossingShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa30164b8008b40271942859d6196d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing 128-bit lanes in this shuffle mask.  <a href="#aa30164b8008b40271942859d6196d0d8">More...</a><br /></td></tr>
<tr class="separator:aa30164b8008b40271942859d6196d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10bf9c359bf4ec9dee418334a39443"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afc10bf9c359bf4ec9dee418334a39443">isRepeatedShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:afc10bf9c359bf4ec9dee418334a39443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each sub-lane.  <a href="#afc10bf9c359bf4ec9dee418334a39443">More...</a><br /></td></tr>
<tr class="separator:afc10bf9c359bf4ec9dee418334a39443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd446e684755fec65fa6ed3647fbb05"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2cd446e684755fec65fa6ed3647fbb05">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a2cd446e684755fec65fa6ed3647fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 128-bit lane.  <a href="#a2cd446e684755fec65fa6ed3647fbb05">More...</a><br /></td></tr>
<tr class="separator:a2cd446e684755fec65fa6ed3647fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9703e1717da1bad9f8bbd3785517dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab9703e1717da1bad9f8bbd3785517dc">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:aab9703e1717da1bad9f8bbd3785517dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f482a133174a75f0ba10057f7adbb5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41f482a133174a75f0ba10057f7adbb5">is256BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a41f482a133174a75f0ba10057f7adbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 256-bit lane.  <a href="#a41f482a133174a75f0ba10057f7adbb5">More...</a><br /></td></tr>
<tr class="separator:a41f482a133174a75f0ba10057f7adbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606dcc597bd47391259bdb57694b8466"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a606dcc597bd47391259bdb57694b8466">isRepeatedTargetShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a606dcc597bd47391259bdb57694b8466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <a href="#a606dcc597bd47391259bdb57694b8466">More...</a><br /></td></tr>
<tr class="separator:a606dcc597bd47391259bdb57694b8466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338847a696a91311d359bb401cf695fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a338847a696a91311d359bb401cf695fc">isShuffleEquivalent</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ExpectedMask)</td></tr>
<tr class="memdesc:a338847a696a91311d359bb401cf695fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a shuffle mask is equivalent to an explicit list of arguments.  <a href="#a338847a696a91311d359bb401cf695fc">More...</a><br /></td></tr>
<tr class="separator:a338847a696a91311d359bb401cf695fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18226a1d94046a44ac486fa4f688b9be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18226a1d94046a44ac486fa4f688b9be">isTargetShuffleEquivalent</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ExpectedMask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:a18226a1d94046a44ac486fa4f688b9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a target shuffle mask is equivalent to an explicit pattern.  <a href="#a18226a1d94046a44ac486fa4f688b9be">More...</a><br /></td></tr>
<tr class="separator:a18226a1d94046a44ac486fa4f688b9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592257bda16ad5708411b083fc0cec19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a592257bda16ad5708411b083fc0cec19">createShuffleMaskFromVSELECT</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cond)</td></tr>
<tr class="separator:a592257bda16ad5708411b083fc0cec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f8fc808b3c083ac8b376f26d8ac8f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69f8fc808b3c083ac8b376f26d8ac8f7">isUnpackWdShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a69f8fc808b3c083ac8b376f26d8ac8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0e12a60675938c9879e53d5f194cd4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb0e12a60675938c9879e53d5f194cd4">is128BitUnpackShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:adb0e12a60675938c9879e53d5f194cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac920f476758be52d3901976f91f26552"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac920f476758be52d3901976f91f26552">hasIdenticalHalvesShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ac920f476758be52d3901976f91f26552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a shuffle mask chooses elements identically in its top and bottom halves.  <a href="#ac920f476758be52d3901976f91f26552">More...</a><br /></td></tr>
<tr class="separator:ac920f476758be52d3901976f91f26552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d002525e00017d195765b959cd0bc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a72d002525e00017d195765b959cd0bc9">getV4X86ShuffleImm</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a72d002525e00017d195765b959cd0bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a 4-lane 8-bit shuffle immediate for a mask.  <a href="#a72d002525e00017d195765b959cd0bc9">More...</a><br /></td></tr>
<tr class="separator:a72d002525e00017d195765b959cd0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e1c868e1b38f5eb5034beb9ce6d7ef0">getV4X86ShuffleImm8ForMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc45a2f128604768ee950e2e50b4b2c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adbc45a2f128604768ee950e2e50b4b2c">isNonZeroElementsInOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classllvm_1_1VectorType.html">VectorType</a>, <a class="el" href="classbool.html">bool</a> &amp;IsZeroSideLeft)</td></tr>
<tr class="separator:adbc45a2f128604768ee950e2e50b4b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1cf11dbde3c84d0f3867d8f25f738149">lowerShuffleWithPSHUFB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1cf11dbde3c84d0f3867d8f25f738149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle with a single PSHUFB of V1 or V2.  <a href="#a1cf11dbde3c84d0f3867d8f25f738149">More...</a><br /></td></tr>
<tr class="separator:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7fb1a2451497dfdf1119bd9343bd3052">getMaskNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7fb1a2451497dfdf1119bd9343bd3052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics.  <a href="#a7fb1a2451497dfdf1119bd9343bd3052">More...</a><br /></td></tr>
<tr class="separator:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae449eea2801b2319108d4d4f23500b45"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae449eea2801b2319108d4d4f23500b45">lowerShuffleToEXPAND</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae449eea2801b2319108d4d4f23500b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2586726258d4a6f1ee767165e7b64e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a2586726258d4a6f1ee767165e7b64e">matchShuffleWithUNPCK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;UnpackOpcode, <a class="el" href="classbool.html">bool</a> IsUnary, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; TargetMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7a2586726258d4a6f1ee767165e7b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766b151698176d3663cbbe4f5d56b272"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a766b151698176d3663cbbe4f5d56b272">lowerShuffleWithUNPCK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a766b151698176d3663cbbe4f5d56b272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c4c431f28929dfd7510659c0f6c9db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65c4c431f28929dfd7510659c0f6c9db">matchShuffleAsVPMOV</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> SwappedOps, int Delta)</td></tr>
<tr class="separator:a65c4c431f28929dfd7510659c0f6c9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696fdc64449b3aae39ce3c47e0e87d79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a696fdc64449b3aae39ce3c47e0e87d79">lowerShuffleWithVPMOV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a696fdc64449b3aae39ce3c47e0e87d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c1e73cc96668fcdb72829196d689f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac3c1e73cc96668fcdb72829196d689f9">matchShuffleWithPACK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;PackOpcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; TargetMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac3c1e73cc96668fcdb72829196d689f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aead6994aed6d0d353677bcbb632e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a40aead6994aed6d0d353677bcbb632e9">lowerShuffleWithPACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a40aead6994aed6d0d353677bcbb632e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a419747b6445cfb3e87ebb2905eb6ae3a">lowerShuffleAsBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a bitmask instruction for a shuffle.  <a href="#a419747b6445cfb3e87ebb2905eb6ae3a">More...</a><br /></td></tr>
<tr class="separator:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e4483d03d2add97c23c0c74c7ede61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52e4483d03d2add97c23c0c74c7ede61">lowerShuffleAsBitBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a52e4483d03d2add97c23c0c74c7ede61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle using bit math.  <a href="#a52e4483d03d2add97c23c0c74c7ede61">More...</a><br /></td></tr>
<tr class="separator:a52e4483d03d2add97c23c0c74c7ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efc9c5964a347b59ed81340d86e29e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27efc9c5964a347b59ed81340d86e29e">getVectorMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a27efc9c5964a347b59ed81340d86e29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics.  <a href="#a27efc9c5964a347b59ed81340d86e29e">More...</a><br /></td></tr>
<tr class="separator:a27efc9c5964a347b59ed81340d86e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f03521de518b7a1bdb24159c3cf78f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f03521de518b7a1bdb24159c3cf78f2">matchShuffleAsBlend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> &amp;ForceV1Zero, <a class="el" href="classbool.html">bool</a> &amp;ForceV2Zero, uint64_t &amp;BlendMask)</td></tr>
<tr class="separator:a5f03521de518b7a1bdb24159c3cf78f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773313738753b97c7efdf953cdc27477"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a773313738753b97c7efdf953cdc27477">scaleVectorShuffleBlendMask</a> (uint64_t BlendMask, int <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Scale)</td></tr>
<tr class="separator:a773313738753b97c7efdf953cdc27477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9cca449265297eb5a0bde5f0e48b7c22">lowerShuffleAsBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Original, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9cca449265297eb5a0bde5f0e48b7c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle.  <a href="#a9cca449265297eb5a0bde5f0e48b7c22">More...</a><br /></td></tr>
<tr class="separator:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbaff79ac149c03dc9043429f143ac2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dbaff79ac149c03dc9043429f143ac2">lowerShuffleAsBlendAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> ImmBlends=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:a8dbaff79ac149c03dc9043429f143ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as a blend of elements from two inputs followed by a single-input permutation.  <a href="#a8dbaff79ac149c03dc9043429f143ac2">More...</a><br /></td></tr>
<tr class="separator:a8dbaff79ac149c03dc9043429f143ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada1954ec063385c2412de5ae3f7912b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada1954ec063385c2412de5ae3f7912b">lowerShuffleAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aada1954ec063385c2412de5ae3f7912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as an unpack of elements from two inputs followed by a single-input permutation.  <a href="#aada1954ec063385c2412de5ae3f7912b">More...</a><br /></td></tr>
<tr class="separator:aada1954ec063385c2412de5ae3f7912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d5b5c5c822cce481fecad41374b43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae64d5b5c5c822cce481fecad41374b43">lowerShuffleAsByteRotateAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae64d5b5c5c822cce481fecad41374b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place.  <a href="#ae64d5b5c5c822cce481fecad41374b43">More...</a><br /></td></tr>
<tr class="separator:ae64d5b5c5c822cce481fecad41374b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73594674fe0f8a6ccd67875c7e51e09b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a73594674fe0f8a6ccd67875c7e51e09b">lowerShuffleAsDecomposedShuffleBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a73594674fe0f8a6ccd67875c7e51e09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to decompose a shuffle and blend into independent blends and permutes.  <a href="#a73594674fe0f8a6ccd67875c7e51e09b">More...</a><br /></td></tr>
<tr class="separator:a73594674fe0f8a6ccd67875c7e51e09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f4da25974722d7065ad3dd9d278163"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a45f4da25974722d7065ad3dd9d278163">matchShuffleAsRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a45f4da25974722d7065ad3dd9d278163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a rotation.  <a href="#a45f4da25974722d7065ad3dd9d278163">More...</a><br /></td></tr>
<tr class="separator:a45f4da25974722d7065ad3dd9d278163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adcfb42fd1c2e2adbd26d6050f7979e05">matchShuffleAsByteRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte rotation.  <a href="#adcfb42fd1c2e2adbd26d6050f7979e05">More...</a><br /></td></tr>
<tr class="separator:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad564305780050370c351e4dfa35ca35a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad564305780050370c351e4dfa35ca35a">lowerShuffleAsByteRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad564305780050370c351e4dfa35ca35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7abe87d4ccffb8a73e0bbb990b0a4ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad7abe87d4ccffb8a73e0bbb990b0a4ab">lowerShuffleAsRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad7abe87d4ccffb8a73e0bbb990b0a4ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a dword/qword rotation.  <a href="#ad7abe87d4ccffb8a73e0bbb990b0a4ab">More...</a><br /></td></tr>
<tr class="separator:ad7abe87d4ccffb8a73e0bbb990b0a4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa54817a233f0f0b0e3fb5f733c0b273">lowerShuffleAsByteShiftMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte shift sequence.  <a href="#aaa54817a233f0f0b0e3fb5f733c0b273">More...</a><br /></td></tr>
<tr class="separator:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3030662cab4f127ea42c4f8f5a0b907">matchShuffleAsShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShiftVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab3030662cab4f127ea42c4f8f5a0b907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit shift (shifts in zeros).  <a href="#ab3030662cab4f127ea42c4f8f5a0b907">More...</a><br /></td></tr>
<tr class="separator:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6603d91c239142185ad49fe7cb80cd68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6603d91c239142185ad49fe7cb80cd68">lowerShuffleAsShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6603d91c239142185ad49fe7cb80cd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8e4e93889aaf56eb87af0a51dce84d0d">matchShuffleAsEXTRQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, uint64_t &amp;BitLen, uint64_t &amp;BitIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55af9657dc82151b4fe283322a9db6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af55af9657dc82151b4fe283322a9db6d">matchShuffleAsINSERTQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, uint64_t &amp;BitLen, uint64_t &amp;BitIdx)</td></tr>
<tr class="separator:af55af9657dc82151b4fe283322a9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a944d68a54d7d2b97bc900a1f6b2d2910">lowerShuffleWithSSE4A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ.  <a href="#a944d68a54d7d2b97bc900a1f6b2d2910">More...</a><br /></td></tr>
<tr class="separator:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48800ce6340e294183a533b91c1c6b60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a48800ce6340e294183a533b91c1c6b60">lowerShuffleAsSpecificZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, int Scale, int Offset, <a class="el" href="classbool.html">bool</a> AnyExt, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InputV, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a48800ce6340e294183a533b91c1c6b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle as a zero or any extension.  <a href="#a48800ce6340e294183a533b91c1c6b60">More...</a><br /></td></tr>
<tr class="separator:a48800ce6340e294183a533b91c1c6b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b222d1c28274048f4f94c8df23038fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b222d1c28274048f4f94c8df23038fc">lowerShuffleAsZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5b222d1c28274048f4f94c8df23038fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a zero extension on any microarch.  <a href="#a5b222d1c28274048f4f94c8df23038fc">More...</a><br /></td></tr>
<tr class="separator:a5b222d1c28274048f4f94c8df23038fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6d9a708e0caf9a4220ab7563f7c2ea5">getScalarValueForVectorElement</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int Idx, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get a scalar value for a specific element of a vector.  <a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">More...</a><br /></td></tr>
<tr class="separator:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a98eacddb4eaa55f1ab3723416253"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a308a98eacddb4eaa55f1ab3723416253">isShuffleFoldableLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:a308a98eacddb4eaa55f1ab3723416253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to test for a load that can be folded with x86 shuffles.  <a href="#a308a98eacddb4eaa55f1ab3723416253">More...</a><br /></td></tr>
<tr class="separator:a308a98eacddb4eaa55f1ab3723416253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f002d1380244ed0e6fbd6af6d65881"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a31f002d1380244ed0e6fbd6af6d65881">lowerShuffleAsElementInsertion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a31f002d1380244ed0e6fbd6af6d65881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower insertion of a single element into a zero vector.  <a href="#a31f002d1380244ed0e6fbd6af6d65881">More...</a><br /></td></tr>
<tr class="separator:a31f002d1380244ed0e6fbd6af6d65881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3dffd133ed36ade03df8e0b74619e7fc">lowerShuffleAsTruncBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, int BroadcastIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3dffd133ed36ade03df8e0b74619e7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements.  <a href="#a3dffd133ed36ade03df8e0b74619e7fc">More...</a><br /></td></tr>
<tr class="separator:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d05d163b9fe668c6e62786abb5a53e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a77d05d163b9fe668c6e62786abb5a53e">isSingleSHUFPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a77d05d163b9fe668c6e62786abb5a53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether this can be lowered with a single SHUFPS instruction.  <a href="#a77d05d163b9fe668c6e62786abb5a53e">More...</a><br /></td></tr>
<tr class="separator:a77d05d163b9fe668c6e62786abb5a53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d14869834e07743880f9eac8f6d98b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a94d14869834e07743880f9eac8f6d98b">lowerShuffleOfExtractsAsVperm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a94d14869834e07743880f9eac8f6d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering.  <a href="#a94d14869834e07743880f9eac8f6d98b">More...</a><br /></td></tr>
<tr class="separator:a94d14869834e07743880f9eac8f6d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699145421612880595f18dd1b31bf7cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a699145421612880595f18dd1b31bf7cb">lowerShuffleAsBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a699145421612880595f18dd1b31bf7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single element.  <a href="#a699145421612880595f18dd1b31bf7cb">More...</a><br /></td></tr>
<tr class="separator:a699145421612880595f18dd1b31bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb8e7c708b19e092719fd83ed67c8bfd">matchShuffleAsInsertPS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;InsertPSMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bc759db9e3d1280da2c27d3a473ead9">lowerShuffleAsInsertPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8099113c1625de3abb0a7cb0da3628"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add8099113c1625de3abb0a7cb0da3628">lowerShuffleAsPermuteAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:add8099113c1625de3abb0a7cb0da3628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction.  <a href="#add8099113c1625de3abb0a7cb0da3628">More...</a><br /></td></tr>
<tr class="separator:add8099113c1625de3abb0a7cb0da3628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977d9d87a9acedc6deb64f7f666455c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a977d9d87a9acedc6deb64f7f666455c6">lowerV2F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a977d9d87a9acedc6deb64f7f666455c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit floating point shuffles.  <a href="#a977d9d87a9acedc6deb64f7f666455c6">More...</a><br /></td></tr>
<tr class="separator:a977d9d87a9acedc6deb64f7f666455c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad875c7cc64de6e878b36609f1fd03bc6">lowerV2I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad875c7cc64de6e878b36609f1fd03bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit integer shuffles.  <a href="#ad875c7cc64de6e878b36609f1fd03bc6">More...</a><br /></td></tr>
<tr class="separator:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af206105ce0e34fda78f7cc2398a3e948"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af206105ce0e34fda78f7cc2398a3e948">lowerShuffleWithSHUFPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af206105ce0e34fda78f7cc2398a3e948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle using the SHUFPS instruction.  <a href="#af206105ce0e34fda78f7cc2398a3e948">More...</a><br /></td></tr>
<tr class="separator:af206105ce0e34fda78f7cc2398a3e948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a130eb4b069f1ba74f4b41396cbc33f83">lowerV4F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a130eb4b069f1ba74f4b41396cbc33f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane 32-bit floating point shuffles.  <a href="#a130eb4b069f1ba74f4b41396cbc33f83">More...</a><br /></td></tr>
<tr class="separator:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f17de21891f3bfb04410592e553b63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84f17de21891f3bfb04410592e553b63">lowerV4I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a84f17de21891f3bfb04410592e553b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane i32 vector shuffles.  <a href="#a84f17de21891f3bfb04410592e553b63">More...</a><br /></td></tr>
<tr class="separator:a84f17de21891f3bfb04410592e553b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96929c573ae5a98213a4d8c25554e53f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96929c573ae5a98213a4d8c25554e53f">lowerV8I16GeneralSingleInputShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96929c573ae5a98213a4d8c25554e53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part.  <a href="#a96929c573ae5a98213a4d8c25554e53f">More...</a><br /></td></tr>
<tr class="separator:a96929c573ae5a98213a4d8c25554e53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54417063f7f8e0abb49ebde4ffd4857"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af54417063f7f8e0abb49ebde4ffd4857">lowerShuffleAsBlendOfPSHUFBs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;V1InUse, <a class="el" href="classbool.html">bool</a> &amp;V2InUse)</td></tr>
<tr class="memdesc:af54417063f7f8e0abb49ebde4ffd4857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used.  <a href="#af54417063f7f8e0abb49ebde4ffd4857">More...</a><br /></td></tr>
<tr class="separator:af54417063f7f8e0abb49ebde4ffd4857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d418ee6f30e69c9e0bbb4c770995028">lowerV8I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6d418ee6f30e69c9e0bbb4c770995028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of 8-lane i16 shuffles.  <a href="#a6d418ee6f30e69c9e0bbb4c770995028">More...</a><br /></td></tr>
<tr class="separator:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919e0b963b577f49fbe79a99ba16a8cd"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a919e0b963b577f49fbe79a99ba16a8cd">canLowerByDroppingEvenElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> IsSingleInput)</td></tr>
<tr class="memdesc:a919e0b963b577f49fbe79a99ba16a8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped.  <a href="#a919e0b963b577f49fbe79a99ba16a8cd">More...</a><br /></td></tr>
<tr class="separator:a919e0b963b577f49fbe79a99ba16a8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9ce51177fb829933797679cf064780"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c9ce51177fb829933797679cf064780">lowerShuffleWithPERMV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c9ce51177fb829933797679cf064780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac7304188de3005e0d0f0a62cbff5ad31">lowerV16I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac7304188de3005e0d0f0a62cbff5ad31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of v16i8 shuffles.  <a href="#ac7304188de3005e0d0f0a62cbff5ad31">More...</a><br /></td></tr>
<tr class="separator:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3750167f96cdf724a4be01f1cb6cb756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3750167f96cdf724a4be01f1cb6cb756">lower128BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3750167f96cdf724a4be01f1cb6cb756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dispatching routine to lower various 128-bit x86 vector shuffles.  <a href="#a3750167f96cdf724a4be01f1cb6cb756">More...</a><br /></td></tr>
<tr class="separator:a3750167f96cdf724a4be01f1cb6cb756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d2fb25fb122099a4f68952ea2f9f3c3">splitAndLowerShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to split vector shuffle into half-sized shuffles.  <a href="#a9d2fb25fb122099a4f68952ea2f9f3c3">More...</a><br /></td></tr>
<tr class="separator:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255d172a12765f42d8097c1a33e73f63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a255d172a12765f42d8097c1a33e73f63">lowerShuffleAsSplitOrBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a255d172a12765f42d8097c1a33e73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Either split a vector in halves or decompose the shuffles and the blend.  <a href="#a255d172a12765f42d8097c1a33e73f63">More...</a><br /></td></tr>
<tr class="separator:a255d172a12765f42d8097c1a33e73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa756e372b4d7da6ee89c3c01d5226f50">lowerShuffleAsLanePermuteAndSHUFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cf260b0a7ee2cfa1e24f28b771a5f24">lowerShuffleAsLanePermuteAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation.  <a href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">More...</a><br /></td></tr>
<tr class="separator:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a270e46f49c0e0cb4e64e1dc05d4b60fd">lowerShuffleAsLanePermuteAndShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation.  <a href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">More...</a><br /></td></tr>
<tr class="separator:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10af4763fc3f16c6e810e203b343ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf10af4763fc3f16c6e810e203b343ee">lowerV2X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abf10af4763fc3f16c6e810e203b343ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering 2-lane 128-bit shuffles.  <a href="#abf10af4763fc3f16c6e810e203b343ee">More...</a><br /></td></tr>
<tr class="separator:abf10af4763fc3f16c6e810e203b343ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e8de83af5610677bfb2759b16ed30a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75e8de83af5610677bfb2759b16ed30a">lowerShuffleAsLanePermuteAndRepeatedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a75e8de83af5610677bfb2759b16ed30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane.  <a href="#a75e8de83af5610677bfb2759b16ed30a">More...</a><br /></td></tr>
<tr class="separator:a75e8de83af5610677bfb2759b16ed30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f61cf26d62c676d9c56f47aff24c055"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055">getHalfShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; HalfMask, int &amp;HalfIdx1, int &amp;HalfIdx2)</td></tr>
<tr class="memdesc:a4f61cf26d62c676d9c56f47aff24c055"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true.  <a href="#a4f61cf26d62c676d9c56f47aff24c055">More...</a><br /></td></tr>
<tr class="separator:a4f61cf26d62c676d9c56f47aff24c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c4f8734623aa917fe30c3cce1abf4a3">getShuffleHalfVectors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; HalfMask, int HalfIdx1, int HalfIdx2, <a class="el" href="classbool.html">bool</a> UndefLower, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> UseConcat=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width.  <a href="#a0c4f8734623aa917fe30c3cce1abf4a3">More...</a><br /></td></tr>
<tr class="separator:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ae7a219ba4edae3c3b73ed2e34a4b01">lowerShuffleWithUndefHalf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF.  <a href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">More...</a><br /></td></tr>
<tr class="separator:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a577e058575e5c1a377758eafcaf621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a577e058575e5c1a377758eafcaf621">isShuffleMaskInputInPlace</a> (int Input, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a2a577e058575e5c1a377758eafcaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether the specified input (0 or 1) is in-place blended by the given mask.  <a href="#a2a577e058575e5c1a377758eafcaf621">More...</a><br /></td></tr>
<tr class="separator:a2a577e058575e5c1a377758eafcaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a35209eee5fcb8ae6f7f27dcf1aad26f2">lowerShuffleAsRepeatedMaskAndLanePermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes.  <a href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">More...</a><br /></td></tr>
<tr class="separator:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5126ab4b72405faf02b4f15471e44afa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5126ab4b72405faf02b4f15471e44afa">matchShuffleWithSHUFPD</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classbool.html">bool</a> &amp;ForceV1Zero, <a class="el" href="classbool.html">bool</a> &amp;ForceV2Zero, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShuffleImm, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a5126ab4b72405faf02b4f15471e44afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d59f381efe14f0ff45673a947d5e752"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d59f381efe14f0ff45673a947d5e752">lowerShuffleWithSHUFPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d59f381efe14f0ff45673a947d5e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2fa56217f486efff0ef3cbf1b6a7f524">lowerShuffleAsVTRUNCAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95949df6cb1d7bda100278739b387ae4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a95949df6cb1d7bda100278739b387ae4">lowerV4F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95949df6cb1d7bda100278739b387ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit floating point shuffles.  <a href="#a95949df6cb1d7bda100278739b387ae4">More...</a><br /></td></tr>
<tr class="separator:a95949df6cb1d7bda100278739b387ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49b62c7c6aee5221b1edd2922d43463"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa49b62c7c6aee5221b1edd2922d43463">lowerV4I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa49b62c7c6aee5221b1edd2922d43463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit integer shuffles.  <a href="#aa49b62c7c6aee5221b1edd2922d43463">More...</a><br /></td></tr>
<tr class="separator:aa49b62c7c6aee5221b1edd2922d43463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4583d15a1549667880c7bfb8d1515"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae4a4583d15a1549667880c7bfb8d1515">lowerV8F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae4a4583d15a1549667880c7bfb8d1515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit floating point shuffles.  <a href="#ae4a4583d15a1549667880c7bfb8d1515">More...</a><br /></td></tr>
<tr class="separator:ae4a4583d15a1549667880c7bfb8d1515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18af24f5c6174c2b5745fb2df1f6681f">lowerV8I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a18af24f5c6174c2b5745fb2df1f6681f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit integer shuffles.  <a href="#a18af24f5c6174c2b5745fb2df1f6681f">More...</a><br /></td></tr>
<tr class="separator:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9825a4649a44796ca264c208c18860"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3a9825a4649a44796ca264c208c18860">lowerV16I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3a9825a4649a44796ca264c208c18860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 16-bit integer shuffles.  <a href="#a3a9825a4649a44796ca264c208c18860">More...</a><br /></td></tr>
<tr class="separator:a3a9825a4649a44796ca264c208c18860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bd9ae65ec61dd5e07e5ed4b98c68312">lowerV32I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 8-bit integer shuffles.  <a href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">More...</a><br /></td></tr>
<tr class="separator:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96d6ff96109b9309efae5cbdbcb04fed">lower256BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96d6ff96109b9309efae5cbdbcb04fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 256-bit x86 vector shuffles.  <a href="#a96d6ff96109b9309efae5cbdbcb04fed">More...</a><br /></td></tr>
<tr class="separator:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7c6d51f5fc88c995098264f649357b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1e7c6d51f5fc88c995098264f649357b">lowerV4X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1e7c6d51f5fc88c995098264f649357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a 128-bit shuffles.  <a href="#a1e7c6d51f5fc88c995098264f649357b">More...</a><br /></td></tr>
<tr class="separator:a1e7c6d51f5fc88c995098264f649357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2d4b16b821d90cb2506496f4fe1cf">lowerV8F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit floating point shuffles.  <a href="#a80b2d4b16b821d90cb2506496f4fe1cf">More...</a><br /></td></tr>
<tr class="separator:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafaf042072012185fe6b59d16b306644"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aafaf042072012185fe6b59d16b306644">lowerV16F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aafaf042072012185fe6b59d16b306644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit floating point shuffles.  <a href="#aafaf042072012185fe6b59d16b306644">More...</a><br /></td></tr>
<tr class="separator:aafaf042072012185fe6b59d16b306644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3532954b1c7887a8a0bc00311abd20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8f3532954b1c7887a8a0bc00311abd20">lowerV8I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8f3532954b1c7887a8a0bc00311abd20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit integer shuffles.  <a href="#a8f3532954b1c7887a8a0bc00311abd20">More...</a><br /></td></tr>
<tr class="separator:a8f3532954b1c7887a8a0bc00311abd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a764da3f6d8f5529a23fc52e4705d2fc8">lowerV16I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit integer shuffles.  <a href="#a764da3f6d8f5529a23fc52e4705d2fc8">More...</a><br /></td></tr>
<tr class="separator:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f422515233e6de0de7b3114bc268d68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f422515233e6de0de7b3114bc268d68">lowerV32I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5f422515233e6de0de7b3114bc268d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 16-bit integer shuffles.  <a href="#a5f422515233e6de0de7b3114bc268d68">More...</a><br /></td></tr>
<tr class="separator:a5f422515233e6de0de7b3114bc268d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6932db7c5cddedce4a015637df0efa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6a6932db7c5cddedce4a015637df0efa">lowerV64I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6a6932db7c5cddedce4a015637df0efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 64-lane 8-bit integer shuffles.  <a href="#a6a6932db7c5cddedce4a015637df0efa">More...</a><br /></td></tr>
<tr class="separator:a6a6932db7c5cddedce4a015637df0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab470d50a207c5981bf85006f581a740b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab470d50a207c5981bf85006f581a740b">lower512BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab470d50a207c5981bf85006f581a740b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 512-bit x86 vector shuffles.  <a href="#ab470d50a207c5981bf85006f581a740b">More...</a><br /></td></tr>
<tr class="separator:ab470d50a207c5981bf85006f581a740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5330aee63fc1e1cf7f4f0889d64631d5">lower1BitShuffleAsKSHIFTR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd7eb8543c78919acfa6775f750617"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bdd7eb8543c78919acfa6775f750617">match1BitShuffleAsKSHIFT</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a0bdd7eb8543c78919acfa6775f750617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70c4d94b8b92e288f152e1f1d9e2598d">lower1BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd85fc336a77111219214bf7e779d1f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6dd85fc336a77111219214bf7e779d1f">canonicalizeShuffleMaskWithCommute</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a6dd85fc336a77111219214bf7e779d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that returns true if the shuffle mask should be commuted to improve canonicalization.  <a href="#a6dd85fc336a77111219214bf7e779d1f">More...</a><br /></td></tr>
<tr class="separator:a6dd85fc336a77111219214bf7e779d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">lowerVECTOR_SHUFFLE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level lowering for x86 vector shuffles.  <a href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">More...</a><br /></td></tr>
<tr class="separator:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac402e710afa6a0549f89ee90e9fa4cab">lowerVSELECTtoVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac402e710afa6a0549f89ee90e9fa4cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a VSELECT instruction to a vector shuffle.  <a href="#ac402e710afa6a0549f89ee90e9fa4cab">More...</a><br /></td></tr>
<tr class="separator:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d6a6ccf92180726bf08404b1e112fe3">LowerEXTRACT_VECTOR_ELT_SSE4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4acdb0d749d0537888000052aadf256"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4acdb0d749d0537888000052aadf256">ExtractBitFromMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4acdb0d749d0537888000052aadf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extract one bit from mask vector, like v16i1 or v8i1.  <a href="#af4acdb0d749d0537888000052aadf256">More...</a><br /></td></tr>
<tr class="separator:af4acdb0d749d0537888000052aadf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a753b74cc2bc0353743c54e17f9e8acb3">InsertBitToMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a753b74cc2bc0353743c54e17f9e8acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert one bit to mask vector, like v16i1 or v8i1.  <a href="#a753b74cc2bc0353743c54e17f9e8acb3">More...</a><br /></td></tr>
<tr class="separator:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e26c281236fd29f5a93e58a4397601"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae1e26c281236fd29f5a93e58a4397601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ebfb235de18f6e17d6d5de0a8b90b55">LowerINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b17710e28f01fe6b3f57216670ca8a">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74fd4c6931a775f0c91f363e37296a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af74fd4c6931a775f0c91f363e37296a7">GetTLSADDR</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InFlag, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classunsigned.html">unsigned</a> ReturnReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a> OperandFlags, <a class="el" href="classbool.html">bool</a> LocalDynamic=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="separator:af74fd4c6931a775f0c91f363e37296a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7e0473bcc59ce3b0c760f5a812be9ad">LowerToTLSGeneralDynamicModel32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81621636cd7b12b67d6770529cb5411f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81621636cd7b12b67d6770529cb5411f">LowerToTLSGeneralDynamicModel64</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a81621636cd7b12b67d6770529cb5411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7701c80097736828e5b56c9066f03b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7701c80097736828e5b56c9066f03b5f">LowerToTLSLocalDynamicModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>)</td></tr>
<tr class="separator:a7701c80097736828e5b56c9066f03b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7092b8371f80f3acf826e7bfc1e00d92">LowerToTLSExecModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> model, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <a class="el" href="classbool.html">bool</a> isPIC)</td></tr>
<tr class="separator:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63812eb1fe4e44df46b0b789597a8b5f">LowerShiftParts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a63812eb1fe4e44df46b0b789597a8b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount.  <a href="#a63812eb1fe4e44df46b0b789597a8b5f">More...</a><br /></td></tr>
<tr class="separator:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278833d086e5f200fcc7e576d2efa17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1278833d086e5f200fcc7e576d2efa17">LowerFunnelShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1278833d086e5f200fcc7e576d2efa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46ba9bbc15f412436d64a0c4197a624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad46ba9bbc15f412436d64a0c4197a624">LowerI64IntToFP_AVX512DQ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad46ba9bbc15f412436d64a0c4197a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1da15799bcbc2b44ff28821c1d6d8938">useVectorCast</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> FromVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ToVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d9ecf254874e64ccf965ac120225b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d9ecf254874e64ccf965ac120225b2">vectorizeExtractedCast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cast, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a20d9ecf254874e64ccf965ac120225b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction.  <a href="#a20d9ecf254874e64ccf965ac120225b2">More...</a><br /></td></tr>
<tr class="separator:a20d9ecf254874e64ccf965ac120225b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa9d3eda20e8c2509c27df8a69efa727f">lowerINT_TO_FP_vXi64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2ee23542d36ae5b3a1e92a0ba347b">shouldUseHorizontalOp</a> (<a class="el" href="classbool.html">bool</a> IsSingleSource, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal vector math instructions may be slower than normal math with shuffles.  <a href="#a80b2ee23542d36ae5b3a1e92a0ba347b">More...</a><br /></td></tr>
<tr class="separator:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641e3c24cbb1b35105b997e9c9706c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29641e3c24cbb1b35105b997e9c9706c">LowerUINT_TO_FP_i64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a29641e3c24cbb1b35105b997e9c9706c"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit unsigned integer to double expansion.  <a href="#a29641e3c24cbb1b35105b997e9c9706c">More...</a><br /></td></tr>
<tr class="separator:a29641e3c24cbb1b35105b997e9c9706c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab788a4c731deb3197f1b67c44547dd2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab788a4c731deb3197f1b67c44547dd2b">LowerUINT_TO_FP_i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab788a4c731deb3197f1b67c44547dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit unsigned integer to float expansion.  <a href="#ab788a4c731deb3197f1b67c44547dd2b">More...</a><br /></td></tr>
<tr class="separator:ab788a4c731deb3197f1b67c44547dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a877d2e5fee683a94bd9b3f900d4c4ec4">lowerUINT_TO_FP_v2i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="separator:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98731b22c0582184ad3b6b9594291fdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98731b22c0582184ad3b6b9594291fdc">lowerUINT_TO_FP_vXi32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a98731b22c0582184ad3b6b9594291fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c2360d891e5990c6706c81b907294b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37c2360d891e5990c6706c81b907294b">lowerUINT_TO_FP_vec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a37c2360d891e5990c6706c81b907294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d872d30f268db85a654038c87afa4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84d872d30f268db85a654038c87afa4a">LowerAVXExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a84d872d30f268db85a654038c87afa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1071afbf745020c496e125cc4b4951"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c1071afbf745020c496e125cc4b4951">SplitAndExtendv16i1</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtOpc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c1071afbf745020c496e125cc4b4951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd2ea32f73b6a5220cec5e5386cbd365">LowerZERO_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37beb02a4ace10bc841524083344c448"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37beb02a4ace10bc841524083344c448">LowerZERO_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a37beb02a4ace10bc841524083344c448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa038574a2252340dd1eb6885856717ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa038574a2252340dd1eb6885856717ce">truncateVectorWithPACK</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa038574a2252340dd1eb6885856717ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to recursively truncate vector elements in half with PACKSS/PACKUS.  <a href="#aa038574a2252340dd1eb6885856717ce">More...</a><br /></td></tr>
<tr class="separator:aa038574a2252340dd1eb6885856717ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ae18855aebf3ce81f6bfcd6b251c6b">LowerTruncateVecI1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2767f8eee1081f134faf268a76b0d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d2767f8eee1081f134faf268a76b0d6">lowerAddSubToHorizontalOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d2767f8eee1081f134faf268a76b0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation.  <a href="#a4d2767f8eee1081f134faf268a76b0d6">More...</a><br /></td></tr>
<tr class="separator:a4d2767f8eee1081f134faf268a76b0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05773b4901540ea7eaeb572cce9b00d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac05773b4901540ea7eaeb572cce9b00d">LowerFABSorFNEG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac05773b4901540ea7eaeb572cce9b00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The only differences between FABS and FNEG are the mask and the logic op.  <a href="#ac05773b4901540ea7eaeb572cce9b00d">More...</a><br /></td></tr>
<tr class="separator:ac05773b4901540ea7eaeb572cce9b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1203a47f70c03c0125b4333f900452d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1203a47f70c03c0125b4333f900452d">LowerFGETSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1203a47f70c03c0125b4333f900452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a82db92ba93d25912aaff75190896d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10a82db92ba93d25912aaff75190896d">getSETCC</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> Cond, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a10a82db92ba93d25912aaff75190896d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for creating a X86ISD::SETCC node.  <a href="#a10a82db92ba93d25912aaff75190896d">More...</a><br /></td></tr>
<tr class="separator:a10a82db92ba93d25912aaff75190896d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3e3af818b179fc73d3fb8ffb8ff3ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc3e3af818b179fc73d3fb8ffb8ff3ca">matchScalarReduction</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> BinOp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;SrcOps)</td></tr>
<tr class="memdesc:abc3e3af818b179fc73d3fb8ffb8ff3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns.  <a href="#abc3e3af818b179fc73d3fb8ffb8ff3ca">More...</a><br /></td></tr>
<tr class="separator:abc3e3af818b179fc73d3fb8ffb8ff3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6eeb18530eeddd3786dd69e64bcb9af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa6eeb18530eeddd3786dd69e64bcb9af">LowerVectorAllZeroTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="separator:aa6eeb18530eeddd3786dd69e64bcb9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37275b44ee2af4598d1782f93d9204f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37275b44ee2af4598d1782f93d9204f3">hasNonFlagsUse</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a37275b44ee2af4598d1782f93d9204f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if <code>Op</code> has a use that doesn't just read flags.  <a href="#a37275b44ee2af4598d1782f93d9204f3">More...</a><br /></td></tr>
<tr class="separator:a37275b44ee2af4598d1782f93d9204f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22da37f57bbc851650a8f862d2d8446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab22da37f57bbc851650a8f862d2d8446">isProfitableToUseFlagOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ab22da37f57bbc851650a8f862d2d8446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e92ebfc4928d306bab0f2049c710c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82e92ebfc4928d306bab0f2049c710c6">EmitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a82e92ebfc4928d306bab0f2049c710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "test Op0,Op0", or something equivalent.  <a href="#a82e92ebfc4928d306bab0f2049c710c6">More...</a><br /></td></tr>
<tr class="separator:a82e92ebfc4928d306bab0f2049c710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab39c93560d9ca9f7b8869775ca09a4e"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab39c93560d9ca9f7b8869775ca09a4e">EmitCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classunsigned.html">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classbool.html">bool</a> IsSignaling)</td></tr>
<tr class="memdesc:aab39c93560d9ca9f7b8869775ca09a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent.  <a href="#aab39c93560d9ca9f7b8869775ca09a4e">More...</a><br /></td></tr>
<tr class="separator:aab39c93560d9ca9f7b8869775ca09a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169a5444936c426ebb00c38f8ad66f49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a169a5444936c426ebb00c38f8ad66f49">LowerAndToBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="memdesc:a169a5444936c426ebb00c38f8ad66f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Result of 'and' is compared against zero.  <a href="#a169a5444936c426ebb00c38f8ad66f49">More...</a><br /></td></tr>
<tr class="separator:a169a5444936c426ebb00c38f8ad66f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a9e42036b3abfc6817945874ad750"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a081a9e42036b3abfc6817945874ad750">translateX86FSETCC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1, <a class="el" href="classbool.html">bool</a> &amp;IsAlwaysSignaling)</td></tr>
<tr class="memdesc:a081a9e42036b3abfc6817945874ad750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turns an ISD::CondCode into a value suitable for SSE floating-point mask CMPs.  <a href="#a081a9e42036b3abfc6817945874ad750">More...</a><br /></td></tr>
<tr class="separator:a081a9e42036b3abfc6817945874ad750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af39d12a7adefaacb762d975d63c9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02af39d12a7adefaacb762d975d63c9b">Lower256IntVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02af39d12a7adefaacb762d975d63c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back.  <a href="#a02af39d12a7adefaacb762d975d63c9b">More...</a><br /></td></tr>
<tr class="separator:a02af39d12a7adefaacb762d975d63c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378cceaec077c863e95c8994ad9ba58b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a378cceaec077c863e95c8994ad9ba58b">LowerIntVSETCC_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a378cceaec077c863e95c8994ad9ba58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f6aa89a7623063db8a64b10f9cf02fd">incDecVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsInc)</td></tr>
<tr class="memdesc:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a buildvector constant, return a new vector constant with each element incremented or decremented.  <a href="#a0f6aa89a7623063db8a64b10f9cf02fd">More...</a><br /></td></tr>
<tr class="separator:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2accb7898d532d8c1ed1b70621dcf22d">LowerVSETCCWithSUBUS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2accb7898d532d8c1ed1b70621dcf22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">As another special case, use PSUBUS[BW] when it's profitable.  <a href="#a2accb7898d532d8c1ed1b70621dcf22d">More...</a><br /></td></tr>
<tr class="separator:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd57a066d3b3d5ca417117df41ca120c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abd57a066d3b3d5ca417117df41ca120c">LowerVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abd57a066d3b3d5ca417117df41ca120c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18843293b20477a5002cce9ce51ca48"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af18843293b20477a5002cce9ce51ca48">EmitAVX512Test</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="separator:af18843293b20477a5002cce9ce51ca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273683fed8868c9a0cc8a9a156b40974"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a273683fed8868c9a0cc8a9a156b40974">getX86XALUOOp</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;Cond, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a273683fed8868c9a0cc8a9a156b40974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78847db29ed7d2a85930f543e6e76843"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78847db29ed7d2a85930f543e6e76843">isX86LogicalCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a78847db29ed7d2a85930f543e6e76843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if opcode is a X86 logical comparison.  <a href="#a78847db29ed7d2a85930f543e6e76843">More...</a><br /></td></tr>
<tr class="separator:a78847db29ed7d2a85930f543e6e76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aecdf309a14a1e82cc28f67e6f45745b5">isTruncWithZeroHighBitsInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af14326d7be5cc69f8a745d0aed1af3ab">LowerSIGN_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1da0d6397508803e61b56652580f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14c1da0d6397508803e61b56652580f6">LowerANY_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a14c1da0d6397508803e61b56652580f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2f745da12a487f957812160298aa7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad1a2f745da12a487f957812160298aa7">LowerEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad1a2f745da12a487f957812160298aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b19574b3ca4ba61aec3275548e416e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b19574b3ca4ba61aec3275548e416e4">LowerSIGN_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8b19574b3ca4ba61aec3275548e416e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e73a48328462ff271d3a9bb6c4694af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e73a48328462ff271d3a9bb6c4694af">splitVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6e73a48328462ff271d3a9bb6c4694af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change a vector store into a pair of half-size vector stores.  <a href="#a6e73a48328462ff271d3a9bb6c4694af">More...</a><br /></td></tr>
<tr class="separator:a6e73a48328462ff271d3a9bb6c4694af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda6315d246cafab6d912b425d4e7218"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeda6315d246cafab6d912b425d4e7218">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1MVT.html">MVT</a> StoreVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aeda6315d246cafab6d912b425d4e7218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalarize a vector store, bitcasting to TargetVT to determine the scalar type.  <a href="#aeda6315d246cafab6d912b425d4e7218">More...</a><br /></td></tr>
<tr class="separator:aeda6315d246cafab6d912b425d4e7218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05914158f39e230548b1b743eee2e5f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05914158f39e230548b1b743eee2e5f6">LowerStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05914158f39e230548b1b743eee2e5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47413709ef916baf36607da462d93ccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a47413709ef916baf36607da462d93ccc">LowerLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a47413709ef916baf36607da462d93ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20572d2a5543e9ee62228ec92cabc614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20572d2a5543e9ee62228ec92cabc614">isAndOrOfSetCCs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc)</td></tr>
<tr class="memdesc:a20572d2a5543e9ee62228ec92cabc614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if node is an ISD::AND or ISD::OR of two X86ISD::SETCC nodes each of which has no other use apart from the AND / OR.  <a href="#a20572d2a5543e9ee62228ec92cabc614">More...</a><br /></td></tr>
<tr class="separator:a20572d2a5543e9ee62228ec92cabc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b08381566e0494a08c393382844de7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44b08381566e0494a08c393382844de7">isXor1OfSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a44b08381566e0494a08c393382844de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if node is an ISD::XOR of a X86ISD::SETCC and 1 and that the SETCC node has a single use.  <a href="#a44b08381566e0494a08c393382844de7">More...</a><br /></td></tr>
<tr class="separator:a44b08381566e0494a08c393382844de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84269093cb913d8f68ea84f72d75dee1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84269093cb913d8f68ea84f72d75dee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adae1a1e766f05a764ea4cb9ca42212d7">getTargetVShiftUniformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> IsVariable)</td></tr>
<tr class="separator:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cedb117165debe9de7d0a038f9da333"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4cedb117165debe9de7d0a038f9da333">getTargetVShiftByConstNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, uint64_t ShiftAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4cedb117165debe9de7d0a038f9da333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount is a constant.  <a href="#a4cedb117165debe9de7d0a038f9da333">More...</a><br /></td></tr>
<tr class="separator:a4cedb117165debe9de7d0a038f9da333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a316cc12c0a64a8cca4bc0f2253adc9c3">getTargetVShiftNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount may or may not be a constant.  <a href="#a316cc12c0a64a8cca4bc0f2253adc9c3">More...</a><br /></td></tr>
<tr class="separator:a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f821dff38ffee838e1212ab490c9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a364f821dff38ffee838e1212ab490c9d">getScalarMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a364f821dff38ffee838e1212ab490c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an SDNode for a predicated scalar operation.  <a href="#a364f821dff38ffee838e1212ab490c9d">More...</a><br /></td></tr>
<tr class="separator:a364f821dff38ffee838e1212ab490c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638f5716ead3f20d8d8e348c10d8619"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3638f5716ead3f20d8d8e348c10d8619">getSEHRegistrationNodeSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn)</td></tr>
<tr class="separator:a3638f5716ead3f20d8d8e348c10d8619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaf9db4445cbd2d43f260218036006"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adfeaf9db4445cbd2d43f260218036006">recoverFramePointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EntryEBP)</td></tr>
<tr class="memdesc:adfeaf9db4445cbd2d43f260218036006"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP.  <a href="#adfeaf9db4445cbd2d43f260218036006">More...</a><br /></td></tr>
<tr class="separator:adfeaf9db4445cbd2d43f260218036006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0563473c2eed4e233b639b9ae36911"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aee0563473c2eed4e233b639b9ae36911">getAVX2GatherNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Base.html">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aee0563473c2eed4e233b639b9ae36911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c0a729d679d7c1b8504537fbec5840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75c0a729d679d7c1b8504537fbec5840">getGatherNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Base.html">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75c0a729d679d7c1b8504537fbec5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f02653f9d350105b1ffc704762f90a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a58f02653f9d350105b1ffc704762f90a">getScatterNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Base.html">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a58f02653f9d350105b1ffc704762f90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faf3b82955e9d3292cda43f3e23c706"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5faf3b82955e9d3292cda43f3e23c706">getPrefetchNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Base.html">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5faf3b82955e9d3292cda43f3e23c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53402f6e918f527e92ecdc700d88c472"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53402f6e918f527e92ecdc700d88c472">expandIntrinsicWChainHelper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> TargetOpcode, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:a53402f6e918f527e92ecdc700d88c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX.  <a href="#a53402f6e918f527e92ecdc700d88c472">More...</a><br /></td></tr>
<tr class="separator:a53402f6e918f527e92ecdc700d88c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020054e3ff6b34b048afacab677d69b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae020054e3ff6b34b048afacab677d69b">getReadTimeStampCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:ae020054e3ff6b34b048afacab677d69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp).  <a href="#ae020054e3ff6b34b048afacab677d69b">More...</a><br /></td></tr>
<tr class="separator:ae020054e3ff6b34b048afacab677d69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7e327f795df40244e9d4588012967e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1b7e327f795df40244e9d4588012967e">LowerREADCYCLECOUNTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1b7e327f795df40244e9d4588012967e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9e2f37a60e885bd69486129d21fa2e3">MarkEHRegistrationNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60042ade4e9f78685951abca938adfbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a60042ade4e9f78685951abca938adfbe">MarkEHGuard</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60042ade4e9f78685951abca938adfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6fb007544370ca4b58acfb265f652b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a6fb007544370ca4b58acfb265f652b">EmitTruncSStore</a> (<a class="el" href="classbool.html">bool</a> SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9a6fb007544370ca4b58acfb265f652b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Truncating Store with signed or unsigned saturation.  <a href="#a9a6fb007544370ca4b58acfb265f652b">More...</a><br /></td></tr>
<tr class="separator:a9a6fb007544370ca4b58acfb265f652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a7555a5e8952967c42a91439bd617"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a021a7555a5e8952967c42a91439bd617">EmitMaskedTruncSStore</a> (<a class="el" href="classbool.html">bool</a> SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a021a7555a5e8952967c42a91439bd617"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Masked Truncating Store with signed or unsigned saturation.  <a href="#a021a7555a5e8952967c42a91439bd617">More...</a><br /></td></tr>
<tr class="separator:a021a7555a5e8952967c42a91439bd617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a5e94166cf78354826b46e402ebcd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a25a5e94166cf78354826b46e402ebcd9">LowerINTRINSIC_W_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a25a5e94166cf78354826b46e402ebcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187168567f5f0395fd0a59b85c35342b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a187168567f5f0395fd0a59b85c35342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a39dd507d6cfc4c5c146776c2f152d1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3a39dd507d6cfc4c5c146776c2f152d1">LowerVectorIntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3a39dd507d6cfc4c5c146776c2f152d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad808d288860ee0b34614916ada17bee8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad808d288860ee0b34614916ada17bee8">Lower256IntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad808d288860ee0b34614916ada17bee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c709045d8851050562459c953b4ca38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c709045d8851050562459c953b4ca38">Lower512IntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c709045d8851050562459c953b4ca38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4692dbbc5a351d59bc68fe4f3fa0ed3">LowerVectorCTLZ_AVX512CDI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector CTLZ using native supported vector CTLZ instruction.  <a href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">More...</a><br /></td></tr>
<tr class="separator:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18b1fa269a5cff8ff05a92e60a39427b">LowerVectorCTLZInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7c811809d981b2f927c388aa43648"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4b7c811809d981b2f927c388aa43648">LowerVectorCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4b7c811809d981b2f927c388aa43648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb99d43948db877f0e3482ae01b8a07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bb99d43948db877f0e3482ae01b8a07">LowerCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bb99d43948db877f0e3482ae01b8a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5e895a2d7ffa6503288c78b2979ab0e8">LowerCTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7e6e58b1fdfea715b7866e37fa0667"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c7e6e58b1fdfea715b7866e37fa0667">split256IntArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0c7e6e58b1fdfea715b7866e37fa0667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a 256-bit integer operation into two new 128-bit ones and then concatenate the result back.  <a href="#a0c7e6e58b1fdfea715b7866e37fa0667">More...</a><br /></td></tr>
<tr class="separator:a0c7e6e58b1fdfea715b7866e37fa0667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f65887694ac4ad6461acc6fa64cb476"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f65887694ac4ad6461acc6fa64cb476">split512IntArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6f65887694ac4ad6461acc6fa64cb476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a 512-bit integer operation into two new 256-bit ones and then concatenate the result back.  <a href="#a6f65887694ac4ad6461acc6fa64cb476">More...</a><br /></td></tr>
<tr class="separator:a6f65887694ac4ad6461acc6fa64cb476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a285bb9e7e94d9755aadf7680ebf4af97">lowerAddSub</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9601b4bf1ad70c2fe4534ecf69c165f">LowerADDSAT_SUBSAT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6c0d3c5a9c3ebaf43a95e44f41a54f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d6c0d3c5a9c3ebaf43a95e44f41a54f">LowerMINMAX</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2d6c0d3c5a9c3ebaf43a95e44f41a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b5afe10336a33630e00f86fab07c87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3b5afe10336a33630e00f86fab07c87">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae3b5afe10336a33630e00f86fab07c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b50dba6968ef240c092133600946ef9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4b50dba6968ef240c092133600946ef9">LowerMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b50dba6968ef240c092133600946ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41791bc04255e428963e9f7406a5d34"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae41791bc04255e428963e9f7406a5d34">SupportedVectorShiftWithImm</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:ae41791bc04255e428963e9f7406a5d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6eb35df4fc48b6df49939330ead515"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aee6eb35df4fc48b6df49939330ead515">SupportedVectorShiftWithBaseAmnt</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aee6eb35df4fc48b6df49939330ead515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffc020a5ff49cc3075808be7356e089"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeffc020a5ff49cc3075808be7356e089">SupportedVectorVarShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aeffc020a5ff49cc3075808be7356e089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dfafcd02289a12260b66bb465e09df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79dfafcd02289a12260b66bb465e09df">LowerScalarImmediateShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a79dfafcd02289a12260b66bb465e09df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c398417d5a2075561c4f59a3929511"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51c398417d5a2075561c4f59a3929511">LowerScalarVariableShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a51c398417d5a2075561c4f59a3929511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbea4eec70051ce3e57b94badc624a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bbea4eec70051ce3e57b94badc624a2">convertShiftLeftToScale</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Amt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bbea4eec70051ce3e57b94badc624a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b1dfb57da0320c661933ff2d6d7cde7">LowerShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4871d6290298d9eaae5b5da0160e5a21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4871d6290298d9eaae5b5da0160e5a21">LowerRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4871d6290298d9eaae5b5da0160e5a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9eafdb86a4886460650cc2b9cec78f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aca9eafdb86a4886460650cc2b9cec78f">emitLockedStackOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL)</td></tr>
<tr class="memdesc:aca9eafdb86a4886460650cc2b9cec78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix.  <a href="#aca9eafdb86a4886460650cc2b9cec78f">More...</a><br /></td></tr>
<tr class="separator:aca9eafdb86a4886460650cc2b9cec78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51119c288ceff3e4c55b87c3dbcedeb3">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9f436f6b3196efa8801aadaaf8dd52e">LowerCMP_SWAP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9cc3992fa2c2c207bcbbba87b02760">getPMOVMSKB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ce8ae9aaa34fdd7062856c126e18f43">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5dce3b2fe48f1863a7902d7c02692db5">LowerHorizontalByteSum</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5dce3b2fe48f1863a7902d7c02692db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the horizontal sum of bytes in V for the elements of VT.  <a href="#a5dce3b2fe48f1863a7902d7c02692db5">More...</a><br /></td></tr>
<tr class="separator:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e64ed34d142c2680648d09c25ee51e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e64ed34d142c2680648d09c25ee51e4">LowerVectorCTPOPInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2e64ed34d142c2680648d09c25ee51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240e5690e86df4dda7eaf9a8788c0980"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a240e5690e86df4dda7eaf9a8788c0980">LowerVectorCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a240e5690e86df4dda7eaf9a8788c0980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3fc542a55f0fcdd04e45a769ea8fca8f">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada7984f8ada9c0d22fe9b269f60f614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada7984f8ada9c0d22fe9b269f60f614">LowerBITREVERSE_XOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aada7984f8ada9c0d22fe9b269f60f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2689b832f03d85c8c3f2a096b653f75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2689b832f03d85c8c3f2a096b653f75">LowerBITREVERSE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab2689b832f03d85c8c3f2a096b653f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5271931ee931884bd81330b82a17f9f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5271931ee931884bd81330b82a17f9f9">lowerAtomicArithWithLOCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5271931ee931884bd81330b82a17f9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3b7d14ce641064b70c1b921dd97afd3e">lowerAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a3b7d14ce641064b70c1b921dd97afd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower atomic_load_ops into LOCK-prefixed operations.  <a href="#a3b7d14ce641064b70c1b921dd97afd3e">More...</a><br /></td></tr>
<tr class="separator:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62712c499928ed783ba6329269bbc8f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a62712c499928ed783ba6329269bbc8f9">LowerATOMIC_STORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a62712c499928ed783ba6329269bbc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab958d0f7e896ff9eaf3f724852032fa7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab958d0f7e896ff9eaf3f724852032fa7">LowerADDSUBCARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab958d0f7e896ff9eaf3f724852032fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e11fac59331e5e9704295214a2d5ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51e11fac59331e5e9704295214a2d5ee">LowerFSINCOS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51e11fac59331e5e9704295214a2d5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5470848197ac902e80545f0d08aa1c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c5470848197ac902e80545f0d08aa1c">ExtendToType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InOp, <a class="el" href="classllvm_1_1MVT.html">MVT</a> NVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> FillWithZeroes=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:a8c5470848197ac902e80545f0d08aa1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector input to a vector of NVT.  <a href="#a8c5470848197ac902e80545f0d08aa1c">More...</a><br /></td></tr>
<tr class="separator:a8c5470848197ac902e80545f0d08aa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a42f26c84bb612e3bd4acb003a3cdbdc7">LowerMSCATTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af682dbf33bab9c483fe52d9edd85422c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af682dbf33bab9c483fe52d9edd85422c">LowerMLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af682dbf33bab9c483fe52d9edd85422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbf01443deb8406807eaf5afe109f56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8cbf01443deb8406807eaf5afe109f56">LowerMSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8cbf01443deb8406807eaf5afe109f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245c7a15b6042f1346d528db83476a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8245c7a15b6042f1346d528db83476a9">LowerMGATHER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8245c7a15b6042f1346d528db83476a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3d665855cae4e412e40108809ea91d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d3d665855cae4e412e40108809ea91d">LowerADDRSPACECAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d3d665855cae4e412e40108809ea91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e072a1be283e05ce2df723de3462b5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e072a1be283e05ce2df723de3462b5b">emitXBegin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a9e072a1be283e05ce2df723de3462b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to emit xbegin specifying the start of an RTM region.  <a href="#a9e072a1be283e05ce2df723de3462b5b">More...</a><br /></td></tr>
<tr class="separator:a9e072a1be283e05ce2df723de3462b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c612539445f4446eb1900f515b438ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3c612539445f4446eb1900f515b438ea">checkAndUpdateEFLAGSKill</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> SelectItr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a3c612539445f4446eb1900f515b438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668dc2e56825f61a14fbb3116315668f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a668dc2e56825f61a14fbb3116315668f">isCMOVPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a668dc2e56825f61a14fbb3116315668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22444fb95050a5bef1c689e5bc9b064e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22444fb95050a5bef1c689e5bc9b064e">createPHIsForCMOVsInSinkBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItBegin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItEnd, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TrueMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FalseMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SinkMBB)</td></tr>
<tr class="separator:a22444fb95050a5bef1c689e5bc9b064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6937843abcb794c3d0c37920bf3f1bef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6937843abcb794c3d0c37920bf3f1bef">getOpcodeForRetpoline</a> (<a class="el" href="classunsigned.html">unsigned</a> RPOpc)</td></tr>
<tr class="separator:a6937843abcb794c3d0c37920bf3f1bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2886980245e589e01c410315f6693a19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2886980245e589e01c410315f6693a19">getRetpolineSymbol</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a2886980245e589e01c410315f6693a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d330eb9d6ec769b93a28153f07680cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d330eb9d6ec769b93a28153f07680cc">matchUnaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT)</td></tr>
<tr class="separator:a5d330eb9d6ec769b93a28153f07680cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ede4b99a277cb2f722c399ad683a167"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1ede4b99a277cb2f722c399ad683a167">matchUnaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a1ede4b99a277cb2f722c399ad683a167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad8006302bcaef8b07c0b8da5ea36fc2">matchBinaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT, <a class="el" href="classbool.html">bool</a> IsUnary)</td></tr>
<tr class="separator:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a69bfc728391a45832d24dca6c93abc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a69bfc728391a45832d24dca6c93abc">matchBinaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a0a69bfc728391a45832d24dca6c93abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d43a70a4dcc8f8acaa0815aaa7a3b7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d43a70a4dcc8f8acaa0815aaa7a3b7e">combineX86ShuffleChainWithExtract</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; BaseMask, int Depth, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a3d43a70a4dcc8f8acaa0815aaa7a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab690ff38fcd1333381c4fd406eb7e016"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab690ff38fcd1333381c4fd406eb7e016">combineX86ShuffleChain</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; BaseMask, int Depth, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab690ff38fcd1333381c4fd406eb7e016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine an arbitrary chain of shuffles into a single instruction if possible.  <a href="#ab690ff38fcd1333381c4fd406eb7e016">More...</a><br /></td></tr>
<tr class="separator:ab690ff38fcd1333381c4fd406eb7e016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1fb4b827e6776c860e56776c23d72b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf1fb4b827e6776c860e56776c23d72b">combineX86ShufflesConstants</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aaf1fb4b827e6776c860e56776c23d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c447e3650a2ec4cac23f45fd6b966d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a39c447e3650a2ec4cac23f45fd6b966d">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; SrcOps, int SrcOpIndex, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; RootMask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&gt; SrcNodes, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a39c447e3650a2ec4cac23f45fd6b966d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fully generic combining of x86 shuffle instructions.  <a href="#a39c447e3650a2ec4cac23f45fd6b966d">More...</a><br /></td></tr>
<tr class="separator:a39c447e3650a2ec4cac23f45fd6b966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad29cb3e71655f02d6790e65d0f9f8b90">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper entry wrapper to combineX86ShufflesRecursively.  <a href="#ad29cb3e71655f02d6790e65d0f9f8b90">More...</a><br /></td></tr>
<tr class="separator:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac952f81e2ff62d22a99d416a50df14f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac952f81e2ff62d22a99d416a50df14f8">getPSHUFShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:ac952f81e2ff62d22a99d416a50df14f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PSHUF-style mask from PSHUF node.  <a href="#ac952f81e2ff62d22a99d416a50df14f8">More...</a><br /></td></tr>
<tr class="separator:ac952f81e2ff62d22a99d416a50df14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac83f8929e5deb503b812bb7909f93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebac83f8929e5deb503b812bb7909f93">combineRedundantDWordShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aebac83f8929e5deb503b812bb7909f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshufd.  <a href="#aebac83f8929e5deb503b812bb7909f93">More...</a><br /></td></tr>
<tr class="separator:aebac83f8929e5deb503b812bb7909f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cd0f4a0edeca08e9d588b27144727d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53cd0f4a0edeca08e9d588b27144727d">combineTargetShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53cd0f4a0edeca08e9d588b27144727d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine x86 target specific shuffles.  <a href="#a53cd0f4a0edeca08e9d588b27144727d">More...</a><br /></td></tr>
<tr class="separator:a53cd0f4a0edeca08e9d588b27144727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec1e608823a642d7ceb03c906e6d8f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adec1e608823a642d7ceb03c906e6d8f3">isAddSubOrSubAddMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> &amp;Op0Even)</td></tr>
<tr class="memdesc:adec1e608823a642d7ceb03c906e6d8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the shuffle mask takes subsequent elements alternately from two vectors.  <a href="#adec1e608823a642d7ceb03c906e6d8f3">More...</a><br /></td></tr>
<tr class="separator:adec1e608823a642d7ceb03c906e6d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abcc89aad99c6a03adb5443eb5fa9f93c">isAddSubOrSubAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classbool.html">bool</a> &amp;IsSubAdd)</td></tr>
<tr class="memdesc:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation.  <a href="#abcc89aad99c6a03adb5443eb5fa9f93c">More...</a><br /></td></tr>
<tr class="separator:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2d5df756f38752023a8bbd71d455a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaac2d5df756f38752023a8bbd71d455a">combineShuffleToFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaac2d5df756f38752023a8bbd71d455a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine shuffle of two fma nodes into FMAddSub or FMSubAdd.  <a href="#aaac2d5df756f38752023a8bbd71d455a">More...</a><br /></td></tr>
<tr class="separator:aaac2d5df756f38752023a8bbd71d455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad98bbeb2fa29a528cc973103bf971f4b">combineShuffleToAddSubOrFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad98bbeb2fa29a528cc973103bf971f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine a shuffle into a target-specific add-sub or mul-add-sub node.  <a href="#ad98bbeb2fa29a528cc973103bf971f4b">More...</a><br /></td></tr>
<tr class="separator:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d5ada6af832cbb05e185f7154bd4d80">combineShuffleOfConcatUndef</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4ff56f8d1f4e8ff3f1c5bed41a994c87">foldShuffleOfHorizOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Eliminate a redundant shuffle of a horizontal math op.  <a href="#a4ff56f8d1f4e8ff3f1c5bed41a994c87">More...</a><br /></td></tr>
<tr class="separator:a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2a97ef0e99d8dd358ff9296a748e894">narrowShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *Shuf, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2a97ef0e99d8dd358ff9296a748e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size.  <a href="#ab2a97ef0e99d8dd358ff9296a748e894">More...</a><br /></td></tr>
<tr class="separator:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b4450314b8e4acb9f937389b349fce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b4450314b8e4acb9f937389b349fce">combineShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae9b4450314b8e4acb9f937389b349fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9b4748fc1b809d83ebe32130c75c19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1a9b4748fc1b809d83ebe32130c75c19">checkBitcastSrcVectorSize</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:a1a9b4748fc1b809d83ebe32130c75c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b8ea24c55ea399c7b818fcb67887f27">signExtendBitcastSrcVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SExtVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="separator:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac600ed8b11d7808711e809cfb7963089"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac600ed8b11d7808711e809cfb7963089">combineBitcastvxi1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac600ed8b11d7808711e809cfb7963089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51b13f3d4866613aac6907835f51f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa51b13f3d4866613aac6907835f51f83">combinevXi1ConstantToInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa51b13f3d4866613aac6907835f51f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bd495ab23d43ebbe7e2d167103d8991">combineCastedMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a49469d7d437afe471a050139f094f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71a49469d7d437afe471a050139f094f">createMMXBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a71a49469d7d437afe471a050139f094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bca5f0c0254fc2b2707fe8b6e5677d3">combineBitcast</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95bcf95fcfc5d82d24423018024641e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af95bcf95fcfc5d82d24423018024641e">detectZextAbsDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Abs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:af95bcf95fcfc5d82d24423018024641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e32f779d033fe0757134346ba52aa2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05e32f779d033fe0757134346ba52aa2">createPSADBW</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a05e32f779d033fe0757134346ba52aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259096d160dca45a7ec0539962de31a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a259096d160dca45a7ec0539962de31a2">combineHorizontalMinMaxResult</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a259096d160dca45a7ec0539962de31a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321ba362b250b9f42d197067f7906548"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a321ba362b250b9f42d197067f7906548">combineHorizontalPredicateResult</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321ba362b250b9f42d197067f7906548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c3d86d724323d88d2fdf99d29d3de72">combineBasicSADPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03737b8120e2ceffc57089d0510107c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a03737b8120e2ceffc57089d0510107c0">combineExtractWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a03737b8120e2ceffc57089d0510107c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22607ed752706e81ea73606eda8e23f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22607ed752706e81ea73606eda8e23f0">scalarizeExtEltFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a22607ed752706e81ea73606eda8e23f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op.  <a href="#a22607ed752706e81ea73606eda8e23f0">More...</a><br /></td></tr>
<tr class="separator:a22607ed752706e81ea73606eda8e23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85342170ada2c755e99180e2a21fb88b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a85342170ada2c755e99180e2a21fb88b">combineReductionToHorizontal</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a85342170ada2c755e99180e2a21fb88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops.  <a href="#a85342170ada2c755e99180e2a21fb88b">More...</a><br /></td></tr>
<tr class="separator:a85342170ada2c755e99180e2a21fb88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767fefc1593899bc23f0b03007b0bd76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a767fefc1593899bc23f0b03007b0bd76">combineExtractVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a767fefc1593899bc23f0b03007b0bd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence.  <a href="#a767fefc1593899bc23f0b03007b0bd76">More...</a><br /></td></tr>
<tr class="separator:a767fefc1593899bc23f0b03007b0bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67ef55e687abc3353fcaebe64d5d5fe6">combineVSelectWithAllOnesOrZeros</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation.  <a href="#a67ef55e687abc3353fcaebe64d5d5fe6">More...</a><br /></td></tr>
<tr class="separator:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb91475dc63be82f5f2b559356362fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9eb91475dc63be82f5f2b559356362fe">narrowVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eb91475dc63be82f5f2b559356362fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) &ndash;&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1)  <a href="#a9eb91475dc63be82f5f2b559356362fe">More...</a><br /></td></tr>
<tr class="separator:a9eb91475dc63be82f5f2b559356362fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab369cdaedeacf67b21fa9cd51084fbbc">combineSelectOfTwoConstants</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03027dffa8f2c360eb300c0225ff270"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af03027dffa8f2c360eb300c0225ff270">combineVSelectToBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af03027dffa8f2c360eb300c0225ff270"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element.  <a href="#af03027dffa8f2c360eb300c0225ff270">More...</a><br /></td></tr>
<tr class="separator:af03027dffa8f2c360eb300c0225ff270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada799c570dd41ead38f73ba71244c2b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada799c570dd41ead38f73ba71244c2b2">combineLogicBlendIntoConditionalNegate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ada799c570dd41ead38f73ba71244c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f89a7382459e34a2d36ad281210e6c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1f89a7382459e34a2d36ad281210e6c3">combineSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1f89a7382459e34a2d36ad281210e6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on SELECT and VSELECT nodes.  <a href="#a1f89a7382459e34a2d36ad281210e6c3">More...</a><br /></td></tr>
<tr class="separator:a1f89a7382459e34a2d36ad281210e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04305481c55013e51ce9e5d4b1bba71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad04305481c55013e51ce9e5d4b1bba71">combineSetCCAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad04305481c55013e51ce9e5d4b1bba71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction.  <a href="#ad04305481c55013e51ce9e5d4b1bba71">More...</a><br /></td></tr>
<tr class="separator:ad04305481c55013e51ce9e5d4b1bba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0870a92dd3a0e71116be6fa3f545fe90">checkBoolTestSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC)</td></tr>
<tr class="separator:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877081a6d6934a224f09a048611ecf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7877081a6d6934a224f09a048611ecf1">checkBoolTestAndOrSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cond, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC0, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flags, <a class="el" href="classbool.html">bool</a> &amp;isAnd)</td></tr>
<tr class="memdesc:a7877081a6d6934a224f09a048611ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS.  <a href="#a7877081a6d6934a224f09a048611ecf1">More...</a><br /></td></tr>
<tr class="separator:a7877081a6d6934a224f09a048611ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e4d757dd734397239791b2cbb221c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a16e4d757dd734397239791b2cbb221c7">combineCarryThroughADD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a16e4d757dd734397239791b2cbb221c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c209da3343a53634739b86ba6f3c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0c9c209da3343a53634739b86ba6f3c">combineSetCCEFLAGS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad0c9c209da3343a53634739b86ba6f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values.  <a href="#ad0c9c209da3343a53634739b86ba6f3c">More...</a><br /></td></tr>
<tr class="separator:ad0c9c209da3343a53634739b86ba6f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb4a30e359345f1f6c967488cd37ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0fb4a30e359345f1f6c967488cd37ab">combineCMov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af0fb4a30e359345f1f6c967488cd37ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL].  <a href="#af0fb4a30e359345f1f6c967488cd37ab">More...</a><br /></td></tr>
<tr class="separator:af0fb4a30e359345f1f6c967488cd37ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b3ac6067f94151d39d197391477436"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63b3ac6067f94151d39d197391477436">canReduceVMulWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;<a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>)</td></tr>
<tr class="separator:a63b3ac6067f94151d39d197391477436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad659e7d2c3d6db4f140708fa4bab2c0c">reduceVMULWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code.  <a href="#ad659e7d2c3d6db4f140708fa4bab2c0c">More...</a><br /></td></tr>
<tr class="separator:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d1a07dd050cf248b97dd2600317e75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac5d1a07dd050cf248b97dd2600317e75">combineMulSpecial</a> (uint64_t MulAmt, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="separator:ac5d1a07dd050cf248b97dd2600317e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45d068f13981c68189ca44f32a3acbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad45d068f13981c68189ca44f32a3acbe">combineMulToPMADDWD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad45d068f13981c68189ca44f32a3acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3d30f3c91242fb3e8764ff09b317af9">combineMulToPMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc36484c228b0ce9652f549d04ae4e6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adc36484c228b0ce9652f549d04ae4e6e">combineMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:adc36484c228b0ce9652f549d04ae4e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize a single multiply with constant into two operations in order to implement it with two cheaper instructions, e.g.  <a href="#adc36484c228b0ce9652f549d04ae4e6e">More...</a><br /></td></tr>
<tr class="separator:adc36484c228b0ce9652f549d04ae4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af8e5117c8e5760d7c4007ab90f1d86bd">combineShiftLeft</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc037e82c12a14fd5ec5b844fe9ccab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fc037e82c12a14fd5ec5b844fe9ccab">combineShiftRightArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4fc037e82c12a14fd5ec5b844fe9ccab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d95b0ca5964b486ee4278ef665574d9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0d95b0ca5964b486ee4278ef665574d9">combineShiftRightLogical</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a0d95b0ca5964b486ee4278ef665574d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533da4363391fd2771229d01ac431230"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a533da4363391fd2771229d01ac431230">combineVectorPack</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a533da4363391fd2771229d01ac431230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66295c004fc51403028ea1933b66642a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66295c004fc51403028ea1933b66642a">combineVectorShiftVar</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a66295c004fc51403028ea1933b66642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb154334e7a7daa07012c210ddd77bc4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb154334e7a7daa07012c210ddd77bc4">combineVectorShiftImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afb154334e7a7daa07012c210ddd77bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611e5eca9f470030689ec3f7d71c8e20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a611e5eca9f470030689ec3f7d71c8e20">combineVectorInsert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a611e5eca9f470030689ec3f7d71c8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a672f8f5fb89a9c2758df02f8e2d1e263">combineCompareEqual</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends.  <a href="#a672f8f5fb89a9c2758df02f8e2d1e263">More...</a><br /></td></tr>
<tr class="separator:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdebe37be911a02b368c944e4edb1e10"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acdebe37be911a02b368c944e4edb1e10">combineANDXORWithAllOnesIntoANDNP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:acdebe37be911a02b368c944e4edb1e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y).  <a href="#acdebe37be911a02b368c944e4edb1e10">More...</a><br /></td></tr>
<tr class="separator:acdebe37be911a02b368c944e4edb1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b40faaeef05c70d34f317c548e38c14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7b40faaeef05c70d34f317c548e38c14">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7b40faaeef05c70d34f317c548e38c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674f749bbb1625c90ade1096ac6cbe76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a674f749bbb1625c90ade1096ac6cbe76">convertIntLogicToFPLogic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a674f749bbb1625c90ade1096ac6cbe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both input operands of a logic op are being cast from floating point types, try to convert this into a floating point logic node to avoid unnecessary moves from SSE to integer registers.  <a href="#a674f749bbb1625c90ade1096ac6cbe76">More...</a><br /></td></tr>
<tr class="separator:a674f749bbb1625c90ade1096ac6cbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa27af54b7ba8fa7ee30cc6d7f729207">combineAndMaskToShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a zero/all-bits result that is bitwise-anded with a low bits mask.  <a href="#aaa27af54b7ba8fa7ee30cc6d7f729207">More...</a><br /></td></tr>
<tr class="separator:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9857fae8de3da5730d5b06aca182624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9857fae8de3da5730d5b06aca182624">getIndexFromUnindexedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Ld)</td></tr>
<tr class="separator:ae9857fae8de3da5730d5b06aca182624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcce77c24f1d3552f7251b1988ec310"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fcce77c24f1d3552f7251b1988ec310">hasBZHI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a4fcce77c24f1d3552f7251b1988ec310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02541afb885f658a4f9ed304ba4bb5e9">combineAndLoadToBZHI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8c6e300e9605392c4c985a52e8eb6f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f8c6e300e9605392c4c985a52e8eb6f">combineParity</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4f8c6e300e9605392c4c985a52e8eb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701b28d5848c3250994e2e03a2dab97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa701b28d5848c3250994e2e03a2dab97">combineScalarAndWithMaskSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa701b28d5848c3250994e2e03a2dab97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61e686ca7b81dbf342b3af2d4e23149e">combineAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae496219dc340f230b978a5f5224fe44c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae496219dc340f230b978a5f5224fe44c">canonicalizeBitSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae496219dc340f230b978a5f5224fe44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f930a0afc6b50e6351d21d012b724d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a01f930a0afc6b50e6351d21d012b724d">matchLogicBlend</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Mask)</td></tr>
<tr class="separator:a01f930a0afc6b50e6351d21d012b724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ea9583e4c11a0ac281f409a27f50c01">combineLogicBlendIntoPBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeec4562f4deb843c0f379c1a73b9290"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abeec4562f4deb843c0f379c1a73b9290">lowerX86CmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ExtTy, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abeec4562f4deb843c0f379c1a73b9290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027102ec674270eecc2a1a6ec8588e44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a027102ec674270eecc2a1a6ec8588e44">combineOrCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a027102ec674270eecc2a1a6ec8588e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718c6a7f2df095661cbc67b5118fd5ba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a718c6a7f2df095661cbc67b5118fd5ba">combineOrShiftToFunnelShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a718c6a7f2df095661cbc67b5118fd5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ff8e0a240cf80ff42fcb1a6c796b33">combineOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974687eecfd14705774360c10e1c731a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a974687eecfd14705774360c10e1c731a">foldXorTruncShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a974687eecfd14705774360c10e1c731a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1)  <a href="#a974687eecfd14705774360c10e1c731a">More...</a><br /></td></tr>
<tr class="separator:a974687eecfd14705774360c10e1c731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f80d4b8b70f58b247193379a39d5541"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f80d4b8b70f58b247193379a39d5541">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4f80d4b8b70f58b247193379a39d5541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1.  <a href="#a4f80d4b8b70f58b247193379a39d5541">More...</a><br /></td></tr>
<tr class="separator:a4f80d4b8b70f58b247193379a39d5541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27661a31d59b1d509386b1269369c62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab27661a31d59b1d509386b1269369c62">detectUSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="memdesc:ab27661a31d59b1d509386b1269369c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with unsigned saturation:  <a href="#ab27661a31d59b1d509386b1269369c62">More...</a><br /></td></tr>
<tr class="separator:ab27661a31d59b1d509386b1269369c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f138356acaefc8e95c039faf25e07d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79f138356acaefc8e95c039faf25e07d">detectSSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> MatchPackUS=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:a79f138356acaefc8e95c039faf25e07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type).  <a href="#a79f138356acaefc8e95c039faf25e07d">More...</a><br /></td></tr>
<tr class="separator:a79f138356acaefc8e95c039faf25e07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa67e6dbc4f25b155ae19303e76819f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa67e6dbc4f25b155ae19303e76819f6">combineTruncateWithSat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afa67e6dbc4f25b155ae19303e76819f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a57fec4bf66e4b8b691fefa30e6db8dfd">detectAVGPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="memdesc:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient X86ISD::AVG instruction.  <a href="#a57fec4bf66e4b8b691fefa30e6db8dfd">More...</a><br /></td></tr>
<tr class="separator:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ae2bbddcc95cdf14669ea9eb8a2026e">combineLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe1ee0c3600d3982d5dcb722f8079ebd">getOneTrueElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element.  <a href="#afe1ee0c3600d3982d5dcb722f8079ebd">More...</a><br /></td></tr>
<tr class="separator:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a89d8b19c6b13eeb58fc4ad5aa8f7a2a9">getParamsForOneTrueMaskedElt</a> (<a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *MaskedOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index, <a class="el" href="classunsigned.html">unsigned</a> &amp;Alignment)</td></tr>
<tr class="memdesc:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a masked memory load/store operation, return true if it has one mask bit set.  <a href="#a89d8b19c6b13eeb58fc4ad5aa8f7a2a9">More...</a><br /></td></tr>
<tr class="separator:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210db41706935e76c92bce736673d5d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a210db41706935e76c92bce736673d5d5">reduceMaskedLoadToScalarLoad</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a210db41706935e76c92bce736673d5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert.  <a href="#a210db41706935e76c92bce736673d5d5">More...</a><br /></td></tr>
<tr class="separator:a210db41706935e76c92bce736673d5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2b06cd0043981c801d852ace83fded"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a2b06cd0043981c801d852ace83fded">combineMaskedLoadConstantMask</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2a2b06cd0043981c801d852ace83fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a6a2af7640ee8f9e66287e024d0f6b8">combineMaskedLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad544e5a5db08d8093bcc5d6d3bfd912b">reduceMaskedStoreToScalarStore</a> (<a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *MS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store.  <a href="#ad544e5a5db08d8093bcc5d6d3bfd912b">More...</a><br /></td></tr>
<tr class="separator:ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f727169247a0359f485216a83265ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44f727169247a0359f485216a83265ac">combineMaskedStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a44f727169247a0359f485216a83265ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af261a4d5db2bd80f9ef23aaf7a6caef7">combineStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a933420f7b2c1842a119be8bf2119e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac3a933420f7b2c1842a119be8bf2119e">isHorizontalBinOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> IsCommutative)</td></tr>
<tr class="memdesc:ac3a933420f7b2c1842a119be8bf2119e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS.  <a href="#ac3a933420f7b2c1842a119be8bf2119e">More...</a><br /></td></tr>
<tr class="separator:ac3a933420f7b2c1842a119be8bf2119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7dca9dde4468bf201a9020ffb66e8b7">combineFaddFsub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating-point adds/subs.  <a href="#ae7dca9dde4468bf201a9020ffb66e8b7">More...</a><br /></td></tr>
<tr class="separator:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b7af58bc3486a7e1a872337cee003f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a68b7af58bc3486a7e1a872337cee003f">combineTruncatedArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="memdesc:a68b7af58bc3486a7e1a872337cee003f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen.  <a href="#a68b7af58bc3486a7e1a872337cee003f">More...</a><br /></td></tr>
<tr class="separator:a68b7af58bc3486a7e1a872337cee003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddd567e5762eeb397e425a84620e346"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ddd567e5762eeb397e425a84620e346">combineVectorTruncationWithPACKUS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0ddd567e5762eeb397e425a84620e346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate using ISD::AND mask and X86ISD::PACKUS.  <a href="#a0ddd567e5762eeb397e425a84620e346">More...</a><br /></td></tr>
<tr class="separator:a0ddd567e5762eeb397e425a84620e346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1ca5b0f51d22d2078e6daa567deeaff">combineVectorTruncationWithPACKSS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate a group of v4i32 into v8i16 using X86ISD::PACKSS.  <a href="#ae1ca5b0f51d22d2078e6daa567deeaff">More...</a><br /></td></tr>
<tr class="separator:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0dc8eddd0e9ef527e6f3c0aa7bd93005">combineVectorTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into X86ISD::PACKUS/X86ISD::PACKSS operations.  <a href="#a0dc8eddd0e9ef527e6f3c0aa7bd93005">More...</a><br /></td></tr>
<tr class="separator:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d0f0662103e4fe43aa7eb830f69e4d0">combineVectorSignBitsTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values.  <a href="#a4d0f0662103e4fe43aa7eb830f69e4d0">More...</a><br /></td></tr>
<tr class="separator:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5aa226cd70fb4a0c7e597d6455601d5b">combinePMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0841165650bd49aa4995c4dfa3fdf650"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0841165650bd49aa4995c4dfa3fdf650">detectPMADDUBSW</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL)</td></tr>
<tr class="separator:a0841165650bd49aa4995c4dfa3fdf650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e707b863a71852badbab7870597d8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e707b863a71852badbab7870597d8f">combineTruncate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae1e707b863a71852badbab7870597d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58c81d2ac088bfd9f34fe56918bf899"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa58c81d2ac088bfd9f34fe56918bf899">combineVTRUNC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa58c81d2ac088bfd9f34fe56918bf899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f06b796addd745c44af4546b84fe76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37f06b796addd745c44af4546b84fe76">isFNEG</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a37f06b796addd745c44af4546b84fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the negated value if the node <code>N</code> flips sign of FP value.  <a href="#a37f06b796addd745c44af4546b84fe76">More...</a><br /></td></tr>
<tr class="separator:a37f06b796addd745c44af4546b84fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e5f8ab839a765abf68ec20251c549f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49e5f8ab839a765abf68ec20251c549f">negateFMAOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> NegMul, <a class="el" href="classbool.html">bool</a> NegAcc, <a class="el" href="classbool.html">bool</a> NegRes)</td></tr>
<tr class="separator:a49e5f8ab839a765abf68ec20251c549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9e258e270deb54474a8af830dffe86"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa9e258e270deb54474a8af830dffe86">combineFneg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aaa9e258e270deb54474a8af830dffe86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point negations.  <a href="#aaa9e258e270deb54474a8af830dffe86">More...</a><br /></td></tr>
<tr class="separator:aaa9e258e270deb54474a8af830dffe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65c843e4780db206567b16085cb229a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa65c843e4780db206567b16085cb229a">lowerX86FPLogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa65c843e4780db206567b16085cb229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb73c9adac12d432923cc883aa607798"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb73c9adac12d432923cc883aa607798">foldXor1SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb73c9adac12d432923cc883aa607798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a xor(setcc cond, val), 1 &ndash;&gt; setcc (inverted(cond), val)  <a href="#adb73c9adac12d432923cc883aa607798">More...</a><br /></td></tr>
<tr class="separator:adb73c9adac12d432923cc883aa607798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321df2422ee45cfd96e738928fb178f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a321df2422ee45cfd96e738928fb178f7">combineXor</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321df2422ee45cfd96e738928fb178f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e0d5fc4a01d9f412064a5448052330"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0e0d5fc4a01d9f412064a5448052330">combineBEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af0e0d5fc4a01d9f412064a5448052330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac91b7f4570acc6bfdb6c81fd33d0c57a">isNullFPScalarOrVectorConst</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a09ae114d2f55d00d9ab5a397e0de0298">getNullFPConstForNullVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a09ae114d2f55d00d9ab5a397e0de0298"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value.  <a href="#a09ae114d2f55d00d9ab5a397e0de0298">More...</a><br /></td></tr>
<tr class="separator:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d54706296d70148335f0f4ff621028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24d54706296d70148335f0f4ff621028">combineFAndFNotToFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a24d54706296d70148335f0f4ff621028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1ff7bc42bf5767e31a54339e89ce713">combineFAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae1ff7bc42bf5767e31a54339e89ce713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FAND nodes.  <a href="#ae1ff7bc42bf5767e31a54339e89ce713">More...</a><br /></td></tr>
<tr class="separator:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea2dc458fb3a17821239b8383d26ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6fea2dc458fb3a17821239b8383d26ad">combineFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6fea2dc458fb3a17821239b8383d26ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FANDN nodes.  <a href="#a6fea2dc458fb3a17821239b8383d26ad">More...</a><br /></td></tr>
<tr class="separator:a6fea2dc458fb3a17821239b8383d26ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c72ea58b95930b72382a7b36bec979"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac0c72ea58b95930b72382a7b36bec979">combineFOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ac0c72ea58b95930b72382a7b36bec979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes.  <a href="#ac0c72ea58b95930b72382a7b36bec979">More...</a><br /></td></tr>
<tr class="separator:ac0c72ea58b95930b72382a7b36bec979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81efb38c390b38633dbdb3e877a15a84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81efb38c390b38633dbdb3e877a15a84">combineFMinFMax</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a81efb38c390b38633dbdb3e877a15a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes.  <a href="#a81efb38c390b38633dbdb3e877a15a84">More...</a><br /></td></tr>
<tr class="separator:a81efb38c390b38633dbdb3e877a15a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1e500fbed9b5849bfd76724ccf3825"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aba1e500fbed9b5849bfd76724ccf3825">combineFMinNumFMaxNum</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aba1e500fbed9b5849bfd76724ccf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0185d63d243a248f5bc69dfc943c88a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0185d63d243a248f5bc69dfc943c88a">combineX86INT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae0185d63d243a248f5bc69dfc943c88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69c29dade9c2c83e9928f92e0e6452f0">combineCVTP2I_CVTTP2I</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0285b9eb9c4a75abb42c7cf0ef0154f1">combineAndnp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::ANDNP nodes.  <a href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">More...</a><br /></td></tr>
<tr class="separator:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab7e380356e4b22d23f87fa2f45daf9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afab7e380356e4b22d23f87fa2f45daf9">combineBT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:afab7e380356e4b22d23f87fa2f45daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a68c559c415f60c321106514817aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79a68c559c415f60c321106514817aa4">combineSextInRegCmov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a79a68c559c415f60c321106514817aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0cccf679aa7f34055f858474bf8bdcdf">combineSignExtendInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab09b742a61238fda0b9ae7fc26cb86fe">promoteExtBeforeAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">sext(add_nsw(x, C)) &ndash;&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) &ndash;&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode.  <a href="#ab09b742a61238fda0b9ae7fc26cb86fe">More...</a><br /></td></tr>
<tr class="separator:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab039512652c2e46b69e54b91ba5d0dc3">combineToExtendCMOV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extend, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d41eec9368261c9edf278b3d370e18"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a12d41eec9368261c9edf278b3d370e18">combineToExtendBoolVectorInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a12d41eec9368261c9edf278b3d370e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2800cb88996291ed1676f5899997ebe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2800cb88996291ed1676f5899997ebe">combineExtSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad2800cb88996291ed1676f5899997ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c52d56e60df127f4f9a429a5455590"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad7c52d56e60df127f4f9a429a5455590">combineSext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad7c52d56e60df127f4f9a429a5455590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dae5a29dc37de048a59e5bab5e30af2">combineFMA</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0f13d1cf96cb32fba6d7ed4bd50ba5f">combineFMADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b26123f976ad2ab078287e4be83ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a108b26123f976ad2ab078287e4be83ef">combineZext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a108b26123f976ad2ab078287e4be83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1c99a5ad2fefdb496ba998c9d87f4de">isOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classbool.html">bool</a> Root=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion.  <a href="#ae1c99a5ad2fefdb496ba998c9d87f4de">More...</a><br /></td></tr>
<tr class="separator:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplParams" colspan="2">template&lt;typename F &gt; </td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae36df91a6ca8d549a748193bdfd1faf1">emitOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> CmpVT, <a class="el" href="classbool.html">bool</a> HasPT, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> SToV)</td></tr>
<tr class="memdesc:ae36df91a6ca8d549a748193bdfd1faf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion.  <a href="#ae36df91a6ca8d549a748193bdfd1faf1">More...</a><br /></td></tr>
<tr class="separator:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da547f1eda117f83339750a71775bcd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd">combineVectorSizedSetCCEquality</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *SetCC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0da547f1eda117f83339750a71775bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks.  <a href="#a0da547f1eda117f83339750a71775bcd">More...</a><br /></td></tr>
<tr class="separator:a0da547f1eda117f83339750a71775bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4a749692bbc4cfd3a3e95cb4ede51e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec4a749692bbc4cfd3a3e95cb4ede51e">combineSetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aec4a749692bbc4cfd3a3e95cb4ede51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6a2c45af55afc1bf183cbafc577fd03">combineMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6535f37686895d8ab294ce06ffe2f15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae6535f37686895d8ab294ce06ffe2f15">combineX86GatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae6535f37686895d8ab294ce06ffe2f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a250b1e0899d6d01c60cb7af31cd2a2fd">combineGatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af29aa650f73d0ffdd74d33e6d4fef173">combineX86SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd512b724e2c19c51591ff52531f8659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd512b724e2c19c51591ff52531f8659">combineBrCond</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:afd512b724e2c19c51591ff52531f8659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize branch condition evaluation.  <a href="#afd512b724e2c19c51591ff52531f8659">More...</a><br /></td></tr>
<tr class="separator:afd512b724e2c19c51591ff52531f8659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54b7a43507d8f339f806b8d1c9f12f29">combineVectorCompareAndMaskUnaryOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc720ee13ee570307048e7940784be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2cc720ee13ee570307048e7940784be">combineToFPTruncExtElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa2cc720ee13ee570307048e7940784be"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast.  <a href="#aa2cc720ee13ee570307048e7940784be">More...</a><br /></td></tr>
<tr class="separator:aa2cc720ee13ee570307048e7940784be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e17548b90a1c18c6199a8f99c544dfc">combineUIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2022f78361af7995aebd0a398e0a67e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2022f78361af7995aebd0a398e0a67e">combineSIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa2022f78361af7995aebd0a398e0a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49795f7ac26b96f40f4acfd51cc1c822">needCarryOrOverflowFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e66d415d7d85df65edc042d54de8d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a23e66d415d7d85df65edc042d54de8d6">onlyZeroFlagUsed</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a23e66d415d7d85df65edc042d54de8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61f9742b28e2cf2d12ceea2175a7c7f8">combineCMP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f672a2671de3dd21131ca8ae8145ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90f672a2671de3dd21131ca8ae8145ad">combineX86AddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a90f672a2671de3dd21131ca8ae8145ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13d4cd47426dbe430d65df73fbab44b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa13d4cd47426dbe430d65df73fbab44b">combineSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa13d4cd47426dbe430d65df73fbab44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2ef9bba3be5001d1d80c474dd335dff7">combineADC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d42ba523401f0a73409eade106879b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44d42ba523401f0a73409eade106879b">combineAddOrSubToADCOrSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a44d42ba523401f0a73409eade106879b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <a href="#a44d42ba523401f0a73409eade106879b">More...</a><br /></td></tr>
<tr class="separator:a44d42ba523401f0a73409eade106879b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad086fdacec8b72bc8b8b2860350702e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad086fdacec8b72bc8b8b2860350702e3">combineLoopMAddPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad086fdacec8b72bc8b8b2860350702e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be94355cccbe0bf2241057c251da218"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3be94355cccbe0bf2241057c251da218">combineLoopSADPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a3be94355cccbe0bf2241057c251da218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c86721d54ea24442f31fe419f7b7b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a43c86721d54ea24442f31fe419f7b7b1">matchPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a43c86721d54ea24442f31fe419f7b7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65983df0f713e72addd897c98b130554"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65983df0f713e72addd897c98b130554">matchPMADDWD_2</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a65983df0f713e72addd897c98b130554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585b76cee25b89a8706715217a1c743"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4585b76cee25b89a8706715217a1c743">combineAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4585b76cee25b89a8706715217a1c743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c118f91b42d628d3fe1679f14b88e8c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c118f91b42d628d3fe1679f14b88e8c">combineSubToSubus</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0c118f91b42d628d3fe1679f14b88e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a830cdb7a7691a1d390be839ff5859f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a830cdb7a7691a1d390be839ff5859f">combineSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0a830cdb7a7691a1d390be839ff5859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca03795fe4ea383d28dcf4433f994485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aca03795fe4ea383d28dcf4433f994485">combineVectorCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aca03795fe4ea383d28dcf4433f994485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9dfbf1a0e6b79ef994d2a89cb596f959">combineConcatVectorOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper that combines an array of subvector ops as if they were the operands of a ISD::CONCAT_VECTORS node, but may have come from another source (e.g.  <a href="#a9dfbf1a0e6b79ef994d2a89cb596f959">More...</a><br /></td></tr>
<tr class="separator:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8350c7d6f8af378876aeea56a101465e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8350c7d6f8af378876aeea56a101465e">combineConcatVectors</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8350c7d6f8af378876aeea56a101465e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683740452a82b7ef51718b9ddfc7c94b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a683740452a82b7ef51718b9ddfc7c94b">combineInsertSubvector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a683740452a82b7ef51718b9ddfc7c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb588e451e1a822d677d2d913279ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab1bb588e451e1a822d677d2d913279ff">narrowExtractedVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab1bb588e451e1a822d677d2d913279ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width.  <a href="#ab1bb588e451e1a822d677d2d913279ff">More...</a><br /></td></tr>
<tr class="separator:ab1bb588e451e1a822d677d2d913279ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ed8167790f204f04e3892e2f1805f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0ed8167790f204f04e3892e2f1805f3">combineExtractSubvector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae0ed8167790f204f04e3892e2f1805f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa0a3176b7c07e64103290d9888f73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cfa0a3176b7c07e64103290d9888f73">combineScalarToVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cfa0a3176b7c07e64103290d9888f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a92cb7f91737deedc3c70fb0ec0b70807">combinePMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a735b555a87cd56da680286186fb86"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad5a735b555a87cd56da680286186fb86">combineExtInVec</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad5a735b555a87cd56da680286186fb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886d3292e22e113b2f04c1c35811bd0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a886d3292e22e113b2f04c1c35811bd0c">combineKSHIFT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a886d3292e22e113b2f04c1c35811bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b003afde5c8128ee12f9fd187e4ffc1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b003afde5c8128ee12f9fd187e4ffc1">matchAsm</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> S, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&gt; Pieces)</td></tr>
<tr class="separator:a9b003afde5c8128ee12f9fd187e4ffc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98f2e06ea0575c5920f76e241e4cc65f">clobbersFlagRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;AsmPieces)</td></tr>
<tr class="separator:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7916a0e32a89dd12645d0c3941b1485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa7916a0e32a89dd12645d0c3941b1485">parseConstraintCode</a> (<a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a> Constraint)</td></tr>
<tr class="separator:aa7916a0e32a89dd12645d0c3941b1485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ae9685e0bfae51cfb048c3a2da8a06f">isGRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a general purpose register class.  <a href="#a0ae9685e0bfae51cfb048c3a2da8a06f">More...</a><br /></td></tr>
<tr class="separator:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811049dc54f4a8053c0b34c8fa470a99"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a811049dc54f4a8053c0b34c8fa470a99">isFRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a811049dc54f4a8053c0b34c8fa470a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a vector register class.  <a href="#a811049dc54f4a8053c0b34c8fa470a99">More...</a><br /></td></tr>
<tr class="separator:a811049dc54f4a8053c0b34c8fa470a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e06f2d863f883613cc60086eb26493"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67e06f2d863f883613cc60086eb26493">isVKClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a67e06f2d863f883613cc60086eb26493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a mask register class.  <a href="#a67e06f2d863f883613cc60086eb26493">More...</a><br /></td></tr>
<tr class="separator:a67e06f2d863f883613cc60086eb26493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a8d7078f11b822cc1a0286727ede14b98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d7078f11b822cc1a0286727ede14b98">ExperimentalPrefLoopAlignment</a> (&quot;x86-experimental-pref-loop-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets the preferable loop alignment <a class="el" href="MipsDelaySlotFiller_8cpp.html#ab83893112065dd5c28fe90cca10ebba4">for</a> experiments (as log2 bytes)&quot; &quot;(the last x86-experimental-pref-loop-alignment <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>&quot; &quot; of the loop header PC will be 0).&quot;), cl::Hidden)</td></tr>
<tr class="separator:a8d7078f11b822cc1a0286727ede14b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6bea2938230bd58f5f752809f3361e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7e6bea2938230bd58f5f752809f3361e">EnableOldKNLABI</a> (&quot;x86-enable-old-knl-abi&quot;, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enables passing v32i16 and v64i8 in 2 YMM registers instead of &quot; &quot;one ZMM register on AVX512F, but not AVX512BW targets.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a7e6bea2938230bd58f5f752809f3361e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b069471465919e5c2840b01a088dd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a50b069471465919e5c2840b01a088dd8">MulConstantOptimization</a> (&quot;mul-constant-<a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a>&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul x, Const' with more effective <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> like &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a50b069471465919e5c2840b01a088dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc4a7c9197c2a79a02bca44b082a562"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4dc4a7c9197c2a79a02bca44b082a562">ExperimentalUnorderedISEL</a> (&quot;x86-experimental-unordered-atomic-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> and <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead of &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="MipsDelaySlotFiller_8cpp.html#ab83893112065dd5c28fe90cca10ebba4">for</a> unordered atomic loads and &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a4dc4a7c9197c2a79a02bca44b082a562"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00066">66</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ac06788932cd1a15c825f8a90f2285034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06788932cd1a15c825f8a90f2285034">&#9670;&nbsp;</a></span>ShrinkMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Different mul shrinking modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835"></a>MULS8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d"></a>MULU8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea"></a>MULS16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0"></a>MULU16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38887">38887</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ad8ee7ebd5a8f3424157ea93a93eabc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ee7ebd5a8f3424157ea93a93eabc36">&#9670;&nbsp;</a></span>StructReturnType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CallIsStructReturn - Determines whether a call uses struct return semantics. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5"></a>NotStructReturn&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758"></a>RegStructReturn&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529"></a>StackStructReturn&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03096">3096</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad4807a7887fbdadeeddb3d97d8ad7343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4807a7887fbdadeeddb3d97d8ad7343">&#9670;&nbsp;</a></span>argsAreStructReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> argsAreStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsMCU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines whether a function uses struct return semantics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03116">3116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00074">llvm::ISD::ArgFlagsTy::isInReg()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00077">llvm::ISD::ArgFlagsTy::isSRet()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03097">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03098">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03099">StackStructReturn</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="a65f41e4536175781a5dd1e2efc374952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f41e4536175781a5dd1e2efc374952">&#9670;&nbsp;</a></span>buildFromShuffleMostly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> buildFromShuffleMostly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08677">8677</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08647">getUnderlyingExtractedFromVec()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l00966">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00179">llvm::ISD::UNDEF</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a356fd0cfb8f472ba8fc4e27e497cd653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356fd0cfb8f472ba8fc4e27e497cd653">&#9670;&nbsp;</a></span>callIsStructReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> callIsStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt;&#160;</td>
          <td class="paramname"><em>Outs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsMCU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03102">3102</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00074">llvm::ISD::ArgFlagsTy::isInReg()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00077">llvm::ISD::ArgFlagsTy::isSRet()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03097">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03098">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03099">StackStructReturn</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>.</p>

</div>
</div>
<a id="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">&#9670;&nbsp;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">3143</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00051">llvm::CallingConv::GHC</a>, <a class="el" href="CallingConv_8h_source.html#l00174">llvm::CallingConv::HHVM</a>, <a class="el" href="CallingConv_8h_source.html#l00055">llvm::CallingConv::HiPE</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, and <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04372">MatchingStackOffset()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03150">mayTailCallThisCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03171">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="a919e0b963b577f49fbe79a99ba16a8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919e0b963b577f49fbe79a99ba16a8cd">&#9670;&nbsp;</a></span>canLowerByDroppingEvenElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int canLowerByDroppingEvenElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSingleInput</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped. </p>
<p>This handles shuffles which take every Nth element where N is a power of two. Example shuffle masks:</p>
<p>N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 N = 2: 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12 N = 2: 0, 4, 8, 12, 16, 20, 24, 28, 0, 4, 8, 12, 16, 20, 24, 28 N = 3: 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8 N = 3: 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24</p>
<p>Any of these lanes can of course be undef.</p>
<p>This routine only supports N &lt;= 3. FIXME: Evaluate whether either AVX or AVX-512 have any opportunities here for larger N.</p>
<dl class="section return"><dt>Returns</dt><dd>N above, or the number of times even elements must be dropped if there is such a number. Otherwise returns zero. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14305">14305</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01027">llvm::array_lengthof()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>.</p>

</div>
</div>
<a id="ae496219dc340f230b978a5f5224fe44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae496219dc340f230b978a5f5224fe44c">&#9670;&nbsp;</a></span>canonicalizeBitSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeBitSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40383">40383</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>.</p>

</div>
</div>
<a id="a6dd85fc336a77111219214bf7e779d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd85fc336a77111219214bf7e779d1f">&#9670;&nbsp;</a></span>canonicalizeShuffleMaskWithCommute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canonicalizeShuffleMaskWithCommute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that returns true if the shuffle mask should be commuted to improve canonicalization. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17232">17232</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a63b3ac6067f94151d39d197391477436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b3ac6067f94151d39d197391477436">&#9670;&nbsp;</a></span>canReduceVMulWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canReduceVMulWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38889">38889</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02246">llvm::SelectionDAG::SignBitIsZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44769">combineLoopMAddPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44908">matchPMADDWD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38951">reduceVMULWidth()</a>.</p>

</div>
</div>
<a id="ad6fc8ed265d8edfefb78f7985fed146e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fc8ed265d8edfefb78f7985fed146e">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled. </p>
<p>Appends the mask for wider elements in WidenedMask if valid. Otherwise leaves it in an unspecified state.</p>
<p>NOTE: This must handle normal vector shuffle masks and <em>target</em> vector shuffle masks. The latter have the special property of a '-2' representing a zero-ed lane of a vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">5443</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00412">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05493">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37038">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11388">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a0b34d93dd35343dbb2d4d9496ed85cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b34d93dd35343dbb2d4d9496ed85cd9">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05493">5493</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

</div>
</div>
<a id="af90b7c018c6482771ca6f21a58842810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90b7c018c6482771ca6f21a58842810">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05509">5509</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>.</p>

</div>
</div>
<a id="a3c612539445f4446eb1900f515b438ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c612539445f4446eb1900f515b438ea">&#9670;&nbsp;</a></span>checkAndUpdateEFLAGSKill()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkAndUpdateEFLAGSKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>SelectItr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30651">30651</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l01218">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00466">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MachineInstr_8h_source.html#l01188">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::succ_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00282">llvm::MachineBasicBlock::succ_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">createPHIsForCMOVsInSinkBB()</a>.</p>

</div>
</div>
<a id="a1a9b4748fc1b809d83ebe32130c75c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9b4748fc1b809d83ebe32130c75c19">&#9670;&nbsp;</a></span>checkBitcastSrcVectorSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkBitcastSrcVectorSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36181">36181</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a7877081a6d6934a224f09a048611ecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7877081a6d6934a224f09a048611ecf1">&#9670;&nbsp;</a></span>checkBoolTestAndOrSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkBoolTestAndOrSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>isAnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS. </p>
<p>Match: (X86or (X86setcc) (X86setcc)) (X86cmp (and (X86setcc) (X86setcc)), 0) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38561">38561</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a0870a92dd3a0e71116be6fa3f545fe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0870a92dd3a0e71116be6fa3f545fe90">&#9670;&nbsp;</a></span>checkBoolTestSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> checkBoolTestSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38443">38443</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02217">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00135">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00551">llvm::X86ISD::RDRAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::RDSEED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a98f2e06ea0575c5920f76e241e4cc65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f2e06ea0575c5920f76e241e4cc65f">&#9670;&nbsp;</a></span>clobbersFlagRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> clobbersFlagRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmPieces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46287">46287</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="STLExtras_8h_source.html#l01248">llvm::count()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46303">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a64faeaa5f83f9668acd436dd513366af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64faeaa5f83f9668acd436dd513366af">&#9670;&nbsp;</a></span>collectConcatOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> collectConcatOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05731">5731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::SDNode::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45480">combineInsertSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06045">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22680">LowerStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowExtractedVectorSelect()</a>.</p>

</div>
</div>
<a id="a2ef9bba3be5001d1d80c474dd335dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef9bba3be5001d1d80c474dd335dff7">&#9670;&nbsp;</a></span>combineADC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineADC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44577">44577</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38602">combineCarryThroughADD()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01193">llvm::SDValue::use_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4585b76cee25b89a8706715217a1c743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4585b76cee25b89a8706715217a1c743">&#9670;&nbsp;</a></span>combineAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">45139</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l44613">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44769">combineLoopMAddPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44833">combineLoopSADPattern()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00466">llvm::SDNodeFlags::hasVectorReduction()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00138">llvm::MipsISD::MAdd</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44908">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45021">matchPMADDWD_2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a44d42ba523401f0a73409eade106879b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d42ba523401f0a73409eade106879b">&#9670;&nbsp;</a></span>combineAddOrSubToADCOrSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44613">44613</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00135">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45285">combineSub()</a>.</p>

</div>
</div>
<a id="a61e686ca7b81dbf342b3af2d4e23149e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e686ca7b81dbf342b3af2d4e23149e">&#9670;&nbsp;</a></span>combineAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">40260</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40050">combineAndLoadToBZHI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39976">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39843">combineANDXORWithAllOnesIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39740">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40130">combineParity()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40201">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39940">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20572">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a02541afb885f658a4f9ed304ba4bb5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02541afb885f658a4f9ed304ba4bb5e9">&#9670;&nbsp;</a></span>combineAndLoadToBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndLoadToBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40050">40050</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>.</p>

</div>
</div>
<a id="aaa27af54b7ba8fa7ee30cc6d7f729207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa27af54b7ba8fa7ee30cc6d7f729207">&#9670;&nbsp;</a></span>combineAndMaskToShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndMaskToShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a zero/all-bits result that is bitwise-anded with a low bits mask. </p>
<p>(Mask == 1 for the x86 lowering of a SETCC + ZEXT), replace the 'and' with a shift-right to eliminate loading the vector constant mask value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39976">39976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="APInt_8h_source.html#l01703">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08849">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8h_source.html#l00499">llvm::APInt::isMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26300">SupportedVectorShiftWithImm()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>.</p>

</div>
</div>
<a id="a0285b9eb9c4a75abb42c7cf0ef0154f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">&#9670;&nbsp;</a></span>combineAndnp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndnp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::ANDNP nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43079">43079</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06045">IsNOT()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="acdebe37be911a02b368c944e4edb1e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdebe37be911a02b368c944e4edb1e10">&#9670;&nbsp;</a></span>combineANDXORWithAllOnesIntoANDNP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineANDXORWithAllOnesIntoANDNP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39843">39843</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06045">IsNOT()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>.</p>

</div>
</div>
<a id="a5c3d86d724323d88d2fdf99d29d3de72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d86d724323d88d2fdf99d29d3de72">&#9670;&nbsp;</a></span>combineBasicSADPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBasicSADPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36955">36955</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00454">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36718">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36698">detectZextAbsDiff()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09158">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86Subtarget_8h_source.html#l00733">llvm::X86Subtarget::useBWIRegs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="af0e0d5fc4a01d9f412064a5448052330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e0d5fc4a01d9f412064a5448052330">&#9670;&nbsp;</a></span>combineBEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42782">42782</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::BEXTR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1bca5f0c0254fc2b2707fe8b6e5677d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bca5f0c0254fc2b2707fe8b6e5677d3">&#9670;&nbsp;</a></span>combineBitcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">36461</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36334">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36317">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00225">llvm::countLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36390">createMMXBuildVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00585">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isScalarInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00160">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00152">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac600ed8b11d7808711e809cfb7963089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac600ed8b11d7808711e809cfb7963089">&#9670;&nbsp;</a></span>combineBitcastvxi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastvxi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">36217</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l36181">checkBitcastSrcVectorSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27587">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36195">signExtendBitcastSrcVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36825">combineHorizontalPredicateResult()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>.</p>

</div>
</div>
<a id="afd512b724e2c19c51591ff52531f8659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd512b724e2c19c51591ff52531f8659">&#9670;&nbsp;</a></span>combineBrCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBrCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize branch condition evaluation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44131">44131</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">combineSetCCEFLAGS()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afab7e380356e4b22d23f87fa2f45daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab7e380356e4b22d23f87fa2f45daf9">&#9670;&nbsp;</a></span>combineBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43107">43107</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00083">llvm::X86ISD::BT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02165">llvm::SelectionDAG::GetDemandedBits()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a16e4d757dd734397239791b2cbb221c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e4d757dd734397239791b2cbb221c7">&#9670;&nbsp;</a></span>combineCarryThroughADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCarryThroughADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38602">38602</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00135">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44577">combineADC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44555">combineSBB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a1bd495ab23d43ebbe7e2d167103d8991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd495ab23d43ebbe7e2d167103d8991">&#9670;&nbsp;</a></span>combineCastedMaskArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCastedMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36334">36334</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36317">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">combineBitcast()</a>.</p>

</div>
</div>
<a id="af0fb4a30e359345f1f6c967488cd37ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb4a30e359345f1f6c967488cd37ab">&#9670;&nbsp;</a></span>combineCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38666">38666</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a61f9742b28e2cf2d12ceea2175a7c7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f9742b28e2cf2d12ceea2175a7c7f8">&#9670;&nbsp;</a></span>combineCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44433">44433</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l01620">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00460">llvm::APInt::isSignedIntN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44369">needCarryOrOverflowFlag()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44407">onlyZeroFlagUsed()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01205">llvm::APInt::ult()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a672f8f5fb89a9c2758df02f8e2d1e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f8f5fb89a9c2758df02f8e2d1e263">&#9670;&nbsp;</a></span>combineCompareEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCompareEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends. </p>
<p>Likewise for OR -&gt; CMPNEQSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39740">39740</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00099">llvm::X86ISD::FSETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::FSETCCM</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22794">isAndOrOfSetCCs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00821">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>.</p>

</div>
</div>
<a id="a9dfbf1a0e6b79ef994d2a89cb596f959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfbf1a0e6b79ef994d2a89cb596f959">&#9670;&nbsp;</a></span>combineConcatVectorOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectorOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper that combines an array of subvector ops as if they were the operands of a ISD::CONCAT_VECTORS node, but may have come from another source (e.g. </p>
<p>ISD::INSERT_SUBVECTOR). The ops are assumed to be of the same type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">45348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01551">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08058">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00506">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04668">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00434">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45459">combineConcatVectors()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45480">combineInsertSubvector()</a>.</p>

</div>
</div>
<a id="a8350c7d6f8af378876aeea56a101465e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8350c7d6f8af378876aeea56a101465e">&#9670;&nbsp;</a></span>combineConcatVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45459">45459</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">combineConcatVectorOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a69c29dade9c2c83e9928f92e0e6452f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29dade9c2c83e9928f92e0e6452f0">&#9670;&nbsp;</a></span>combineCVTP2I_CVTTP2I()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTP2I_CVTTP2I </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43042">43042</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00641">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad5a735b555a87cd56da680286186fb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a735b555a87cd56da680286186fb86">&#9670;&nbsp;</a></span>combineExtInVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtInVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45892">45892</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06885">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l01076">llvm::TargetLoweringBase::isLoadExtLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01025">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01026">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0ed8167790f204f04e3892e2f1805f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ed8167790f204f04e3892e2f1805f3">&#9670;&nbsp;</a></span>combineExtractSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">45658</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05991">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08849">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowExtractedVectorSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00296">llvm::X86ISD::VFPEXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a767fefc1593899bc23f0b03007b0bd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767fefc1593899bc23f0b03007b0bd76">&#9670;&nbsp;</a></span>combineExtractVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence. </p>
<p>For i686, the best sequence is apparently storing the value and loading scalars back, while for x64 we should use 64-bit extracts and shifts. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">37381</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36955">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37038">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36748">combineHorizontalMinMaxResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36825">combineHorizontalPredicateResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37268">combineReductionToHorizontal()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00592">llvm::APInt::getOneBitSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00156">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37170">scalarizeExtEltFP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a03737b8120e2ceffc57089d0510107c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03737b8120e2ceffc57089d0510107c0">&#9670;&nbsp;</a></span>combineExtractWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37038">37038</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07571">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00164">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="ad2800cb88996291ed1676f5899997ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2800cb88996291ed1676f5899997ebe">&#9670;&nbsp;</a></span>combineExtSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43433">43433</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00096">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01169">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01086">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="ae7dca9dde4468bf201a9020ffb66e8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dca9dde4468bf201a9020ffb66e8b7">&#9670;&nbsp;</a></span>combineFaddFsub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddFsub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating-point adds/subs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41933">41933</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae1ff7bc42bf5767e31a54339e89ce713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff7bc42bf5767e31a54339e89ce713">&#9670;&nbsp;</a></span>combineFAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FAND nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42864">42864</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42832">combineFAndFNotToFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42821">getNullFPConstForNullVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42709">lowerX86FPLogicOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a24d54706296d70148335f0f4ff621028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d54706296d70148335f0f4ff621028">&#9670;&nbsp;</a></span>combineFAndFNotToFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndFNotToFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42832">42832</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42864">combineFAnd()</a>.</p>

</div>
</div>
<a id="a6fea2dc458fb3a17821239b8383d26ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea2dc458fb3a17821239b8383d26ad">&#9670;&nbsp;</a></span>combineFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FANDN nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42881">42881</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42821">getNullFPConstForNullVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42811">isNullFPScalarOrVectorConst()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42709">lowerX86FPLogicOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8dae5a29dc37de048a59e5bab5e30af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dae5a29dc37de048a59e5bab5e30af2">&#9670;&nbsp;</a></span>combineFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43514">43514</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00633">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42512">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af0f13d1cf96cb32fba6d7ed4bd50ba5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f13d1cf96cb32fba6d7ed4bd50ba5f">&#9670;&nbsp;</a></span>combineFMADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43576">43576</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05598">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="Function_8h_source.html#l00633">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05482">llvm::TargetLowering::isNegatibleForFree()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42512">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a81efb38c390b38633dbdb3e877a15a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81efb38c390b38633dbdb3e877a15a84">&#9670;&nbsp;</a></span>combineFMinFMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinFMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42914">42914</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00241">llvm::X86ISD::FMAXC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00241">llvm::X86ISD::FMINC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="TargetOptions_8h_source.html#l00150">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="TargetOptions_8h_source.html#l00161">llvm::TargetOptions::NoSignedZerosFPMath</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1e500fbed9b5849bfd76724ccf3825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1e500fbed9b5849bfd76724ccf3825">&#9670;&nbsp;</a></span>combineFMinNumFMaxNum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinNumFMaxNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42935">42935</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01357">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00462">llvm::SDNodeFlags::hasNoNaNs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04076">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="TargetOptions_8h_source.html#l00150">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01057">llvm::ISD::SETUO</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aaa9e258e270deb54474a8af830dffe86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9e258e270deb54474a8af830dffe86">&#9670;&nbsp;</a></span>combineFneg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point negations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42564">42564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00478">llvm::X86ISD::FMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00472">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00480">llvm::X86ISD::FMSUB_RND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00479">llvm::X86ISD::FNMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00473">llvm::X86ISD::FNMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00481">llvm::X86ISD::FNMSUB_RND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00464">llvm::SDNodeFlags::hasNoSignedZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42437">isFNEG()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42512">negateFMAOpcode()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42895">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">combineXor()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac0c72ea58b95930b72382a7b36bec979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c72ea58b95930b72382a7b36bec979">&#9670;&nbsp;</a></span>combineFOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42895">42895</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42564">combineFneg()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42811">isNullFPScalarOrVectorConst()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42709">lowerX86FPLogicOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a250b1e0899d6d01c60cb7af31cd2a2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250b1e0899d6d01c60cb7af31cd2a2fd">&#9670;&nbsp;</a></span>combineGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44005">44005</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07158">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07199">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a259096d160dca45a7ec0539962de31a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259096d160dca45a7ec0539962de31a2">&#9670;&nbsp;</a></span>combineHorizontalMinMaxResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizontalMinMaxResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36748">36748</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09158">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00330">llvm::X86ISD::PHMINPOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a321ba362b250b9f42d197067f7906548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321ba362b250b9f42d197067f7906548">&#9670;&nbsp;</a></span>combineHorizontalPredicateResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizontalPredicateResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36825">36825</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTPOP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27587">getPMOVMSKB()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01357">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09158">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09453">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a683740452a82b7ef51718b9ddfc7c94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683740452a82b7ef51718b9ddfc7c94b">&#9670;&nbsp;</a></span>combineInsertSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineInsertSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45480">45480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05731">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">combineConcatVectorOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a886d3292e22e113b2f04c1c35811bd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886d3292e22e113b2f04c1c35811bd0c">&#9670;&nbsp;</a></span>combineKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45931">45931</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02149">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7ae2bbddcc95cdf14669ea9eb8a2026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae2bbddcc95cdf14669ea9eb8a2026e">&#9670;&nbsp;</a></span>combineLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41254">41254</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01551">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02238">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00078">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01330">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ada799c570dd41ead38f73ba71244c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada799c570dd41ead38f73ba71244c2b2">&#9670;&nbsp;</a></span>combineLogicBlendIntoConditionalNegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoConditionalNegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37837">37837</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01056">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40470">combineLogicBlendIntoPBLENDV()</a>.</p>

</div>
</div>
<a id="a6ea9583e4c11a0ac281f409a27f50c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea9583e4c11a0ac281f409a27f50c01">&#9670;&nbsp;</a></span>combineLogicBlendIntoPBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoPBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40470">40470</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37837">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40431">matchLogicBlend()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>.</p>

</div>
</div>
<a id="ad086fdacec8b72bc8b8b2860350702e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad086fdacec8b72bc8b8b2860350702e3">&#9670;&nbsp;</a></span>combineLoopMAddPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoopMAddPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44769">44769</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38889">canReduceVMulWidth()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00220">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNodeFlags::setVectorReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>.</p>

</div>
</div>
<a id="a3be94355cccbe0bf2241057c251da218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be94355cccbe0bf2241057c251da218">&#9670;&nbsp;</a></span>combineLoopSADPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoopSADPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44833">44833</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00454">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36718">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36698">detectZextAbsDiff()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNodeFlags::setVectorReduction()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00733">llvm::X86Subtarget::useBWIRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>.</p>

</div>
</div>
<a id="a4a6a2af7640ee8f9e66287e024d0f6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6a2af7640ee8f9e66287e024d0f6b8">&#9670;&nbsp;</a></span>combineMaskedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41456">41456</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l41408">combineMaskedLoadConstantMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02339">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02352">llvm::MaskedLoadSDNode::isExpandingLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::NON_EXTLOAD</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41380">reduceMaskedLoadToScalarLoad()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a2b06cd0043981c801d852ace83fded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2b06cd0043981c801d852ace83fded">&#9670;&nbsp;</a></span>combineMaskedLoadConstantMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoadConstantMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41408">41408</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02310">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::MaskedLoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02339">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02345">llvm::MaskedLoadSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07065">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02344">llvm::MaskedLoadSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02346">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02318">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41456">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="a44f727169247a0359f485216a83265ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f727169247a0359f485216a83265ac">&#9670;&nbsp;</a></span>combineMaskedStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41504">41504</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02310">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02380">llvm::MaskedStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02382">llvm::MaskedStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07110">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02381">llvm::MaskedStoreSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02379">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02377">llvm::MaskedStoreSDNode::isCompressingStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02371">llvm::MaskedStoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01101">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41481">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab6a2c45af55afc1bf183cbafc577fd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a2c45af55afc1bf183cbafc577fd03">&#9670;&nbsp;</a></span>combineMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43944">43944</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="APInt_8h_source.html#l00363">llvm::APInt::isNegative()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06045">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="adc36484c228b0ce9652f549d04ae4e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc36484c228b0ce9652f549d04ae4e6e">&#9670;&nbsp;</a></span>combineMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize a single multiply with constant into two operations in order to implement it with two cheaper instructions, e.g. </p>
<p>LEA + SHL, LEA + LEA. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">39201</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39021">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39109">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39157">combineMulToPMULDQ()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01580">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00080">INT64_MIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03284">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="MathExtras_8h_source.html#l00470">llvm::isPowerOf2_64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00591">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="X86ISelLowering_8cpp.html#a50b069471465919e5c2840b01a088dd8">MulConstantOptimization</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38951">reduceVMULWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00679">llvm::X86Subtarget::slowLEA()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00083">UINT64_MAX</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac5d1a07dd050cf248b97dd2600317e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d1a07dd050cf248b97dd2600317e75">&#9670;&nbsp;</a></span>combineMulSpecial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulSpecial </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>MulAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39021">39021</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00470">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00591">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00134">llvm::MipsISD::Mult</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">combineMul()</a>.</p>

</div>
</div>
<a id="ad45d068f13981c68189ca44f32a3acbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45d068f13981c68189ca44f32a3acbe">&#9670;&nbsp;</a></span>combineMulToPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39109">39109</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00648">llvm::X86Subtarget::isPMADDWDSlow()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::VPMADDWD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">combineMul()</a>.</p>

</div>
</div>
<a id="ab3d30f3c91242fb3e8764ff09b317af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d30f3c91242fb3e8764ff09b317af9">&#9670;&nbsp;</a></span>combineMulToPMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39157">39157</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::PMULUDQ</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">combineMul()</a>.</p>

</div>
</div>
<a id="a81ff8e0a240cf80ff42fcb1a6c796b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ff8e0a240cf80ff42fcb1a6c796b33">&#9670;&nbsp;</a></span>combineOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">40755</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40383">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39740">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40470">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40622">combineOrShiftToFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39940">convertIntLogicToFPLogic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20572">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a027102ec674270eecc2a1a6ec8588e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027102ec674270eecc2a1a6ec8588e44">&#9670;&nbsp;</a></span>combineOrCmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrCmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40543">40543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00237">llvm::EVT::bitsGE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00868">llvm::MVT::bitsGE()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00506">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05202">llvm::X86TargetLowering::isCtlzFast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40521">lowerX86CmpEqZeroToCtlzSrl()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00118">llvm::MipsISD::Ret</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="a718c6a7f2df095661cbc67b5118fd5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718c6a7f2df095661cbc67b5118fd5ba">&#9670;&nbsp;</a></span>combineOrShiftToFunnelShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrShiftToFunnelShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40622">40622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00775">llvm::TargetLoweringBase::getShiftAmountTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l00966">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00646">llvm::X86Subtarget::isSHLDSlow()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>.</p>

</div>
</div>
<a id="a4f8c6e300e9605392c4c985a52e8eb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8c6e300e9605392c4c985a52e8eb6f">&#9670;&nbsp;</a></span>combineParity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineParity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40130">40130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTPOP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01056">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>.</p>

</div>
</div>
<a id="a92cb7f91737deedc3c70fb0ec0b70807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cb7f91737deedc3c70fb0ec0b70807">&#9670;&nbsp;</a></span>combinePMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45840">45840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09681">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5aa226cd70fb4a0c7e597d6455601d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa226cd70fb4a0c7e597d6455601d5b">&#9670;&nbsp;</a></span>combinePMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42189">42189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="a85342170ada2c755e99180e2a21fb88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85342170ada2c755e99180e2a21fb88b">&#9670;&nbsp;</a></span>combineReductionToHorizontal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineReductionToHorizontal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37268">37268</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00668">llvm::X86Subtarget::hasFastHorizontalOps()</a>, <a class="el" href="Function_8h_source.html#l00633">llvm::Function::hasOptSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09158">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00186">llvm::X86ISD::PSADBW</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aebac83f8929e5deb503b812bb7909f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac83f8929e5deb503b812bb7909f93">&#9670;&nbsp;</a></span>combineRedundantDWordShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineRedundantDWordShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshufd. </p>
<p>We walk up the chain and look for a combinable shuffle, skipping over shuffles that we could hoist this shuffle's transformation past without altering anything. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34393">34393</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34348">getPSHUFShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00095">llvm::RISCVFenceField::W</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="aa13d4cd47426dbe430d65df73fbab44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13d4cd47426dbe430d65df73fbab44b">&#9670;&nbsp;</a></span>combineSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44555">44555</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38602">combineCarryThroughADD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa701b28d5848c3250994e2e03a2dab97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701b28d5848c3250994e2e03a2dab97">&#9670;&nbsp;</a></span>combineScalarAndWithMaskSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarAndWithMaskSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40201">40201</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::SDNode::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00499">llvm::APInt::isMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>.</p>

</div>
</div>
<a id="a6cfa0a3176b7c07e64103290d9888f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa0a3176b7c07e64103290d9888f73">&#9670;&nbsp;</a></span>combineScalarToVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarToVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45803">45803</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1f89a7382459e34a2d36ad281210e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f89a7382459e34a2d36ad281210e6c3">&#9670;&nbsp;</a></span>combineSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on SELECT and VSELECT nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37884">37884</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab369cdaedeacf67b21fa9cd51084fbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369cdaedeacf67b21fa9cd51084fbbc">&#9670;&nbsp;</a></span>combineSelectOfTwoConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelectOfTwoConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37658">37658</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="aec4a749692bbc4cfd3a3e95cb4ede51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4a749692bbc4cfd3a3e95cb4ede51e">&#9670;&nbsp;</a></span>combineSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43859">43859</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00176">llvm::MCID::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43711">combineVectorSizedSetCCEquality()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01194">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00349">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01080">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21351">LowerVSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01069">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01071">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad04305481c55013e51ce9e5d4b1bba71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04305481c55013e51ce9e5d4b1bba71">&#9670;&nbsp;</a></span>combineSetCCAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction. </p>
<p>Note that this is only legal for some op/cc combinations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38336">38336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00872">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00873">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06613">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27962">lowerAtomicArithWithLOCK()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad0c9c209da3343a53634739b86ba6f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c9c209da3343a53634739b86ba6f3c">&#9670;&nbsp;</a></span>combineSetCCEFLAGS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCEFLAGS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">38653</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38443">checkBoolTestSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38602">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38336">combineSetCCAtomicArith()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44131">combineBrCond()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44117">combineX86SetCC()</a>.</p>

</div>
</div>
<a id="ad7c52d56e60df127f4f9a429a5455590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c52d56e60df127f4f9a429a5455590">&#9670;&nbsp;</a></span>combineSext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">43474</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l43433">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43345">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43297">combineToExtendCMOV()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43225">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39874">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a79a68c559c415f60c321106514817aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a68c559c415f60c321106514817aa4">&#9670;&nbsp;</a></span>combineSextInRegCmov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSextInRegCmov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43122">43122</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43183">combineSignExtendInReg()</a>.</p>

</div>
</div>
<a id="af8e5117c8e5760d7c4007ab90f1d86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e5117c8e5760d7c4007ab90f1d86bd">&#9670;&nbsp;</a></span>combineShiftLeft()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39343">39343</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::Constant</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01578">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l00454">llvm::APInt::isIntN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4fc037e82c12a14fd5ec5b844fe9ccab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc037e82c12a14fd5ec5b844fe9ccab">&#9670;&nbsp;</a></span>combineShiftRightArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39402">39402</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::Constant</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="APInt_8h_source.html#l00363">llvm::APInt::isNegative()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0d95b0ca5964b486ee4278ef665574d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d95b0ca5964b486ee4278ef665574d9">&#9670;&nbsp;</a></span>combineShiftRightLogical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightLogical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39455">39455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="APInt_8h_source.html#l01703">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l01609">llvm::APInt::getMinSignedBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03282">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="APInt_8h_source.html#l00499">llvm::APInt::isMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="APInt_8h_source.html#l00987">llvm::APInt::lshr()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae9b4450314b8e4acb9f937389b349fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b4450314b8e4acb9f937389b349fce">&#9670;&nbsp;</a></span>combineShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">35230</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35068">combineShuffleOfConcatUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35032">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08321">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00498">llvm::X86ISD::CVTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00498">llvm::X86ISD::CVTP2UI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00503">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00503">llvm::X86ISD::CVTTP2UI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35111">foldShuffleOfHorizOp()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::MemSDNode::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00512">llvm::X86ISD::MCVTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00512">llvm::X86ISD::MCVTP2UI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::MCVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00512">llvm::X86ISD::MCVTTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00512">llvm::X86ISD::MCVTTP2UI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::MCVTUI2P</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35200">narrowShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02149">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00627">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00613">llvm::X86ISD::STRICT_CVTTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00613">llvm::X86ISD::STRICT_CVTTP2UI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00627">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00619">llvm::X86ISD::STRICT_VFPROUND</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00299">llvm::X86ISD::VFPROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::VMFPROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00641">llvm::X86ISD::VZEXT_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d5ada6af832cbb05e185f7154bd4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5ada6af832cbb05e185f7154bd4d80">&#9670;&nbsp;</a></span>combineShuffleOfConcatUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleOfConcatUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35068">35068</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01518">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="ad98bbeb2fa29a528cc973103bf971f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98bbeb2fa29a528cc973103bf971f4b">&#9670;&nbsp;</a></span>combineShuffleToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine a shuffle into a target-specific add-sub or mul-add-sub node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35032">35032</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00204">llvm::X86ISD::ADDSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34989">combineShuffleToFMAddSub()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00474">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">isAddSubOrSubAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09145">isFMAddSubOrFMSubAdd()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="aaac2d5df756f38752023a8bbd71d455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac2d5df756f38752023a8bbd71d455a">&#9670;&nbsp;</a></span>combineShuffleToFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine shuffle of two fma nodes into FMAddSub or FMSubAdd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34989">34989</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00474">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00472">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34892">isAddSubOrSubAddMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35032">combineShuffleToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a0cccf679aa7f34055f858474bf8bdcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cccf679aa7f34055f858474bf8bdcdf">&#9670;&nbsp;</a></span>combineSignExtendInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSignExtendInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43183">43183</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43122">combineSextInRegCmov()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa2022f78361af7995aebd0a398e0a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2022f78361af7995aebd0a398e0a67e">&#9670;&nbsp;</a></span>combineSIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44274">44274</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18857">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44206">combineToFPTruncExtElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44149">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f80</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00506">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00578">llvm::X86Subtarget::hasX87()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02610">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::MemSDNode::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00627">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af261a4d5db2bd80f9ef23aaf7a6caef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261a4d5db2bd80f9ef23aaf7a6caef7">&#9670;&nbsp;</a></span>combineStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">41543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01551">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36317">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41118">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40979">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40932">detectUSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24775">EmitTruncSStore()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02273">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06970">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02272">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00078">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09031">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00594">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01330">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l00511">isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::MemSDNode::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02267">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01101">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08762">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06599">llvm::TargetLowering::scalarizeVectorStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22609">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0a830cdb7a7691a1d390be839ff5859f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a830cdb7a7691a1d390be839ff5859f">&#9670;&nbsp;</a></span>combineSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45285">45285</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44613">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45198">combineSubToSubus()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0c118f91b42d628d3fe1679f14b88e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c118f91b42d628d3fe1679f14b88e8c">&#9670;&nbsp;</a></span>combineSubToSubus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSubToSubus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45198">45198</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00171">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="X86Subtarget_8h_source.html#l00733">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00274">llvm::ISD::USUBSAT</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45285">combineSub()</a>.</p>

</div>
</div>
<a id="a53cd0f4a0edeca08e9d588b27144727d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cd0f4a0edeca08e9d588b27144727d">&#9670;&nbsp;</a></span>combineTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine x86 target specific shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">34521</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34393">combineRedundantDWordShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FDIV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34348">getPSHUFShuffleMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08837">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00774">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11218">scaleVectorShuffleBlendMask()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="a474c88be1621c5cc699eac46f532dd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474c88be1621c5cc699eac46f532dd89">&#9670;&nbsp;</a></span>combineToConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08321">8321</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08058">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07588">getShuffleScalarElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="a12d41eec9368261c9edf278b3d370e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d41eec9368261c9edf278b3d370e18">&#9670;&nbsp;</a></span>combineToExtendBoolVectorInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendBoolVectorInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43345">43345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bit</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00611">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="ab039512652c2e46b69e54b91ba5d0dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab039512652c2e46b69e54b91ba5d0dc3">&#9670;&nbsp;</a></span>combineToExtendCMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendCMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43297">43297</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="aa2cc720ee13ee570307048e7940784be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc720ee13ee570307048e7940784be">&#9670;&nbsp;</a></span>combineToFPTruncExtElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToFPTruncExtElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast. </p>
<p>This tries to keep the sequence on XMM registers rather than moving between vector and GPRs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44206">44206</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44274">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="ae1e707b863a71852badbab7870597d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e707b863a71852badbab7870597d8f">&#9670;&nbsp;</a></span>combineTruncate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">42374</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42189">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41956">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41013">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42128">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42081">combineVectorTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41118">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42243">detectPMADDUBSW()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00156">llvm::X86ISD::MMX_MOVD2W</a>, and <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a68b7af58bc3486a7e1a872337cee003f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b7af58bc3486a7e1a872337cee003f">&#9670;&nbsp;</a></span>combineTruncatedArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncatedArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen. </p>
<p>e.g. TRUNC( BINOP( X, Y ) ) &ndash;&gt; BINOP( TRUNC( X ), TRUNC( Y ) ) TODO: This overlaps with the generic combiner's visitTRUNCATE. Remove anything that is guaranteed to be transformed by DAGCombiner. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41956">41956</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01056">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00975">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="afa67e6dbc4f25b155ae19303e76819f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa67e6dbc4f25b155ae19303e76819f6">&#9670;&nbsp;</a></span>combineTruncateWithSat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncateWithSat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41013">41013</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40979">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40932">detectUSatPattern()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="a2e17548b90a1c18c6199a8f99c544dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e17548b90a1c18c6199a8f99c544dfc">&#9670;&nbsp;</a></span>combineUIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineUIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44238">44238</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02246">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::STRICT_SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aca03795fe4ea383d28dcf4433f994485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca03795fe4ea383d28dcf4433f994485">&#9670;&nbsp;</a></span>combineVectorCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45330">45330</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00327">llvm::X86ISD::PCMPEQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00327">llvm::X86ISD::PCMPGT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a54b7a43507d8f339f806b8d1c9f12f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b7a43507d8f339f806b8d1c9f12f29">&#9670;&nbsp;</a></span>combineVectorCompareAndMaskUnaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompareAndMaskUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44149">44149</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44274">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="a611e5eca9f470030689ec3f7d71c8e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611e5eca9f470030689ec3f7d71c8e20">&#9670;&nbsp;</a></span>combineVectorInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39715">39715</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRW</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a533da4363391fd2771229d01ac431230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533da4363391fd2771229d01ac431230">&#9670;&nbsp;</a></span>combineVectorPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39504">39504</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="APInt_8h_source.html#l00454">llvm::APInt::isIntN()</a>, <a class="el" href="APInt_8h_source.html#l00363">llvm::APInt::isNegative()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="APInt_8h_source.html#l00460">llvm::APInt::isSignedIntN()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8cpp_source.html#l00865">llvm::APInt::trunc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00285">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afb154334e7a7daa07012c210ddd77bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb154334e7a7daa07012c210ddd77bc4">&#9670;&nbsp;</a></span>combineVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39637">39637</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a66295c004fc51403028ea1933b66642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66295c004fc51403028ea1933b66642a">&#9670;&nbsp;</a></span>combineVectorShiftVar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftVar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39604">39604</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02149">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSRA</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4d0f0662103e4fe43aa7eb830f69e4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0f0662103e4fe43aa7eb830f69e4d0">&#9670;&nbsp;</a></span>combineVectorSignBitsTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSignBitsTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values. </p>
<p>vXi16/vXi32/vXi64 to vXi8/vXi16/vXi32 into X86ISD::PACKSS/PACKUS operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42128">42128</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00171">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="a0da547f1eda117f83339750a71775bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da547f1eda117f83339750a71775bcd">&#9670;&nbsp;</a></span>combineVectorSizedSetCCEquality()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSizedSetCCEquality </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>SetCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43711">43711</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43685">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00283">llvm::TargetLoweringBase::getVectorIdxTy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43673">isOrXorXorTree()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00710">llvm::X86Subtarget::preferMaskRegisters()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00357">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43859">combineSetCC()</a>.</p>

</div>
</div>
<a id="a0dc8eddd0e9ef527e6f3c0aa7bd93005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc8eddd0e9ef527e6f3c0aa7bd93005">&#9670;&nbsp;</a></span>combineVectorTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into X86ISD::PACKUS/X86ISD::PACKSS operations. </p>
<p>We do it here because after type legalization the truncation will be translated into a BUILD_VECTOR with each element that is extracted from a vector and then truncated, and it is difficult to do this optimization based on them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42081">42081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42065">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42051">combineVectorTruncationWithPACKUS()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="ae1ca5b0f51d22d2078e6daa567deeaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ca5b0f51d22d2078e6daa567deeaff">&#9670;&nbsp;</a></span>combineVectorTruncationWithPACKSS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate a group of v4i32 into v8i16 using X86ISD::PACKSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42065">42065</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42081">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="a0ddd567e5762eeb397e425a84620e346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddd567e5762eeb397e425a84620e346">&#9670;&nbsp;</a></span>combineVectorTruncationWithPACKUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate using ISD::AND mask and X86ISD::PACKUS. </p>
<p>e.g. trunc &lt;8 x i32&gt; X to &lt;8 x i16&gt; &ndash;&gt; MaskX = X &amp; 0xffff (clear high bits to prevent saturation) packus (extract_subv MaskX, 0), (extract_subv MaskX, 1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42051">42051</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42081">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="af03027dffa8f2c360eb300c0225ff270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03027dffa8f2c360eb300c0225ff270">&#9670;&nbsp;</a></span>combineVSelectToBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectToBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element. </p>
<p>This function will also call SimplifyDemandedBits on already created BLENDV to perform additional simplifications. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37726">37726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a67ef55e687abc3353fcaebe64d5d5fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ef55e687abc3353fcaebe64d5d5fe6">&#9670;&nbsp;</a></span>combineVSelectWithAllOnesOrZeros()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectWithAllOnesOrZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation. </p>
<p>TODO: Move to DAGCombiner, possibly using TargetLowering::hasAndNot()? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37517">37517</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="aa58c81d2ac088bfd9f34fe56918bf899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58c81d2ac088bfd9f34fe56918bf899">&#9670;&nbsp;</a></span>combineVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42415">42415</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40979">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40932">detectUSatPattern()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa51b13f3d4866613aac6907835f51f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51b13f3d4866613aac6907835f51f83">&#9670;&nbsp;</a></span>combinevXi1ConstantToInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinevXi1ConstantToInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36317">36317</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36334">combineCastedMaskArithmetic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>.</p>

</div>
</div>
<a id="a90f672a2671de3dd21131ca8ae8145ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f672a2671de3dd21131ca8ae8145ad">&#9670;&nbsp;</a></span>combineX86AddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86AddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44521">44521</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08102">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae6535f37686895d8ab294ce06ffe2f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6535f37686895d8ab294ce06ffe2f15">&#9670;&nbsp;</a></span>combineX86GatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86GatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43991">43991</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00800">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0185d63d243a248f5bc69dfc943c88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0185d63d243a248f5bc69dfc943c88a">&#9670;&nbsp;</a></span>combineX86INT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86INT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43000">43000</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02149">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00641">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af29aa650f73d0ffdd74d33e6d4fef173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29aa650f73d0ffdd74d33e6d4fef173">&#9670;&nbsp;</a></span>combineX86SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44117">44117</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38653">combineSetCCEFLAGS()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab690ff38fcd1333381c4fd406eb7e016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab690ff38fcd1333381c4fd406eb7e016">&#9670;&nbsp;</a></span>combineX86ShuffleChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine an arbitrary chain of shuffles into a single instruction if possible. </p>
<p>This is the leaf of the recursive combine below. When we have found some chain of single-use x86 shuffle instructions and accumulated the combined shuffle mask represented by them, this will try to pattern match that mask into either a single instruction if there is a special purpose instruction for this operation, or into a PSHUFB instruction which is a fully general instruction but should only be used to replace chains over a certain depth. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">33345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="SmallVector_8h_source.html#l00144">llvm::SmallVectorTemplateCommon&lt; T &gt;::data()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00658">llvm::X86Subtarget::hasFastVariableShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00594">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00624">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05417">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33122">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11997">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04668">MayFoldLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07095">resolveZeroablesFromTargetShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00434">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00641">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="a3d43a70a4dcc8f8acaa0815aaa7a3b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d43a70a4dcc8f8acaa0815aaa7a3b7e">&#9670;&nbsp;</a></span>combineX86ShuffleChainWithExtract()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChainWithExtract </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">33868</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07504">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05702">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aaf1fb4b827e6776c860e56776c23d72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1fb4b827e6776c860e56776c23d72b">&#9670;&nbsp;</a></span>combineX86ShufflesConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33970">33970</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="a39c447e3650a2ec4cac23f45fd6b966d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c447e3650a2ec4cac23f45fd6b966d">&#9670;&nbsp;</a></span>combineX86ShufflesRecursively() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SrcOpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>RootMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&gt;&#160;</td>
          <td class="paramname"><em>SrcNodes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fully generic combining of x86 shuffle instructions. </p>
<p>This should be the last combine run over the x86 shuffle instructions. Once they have been fully optimized, this will recursively consider all chains of single-use shuffle instructions, build a generic model of the cumulative shuffle operation, and check for simpler instructions which implement this operation. We use this primarily for two purposes:</p>
<p>1) Collapse generic shuffles to specialized single instructions when equivalent. In most cases, this is just an encoding size win, but sometimes we will collapse multiple generic shuffles into a single special-purpose shuffle. 2) Look for sequences of shuffle instructions with 3 or more total instructions, and replace them with the slightly more expensive SSSE3 PSHUFB instruction if available. We do this as the last combining step to ensure we avoid using PSHUFB if we can implement the shuffle with a suitable short sequence of other instructions. The PSHUFB will either use a register or have to read from memory and so is slightly (but only slightly) more expensive than the other shuffle instructions.</p>
<p>Because this is inherently a quadratic operation (for each shuffle in a chain, we recurse up the chain), the depth is limited to 8 instructions. This should never be an issue in practice as the shuffle lowering doesn't produce sequences of more than 8 instructions.</p>
<p>FIXME: We will currently miss some cases where the redundant shuffling would simplify under the threshold for PSHUFB formation because of combine-ordering. To fix this, we should do the redundant instruction combining in this recursive walk. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">34081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09074">llvm::SDNode::areOnlyUsersOf()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17232">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33970">combineX86ShufflesConstants()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07571">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00287">hasOneUse()</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04723">isTargetShuffleVariableMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08837">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07078">resolveTargetShuffleFromZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07504">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43079">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45892">combineExtInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39715">combineVectorInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39504">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39637">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34337">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad29cb3e71655f02d6790e65d0f9f8b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29cb3e71655f02d6790e65d0f9f8b90">&#9670;&nbsp;</a></span>combineX86ShufflesRecursively() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper entry wrapper to combineX86ShufflesRecursively. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34337">34337</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="a321df2422ee45cfd96e738928fb178f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321df2422ee45cfd96e738928fb178f7">&#9670;&nbsp;</a></span>combineXor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">42752</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42564">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39940">convertIntLogicToFPLogic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40878">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42738">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40823">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a108b26123f976ad2ab078287e4be83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108b26123f976ad2ab078287e4be83ef">&#9670;&nbsp;</a></span>combineZext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">43598</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43433">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40543">combineOrCmpEqZeroToCtlzSrl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43345">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43297">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05976">concatSubVectors()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03281">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43225">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39874">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45948">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac21ca860de08b06c8c3d51c536ba0c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21ca860de08b06c8c3d51c536ba0c90">&#9670;&nbsp;</a></span>computeZeroableShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void computeZeroableShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute whether each element of a shuffle is zeroable. </p>
<p>A "zeroable" vector shuffle element is one which can be lowered to zero. Either it is an undef element in the shuffle mask, the element of the input referenced is undef, or the element of the input referenced is known to be zero. Many x86 shuffles can zero lanes cheaply and we often want to handle as many lanes with this technique as possible to simplify the remaining shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06909">6909</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac11671a35605d3033849a1e314831179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11671a35605d3033849a1e314831179">&#9670;&nbsp;</a></span>concatSubVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> concatSubVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05976">5976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05664">insertSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="ae8b250a0ab588ebdb9a5914db71b0b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b250a0ab588ebdb9a5914db71b0b7d">&#9670;&nbsp;</a></span>ConvertI1VectorToInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConvertI1VectorToInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08749">8749</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>.</p>

</div>
</div>
<a id="a674f749bbb1625c90ade1096ac6cbe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674f749bbb1625c90ade1096ac6cbe76">&#9670;&nbsp;</a></span>convertIntLogicToFPLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertIntLogicToFPLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both input operands of a logic op are being cast from floating point types, try to convert this into a floating point logic node to avoid unnecessary moves from SSE to integer registers. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39940">39940</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">combineXor()</a>.</p>

</div>
</div>
<a id="a3bbea4eec70051ce3e57b94badc624a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbea4eec70051ce3e57b94badc624a2">&#9670;&nbsp;</a></span>convertShiftLeftToScale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertShiftLeftToScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Amt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26557">26557</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00585">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00686">llvm::SDNode::isUndef()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l01009">llvm::APInt::shl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a8c9ebb68837f38cc7f83ab4fb11b3267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9ebb68837f38cc7f83ab4fb11b3267">&#9670;&nbsp;</a></span>CreateCopyOfByValArgument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CreateCopyOfByValArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute. </p>
<p>The copy will be passed as a byval function parameter. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03131">3131</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetCallingConv_8h_source.html#l00128">llvm::ISD::ArgFlagsTy::getByValAlign()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00146">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06258">llvm::SelectionDAG::getMemcpy()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="a71a49469d7d437afe471a050139f094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a49469d7d437afe471a050139f094f">&#9670;&nbsp;</a></span>createMMXBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createMMXBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36390">36390</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09569">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00160">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00152">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">combineBitcast()</a>.</p>

</div>
</div>
<a id="a85dc0ca223a3d85914bb7bf8b5e47bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dc0ca223a3d85914bb7bf8b5e47bae">&#9670;&nbsp;</a></span>createPackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createPackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Unary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a shuffle mask that matches the PACKSS/PACKUS truncation. </p>
<p>Note: This ignores saturation, so inputs must be checked first. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06517">6517</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11027">matchShuffleWithPACK()</a>.</p>

</div>
</div>
<a id="a22444fb95050a5bef1c689e5bc9b064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22444fb95050a5bef1c689e5bc9b064e">&#9670;&nbsp;</a></span>createPHIsForCMOVsInSinkBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> createPHIsForCMOVsInSinkBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TrueMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FalseMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>SinkMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">30720</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InstrBuilder_8h_source.html#l00124">llvm::addDirectMem()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00168">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00315">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00188">llvm::MachineInstrBuilder::addRegMask()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00655">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30651">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="EHPersonalities_8cpp_source.html#l00021">llvm::classifyEHPersonality()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00402">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EDI</a>, <a class="el" href="DenseMap_8h_source.html#l00082">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01155">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ESP</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="X86_8h_source.html#l00157">llvm::X86AS::FS</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00150">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00185">llvm::TargetInstrInfo::getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00184">llvm::TargetInstrInfo::getCallFrameSetupOpcode()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00409">llvm::X86RegisterInfo::getCallPreservedMask()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00515">llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00258">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00561">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06015">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00080">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00510">llvm::X86Subtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineOperand_8h_source.html#l00550">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02217">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="Function_8cpp_source.html#l01484">llvm::Function::getPersonalityFn()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetLowering_8h_source.html#l00707">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineOperand_8h_source.html#l00219">llvm::MachineOperand::getTargetFlags()</a>, <a class="el" href="X86_8h_source.html#l00156">llvm::X86AS::GS</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineFunction_8h_source.html#l00670">llvm::MachineFunction::insert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00629">llvm::MachineBasicBlock::insertAfter()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00555">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="EHPersonalities_8h_source.html#l00049">llvm::isAsynchronousEHPersonality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30685">isCMOVPseudo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00045">llvm::TargetLowering::isPositionIndependent()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00570">llvm::X86Subtarget::isTarget64BitLP64()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00754">llvm::X86Subtarget::isTargetDarwin()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00770">llvm::X86Subtarget::isTargetNaCl64()</a>, <a class="el" href="MachineInstr_8h_source.html#l01209">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00601">llvm::MachineBasicBlock::push_back()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, <a class="el" href="MachineOperand_8h_source.html#l00687">llvm::MachineOperand::setMBB()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00289">llvm::MachineFunction::shouldSplitStack()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00947">llvm::skipDebugInstructionsForward()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00708">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00292">llvm::MachineBasicBlock::succ_size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00794">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="a05e32f779d033fe0757134346ba52aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e32f779d033fe0757134346ba52aa2">&#9670;&nbsp;</a></span>createPSADBW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createPSADBW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36718">36718</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00186">llvm::X86ISD::PSADBW</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36955">combineBasicSADPattern()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44833">combineLoopSADPattern()</a>.</p>

</div>
</div>
<a id="a592257bda16ad5708411b083fc0cec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592257bda16ad5708411b083fc0cec19">&#9670;&nbsp;</a></span>createShuffleMaskFromVSELECT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> createShuffleMaskFromVSELECT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10606">10606</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="add5db80d29dfef7133b98ecb6a250666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5db80d29dfef7133b98ecb6a250666">&#9670;&nbsp;</a></span>createVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>IndicesVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices. </p>
<p>The vectors might be manipulated to match the type of the permute op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">9549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00096">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05658">extract256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01025">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00624">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00470">llvm::isPowerOf2_64()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05702">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a57fec4bf66e4b8b691fefa30e6db8dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fec4bf66e4b8b691fefa30e6db8dfd">&#9670;&nbsp;</a></span>detectAVGPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectAVGPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient X86ISD::AVG instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41118">41118</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00224">llvm::X86ISD::AVG</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01578">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00196">getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04241">llvm::SelectionDAG::haveNoCommonBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09651">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00078">Operands</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01275">llvm::APInt::ugt()</a>, <a class="el" href="APInt_8h_source.html#l01205">llvm::APInt::ult()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="a0841165650bd49aa4995c4dfa3fdf650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0841165650bd49aa4995c4dfa3fdf650">&#9670;&nbsp;</a></span>detectPMADDUBSW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectPMADDUBSW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42243">42243</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40979">detectSSatPattern()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::VPMADDUBSW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42374">combineTruncate()</a>.</p>

</div>
</div>
<a id="a79f138356acaefc8e95c039faf25e07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f138356acaefc8e95c039faf25e07d">&#9670;&nbsp;</a></span>detectSSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectSSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>MatchPackUS</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type). </p>
<p>With MatchPackUS, the smax/smin range is [0, unsigned_max_of_dest_type]. Return the source value to be truncated or SDValue() if the pattern was not matched. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40979">40979</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8cpp_source.html#l00913">llvm::APInt::sext()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, and <a class="el" href="APInt_8cpp_source.html#l00937">llvm::APInt::zext()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41013">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42415">combineVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42243">detectPMADDUBSW()</a>.</p>

</div>
</div>
<a id="ab27661a31d59b1d509386b1269369c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27661a31d59b1d509386b1269369c62">&#9670;&nbsp;</a></span>detectUSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectUSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with unsigned saturation: </p>
<ol type="1">
<li>(truncate (umin (x, unsigned_max_of_dest_type)) to dest_type). Return the source value x to be truncated or SDValue() if the pattern was not matched.</li>
<li><p class="startli">(truncate (smin (smax (x, C1), C2)) to dest_type), where C1 &gt;= 0 and C2 is unsigned max of destination type.</p>
<p class="startli">(truncate (smax (smin (x, C2), C1)) to dest_type) where C1 &gt;= 0, C2 is unsigned max of destination type and C1 &lt;= C2.</p>
<p class="startli">These two patterns are equivalent to: (truncate (umin (smax(x, C1), unsigned_max_of_dest_type)) to dest_type) So return the smax(x, C1) value to be truncated or SDValue() if the pattern was not matched. </p>
</li>
</ol>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40932">40932</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8h_source.html#l00499">llvm::APInt::isMask()</a>, <a class="el" href="APInt_8h_source.html#l00368">llvm::APInt::isNonNegative()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="APInt_8h_source.html#l01313">llvm::APInt::uge()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41013">combineTruncateWithSat()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42415">combineVTRUNC()</a>.</p>

</div>
</div>
<a id="af95bcf95fcfc5d82d24423018024641e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95bcf95fcfc5d82d24423018024641e">&#9670;&nbsp;</a></span>detectZextAbsDiff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> detectZextAbsDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Abs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36698">36698</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36955">combineBasicSADPattern()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44833">combineLoopSADPattern()</a>.</p>

</div>
</div>
<a id="a6d0b1dab753daa60492f876c73299d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0b1dab753daa60492f876c73299d0a">&#9670;&nbsp;</a></span>EltsFromConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EltsFromConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'. </p>
<p>Example: &lt;load i32 *a, load i32 *a+4, zero, undef&gt; -&gt; zextload a </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08058">8058</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09372">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01715">llvm::APInt::countPopulation()</a>, <a class="el" href="APInt_8h_source.html#l01689">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="ArrayRef_8h_source.html#l00203">llvm::ArrayRef&lt; T &gt;::drop_back()</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08011">findEltLoadSrc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00058">llvm::EVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00325">llvm::EVT::getStoreSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l01056">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08762">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00434">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00641">llvm::X86ISD::VZEXT_LOAD</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08321">combineToConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="af18843293b20477a5002cce9ce51ca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18843293b20477a5002cce9ce51ca48">&#9670;&nbsp;</a></span>EmitAVX512Test()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitAVX512Test </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">21756</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00102">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20817">EmitCmp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02217">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20697">isProfitableToUseFlagOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::KORTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::KTEST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21072">LowerAndToBT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20637">LowerVectorAllZeroTest()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21351">LowerVSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::PTEST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00283">llvm::TargetLowering::softenSetCCOperands()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04849">TranslateX86CC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="aab39c93560d9ca9f7b8869775ca09a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab39c93560d9ca9f7b8869775ca09a4e">&#9670;&nbsp;</a></span>EmitCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; EmitCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20817">20817</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00176">llvm::MCID::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="APInt_8h_source.html#l01689">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20709">EmitTest()</a>, <a class="el" href="TargetLowering_8h_source.html#l00356">llvm::TargetLoweringBase::Enabled</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::FNSTSW16r</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00249">llvm::X86ISD::FRCP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00249">llvm::X86ISD::FRSQRT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01578">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="Function_8h_source.html#l00223">llvm::Function::getAttributes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08102">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00583">llvm::X86Subtarget::hasCMov()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00663">llvm::X86Subtarget::hasFastScalarFSQRT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00664">llvm::X86Subtarget::hasFastVectorFSQRT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00639">llvm::X86Subtarget::hasLAHFSAHF()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00742">llvm::X86Subtarget::isAtom()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47212">llvm::X86TargetLowering::isIntDivCheap()</a>, <a class="el" href="APInt_8h_source.html#l00368">llvm::APInt::isNonNegative()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00468">llvm::APInt::isPowerOf2()</a>, <a class="el" href="APInt_8h_source.html#l00460">llvm::APInt::isSignedIntN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04811">isX86CCSigned()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::RCP14</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::RSQRT14</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00548">llvm::X86ISD::SAHF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00602">llvm::X86ISD::STRICT_FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00603">llvm::X86ISD::STRICT_FCMPS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>.</p>

</div>
</div>
<a id="aca9eafdb86a4886460650cc2b9cec78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9eafdb86a4886460650cc2b9cec78f">&#9670;&nbsp;</a></span>emitLockedStackOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitLockedStackOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix. </p>
<p>Location is chosen to be a) very likely accessed only by a single thread to minimize cache traffic, and b) definitely dereferenceable. Returns the new Chain result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27464">27464</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ESP</a>, <a class="el" href="X86Subtarget_8h_source.html#l00512">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00875">llvm::X86FrameLowering::has128ByteRedZone()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27525">LowerATOMIC_FENCE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27994">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="a021a7555a5e8952967c42a91439bd617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a7555a5e8952967c42a91439bd617">&#9670;&nbsp;</a></span>EmitMaskedTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitMaskedTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Masked Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24789">24789</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l01802">llvm::SelectionDAG::getTargetMemSDNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ae36df91a6ca8d549a748193bdfd1faf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36df91a6ca8d549a748193bdfd1faf1">&#9670;&nbsp;</a></span>emitOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename F &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>CmpVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasPT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>&#160;</td>
          <td class="paramname"><em>SToV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43685">43685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43711">combineVectorSizedSetCCEquality()</a>.</p>

</div>
</div>
<a id="aa3e32d9a4b0cb160ffd67dfdf53f7fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">&#9670;&nbsp;</a></span>EmitTailCallStoreRetAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallStoreRetAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RetAddrFrIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SlotSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FPDiff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03748">3748</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>.</p>

</div>
</div>
<a id="a82e92ebfc4928d306bab0f2049c710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e92ebfc4928d306bab0f2049c710c6">&#9670;&nbsp;</a></span>EmitTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "test Op0,Op0", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20709">20709</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00135">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20676">hasNonFlagsUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00460">llvm::SDNodeFlags::hasNoSignedWrap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20697">isProfitableToUseFlagOp()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::USUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20817">EmitCmp()</a>.</p>

</div>
</div>
<a id="a9a6fb007544370ca4b58acfb265f652b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6fb007544370ca4b58acfb265f652b">&#9670;&nbsp;</a></span>EmitTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24775">24775</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l01802">llvm::SelectionDAG::getTargetMemSDNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a9e072a1be283e05ce2df723de3462b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e072a1be283e05ce2df723de3462b5b">&#9670;&nbsp;</a></span>emitXBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* emitXBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function to emit xbegin specifying the start of an RTM region. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30234">30234</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="FileCheck_8cpp_source.html#l00208">add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00655">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00402">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00150">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00510">llvm::X86Subtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetLowering_8h_source.html#l00707">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineInstr_8h_source.html#l00582">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineFunction_8h_source.html#l00670">llvm::MachineFunction::insert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00549">llvm::MachineInstr::memoperands()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00708">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00794">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32221">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a9df9cc3269d03373740e69dcb005d729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df9cc3269d03373740e69dcb005d729">&#9670;&nbsp;</a></span>errorUnsupported()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void errorUnsupported </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64. </p>
<p>This is not fatal, unlike report_fatal_error, so calling code should attempt to recover without crashing. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00102">102</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00215">llvm::LLVMContext::diagnose()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02955">lowerRegToMasks()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">Passv64i1ArgInRegs()</a>.</p>

</div>
</div>
<a id="a3e8b7d7b4d4abd86ab48a0f51f8a6c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">&#9670;&nbsp;</a></span>ExpandHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpandHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefHI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector. </p>
<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible. ">LowerToHorizontalOp()</a>. This function expects two 256-bit vectors called V0 and V1. At first, each vector is split into two separate 128-bit vectors. Then, the resulting 128-bit vectors are used to implement two horizontal binary operations.</p>
<p>The kind of horizontal binary operation is defined by <code>X86Opcode</code>.</p>
<p><code>Mode</code> specifies how the 128-bit parts of V0 and V1 are passed in input to the two new horizontal binop. When Mode is set, the first horizontal binop dag node would take as input the lower 128-bit of V0 and the upper 128-bit of V0. The second horizontal binop dag node would take as input the lower 128-bit of V1 and the upper 128-bit of V1. Example: HADD V0_LO, V0_HI HADD V1_LO, V1_HI</p>
<p>Otherwise, the first horizontal binop dag node takes as input the lower 128-bit of V0 and the lower 128-bit of V1, and the second horizontal binop dag node takes the upper 128-bit of V0 and the upper 128-bit of V1. Example: HADD V0_LO, V1_LO HADD V0_HI, V1_HI</p>
<p>If <code>isUndefLO</code> is set, then the algorithm propagates UNDEF to the lower 128-bits of the result. If <code>isUndefHI</code> is set, then UNDEF is propagated to the upper 128-bits of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08976">8976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00686">llvm::SDNode::isUndef()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a53402f6e918f527e92ecdc700d88c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53402f6e918f527e92ecdc700d88c472">&#9670;&nbsp;</a></span>expandIntrinsicWChainHelper()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandIntrinsicWChainHelper </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX. </p>
<p>If operand ScrReg is a valid register identifier, then operand 2 of N is copied to SrcReg. The assumption is that SrcReg is an implicit input to TargetOpcode. Returns a Glue value which can be used to add extra copy-from-reg if the expanded intrinsics implicitly defines extra registers (i.e. not just EDX:EAX). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24652">24652</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EDX</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24707">getReadTimeStampCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28695">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a8c5470848197ac902e80545f0d08aa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5470848197ac902e80545f0d08aa1c">&#9670;&nbsp;</a></span>ExtendToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtendToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>NVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>FillWithZeroes</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector input to a vector of NVT. </p>
<p>The input vector must have the same element type as NVT. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">28194</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00250">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28418">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28309">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28243">LowerMSCATTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28376">LowerMSTORE()</a>.</p>

</div>
</div>
<a id="af1235e2e2ca58b93e3b22bc6c8b3d9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">&#9670;&nbsp;</a></span>extract128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 128-bits from a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VEXTRACTF128 / VEXTRACTI128 or AVX-512 VEXTRACTF32x4 / VEXTRACTI32x4 instructions or a simple subregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering EXTRACT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">5650</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37038">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37268">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08976">ExpandHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17577">ExtractBitFromMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21214">Lower256IntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20338">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19830">LowerTruncateVecI1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowExtractedVectorSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18646">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a2433dc6459ebb75035c03803968a2cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433dc6459ebb75035c03803968a2cd7">&#9670;&nbsp;</a></span>extract256BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 256-bits from a 512-bit vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05658">5658</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25713">split512IntArith()</a>.</p>

</div>
</div>
<a id="af4acdb0d749d0537888000052aadf256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4acdb0d749d0537888000052aadf256">&#9670;&nbsp;</a></span>ExtractBitFromMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtractBitFromMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extract one bit from mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17577">17577</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17533">LowerEXTRACT_VECTOR_ELT_SSE4()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04672">MayFoldIntoStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04676">MayFoldIntoZeroExtend()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="a3d2572a2d7cf0d8584f28c2c1c2e14c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2572a2d7cf0d8584f28c2c1c2e14c8">&#9670;&nbsp;</a></span>extractSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extractSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">5619</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36748">combineHorizontalMinMaxResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37268">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05658">extract256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06017">getExtendInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09295">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22439">LowerEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25446">LowerVectorIntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22609">splitVectorStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="a9d13ace08d99a3db97ddf471924d6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d13ace08d99a3db97ddf471924d6da5">&#9670;&nbsp;</a></span>findEltLoadSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEltLoadSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Elt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;&#160;</td>
          <td class="paramname"><em>Ld</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08011">8011</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02610">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08058">EltsFromConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="a4ff56f8d1f4e8ff3f1c5bed41a994c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff56f8d1f4e8ff3f1c5bed41a994c87">&#9670;&nbsp;</a></span>foldShuffleOfHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldShuffleOfHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Eliminate a redundant shuffle of a horizontal math op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35111">35111</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="CommandLine_8cpp.html#a92876ad015f57c409b937ecde06ee3bc">HOp</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="a4f80d4b8b70f58b247193379a39d5541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f80d4b8b70f58b247193379a39d5541">&#9670;&nbsp;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1. </p>
<p>This should be called before type legalization because the pattern may not persist after that. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40878">40878</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08859">llvm::isConstOrConstSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">combineXor()</a>.</p>

</div>
</div>
<a id="adb73c9adac12d432923cc883aa607798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb73c9adac12d432923cc883aa607798">&#9670;&nbsp;</a></span>foldXor1SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXor1SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a xor(setcc cond, val), 1 &ndash;&gt; setcc (inverted(cond), val) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42738">42738</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02217">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">combineXor()</a>.</p>

</div>
</div>
<a id="a974687eecfd14705774360c10e1c731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974687eecfd14705774360c10e1c731a">&#9670;&nbsp;</a></span>foldXorTruncShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXorTruncShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40823">40823</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01357">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42752">combineXor()</a>.</p>

</div>
</div>
<a id="af507a637524170aba7837ceb61023065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af507a637524170aba7837ceb61023065">&#9670;&nbsp;</a></span>get64BitArgumentGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;MCPhysReg&gt; get64BitArgumentGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03295">3295</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00224">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00233">llvm::sys::path::end()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="a74bd11888d38f6374fd8a9de32f5c427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bd11888d38f6374fd8a9de32f5c427">&#9670;&nbsp;</a></span>get64BitArgumentXMMs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;MCPhysReg&gt; get64BitArgumentXMMs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03313">3313</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00224">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00233">llvm::sys::path::end()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="aee0563473c2eed4e233b639b9ae36911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0563473c2eed4e233b639b9ae36911">&#9670;&nbsp;</a></span>getAVX2GatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX2GatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24527">24527</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ValueTypes_8h_source.html#l00096">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="aa1cc6f0bf5007ecac3fbaccc032a4317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cc6f0bf5007ecac3fbaccc032a4317">&#9670;&nbsp;</a></span>getConstantVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getConstantVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>SplatValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SplatBitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08338">8338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01161">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00355">llvm::Constant::getIntegerValue()</a>, <a class="el" href="Type_8cpp_source.html#l00184">llvm::Type::getIntNTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00155">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08423">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a2105859ef64dda1ac442681719f5c33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2105859ef64dda1ac442681719f5c33b">&#9670;&nbsp;</a></span>getConstVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsMask</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">5522</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39504">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39637">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33970">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a7fee8159812bebf4f298bb3c525cdb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fee8159812bebf4f298bb3c525cdb2f">&#9670;&nbsp;</a></span>getConstVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Undefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05552">5552</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00155">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="APInt_8h_source.html#l00987">llvm::APInt::lshr()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="APInt_8cpp_source.html#l00865">llvm::APInt::trunc()</a>.</p>

</div>
</div>
<a id="aa07359ec6bb378e2e47684038eda7f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07359ec6bb378e2e47684038eda7f79">&#9670;&nbsp;</a></span>getExtendInVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getExtendInVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06017">6017</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28695">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a5ee751bfa42e25ad7bd9a592208ac2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee751bfa42e25ad7bd9a592208ac2c1">&#9670;&nbsp;</a></span>getFauxShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getFauxShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">7120</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00339">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06517">createPackShuffleMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00385">llvm::DecodeZeroExtendMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06534">getPackDemandedElts()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07571">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l01620">llvm::APInt::getZExtValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::One</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08837">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00164">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>, <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07548">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a75c0a729d679d7c1b8504537fbec5840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c0a729d679d7c1b8504537fbec5840">&#9670;&nbsp;</a></span>getGatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getGatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24555">24555</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a4f61cf26d62c676d9c56f47aff24c055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f61cf26d62c676d9c56f47aff24c055">&#9670;&nbsp;</a></span>getHalfShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getHalfShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true. </p>
<p>A mask of half the width with mask indexes adjusted to access the extracted halves of the original shuffle operands is returned in HalfMask. HalfIdx1 and HalfIdx2 return whether the upper or lower half of each input operand is accessed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15326">15326</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05355">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35200">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a178918533dcdc74ccc95c9ae8c43dcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178918533dcdc74ccc95c9ae8c43dcac">&#9670;&nbsp;</a></span>getHopForBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getHopForBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09295">9295</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01510">llvm::APInt::clearBit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05664">insertSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="APInt_8h_source.html#l00987">llvm::APInt::lshr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a8c620fc470731fdb2a41678c294a1e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c620fc470731fdb2a41678c294a1e6c">&#9670;&nbsp;</a></span>getHorizDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getHorizDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06559">6559</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae9857fae8de3da5730d5b06aca182624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9857fae8de3da5730d5b06aca182624">&#9670;&nbsp;</a></span>getIndexFromUnindexedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getIndexFromUnindexedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Ld</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40011">40011</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02211">llvm::LSBaseSDNode::isIndexed()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>.</p>

</div>
</div>
<a id="a7fb1a2451497dfdf1119bd9343bd3052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb1a2451497dfdf1119bd9343bd3052">&#9670;&nbsp;</a></span>getMaskNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMaskNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">23435</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00878">llvm::MVT::bitsLE()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00185">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00555">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24555">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24622">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24592">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">lowerShuffleWithPSHUFB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="add8b8770cc6b2a4fa10b1836bb3c758a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8b8770cc6b2a4fa10b1836bb3c758a">&#9670;&nbsp;</a></span>getMaxByValAlign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getMaxByValAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for getByValTypeAlignment to determine the desired ByVal argument alignment. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02197">2197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02224">llvm::X86TargetLowering::getByValTypeAlignment()</a>.</p>

</div>
</div>
<a id="aaba15b33a7b6d8fd6431d14dc3d3c5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba15b33a7b6d8fd6431d14dc3d3c5e9">&#9670;&nbsp;</a></span>getMOVL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">3767</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l01716">llvm::SelectionDAG::addCallSiteInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01727">llvm::SelectionDAG::addHeapAllocSite()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00479">llvm::MachineFunction::allocateRegMask()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00426">llvm::CCState::AllocateStack()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00166">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00074">llvm::X86ISD::CALL</a>, <a class="el" href="TargetLowering_8h_source.html#l03468">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Callee</a>, <a class="el" href="TargetLowering_8h_source.html#l03469">llvm::TargetLowering::CallLoweringInfo::Callee</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03102">callIsStructReturn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">canGuaranteeTCO()</a>, <a class="el" href="namespacellvm.html#af275c1ff19bf83bb2a9001bc27e68e67">llvm::CC_X86()</a>, <a class="el" href="TargetLowering_8h_source.html#l03449">llvm::TargetLowering::CallLoweringInfo::Chain</a>, <a class="el" href="EHPersonalities_8cpp_source.html#l00021">llvm::classifyEHPersonality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03131">CreateCopyOfByValArgument()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00050">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01982">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="TargetLowering_8h_source.html#l03473">llvm::TargetLowering::CallLoweringInfo::CS</a>, <a class="el" href="TargetLowering_8h_source.html#l03471">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="TargetLowering_8h_source.html#l03472">llvm::TargetLowering::CallLoweringInfo::DL</a>, <a class="el" href="TargetLowering_8h_source.html#l03455">llvm::TargetLowering::CallLoweringInfo::DoesNotReturn</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EBX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03748">EmitTailCallStoreRetAddr()</a>, <a class="el" href="SmallVector_8h_source.html#l00641">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="TargetOptions_8h_source.html#l00260">llvm::TargetOptions::EnableDebugEntryValues</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00064">llvm::ISD::ExternalSymbol</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00202">G</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00134">llvm::X86MachineFunctionInfo::getBytesToPopOnReturn()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00409">llvm::X86RegisterInfo::getCallPreservedMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00895">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00883">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00074">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00176">llvm::X86MachineFunctionInfo::getForwardedMustTailRegParms()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00512">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallSite_8h_source.html#l00096">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::getInstruction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00447">llvm::MachineFunction::getMMI()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00164">llvm::MachineModuleInfo::getModule()</a>, <a class="el" href="Module_8cpp_source.html#l00310">llvm::Module::getModuleFlag()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00511">llvm::X86RegisterInfo::getNoPreservedMask()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="Function_8cpp_source.html#l01484">llvm::Function::getPersonalityFn()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01805">llvm::SelectionDAG::getRegisterMask()</a>, <a class="el" href="MachineOperand_8h_source.html#l00634">llvm::MachineOperand::getRegMaskSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00147">llvm::X86RegisterInfo::getSlotSize()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00080">llvm::TargetFrameLowering::getStackAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05694">llvm::SelectionDAG::getStackArgumentTokenFactor()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00139">llvm::X86RegisterInfo::getStackRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00752">llvm::X86Subtarget::getTargetTriple()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::GlobalAddress</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00135">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="GlobalValue_8h_source.html#l00237">llvm::GlobalValue::hasDefaultVisibility()</a>, <a class="el" href="GlobalValue_8h_source.html#l00445">llvm::GlobalValue::hasLocalLinkage()</a>, <a class="el" href="Function_8h_source.html#l00743">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="Function_8h_source.html#l00611">llvm::Function::hasStructRetAttr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ins</a>, <a class="el" href="TargetLowering_8h_source.html#l03476">llvm::TargetLowering::CallLoweringInfo::Ins</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04792">llvm::X86::isCalleePop()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="EHPersonalities_8h_source.html#l00064">llvm::isFuncletEHPersonality()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00083">llvm::ISD::ArgFlagsTy::isInAlloca()</a>, <a class="el" href="CallSite_8h_source.html#l00091">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::isInvoke()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00146">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallSite_8h_source.html#l00279">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::isMustTailCall()</a>, <a class="el" href="Triple_8h_source.html#l00576">llvm::Triple::isOSMSVCRT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00802">llvm::X86Subtarget::isPICStyleGOT()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03462">llvm::TargetLowering::CallLoweringInfo::IsTailCall</a>, <a class="el" href="X86Subtarget_8h_source.html#l00564">llvm::X86Subtarget::isTarget64BitILP32()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00771">llvm::X86Subtarget::isTargetMCU()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="TargetLowering_8h_source.html#l03453">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Large</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02581">lowerMasksToReg()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03097">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00077">llvm::X86ISD::NT_CALL</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l03474">llvm::TargetLowering::CallLoweringInfo::Outs</a>, <a class="el" href="TargetLowering_8h_source.html#l03475">llvm::TargetLowering::CallLoweringInfo::OutVals</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">Passv64i1ArgInRegs()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00118">llvm::MipsISD::Ret</a>, <a class="el" href="TargetLowering_8h_source.html#l03450">llvm::TargetLowering::CallLoweringInfo::RetTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00608">llvm::MachineFrameInfo::setHasTailCall()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00144">llvm::X86MachineFunctionInfo::setTCReturnAddrDelta()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="TargetLowering_8h_source.html#l00100">llvm::Sched::Source</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03099">StackStructReturn</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00279">llvm::X86ISD::TC_RETURN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="TargetOptions_8h_source.html#l00228">llvm::TargetOptions::TrapUnreachable</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa88183b946cc5f0e8c96b2e66e1c74a7e">llvm::Unknown</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="CallingConv_8h_source.html#l00184">llvm::CallingConv::X86_INTR</a>, <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>, <a class="el" href="CallingConv_8h_source.html#l00168">llvm::CallingConv::X86_VectorCall</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a09ae114d2f55d00d9ab5a397e0de0298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ae114d2f55d00d9ab5a397e0de0298">&#9670;&nbsp;</a></span>getNullFPConstForNullVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNullFPConstForNullVal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value. </p>
<p>In the case of a vector, the returned constant will not contain undefined elements even if the input parameter does. This makes it suitable to be used as a replacement operand with operations (eg, bitwise-and) where an undef should not propagate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42821">42821</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42811">isNullFPScalarOrVectorConst()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42864">combineFAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42881">combineFAndn()</a>.</p>

</div>
</div>
<a id="a4a458b41b670c695bfe6c37217b7007c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a458b41b670c695bfe6c37217b7007c">&#9670;&nbsp;</a></span>getOnesVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getOnesVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all bits set. </p>
<p>Always build ones vectors as &lt;4 x i32&gt;, &lt;8 x i32&gt; or &lt;16 x i32&gt;. Then bitcast to their original type, ensuring they get CSE'd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05991">5991</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09524">materializeVectorConstant()</a>.</p>

</div>
</div>
<a id="afe1ee0c3600d3982d5dcb722f8079ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ee0c3600d3982d5dcb722f8079ebd">&#9670;&nbsp;</a></span>getOneTrueElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOneTrueElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element. </p>
<p>Otherwise, return -1. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41319">41319</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41354">getParamsForOneTrueMaskedElt()</a>.</p>

</div>
</div>
<a id="a136206ccfa6a67de0a11b22c6c846555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136206ccfa6a67de0a11b22c6c846555">&#9670;&nbsp;</a></span>getOpcode_EXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOpcode_EXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">6002</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06017">getExtendInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a6937843abcb794c3d0c37920bf3f1bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6937843abcb794c3d0c37920bf3f1bef">&#9670;&nbsp;</a></span>getOpcodeForRetpoline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOpcodeForRetpoline </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RPOpc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31345">31345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31359">getRetpolineSymbol()</a>.</p>

</div>
</div>
<a id="a2e33cb0aa9b4fbae99810b4d70d29f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33cb0aa9b4fbae99810b4d70d29f25">&#9670;&nbsp;</a></span>getPackDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getPackDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06534">6534</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32540">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32724">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35827">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d8b19c6b13eeb58fc4ad5aa8f7a2a9">&#9670;&nbsp;</a></span>getParamsForOneTrueMaskedElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getParamsForOneTrueMaskedElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MaskedOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Alignment</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a masked memory load/store operation, return true if it has one mask bit set. </p>
<p>If it has one mask bit set, then also return the memory address of the scalar element to load/store, the vector index to insert/extract that scalar element, and the alignment for the scalar memory access. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41354">41354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02298">llvm::MaskedLoadStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02304">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41319">getOneTrueElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41380">reduceMaskedLoadToScalarLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41481">reduceMaskedStoreToScalarStore()</a>.</p>

</div>
</div>
<a id="a2d9cc3992fa2c2c207bcbbba87b02760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9cc3992fa2c2c207bcbbba87b02760">&#9670;&nbsp;</a></span>getPMOVMSKB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPMOVMSKB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27587">27587</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09453">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36825">combineHorizontalPredicateResult()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27615">LowerBITCAST()</a>.</p>

</div>
</div>
<a id="a5faf3b82955e9d3292cda43f3e23c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faf3b82955e9d3292cda43f3e23c706">&#9670;&nbsp;</a></span>getPrefetchNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPrefetchNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24622">24622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ac952f81e2ff62d22a99d416a50df14f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac952f81e2ff62d22a99d416a50df14f8">&#9670;&nbsp;</a></span>getPSHUFShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;int, 4&gt; getPSHUFShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the PSHUF-style mask from PSHUF node. </p>
<p>This is a very minor wrapper around getTargetShuffleMask to easy forming v4 PSHUF-style masks that can be reused with such instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34348">34348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">getTargetShuffleMask()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34393">combineRedundantDWordShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="ae020054e3ff6b34b048afacab677d69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020054e3ff6b34b048afacab677d69b">&#9670;&nbsp;</a></span>getReadTimeStampCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getReadTimeStampCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp). </p>
<p>This function is also used to custom lower READCYCLECOUNTER nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24707">24707</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ECX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24652">expandIntrinsicWChainHelper()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24728">LowerREADCYCLECOUNTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28695">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a2886980245e589e01c410315f6693a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2886980245e589e01c410315f6693a19">&#9670;&nbsp;</a></span>getRetpolineSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a>* getRetpolineSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31359">31359</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00275">llvm::MachineInstrBuilder::addDisp()</a>, <a class="el" href="PPCInstrBuilder_8h_source.html#l00032">llvm::addFrameReference()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00162">llvm::MachineInstrBuilder::addJumpTableIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00188">llvm::MachineInstrBuilder::addRegMask()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00157">llvm::addRegOffset()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00655">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00172">llvm::MachineOperand::ChangeToES()</a>, <a class="el" href="X86Subtarget_8cpp_source.html#l00058">llvm::X86Subtarget::classifyBlockAddressReference()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00941">llvm::MachineJumpTableInfo::createJumpTableIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00402">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Dead</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EDI</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EDX</a>, <a class="el" href="MachineJumpTableInfo_8h_source.html#l00049">llvm::MachineJumpTableInfo::EK_BlockAddress</a>, <a class="el" href="MachineJumpTableInfo_8h_source.html#l00068">llvm::MachineJumpTableInfo::EK_LabelDifference32</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00081">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00140">llvm::X86RegisterInfo::getBaseRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00150">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00074">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00258">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00795">llvm::X86RegisterInfo::getFrameRegister()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00359">llvm::MachineFrameInfo::getFunctionContextIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06015">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00510">llvm::X86Subtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02345">llvm::X86TargetLowering::getJumpTableEncoding()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMCSymbol()</a>, <a class="el" href="MachineFunction_8h_source.html#l00447">llvm::MachineFunction::getMMI()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00164">llvm::MachineModuleInfo::getModule()</a>, <a class="el" href="Module_8cpp_source.html#l00310">llvm::Module::getModuleFlag()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00511">llvm::X86RegisterInfo::getNoPreservedMask()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31345">getOpcodeForRetpoline()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetLowering_8h_source.html#l00707">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00151">llvm::X86InstrInfo::getRegisterInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00125">llvm::X86MachineFunctionInfo::getRestoreBasePointerOffset()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00139">llvm::X86RegisterInfo::getStackRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00841">llvm::MVT::getStoreSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00635">llvm::X86RegisterInfo::hasBasePointer()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00370">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="MachineFunction_8h_source.html#l00670">llvm::MachineFunction::insert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineInstr_8h_source.html#l01059">llvm::MachineInstr::isDebugInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01039">llvm::MachineInstr::isEHLabel()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00383">llvm::MachineBasicBlock::isEHPad()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00045">llvm::TargetLowering::isPositionIndependent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00570">llvm::X86Subtarget::isTarget64BitLP64()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00770">llvm::X86Subtarget::isTargetNaCl64()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00288">llvm::TargetRegisterInfo::isTypeLegalForClass()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="MachineInstr_8h_source.html#l00567">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00574">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00492">llvm::MachineInstr::operands()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00693">llvm::MachineBasicBlock::removeSuccessor()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="STLExtras_8h_source.html#l00265">llvm::reverse()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00163">llvm::MachineBasicBlock::setHasAddressTaken()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00387">llvm::MachineBasicBlock::setIsEHPad()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00199">llvm::MachineInstrBuilder::setMemRefs()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="DenseMap_8h_source.html#l00099">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::size()</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Small</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00708">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00284">llvm::MachineBasicBlock::succ_rbegin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_rend()</a>, <a class="el" href="ARMBuildAttributes_8h_source.html#l00077">llvm::ARMBuildAttrs::Symbol</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00794">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00828">llvm::ISD::TRAP</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00709">llvm::X86Subtarget::useRetpolineExternalThunk()</a>.</p>

</div>
</div>
<a id="a364f821dff38ffee838e1212ab490c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364f821dff38ffee838e1212ab490c9d">&#9670;&nbsp;</a></span>getScalarMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an SDNode for a predicated scalar operation. </p>
<dl class="section return"><dt>Returns</dt><dd>(X86vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>). The mask is coming as MVT::i8 and it should be transformed to MVT::v1i1 while lowering masking intrinsics. The main difference between ScalarMaskingNode and VectorMaskingNode is using "X86select" instead of "vselect". We just can't create the "vselect" node for a scalar instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23500">23500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::FSETCCM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::FSETCCM_SAE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SELECTS</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00426">llvm::X86ISD::VFPCLASSS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="ac6d9a708e0caf9a4220ab7563f7c2ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">&#9670;&nbsp;</a></span>getScalarValueForVectorElement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarValueForVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get a scalar value for a specific element of a vector. </p>
<p>Looks through BUILD_VECTOR and SCALAR_TO_VECTOR nodes to find a scalar. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12427">12427</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>.</p>

</div>
</div>
<a id="a58f02653f9d350105b1ffc704762f90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f02653f9d350105b1ffc704762f90a">&#9670;&nbsp;</a></span>getScatterNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScatterNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24592">24592</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01802">llvm::SelectionDAG::getTargetMemSDNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a3638f5716ead3f20d8d8e348c10d8619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638f5716ead3f20d8d8e348c10d8619">&#9670;&nbsp;</a></span>getSEHRegistrationNodeSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getSEHRegistrationNodeSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23526">23526</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="EHPersonalities_8cpp_source.html#l00021">llvm::classifyEHPersonality()</a>, <a class="el" href="Function_8cpp_source.html#l01484">llvm::Function::getPersonalityFn()</a>, <a class="el" href="Function_8h_source.html#l00743">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aab34bedfd8d86f0adbefe4ae0e708f428">llvm::MSVC_CXX</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa1d0ce965d5884b3d11d6f26fac012613">llvm::MSVC_X86SEH</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="a10a82db92ba93d25912aaff75190896d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a82db92ba93d25912aaff75190896d">&#9670;&nbsp;</a></span>getSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for creating a X86ISD::SETCC node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">20564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40130">combineParity()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43711">combineVectorSizedSetCCEquality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44117">combineX86SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42738">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28109">LowerADDSUBCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27548">LowerCMP_SWAP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28695">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a0c4f8734623aa917fe30c3cce1abf4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4f8734623aa917fe30c3cce1abf4a3">&#9670;&nbsp;</a></span>getShuffleHalfVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleHalfVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UndefLower</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UseConcat</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15377">15377</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35200">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a5ab53509cdc846418bf79d3b05aeb53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab53509cdc846418bf79d3b05aeb53a">&#9670;&nbsp;</a></span>getShuffleScalarElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleScalarElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the scalar element that will make up the ith element of the result of the vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07588">7588</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08321">combineToConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="aadeaf4ecc93abb786c5e2aae78a5355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadeaf4ecc93abb786c5e2aae78a5355c">&#9670;&nbsp;</a></span>getShuffleVectorZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleVectorZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector_shuffle of the specified vector of zero or undef vector. </p>
<p>This produces a shuffle where the low element of V2 is swizzled into the zero/undef vector, landing at element Idx. This produces a shuffle mask like 4,1,2,3 (idx=0) or 0,1,2,4 (idx=3). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06090">6090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19011">LowerUINT_TO_FP_i32()</a>.</p>

</div>
</div>
<a id="ad9113ea8e53ba9c81f55f15c11c7a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ea8e53ba9c81f55f15c11c7a522">&#9670;&nbsp;</a></span>getTargetConstantBitsFromNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetConstantBitsFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>EltBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowWholeUndefs</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowPartialUndefs</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">6133</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00412">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l00388">llvm::Constant::getAggregateElement()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00482">llvm::APInt::getBoolValue()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="Type_8cpp_source.html#l00115">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Type_8cpp_source.html#l00134">llvm::Type::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00577">llvm::APInt::getSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06105">getTargetConstantFromNode()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00345">llvm::APInt::insertBits()</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05373">isAnyInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00250">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Type_8h_source.html#l00230">llvm::Type::isVectorTy()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::setBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00434">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40383">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36461">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39504">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39637">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39604">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33970">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06497">getTargetShuffleMaskIndices()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06471">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42437">isFNEG()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">LowerRotate()</a>.</p>

</div>
</div>
<a id="a338f1ca2f142ca20ed7275362fec457c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338f1ca2f142ca20ed7275362fec457c">&#9670;&nbsp;</a></span>getTargetConstantFromNode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Load</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06105">6105</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02242">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01846">llvm::ConstantPoolSDNode::getConstVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06127">llvm::X86TargetLowering::getTargetConstantFromLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06121">getTargetConstantFromNode()</a>.</p>

</div>
</div>
<a id="a41c9332f99dbe9fa4a23d2d307b165ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c9332f99dbe9fa4a23d2d307b165ca">&#9670;&nbsp;</a></span>getTargetConstantFromNode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06121">6121</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06105">getTargetConstantFromNode()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>.</p>

</div>
</div>
<a id="af71303967827d0c63f1caa626e59aa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71303967827d0c63f1caa626e59aa38">&#9670;&nbsp;</a></span>getTargetShuffleAndZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleAndZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs. </p>
<p>Returns true if the target shuffle mask was decoded. FIXME: Merge this with computeZeroableShuffleElements? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">6992</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07548">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a784037204efa69e599875b2012b859c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784037204efa69e599875b2012b859c4">&#9670;&nbsp;</a></span>getTargetShuffleInputs() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07571">7571</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37038">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07095">resolveZeroablesFromTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36105">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>.</p>

</div>
</div>
<a id="a449521cb48f20ded56889eba24e12a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449521cb48f20ded56889eba24e12a7c">&#9670;&nbsp;</a></span>getTargetShuffleInputs() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values. </p>
<p>Returns true if the target shuffle mask was decoded. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07548">7548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07078">resolveTargetShuffleFromZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07095">resolveZeroablesFromTargetShuffle()</a>.</p>

</div>
</div>
<a id="a75f658c75b135fdd8ffee5218e907db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f658c75b135fdd8ffee5218e907db3">&#9670;&nbsp;</a></span>getTargetShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSentinelZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates the shuffle mask corresponding to the target-specific opcode. </p>
<p>If the mask could be calculated, returns it in <code>Mask</code>, returns the shuffle operands in <code>Ops</code>, and returns true. Sets <code>IsUnary</code> to true if only one source is used. Note that this will set IsUnary for shuffles which use a single input multiple times, and in those cases it will adjust the mask to only have indices within that single input. It is an error to call this with non-empty Mask/Ops vectors. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">6593</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00328">llvm::DecodeBLENDMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00415">llvm::DecodeEXTRQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00023">llvm::DecodeINSERTPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00452">llvm::DecodeINSERTQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00088">llvm::DecodeMOVDDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00057">llvm::DecodeMOVHLPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00066">llvm::DecodeMOVLHPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00081">llvm::DecodeMOVSHDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00074">llvm::DecodeMOVSLDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00121">llvm::DecodePALIGNRMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00306">llvm::DecodePSHUFBMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00163">llvm::DecodePSHUFHWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00177">llvm::DecodePSHUFLWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00147">llvm::DecodePSHUFMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00096">llvm::DecodePSLLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00108">llvm::DecodePSRLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00406">llvm::DecodeScalarMoveMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00203">llvm::DecodeSHUFPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00223">llvm::DecodeUNPCKHMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00242">llvm::DecodeUNPCKLMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00259">llvm::DecodeVectorBroadcast()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00294">llvm::DecodeVPERM2X128Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00514">llvm::DecodeVPERMIL2PMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00492">llvm::DecodeVPERMILPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00378">llvm::DecodeVPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00574">llvm::DecodeVPERMV3Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00560">llvm::DecodeVPERMVMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00338">llvm::DecodeVPPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00277">llvm::decodeVSHUF64x2FamilyMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00399">llvm::DecodeZeroMoveLowMask()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06497">getTargetShuffleMaskIndices()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::INSERTQI</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00374">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00387">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32540">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32724">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34348">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07588">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="ab05ad372d1e6700f8125ad1fee07271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05ad372d1e6700f8125ad1fee07271b">&#9670;&nbsp;</a></span>getTargetShuffleMaskIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMaskIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>MaskNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskEltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; uint64_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>RawMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06497">6497</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="a4cedb117165debe9de7d0a038f9da333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cedb117165debe9de7d0a038f9da333">&#9670;&nbsp;</a></span>getTargetVShiftByConstNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftByConstNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>ShiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount is a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">23285</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00686">llvm::SDNode::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39604">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23365">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25877">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26345">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">LowerScalarVariableShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a316cc12c0a64a8cca4bc0f2253adc9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316cc12c0a64a8cca4bc0f2253adc9c3">&#9670;&nbsp;</a></span>getTargetVShiftNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ShAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount may or may not be a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23365">23365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">LowerScalarVariableShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="adae1a1e766f05a764ea4cb9ca42212d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae1a1e766f05a764ea4cb9ca42212d7">&#9670;&nbsp;</a></span>getTargetVShiftUniformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTargetVShiftUniformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsVariable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">23265</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00309">llvm::X86ISD::VSRL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39604">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23365">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26345">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">LowerScalarVariableShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="af74fd4c6931a775f0c91f363e37296a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74fd4c6931a775f0c91f363e37296a7">&#9670;&nbsp;</a></span>GetTLSADDR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GetTLSADDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ReturnReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a>&#160;</td>
          <td class="paramname"><em>OperandFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>LocalDynamic</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18187">18187</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01726">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="CodeGen_8h_source.html#l00044">llvm::TLSModel::LocalDynamic</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00579">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00583">llvm::MachineFrameInfo::setHasCalls()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::TLSADDR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00259">llvm::X86ISD::TLSBASEADDR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18219">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18233">LowerToTLSGeneralDynamicModel64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18239">LowerToTLSLocalDynamicModel()</a>.</p>

</div>
</div>
<a id="afaf1cbe4bd00ba18fb62321d5cbe4646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">&#9670;&nbsp;</a></span>getUnderlyingExtractedFromVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getUnderlyingExtractedFromVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtractedFromVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExtIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index. </p>
<p>Modifies <code>ExtractedFromVec</code> to the real vector and returns the real index. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08647">8647</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08677">buildFromShuffleMostly()</a>.</p>

</div>
</div>
<a id="a009ec0505144f168fe1e21ee7c252fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009ec0505144f168fe1e21ee7c252fa2">&#9670;&nbsp;</a></span>getUnpackh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackh operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">6079</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26557">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27697">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25877">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a0d76fc058d7841446bf38993ecd56b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d76fc058d7841446bf38993ecd56b66">&#9670;&nbsp;</a></span>getUnpackl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackl operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">6071</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26557">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27697">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25877">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18927">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a72d002525e00017d195765b959cd0bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d002525e00017d195765b959cd0bc9">&#9670;&nbsp;</a></span>getV4X86ShuffleImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getV4X86ShuffleImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a 4-lane 8-bit shuffle immediate for a mask. </p>
<p>This helper function produces an 8-bit shuffle immediate corresponding to the ubiquitous shuffle encoding scheme used in x86 instructions for shuffling 4 lanes. It can be used with most of the PSHUF instructions for example.</p>
<p>NB: We rely heavily on "undef" masks preserving the input lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10686">10686</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a6e1c868e1b38f5eb5034beb9ce6d7ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1c868e1b38f5eb5034beb9ce6d7ef0">&#9670;&nbsp;</a></span>getV4X86ShuffleImm8ForMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getV4X86ShuffleImm8ForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">10701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10686">getV4X86ShuffleImm()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34393">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="aa56b6b241a7da328f8016e1d6316bf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56b6b241a7da328f8016e1d6316bf16">&#9670;&nbsp;</a></span>getv64i1Argument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getv64i1Argument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>NextVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InFlag</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads two 32 bit registers and creates a 64 bit mask value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">VA</td><td>The current 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">NextVA</td><td>The next 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>The parent DAG node. </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">InFlag</td><td>Represents SDvalue in the parent DAG node for glue purposes. In the case the DAG is already using physical register instead of virtual, we should glue our new SDValue to InFlag SDvalue. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a new SDvalue of size 64bit. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02904">2904</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00555">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02955">lowerRegToMasks()</a>.</p>

</div>
</div>
<a id="a27efc9c5964a347b59ed81340d86e29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efc9c5964a347b59ed81340d86e29e">&#9670;&nbsp;</a></span>getVectorMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">23474</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11150">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="a82ea3e3b3362aee4beee97df4ed04ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea3e3b3362aee4beee97df4ed04ec2">&#9670;&nbsp;</a></span>getVShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector logical shift node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07925">7925</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a273683fed8868c9a0cc8a9a156b40974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273683fed8868c9a0cc8a9a156b40974">&#9670;&nbsp;</a></span>getX86XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; getX86XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21963">21963</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ac007ab17eae964d8d0dc51a9cd535667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac007ab17eae964d8d0dc51a9cd535667">&#9670;&nbsp;</a></span>getZeroVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all zero elements. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">5594</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45480">combineInsertSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37268">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24527">getAVX2GatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24555">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42821">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23500">getScalarMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06090">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10219">LowerAVXCONCAT_VECTORS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07678">LowerBuildVectorAsInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07720">LowerBuildVectorv16i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">LowerBuildVectorv4x32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28309">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17932">LowerSCALAR_TO_VECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15754">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">recoverFramePointer()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36105">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05702">widenSubVector()</a>.</p>

</div>
</div>
<a id="a4fcce77c24f1d3552f7251b1988ec310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcce77c24f1d3552f7251b1988ec310">&#9670;&nbsp;</a></span>hasBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40029">40029</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00623">llvm::X86Subtarget::hasBMI2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::isScalarInteger()</a>, and <a class="el" href="BlockFrequencyInfo_8cpp_source.html#l00294">true</a>.</p>

</div>
</div>
<a id="afd81b6b6c94f4d8bc640c9e18cf39186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd81b6b6c94f4d8bc640c9e18cf39186">&#9670;&nbsp;</a></span>hasFPCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasFPCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04930">4930</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>.</p>

</div>
</div>
<a id="ac920f476758be52d3901976f91f26552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac920f476758be52d3901976f91f26552">&#9670;&nbsp;</a></span>hasIdenticalHalvesShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasIdenticalHalvesShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a shuffle mask chooses elements identically in its top and bottom halves. </p>
<p>For example, any splat mask has the same top and bottom halves. If an element is undefined in only one half of the mask, the halves are not considered identical. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10668">10668</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">LowerAVXExtend()</a>.</p>

</div>
</div>
<a id="a37275b44ee2af4598d1782f93d9204f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37275b44ee2af4598d1782f93d9204f3">&#9670;&nbsp;</a></span>hasNonFlagsUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasNonFlagsUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return true if <code>Op</code> has a use that doesn't just read flags. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20676">20676</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::BRCOND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00810">llvm::SDNode::use_iterator::getOperandNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00821">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20709">EmitTest()</a>.</p>

</div>
</div>
<a id="aaf395b1362beab9f5199bd2094f3d19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf395b1362beab9f5199bd2094f3d19c">&#9670;&nbsp;</a></span>hasStackGuardSlotTLS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasStackGuardSlotTLS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TargetTriple</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02455">2455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00662">llvm::Triple::isAndroid()</a>, <a class="el" href="Triple_8h_source.html#l00664">llvm::Triple::isAndroidVersionLT()</a>, <a class="el" href="Triple_8h_source.html#l00506">llvm::Triple::isOSFuchsia()</a>, and <a class="el" href="Triple_8h_source.html#l00612">llvm::Triple::isOSGlibc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02467">llvm::X86TargetLowering::getIRStackGuard()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02486">llvm::X86TargetLowering::insertSSPDeclarations()</a>.</p>

</div>
</div>
<a id="a0f6aa89a7623063db8a64b10f9cf02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6aa89a7623063db8a64b10f9cf02fd">&#9670;&nbsp;</a></span>incDecVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> incDecVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsInc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a buildvector constant, return a new vector constant with each element incremented or decremented. </p>
<p>If incrementing or decrementing would result in unsigned overflow or underflow or this is not a simple vector constant, return an empty value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21268">21268</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00425">llvm::APInt::isMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isNullValue()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a22d41ad70a90ca184815fa009b650b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d41ad70a90ca184815fa009b650b97">&#9670;&nbsp;</a></span>insert128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to put 128-bits into a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VINSERTF128/VINSERTI128 or AVX-512 VINSERTF32x4/VINSERTI32x4 instructions or a simple superregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering INSERT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">5694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05664">insertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17932">LowerSCALAR_TO_VECTOR()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>.</p>

</div>
</div>
<a id="a1c34ea579237aedce7149724afc490ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c34ea579237aedce7149724afc490ab">&#9670;&nbsp;</a></span>insert1BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert1BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert i1-subvector to i1-vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05811">5811</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l01532">llvm::APInt::flipAllBits()</a>, <a class="el" href="APInt_8h_source.html#l00611">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17970">LowerINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a753b74cc2bc0353743c54e17f9e8acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753b74cc2bc0353743c54e17f9e8acb3">&#9670;&nbsp;</a></span>InsertBitToMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InsertBitToMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert one bit to mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">17770</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05991">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06090">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">insert128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04668">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="a7cb0f27acb965339dde328392c1adaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb0f27acb965339dde328392c1adaf7">&#9670;&nbsp;</a></span>insertSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insertSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05664">5664</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05976">concatSubVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09295">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">insert128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="aa30164b8008b40271942859d6196d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30164b8008b40271942859d6196d0d8">&#9670;&nbsp;</a></span>is128BitLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing 128-bit lanes in this shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">10422</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10406">isLaneCrossingShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46244">llvm::X86TargetLowering::isDesirableToCombineBuildVectorToShuffleTruncate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14099">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11490">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a2cd446e684755fec65fa6ed3647fbb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd446e684755fec65fa6ed3647fbb05">&#9670;&nbsp;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">10467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10437">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11712">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aab9703e1717da1bad9f8bbd3785517dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9703e1717da1bad9f8bbd3785517dc">&#9670;&nbsp;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10473">10473</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10437">isRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="adb0e12a60675938c9879e53d5f194cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0e12a60675938c9879e53d5f194cd4">&#9670;&nbsp;</a></span>is128BitUnpackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitUnpackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10644">10644</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a41f482a133174a75f0ba10057f7adbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f482a133174a75f0ba10057f7adbb5">&#9670;&nbsp;</a></span>is256BitLaneRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is256BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 256-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10480">10480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10437">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a10f0c9e6db4a0388d577d2da5a0487ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f0c9e6db4a0388d577d2da5a0487ca">&#9670;&nbsp;</a></span>isAddSubOrSubAdd() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumExtracts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation. </p>
<p>If true is returned then the operands of ADDSUB = Opnd0 +- Opnd1 (SUBADD = Opnd0 -+ Opnd1) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">9017</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00179">llvm::ISD::UNDEF</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35032">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09173">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="abcc89aad99c6a03adb5443eb5fa9f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc89aad99c6a03adb5443eb5fa9f93c">&#9670;&nbsp;</a></span>isAddSubOrSubAdd() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation. </p>
<p>If true is returned then the operands of ADDSUB(SUBADD) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>.</p>
<p>We combine shuffle to ADDSUB(SUBADD) directly on the abstract vector shuffle nodes so it is easier to generically match. We also insert dummy vector shuffle nodes for the operands which explicitly discard the lanes which are unused by this operation to try to flow through the rest of the combiner the fact that they're unused. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34929">34929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34892">isAddSubOrSubAddMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a id="adec1e608823a642d7ceb03c906e6d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec1e608823a642d7ceb03c906e6d8f3">&#9670;&nbsp;</a></span>isAddSubOrSubAddMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAddMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0Even</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the shuffle mask takes subsequent elements alternately from two vectors. </p>
<p>For example &lt;0, 5, 2, 7&gt; or &lt;8, 1, 10, 3, 12, 5, 14, 7&gt; are both correct. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34892">34892</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34989">combineShuffleToFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34929">isAddSubOrSubAdd()</a>.</p>

</div>
</div>
<a id="a20572d2a5543e9ee62228ec92cabc614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20572d2a5543e9ee62228ec92cabc614">&#9670;&nbsp;</a></span>isAndOrOfSetCCs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAndOrOfSetCCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if node is an ISD::AND or ISD::OR of two X86ISD::SETCC nodes each of which has no other use apart from the AND / OR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22794">22794</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39740">combineCompareEqual()</a>.</p>

</div>
</div>
<a id="a78e36e5bb680d0d59602e5ba15ad5bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e36e5bb680d0d59602e5ba15ad5bd3">&#9670;&nbsp;</a></span>isAnyInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAnyInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05373">5373</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05367">isInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10932">matchShuffleAsVPMOV()</a>.</p>

</div>
</div>
<a id="a668dc2e56825f61a14fbb3116315668f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668dc2e56825f61a14fbb3116315668f">&#9670;&nbsp;</a></span>isCMOVPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMOVPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30685">30685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">createPHIsForCMOVsInSinkBB()</a>.</p>

</div>
</div>
<a id="ababdb755e930b1b856496616c735a117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababdb755e930b1b856496616c735a117">&#9670;&nbsp;</a></span>isFMAddSubOrFMSubAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFMAddSubOrFMSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExpectedUses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>). </p>
<p>If (and only if) true is returned, the operands of FMADDSUB/FMSUBADD are written to parameters <code>Opnd0</code>, <code>Opnd1</code>, <code>Opnd2</code>.</p>
<p>Prior to calling this function it should be known that there is some SDNode that potentially can be replaced with an X86ISD::ADDSUB operation using <code>Opnd0</code> and <code>Opnd1</code> as operands. Also, this method is called before replacement of such SDNode with ADDSUB operation. Thus the number of <code>Opnd0</code> uses is expected to be equal to 2. For example, this function may be called for the following IR: AB = fmul fast &lt;2 x double&gt; A, B Sub = fsub fast &lt;2 x double&gt; AB, C Add = fadd fast &lt;2 x double&gt; AB, C Addsub = shufflevector &lt;2 x double&gt; Sub, &lt;2 x double&gt; Add, &lt;2 x i32&gt; &lt;i32 0, i32 3&gt; There is a def for Addsub here, which potentially can be replaced by X86ISD::ADDSUB operation: Addsub = X86ISD::ADDSUB AB, C and such ADDSUB can further be replaced with FMADDSUB: Addsub = FMADDSUB A, B, C.</p>
<p>The main reason why this method is called before the replacement of the recognized ADDSUB idiom with ADDSUB operation is that such replacement is illegal sometimes. E.g. 512-bit ADDSUB is not available, while 512-bit FMADDSUB is. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09145">9145</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00289">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="TargetOptions_8h_source.html#l00033">llvm::FPOpFusion::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09031">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00138">llvm::TargetOptions::UnsafeFPMath</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35032">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09173">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a37f06b796addd745c44af4546b84fe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f06b796addd745c44af4546b84fe76">&#9670;&nbsp;</a></span>isFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the negated value if the node <code>N</code> flips sign of FP value. </p>
<p>FP-negation node may have different forms: FNEG(x), FXOR (x, 0x80000000) or FSUB(0, x) AVX512F does not have FXOR, so FNEG is lowered as (bitcast (xor (bitcast x), (bitcast ConstantFP(0x80000000)))). In this case we go though all bitcasts. This also recognizes splat of a negated value and returns the splat of that value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42437">42437</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00399">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42564">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42657">llvm::X86TargetLowering::getNegatedExpression()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42614">llvm::X86TargetLowering::isNegatibleForFree()</a>.</p>

</div>
</div>
<a id="a2740fb8073dd44c958e5ee272444fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2740fb8073dd44c958e5ee272444fde8">&#9670;&nbsp;</a></span>isFoldableUseOfShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFoldableUseOfShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08361">8361</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08423">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a811049dc54f4a8053c0b34c8fa470a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811049dc54f4a8053c0b34c8fa470a99">&#9670;&nbsp;</a></span>isFRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a vector register class. </p>
<p>I.e., FR* / VR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46828">46828</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00135">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46849">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a0ae9685e0bfae51cfb048c3a2da8a06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae9685e0bfae51cfb048c3a2da8a06f">&#9670;&nbsp;</a></span>isGRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isGRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a general purpose register class. </p>
<p>I.e., GR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46818">46818</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00135">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46849">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a7deed7d39c19fcbc3252b3b0551d3c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deed7d39c19fcbc3252b3b0551d3c92">&#9670;&nbsp;</a></span>isHopBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHopBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09208">9208</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00043">llvm::ISD::DELETED_NODE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="ac3a933420f7b2c1842a119be8bf2119e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a933420f7b2c1842a119be8bf2119e">&#9670;&nbsp;</a></span>isHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsCommutative</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS. </p>
<p>A horizontal operation performs the binary operation on successive elements of its first operand, then on successive elements of its second operand, returning the resulting values in a vector. For example, if A = &lt; float a0, float a1, float a2, float a3 &gt; and B = &lt; float b0, float b1, float b2, float b3 &gt; then the result of doing a horizontal operation on A and B is A horizontal-op B = &lt; a0 op a1, a2 op a3, b0 op b1, b2 op b3 &gt;. In short, LHS and RHS are inspected to see if LHS op RHS is of the form A horizontal-op B, for some already available A and B, and if so then LHS is set to A, RHS to B, and the routine returns 'true'. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">41782</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06593">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18919">shouldUseHorizontalOp()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41933">combineFaddFsub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45285">combineSub()</a>.</p>

</div>
</div>
<a id="ab8b17ed3f1a97f1d8aa795465e732cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b17ed3f1a97f1d8aa795465e732cf8">&#9670;&nbsp;</a></span>isHorizontalBinOpPart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOpPart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible. ">LowerToHorizontalOp()</a>. </p>
<p>This function checks that the build_vector <code>N</code> in input implements a 128-bit partial horizontal operation on a 256-bit vector, but that operation may not match the layout of an x86 256-bit horizontal instruction. In other words, if this returns true, then some extraction/insertion will be required to produce a valid horizontal instruction.</p>
<p>Parameter <code>Opcode</code> defines the kind of horizontal operation to match. For example, if <code>Opcode</code> is equal to ISD::ADD, then this function checks if <code>N</code> implements a horizontal arithmetic add; if instead <code>Opcode</code> is equal to ISD::SUB, then this function checks if this is a horizontal arithmetic sub.</p>
<p>This function only analyzes elements of <code>N</code> whose indices are in range [BaseIdx, LastIdx).</p>
<p>TODO: This function was originally used to match both real and fake partial horizontal operations, but the index-matching logic is incorrect for that. See the corrected implementation in <a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector()</a>. Can we reduce this code because it is only used for partial h-op matching now? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08862">8862</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00686">llvm::SDNode::isUndef()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a884776a595f070c30713cfdc12602ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884776a595f070c30713cfdc12602ae3">&#9670;&nbsp;</a></span>isInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05367">5367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05373">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>.</p>

</div>
</div>
<a id="a585054f95cdb1b92f7d0d74194936b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585054f95cdb1b92f7d0d74194936b3d">&#9670;&nbsp;</a></span>isLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask. </p>
<p>X86 divides up its shuffles into in-lane and cross-lane shuffle operations and we routinely test for these. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10406">10406</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>.</p>

</div>
</div>
<a id="adbc45a2f128604768ee950e2e50b4b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc45a2f128604768ee950e2e50b4b2c">&#9670;&nbsp;</a></span>isNonZeroElementsInOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNonZeroElementsInOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>VectorType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsZeroSideLeft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10713">10713</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="aa78abc288ee7112f9f3df8f148a7e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78abc288ee7112f9f3df8f148a7e7af">&#9670;&nbsp;</a></span>isNoopShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNoopShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tiny helper function to identify a no-op mask. </p>
<p>This is a somewhat boring predicate function. It checks whether the mask array input, which is assumed to be a single-input shuffle mask of the kind used by the X86 shuffle instructions (not a fully general ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an in-place shuffle are 'no-op's. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">10392</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12995">lowerShuffleAsPermuteAndUnpack()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>.</p>

</div>
</div>
<a id="a81759e8ae2c9ab3b98619cce9995ad74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81759e8ae2c9ab3b98619cce9995ad74">&#9670;&nbsp;</a></span>IsNOT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IsNOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06045">6045</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05731">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43079">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39843">combineANDXORWithAllOnesIntoANDNP()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43944">combineMOVMSK()</a>.</p>

</div>
</div>
<a id="ac91b7f4570acc6bfdb6c81fd33d0c57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91b7f4570acc6bfdb6c81fd33d0c57a">&#9670;&nbsp;</a></span>isNullFPScalarOrVectorConst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNullFPScalarOrVectorConst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42811">42811</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08816">llvm::isNullFPConstant()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42881">combineFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42895">combineFOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42821">getNullFPConstForNullVal()</a>.</p>

</div>
</div>
<a id="ae1c99a5ad2fefdb496ba998c9d87f4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c99a5ad2fefdb496ba998c9d87f4de">&#9670;&nbsp;</a></span>isOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Root</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43673">43673</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43711">combineVectorSizedSetCCEquality()</a>.</p>

</div>
</div>
<a id="ab22da37f57bbc851650a8f862d2d8446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22da37f57bbc851650a8f862d2d8446">&#9670;&nbsp;</a></span>isProfitableToUseFlagOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isProfitableToUseFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20697">20697</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20709">EmitTest()</a>.</p>

</div>
</div>
<a id="afc10bf9c359bf4ec9dee418334a39443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc10bf9c359bf4ec9dee418334a39443">&#9670;&nbsp;</a></span>isRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each sub-lane. </p>
<p>This checks a shuffle mask to see if it is performing the same lane-relative shuffle in each sub-lane. This trivially implies that it is also not lane-crossing. It may however involve a blend from the same lane of a second vector.</p>
<p>The specific repeated shuffle mask is populated in <code>RepeatedMask</code>, as it is non-trivial to compute in the face of undef lanes. The representation is suitable for use with existing 128-bit shuffles as entries from the second vector have been remapped to [LaneSize, 2*LaneSize). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10437">10437</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00412">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10480">is256BitLaneRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a606dcc597bd47391259bdb57694b8466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606dcc597bd47391259bdb57694b8466">&#9670;&nbsp;</a></span>isRepeatedTargetShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10487">10487</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00412">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af62c6be38ef70e3cb785ca99e3642a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62c6be38ef70e3cb785ca99e3642a52">&#9670;&nbsp;</a></span>isSequentialOrUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSequentialOrUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">5406</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05338">isUndefOrEqual()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15781">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17067">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11899">matchShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10932">matchShuffleAsVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad59c1884c0993f538346305371165751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c1884c0993f538346305371165751">&#9670;&nbsp;</a></span>isSequentialOrUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSequentialOrUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05417">5417</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">matchShuffleWithUNPCK()</a>.</p>

</div>
</div>
<a id="a338847a696a91311d359bb401cf695fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338847a696a91311d359bb401cf695fc">&#9670;&nbsp;</a></span>isShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a shuffle mask is equivalent to an explicit list of arguments. </p>
<p>This is a fast way to test a shuffle mask against a fixed pattern:</p>
<p>if (isShuffleEquivalent(Mask, 3, 2, {1, 0})) { ... }</p>
<p>It returns true if the mask is exactly as wide as the argument list, and each element of the mask is either -1 (signifying undef) or the value given in the argument. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">10531</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="a308a98eacddb4eaa55f1ab3723416253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a98eacddb4eaa55f1ab3723416253">&#9670;&nbsp;</a></span>isShuffleFoldableLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleFoldableLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to test for a load that can be folded with x86 shuffles. </p>
<p>This is particularly important because the set of instructions varies significantly based on whether the operand is a load or not. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12455">12455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02610">llvm::ISD::isNON_EXTLoad()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="a2a577e058575e5c1a377758eafcaf621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a577e058575e5c1a377758eafcaf621">&#9670;&nbsp;</a></span>isShuffleMaskInputInPlace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleMaskInputInPlace </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether the specified input (0 or 1) is in-place blended by the given mask. </p>
<p>This returns true if the elements from a particular input are already in the slot required by the given mask and require no permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15529">15529</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a77d05d163b9fe668c6e62786abb5a53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d05d163b9fe668c6e62786abb5a53e">&#9670;&nbsp;</a></span>isSingleSHUFPSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingleSHUFPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether this can be lowered with a single SHUFPS instruction. </p>
<p>This is used to disable more specialized lowerings when the shufps lowering will happen to be efficient. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">12615</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a54abb6932796b17143639e3fcf318b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54abb6932796b17143639e3fcf318b01">&#9670;&nbsp;</a></span>isSortedByValueNo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSortedByValueNo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt;&#160;</td>
          <td class="paramname"><em>ArgLocs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">3343</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="CallingConvLower_8h_source.html#l00426">llvm::CCState::AllocateStack()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01407">ArgGPRs</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03116">argsAreStructReturn()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">canGuaranteeTCO()</a>, <a class="el" href="namespacellvm.html#af275c1ff19bf83bb2a9001bc27e68e67">llvm::CC_X86()</a>, <a class="el" href="EHPersonalities_8cpp_source.html#l00021">llvm::classifyEHPersonality()</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa05b0e25c98ba4300ca28989a35dab72a">llvm::CoreCLR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03131">CreateCopyOfByValArgument()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00050">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03295">get64BitArgumentGPRs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03313">get64BitArgumentXMMs()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00176">llvm::X86MachineFunctionInfo::getForwardedMustTailRegParms()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00512">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="Value_8cpp_source.html#l00215">llvm::Value::getName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Function_8cpp_source.html#l01484">llvm::Function::getPersonalityFn()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="TargetLowering_8h_source.html#l00707">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00155">llvm::X86MachineFunctionInfo::getRegSaveFrameIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04742">llvm::X86TargetLowering::getReturnAddressFrameIndex()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00146">llvm::X86MachineFunctionInfo::getSRetReturnReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00997">llvm::MachinePointerInfo::getStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00752">llvm::X86Subtarget::getTargetTriple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02904">getv64i1Argument()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00142">llvm::CCValAssign::getValNo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00161">llvm::X86MachineFunctionInfo::getVarArgsFPOffset()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00158">llvm::X86MachineFunctionInfo::getVarArgsGPOffset()</a>, <a class="el" href="MachineFunction_8h_source.html#l00513">llvm::MachineFunction::getWinEHFuncInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00696">llvm::GPR</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="GlobalValue_8h_source.html#l00431">llvm::GlobalValue::hasExternalLinkage()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00603">llvm::MachineFrameInfo::hasMustTailInVarArgFunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00599">llvm::MachineFrameInfo::hasVAStart()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="SmallVector_8h_source.html#l00467">llvm::SmallVectorImpl&lt; T &gt;::insert()</a>, <a class="el" href="CallingConv_8h_source.html#l00150">llvm::CallingConv::Intel_OCL_BI</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04792">llvm::X86::isCalleePop()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="Triple_8h_source.html#l00576">llvm::Triple::isOSMSVCRT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00794">llvm::X86Subtarget::isTargetCygMing()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00771">llvm::X86Subtarget::isTargetMCU()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">llvm::MachineRegisterInfo::liveins()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02955">lowerRegToMasks()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00152">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00165">llvm::X86MachineFunctionInfo::setArgumentStackSize()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00135">llvm::X86MachineFunctionInfo::setBytesToPopOnReturn()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00118">llvm::X86MachineFunctionInfo::setForceFramePointer()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00156">llvm::X86MachineFunctionInfo::setRegSaveFrameIndex()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00147">llvm::X86MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00162">llvm::X86MachineFunctionInfo::setVarArgsFPOffset()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00153">llvm::X86MachineFunctionInfo::setVarArgsFrameIndex()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00159">llvm::X86MachineFunctionInfo::setVarArgsGPOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03171">shouldGuaranteeTCO()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03099">StackStructReturn</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00530">llvm::X86ISD::VASTART_SAVE_XMM_REGS</a>, <a class="el" href="CallingConv_8h_source.html#l00102">llvm::CallingConv::X86_FastCall</a>, <a class="el" href="CallingConv_8h_source.html#l00184">llvm::CallingConv::X86_INTR</a>, <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>, <a class="el" href="CallingConv_8h_source.html#l00121">llvm::CallingConv::X86_ThisCall</a>, <a class="el" href="CallingConv_8h_source.html#l00168">llvm::CallingConv::X86_VectorCall</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>.</p>

</div>
</div>
<a id="ae8789038e7539ab67b16290473e1cbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8789038e7539ab67b16290473e1cbf0">&#9670;&nbsp;</a></span>isSplatZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isSplatZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>EltType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08384">8384</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08423">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a91e9ffc69ac314ed0568b4dff93aa60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e9ffc69ac314ed0568b4dff93aa60f">&#9670;&nbsp;</a></span>isTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04684">4684</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00374">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00387">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32540">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32724">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07588">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08361">isFoldableUseOfShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="a18226a1d94046a44ac486fa4f688b9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18226a1d94046a44ac486fa4f688b9be">&#9670;&nbsp;</a></span>isTargetShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a target shuffle mask is equivalent to an explicit pattern. </p>
<p>The masks must be exactly the same width.</p>
<p>If an element in Mask matches SM_SentinelUndef (-1) then the corresponding value in ExpectedMask is always accepted. Otherwise the indices must match.</p>
<p>SM_SentinelZero is accepted as a valid negative index but must match in both. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">10567</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35111">foldShuffleOfHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10644">is128BitUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10629">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33122">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11027">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="aabb1c9be43724d8bd97c0292a22a9628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1c9be43724d8bd97c0292a22a9628">&#9670;&nbsp;</a></span>isTargetShuffleVariableMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffleVariableMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04723">4723</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aecdf309a14a1e82cc28f67e6f45745b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdf309a14a1e82cc28f67e6f45745b5">&#9670;&nbsp;</a></span>isTruncWithZeroHighBitsInput()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTruncWithZeroHighBitsInput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22038">22038</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a6f70409be6aadf7e5967d643c821d44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70409be6aadf7e5967d643c821d44f">&#9670;&nbsp;</a></span>isUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">5349</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05355">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a4ac0f0c7139f1e0d84956fbdc78a5c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">&#9670;&nbsp;</a></span>isUndefLowerHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefLowerHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose lower half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05355">5355</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">isUndefInRange()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15326">getHalfShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a90ffe79bb38686b4c283e3959fdf8b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ffe79bb38686b4c283e3959fdf8b31">&#9670;&nbsp;</a></span>isUndefOrEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05338">5338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a9e04027bce62ec4ab85683196cf97716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e04027bce62ec4ab85683196cf97716">&#9670;&nbsp;</a></span>isUndefOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">5379</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05367">isInRange()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07120">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08647">getUnderlyingExtractedFromVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11427">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="acdc633e249c53dfc9c4ad4a7a3683307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc633e249c53dfc9c4ad4a7a3683307">&#9670;&nbsp;</a></span>isUndefOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">5385</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>.</p>

</div>
</div>
<a id="aef8a120f777ff4dc79c2bcda21b9be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8a120f777ff4dc79c2bcda21b9be9b">&#9670;&nbsp;</a></span>isUndefOrZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZero </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is either the undef or zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">5343</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06992">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10487">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05417">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05428">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a206d09d378fc9700fa93cd72adba2257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206d09d378fc9700fa93cd72adba2257">&#9670;&nbsp;</a></span>isUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05428">5428</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a9b15fb1db61f62b231736ee83c5370b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15fb1db61f62b231736ee83c5370b0">&#9670;&nbsp;</a></span>isUndefOrZeroOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">5392</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05367">isInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05398">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15709">matchShuffleWithSHUFPD()</a>.</p>

</div>
</div>
<a id="a8ccdcea2404253ccf30e5edeaeedd854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccdcea2404253ccf30e5edeaeedd854">&#9670;&nbsp;</a></span>isUndefOrZeroOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05398">5398</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>.</p>

</div>
</div>
<a id="a61fff877cacd45bec356194e6bec57f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fff877cacd45bec356194e6bec57f2">&#9670;&nbsp;</a></span>isUndefUpperHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefUpperHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose upper half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">5361</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">isUndefInRange()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15326">getHalfShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11997">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">matchShuffleAsINSERTQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35200">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a69f8fc808b3c083ac8b376f26d8ac8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f8fc808b3c083ac8b376f26d8ac8f7">&#9670;&nbsp;</a></span>isUnpackWdShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUnpackWdShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10629">10629</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a67e06f2d863f883613cc60086eb26493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e06f2d863f883613cc60086eb26493">&#9670;&nbsp;</a></span>isVKClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVKClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a mask register class. </p>
<p>I.e., VK* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46838">46838</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00135">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46849">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a1dac1d71afa3d79d42946a8fc81a77ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dac1d71afa3d79d42946a8fc81a77ab">&#9670;&nbsp;</a></span>isX86CCSigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86CCSigned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the condition is an signed comparison operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04811">4811</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20817">EmitCmp()</a>.</p>

</div>
</div>
<a id="a78847db29ed7d2a85930f543e6e76843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78847db29ed7d2a85930f543e6e76843">&#9670;&nbsp;</a></span>isX86LogicalCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86LogicalCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if opcode is a X86 logical comparison. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22024">22024</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::COMI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00135">llvm::SDValue::getResNo()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00548">llvm::X86ISD::SAHF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::UCOMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::UMUL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::XOR</a>.</p>

</div>
</div>
<a id="a44b08381566e0494a08c393382844de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b08381566e0494a08c393382844de7">&#9670;&nbsp;</a></span>isXor1OfSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isXor1OfSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if node is an ISD::XOR of a X86ISD::SETCC and 1 and that the SETCC node has a single use. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22806">22806</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a3750167f96cdf724a4be01f1cb6cb756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3750167f96cdf724a4be01f1cb6cb756">&#9670;&nbsp;</a></span>lower128BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower128BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dispatching routine to lower various 128-bit x86 vector shuffles. </p>
<p>This routine breaks down the specific type of 128-bit shuffle and dispatches to the lowering routines accordingly. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">14685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a70c4d94b8b92e288f152e1f1d9e2598d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c4d94b8b92e288f152e1f1d9e2598d">&#9670;&nbsp;</a></span>lower1BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17101">17101</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="APInt_8h_source.html#l01669">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17021">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17067">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="MathExtras_8h_source.html#l00684">llvm::PowerOf2Floor()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00733">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a5330aee63fc1e1cf7f4f0889d64631d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5330aee63fc1e1cf7f4f0889d64631d5">&#9670;&nbsp;</a></span>lower1BitShuffleAsKSHIFTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffleAsKSHIFTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17021">17021</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17101">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a96d6ff96109b9309efae5cbdbcb04fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d6ff96109b9309efae5cbdbcb04fed">&#9670;&nbsp;</a></span>lower256BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower256BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 256-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 256-bit x86 vector shuffle or splits it into two 128-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">16444</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11150">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14714">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad808d288860ee0b34614916ada17bee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad808d288860ee0b34614916ada17bee8">&#9670;&nbsp;</a></span>Lower256IntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Lower256IntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">25467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25446">LowerVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25804">LowerABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27904">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27859">LowerBITREVERSE_XOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">LowerVectorCTLZ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a02af39d12a7adefaacb762d975d63c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02af39d12a7adefaacb762d975d63c9b">&#9670;&nbsp;</a></span>Lower256IntVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Lower256IntVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21214">21214</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>.</p>

</div>
</div>
<a id="ab470d50a207c5981bf85006f581a740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab470d50a207c5981bf85006f581a740b">&#9670;&nbsp;</a></span>lower512BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower512BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 512-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 512-bit x86 vector shuffle or splits it into two 256-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">16970</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a0c709045d8851050562459c953b4ca38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c709045d8851050562459c953b4ca38">&#9670;&nbsp;</a></span>Lower512IntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Lower512IntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">25475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25446">LowerVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27904">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">LowerVectorCTLZ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="af9488f8e3a8bd2dafa658fc48419f3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9488f8e3a8bd2dafa658fc48419f3b2">&#9670;&nbsp;</a></span>LowerABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25804">25804</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00201">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8d3d665855cae4e412e40108809ea91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3d665855cae4e412e40108809ea91d">&#9670;&nbsp;</a></span>LowerADDRSPACECAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDRSPACECAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28468">28468</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01278">llvm::AddrSpaceCastSDNode::getDestAddressSpace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00973">llvm::SDNode::getGluedNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01277">llvm::AddrSpaceCastSDNode::getSrcAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00126">llvm::TargetLowering::makeLibCall()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86_8h_source.html#l00160">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad9601b4bf1ad70c2fe4534ecf69c165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9601b4bf1ad70c2fe4534ecf69c165f">&#9670;&nbsp;</a></span>LowerADDSAT_SUBSAT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSAT_SUBSAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25756">25756</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00176">llvm::MCID::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00591">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01194">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01357">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01056">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00266">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01059">llvm::ISD::SETUGT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00274">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00266">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00274">llvm::ISD::USUBSAT</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a285bb9e7e94d9755aadf7680ebf4af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285bb9e7e94d9755aadf7680ebf4af97">&#9670;&nbsp;</a></span>lowerAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25740">25740</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20338">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab958d0f7e896ff9eaf3f724852032fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab958d0f7e896ff9eaf3f724852032fa7">&#9670;&nbsp;</a></span>LowerADDSUBCARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSUBCARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28109">28109</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::ADDCARRY</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4d2767f8eee1081f134faf268a76b0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2767f8eee1081f134faf268a76b0d6">&#9670;&nbsp;</a></span>lowerAddSubToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSubToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20338">20338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="CommandLine_8cpp.html#a92876ad015f57c409b937ecde06ee3bc">HOp</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18919">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25740">lowerAddSub()</a>.</p>

</div>
</div>
<a id="a187168567f5f0395fd0a59b85c35342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187168567f5f0395fd0a59b85c35342b">&#9670;&nbsp;</a></span>LowerADJUST_TRAMPOLINE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADJUST_TRAMPOLINE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25224">25224</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00377">llvm::AMDGPU::HSAMD::Kernel::Key::Attrs</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00050">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ECX</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00650">llvm::X86ISD::FNSTCW16m</a>, <a class="el" href="Function_8h_source.html#l00223">llvm::Function::getAttributes()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00546">llvm::MCRegisterInfo::getEncodingValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00512">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="Function_8h_source.html#l00163">llvm::Function::getFunctionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00080">llvm::TargetFrameLowering::getStackAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Attributes_8cpp_source.html#l01301">llvm::AttributeList::hasAttribute()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="Attributes_8h_source.html#l00669">llvm::AttributeList::isEmpty()</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::isVarArg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="DerivedTypes_8h_source.html#l00133">llvm::FunctionType::param_begin()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00134">llvm::FunctionType::param_end()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="CallingConv_8h_source.html#l00102">llvm::CallingConv::X86_FastCall</a>, <a class="el" href="CallingConv_8h_source.html#l00097">llvm::CallingConv::X86_StdCall</a>, <a class="el" href="CallingConv_8h_source.html#l00121">llvm::CallingConv::X86_ThisCall</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, <a class="el" href="XCoreISelLowering_8h_source.html#l00138">llvm::XCoreTargetLowering::getExceptionSelectorRegister()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a169a5444936c426ebb00c38f8ad66f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169a5444936c426ebb00c38f8ad66f49">&#9670;&nbsp;</a></span>LowerAndToBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAndToBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Result of 'and' is compared against zero. </p>
<p>Change to a BT node if possible. Returns the BT node and the condition code needed to use it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21072">21072</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00083">llvm::X86ISD::BT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::Constant</a>, <a class="el" href="KnownBits_8h_source.html#l00171">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08826">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00470">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00385">llvm::isUInt&lt; 32 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00379">llvm::isUInt&lt; 8 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00604">llvm::Log2_64_Ceil()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>.</p>

</div>
</div>
<a id="a14c1da0d6397508803e61b56652580f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1da0d6397508803e61b56652580f6">&#9670;&nbsp;</a></span>LowerANY_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerANY_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22423">22423</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22366">LowerSIGN_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8679ab19e5fd70f2011394a4923d7c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8679ab19e5fd70f2011394a4923d7c43">&#9670;&nbsp;</a></span>LowerAsSplatVectorLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAsSplatVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07937">7937</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09400">llvm::SelectionDAG::InferPtrAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04064">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00657">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00471">llvm::MachineFrameInfo::setObjectAlignment()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a51119c288ceff3e4c55b87c3dbcedeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51119c288ceff3e4c55b87c3dbcedeb3">&#9670;&nbsp;</a></span>LowerATOMIC_FENCE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_FENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27525">27525</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l27464">emitLockedStackOp()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00750">llvm::X86Subtarget::hasMFence()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00541">llvm::X86ISD::MEMBARRIER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00542">llvm::X86ISD::MFENCE</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, and <a class="el" href="LLVMContext_8h_source.html#l00053">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a62712c499928ed783ba6329269bbc8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62712c499928ed783ba6329269bbc8f9">&#9670;&nbsp;</a></span>LowerATOMIC_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28058">28058</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="XCoreISelLowering_8h_source.html#l00138">llvm::XCoreTargetLowering::getExceptionSelectorRegister()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3b7d14ce641064b70c1b921dd97afd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7d14ce641064b70c1b921dd97afd3e">&#9670;&nbsp;</a></span>lowerAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower atomic_load_ops into LOCK-prefixed operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27994">27994</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00872">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00876">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00873">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27464">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06613">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01349">llvm::MemSDNode::getOrdering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01344">llvm::MemSDNode::getSyncScopeID()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27962">lowerAtomicArithWithLOCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00541">llvm::X86ISD::MEMBARRIER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, and <a class="el" href="LLVMContext_8h_source.html#l00053">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5271931ee931884bd81330b82a17f9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5271931ee931884bd81330b82a17f9f9">&#9670;&nbsp;</a></span>lowerAtomicArithWithLOCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArithWithLOCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27962">27962</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00872">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00874">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00876">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00873">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00877">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00638">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00638">llvm::X86ISD::LAND</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00638">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00638">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00638">llvm::X86ISD::LXOR</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38336">combineSetCCAtomicArith()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27994">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="ac500e16c74b6cb60304069a03b41a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac500e16c74b6cb60304069a03b41a946">&#9670;&nbsp;</a></span>LowerAVXCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10219">10219</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10356">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a84d872d30f268db85a654038c87afa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d872d30f268db85a654038c87afa4a">&#9670;&nbsp;</a></span>LowerAVXExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">19569</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10668">hasIdenticalHalvesShuffleMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22423">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19708">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a3ce8ae9aaa34fdd7062856c126e18f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce8ae9aaa34fdd7062856c126e18f43">&#9670;&nbsp;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27615">27615</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00185">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27587">getPMOVMSKB()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00152">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09453">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab2689b832f03d85c8c3f2a096b653f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2689b832f03d85c8c3f2a096b653f75">&#9670;&nbsp;</a></span>LowerBITREVERSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27904">27904</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">Lower512IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27859">LowerBITREVERSE_XOP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aada7984f8ada9c0d22fe9b269f60f614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada7984f8ada9c0d22fe9b269f60f614">&#9670;&nbsp;</a></span>LowerBITREVERSE_XOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE_XOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27859">27859</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITREVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27904">LowerBITREVERSE()</a>.</p>

</div>
</div>
<a id="a67470d27f3c6deda45ad7fe5e6addb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67470d27f3c6deda45ad7fe5e6addb79">&#9670;&nbsp;</a></span>LowerBUILD_VECTORAsVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORAsVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">9806</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08677">buildFromShuffleMostly()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05976">concatSubVectors()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08058">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="Constants_8cpp_source.html#l00704">llvm::ConstantInt::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01161">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01514">llvm::UndefValue::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00978">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06090">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00140">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00283">llvm::TargetLoweringBase::getVectorIdxTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07925">getVShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="TargetLowering_8h_source.html#l00966">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Lint_8cpp_source.html#l00550">isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07937">LowerAsSplatVectorLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08764">LowerBUILD_VECTORvXi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08423">lowerBuildVectorAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09454">lowerBuildVectorToBitOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07720">LowerBuildVectorv16i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">LowerBuildVectorv4x32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07785">LowerBuildVectorv8i16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09173">lowerToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">LowerToHorizontalOp()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09524">materializeVectorConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="SmallSet_8h_source.html#l00159">llvm::SmallSet&lt; T, N, C &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a829630b309f5c67aa0425af36b41b745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829630b309f5c67aa0425af36b41b745">&#9670;&nbsp;</a></span>LowerBUILD_VECTORvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08764">8764</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="aad3bd738a3a35386f7ca6f45b7d8bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3bd738a3a35386f7ca6f45b7d8bff3">&#9670;&nbsp;</a></span>lowerBuildVectorAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a. </p>
<p>A single scalar load, or a constant. b. Repeated pattern of constants (e.g. &lt;0,1,0,1&gt; or &lt;0,1,2,3,0,1,2,3&gt;).</p>
<p>The VBROADCAST node is returned when a pattern is found, or SDValue() otherwise. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08423">8423</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::ConstantFP</a>, <a class="el" href="BitVector_8h_source.html#l00172">llvm::BitVector::count()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00052">llvm::HexagonISD::CP</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="WinCOFFObjectWriter_8cpp_source.html#l00258">getAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00978">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08338">getConstantVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="Constants_8cpp_source.html#l00355">llvm::Constant::getIntegerValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="Type_8cpp_source.html#l00184">llvm::Type::getIntNTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09569">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00682">llvm::X86Subtarget::hasCDI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00155">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00555">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09503">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08361">isFoldableUseOfShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09060">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08384">isSplatZeroExtended()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00434">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::VBROADCASTM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a2a9458fa4d4d23fefb2536bc3d193ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9458fa4d4d23fefb2536bc3d193ad7">&#9670;&nbsp;</a></span>LowerBuildVectorAsInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorAsInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NonZeros</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07678">7678</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07720">LowerBuildVectorv16i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07785">LowerBuildVectorv8i16()</a>.</p>

</div>
</div>
<a id="a62747b2088964e2af6372d3ae10190b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62747b2088964e2af6372d3ae10190b4">&#9670;&nbsp;</a></span>lowerBuildVectorToBitOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorToBitOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors. </p>
<p>NOTE: Its not in our interest to start make a general purpose vectorizer from this, but enough scalar bit operations are created from the later legalization + scalarization stages to need basic support. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09454">9454</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09569">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="TargetLowering_8h_source.html#l00975">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="aa340b0c2ddbad481b8516e856579a7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa340b0c2ddbad481b8516e856579a7b8">&#9670;&nbsp;</a></span>LowerBuildVectorv16i8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NonZeros</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v16i8. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07720">7720</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07678">LowerBuildVectorAsInsert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a24c05613343fb93ecfd517f7b20ce1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c05613343fb93ecfd517f7b20ce1e8">&#9670;&nbsp;</a></span>LowerBuildVectorv4x32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv4x32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v4i32 or v4f32. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">7798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="af3d451fb0677b82483068e61235d8828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d451fb0677b82483068e61235d8828">&#9670;&nbsp;</a></span>LowerBuildVectorv8i16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NonZeros</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v8i16. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07785">7785</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07678">LowerBuildVectorAsInsert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="af9f436f6b3196efa8801aadaaf8dd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f436f6b3196efa8801aadaaf8dd52e">&#9670;&nbsp;</a></span>LowerCMP_SWAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCMP_SWAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27548">27548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00630">llvm::X86ISD::LCMPXCHG_DAG</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="STLExtras_8h_source.html#l01163">llvm::size()</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l00241">Success</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00495">llvm::T</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaff2581ea82c371cd3c4706d5f5a1cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff2581ea82c371cd3c4706d5f5a1cfb">&#9670;&nbsp;</a></span>LowerCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10356">10356</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10219">LowerAVXCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10277">LowerCONCAT_VECTORSvXi1()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a20d2c4e634576e31a243b938a43112af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d2c4e634576e31a243b938a43112af">&#9670;&nbsp;</a></span>LowerCONCAT_VECTORSvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORSvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10277">10277</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00556">llvm::countPopulation()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00470">llvm::isPowerOf2_64()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="MathExtras_8h_source.html#l00591">llvm::Log2_64()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10356">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a3bb99d43948db877f0e3482ae01b8a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb99d43948db877f0e3482ae01b8a07">&#9670;&nbsp;</a></span>LowerCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25622">25622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00034">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">LowerVectorCTLZ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3fc542a55f0fcdd04e45a769ea8fca8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc542a55f0fcdd04e45a769ea8fca8f">&#9670;&nbsp;</a></span>LowerCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27852">27852</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTPOP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5e895a2d7ffa6503288c78b2979ab0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e895a2d7ffa6503288c78b2979ab0e8">&#9670;&nbsp;</a></span>LowerCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25661">25661</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00032">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTTZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad1a2f745da12a487f957812160298aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2f745da12a487f957812160298aa7">&#9670;&nbsp;</a></span>LowerEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22439">22439</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae9b17710e28f01fe6b3f57216670ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b17710e28f01fe6b3f57216670ca8a">&#9670;&nbsp;</a></span>LowerEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17977">17977</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8cpp_source.html#l00058">llvm::X86Subtarget::classifyBlockAddressReference()</a>, <a class="el" href="X86Subtarget_8cpp_source.html#l00177">llvm::X86Subtarget::classifyGlobalFunctionReference()</a>, <a class="el" href="X86Subtarget_8cpp_source.html#l00122">llvm::X86Subtarget::classifyGlobalReference()</a>, <a class="el" href="X86Subtarget_8cpp_source.html#l00070">llvm::X86Subtarget::classifyLocalReference()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00052">llvm::HexagonISD::CP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00202">G</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01862">llvm::ConstantPoolSDNode::getAlignment()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00074">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01846">llvm::ConstantPoolSDNode::getConstVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00993">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01802">llvm::JumpTableSDNode::getIndex()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="RuntimeDyld_8cpp_source.html#l00170">llvm::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01856">llvm::ConstantPoolSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="GlobalValue_8h_source.html#l00575">llvm::GlobalValue::getParent()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00698">llvm::SelectionDAG::getTargetBlockAddress()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00666">llvm::SelectionDAG::getTargetConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01577">llvm::SelectionDAG::getTargetExternalSymbol()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00660">llvm::SelectionDAG::getTargetJumpTable()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00135">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="Globals_8cpp_source.html#l00294">llvm::GlobalValue::isAbsoluteSymbolRef()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00094">llvm::isGlobalRelativeToPICBase()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00077">llvm::isGlobalStubReference()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04760">llvm::X86::isOffsetSuitableForCodeModel()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00803">llvm::X86Subtarget::isPICStyleRIPRel()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00051">llvm::HexagonISD::JT</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Kernel</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00402">llvm::X86II::MO_GOTPCREL</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00370">llvm::X86II::MO_NO_FLAG</a>, <a class="el" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942">llvm::Mod</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Small</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3d6a6ccf92180726bf08404b1e112fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6a6ccf92180726bf08404b1e112fe3">&#9670;&nbsp;</a></span>LowerEXTRACT_VECTOR_ELT_SSE4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT_SSE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17533">17533</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00164">llvm::X86ISD::PEXTRB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17577">ExtractBitFromMaskVector()</a>.</p>

</div>
</div>
<a id="ac05773b4901540ea7eaeb572cce9b00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05773b4901540ea7eaeb572cce9b00d">&#9670;&nbsp;</a></span>LowerFABSorFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFABSorFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The only differences between FABS and FNEG are the mask and the logic op. </p>
<p>FNEG also has a folding opportunity for FNEG(FABS(x)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20418">20418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01405">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="abc7ab426f010b3402a1e9e6a9fef1327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7ab426f010b3402a1e9e6a9fef1327">&#9670;&nbsp;</a></span>LowerFCOPYSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20478">20478</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00863">llvm::MVT::bitsGT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00873">llvm::MVT::bitsLT()</a>, <a class="el" href="APFloat_8h_source.html#l01071">llvm::APFloat::clearSign()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01405">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08906">llvm::isConstOrConstSplatFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8h_source.html#l00597">llvm::ARMTargetLowering::hasStandaloneRem()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00597">llvm::AArch64TargetLowering::supportSwiftError()</a>.</p>

</div>
</div>
<a id="aa1203a47f70c03c0125b4333f900452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1203a47f70c03c0125b4333f900452d">&#9670;&nbsp;</a></span>LowerFGETSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFGETSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20545">20545</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a51e11fac59331e5e9704295214a2d5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e11fac59331e5e9704295214a2d5ee">&#9670;&nbsp;</a></span>LowerFSINCOS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28138">28138</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00379">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00140">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00754">llvm::X86Subtarget::isTargetDarwin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8h_source.html#l00597">llvm::ARMTargetLowering::hasStandaloneRem()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00597">llvm::AArch64TargetLowering::supportSwiftError()</a>.</p>

</div>
</div>
<a id="a1278833d086e5f200fcc7e576d2efa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1278833d086e5f200fcc7e576d2efa17">&#9670;&nbsp;</a></span>LowerFunnelShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFunnelShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18528">18528</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00625">llvm::X86Subtarget::hasVBMI2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06471">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00646">llvm::X86Subtarget::isSHLDSlow()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00038">llvm::X86ISD::SHLD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00039">llvm::X86ISD::SHRD</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="APInt_8cpp_source.html#l01694">llvm::APInt::urem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00382">llvm::X86ISD::VSHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00384">llvm::X86ISD::VSHLDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00383">llvm::X86ISD::VSHRD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00385">llvm::X86ISD::VSHRDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5dce3b2fe48f1863a7902d7c02692db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dce3b2fe48f1863a7902d7c02692db5">&#9670;&nbsp;</a></span>LowerHorizontalByteSum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerHorizontalByteSum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the horizontal sum of bytes in V for the elements of VT. </p>
<p>Requires V to be a byte vector and VT to be an integer vector type with wider elements than V's type. The width of the elements of VT determines how many bytes of V are summed horizontally to produce each element of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27697">27697</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00186">llvm::X86ISD::PSADBW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="ad46ba9bbc15f412436d64a0c4197a624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46ba9bbc15f412436d64a0c4197a624">&#9670;&nbsp;</a></span>LowerI64IntToFP_AVX512DQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP_AVX512DQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18580">18580</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::STRICT_UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18685">lowerINT_TO_FP_vXi64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a7ebfb235de18f6e17d6d5de0a8b90b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebfb235de18f6e17d6d5de0a8b90b55">&#9670;&nbsp;</a></span>LowerINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17970">17970</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05811">insert1BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa9d3eda20e8c2509c27df8a69efa727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d3eda20e8c2509c27df8a69efa727f">&#9670;&nbsp;</a></span>lowerINT_TO_FP_vXi64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerINT_TO_FP_vXi64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18685">18685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18857">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00050">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00258">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00368">llvm::RTLIB::getSINTTOFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01138">llvm::X86TargetLowering::isScalarFPTypeInSSEReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18580">LowerI64IntToFP_AVX512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00627">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18646">vectorizeExtractedCast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a25a5e94166cf78354826b46e402ebcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a5e94166cf78354826b46e402ebcd9">&#9670;&nbsp;</a></span>LowerINTRINSIC_W_CHAIN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">24800</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ECX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24789">EmitMaskedTruncSStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24775">EmitTruncSStore()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00596">llvm::X86ISD::ENQCMD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00596">llvm::X86ISD::ENQCMDS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24652">expandIntrinsicWChainHelper()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::GATHER</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::GATHER_AVX2</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24527">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00140">llvm::X86MachineFunctionInfo::getFAIndex()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24555">getGatherNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00326">llvm::getIntrinsicWithChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07110">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00189">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24622">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24707">getReadTimeStampCounter()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04742">llvm::X86TargetLowering::getReturnAddressFrameIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24592">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00147">llvm::X86RegisterInfo::getSlotSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06970">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00590">llvm::X86ISD::LWPINS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24755">MarkEHGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24737">MarkEHRegistrationNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00046">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00047">llvm::IntrinsicData::Opc1</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00733">Operation</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::PREFETCH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00561">llvm::X86ISD::RDPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDPMC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDRAND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDSEED</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00774">Results</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00118">llvm::MipsISD::Ret</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::SCATTER</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00141">llvm::X86MachineFunctionInfo::setFAIndex()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00366">llvm::MachineFrameInfo::setFrameAddressIsTaken()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00594">llvm::MachineFrameInfo::setHasCopyImplyingStackAdjustment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00372">llvm::MachineFrameInfo::setReturnAddressIsTaken()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00593">llvm::X86ISD::TPAUSE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI16</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI32</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI8</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00045">llvm::IntrinsicData::Type</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00593">llvm::X86ISD::UMWAIT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00986">llvm::ISD::UNINDEXED</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00616">llvm::MCAsmInfo::usesWindowsCFI()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05472">llvm::TargetLowering::verifyReturnAddressArgumentIsConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00285">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00287">llvm::X86ISD::VTRUNCUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00561">llvm::X86ISD::WRPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XGETBV</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XTEST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a378cceaec077c863e95c8994ad9ba58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378cceaec077c863e95c8994ad9ba58b">&#9670;&nbsp;</a></span>LowerIntVSETCC_AVX512()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerIntVSETCC_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21242">21242</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00349">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

</div>
</div>
<a id="a47413709ef916baf36607da462d93ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47413709ef916baf36607da462d93ccc">&#9670;&nbsp;</a></span>LowerLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22758">22758</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="adb03836327f532e092a6308a11f502b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb03836327f532e092a6308a11f502b2">&#9670;&nbsp;</a></span>lowerMasksToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerMasksToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ValArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValLoc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowers masks values (v*i1) to the local register values. </p>
<dl class="section return"><dt>Returns</dt><dd>DAG node after lowering to register type </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02581">2581</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">Passv64i1ArgInRegs()</a>.</p>

</div>
</div>
<a id="a8245c7a15b6042f1346d528db83476a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8245c7a15b6042f1346d528db83476a9">&#9670;&nbsp;</a></span>LowerMGATHER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28418">28418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01802">llvm::SelectionDAG::getTargetMemSDNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a2d6c0d3c5a9c3ebaf43a95e44f41a54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6c0d3c5a9c3ebaf43a95e44f41a54f">&#9670;&nbsp;</a></span>LowerMINMAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMINMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25838">25838</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01059">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01061">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af682dbf33bab9c483fe52d9edd85422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af682dbf33bab9c483fe52d9edd85422c">&#9670;&nbsp;</a></span>LowerMLOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28309">28309</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02310">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::MaskedLoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02339">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02345">llvm::MaskedLoadSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07065">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02344">llvm::MaskedLoadSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02346">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02352">llvm::MaskedLoadSDNode::isExpandingLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00155">llvm::MCID::Select</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a42f26c84bb612e3bd4acb003a3cdbdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f26c84bb612e3bd4acb003a3cdbdc7">&#9670;&nbsp;</a></span>LowerMSCATTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28243">28243</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">ExtendToType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01802">llvm::SelectionDAG::getTargetMemSDNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00797">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8cbf01443deb8406807eaf5afe109f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbf01443deb8406807eaf5afe109f56">&#9670;&nbsp;</a></span>LowerMSTORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSTORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28376">28376</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">ExtendToType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02310">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02380">llvm::MaskedStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02382">llvm::MaskedStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07110">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01363">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02381">llvm::MaskedStoreSDNode::getOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02379">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02377">llvm::MaskedStoreSDNode::isCompressingStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02371">llvm::MaskedStoreSDNode::isTruncatingStore()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae3b5afe10336a33630e00f86fab07c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b5afe10336a33630e00f86fab07c87">&#9670;&nbsp;</a></span>LowerMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25877">25877</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00664">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="APInt_8h_source.html#l01349">llvm::APInt::isSubsetOf()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>, and <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4b50dba6968ef240c092133600946ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b50dba6968ef240c092133600946ef9">&#9670;&nbsp;</a></span>LowerMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">26022</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00379">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="PPCTLSDynamicCall_8cpp_source.html#l00182">Fixup</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00798">llvm::X86Subtarget::isTargetWin64()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25713">split512IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00340">T1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::UREM</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1b7e327f795df40244e9d4588012967e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7e327f795df40244e9d4588012967e">&#9670;&nbsp;</a></span>LowerREADCYCLECOUNTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerREADCYCLECOUNTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24728">24728</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24707">getReadTimeStampCounter()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00774">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad67936b5bf3f18e3143d26c72f2e2547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67936b5bf3f18e3143d26c72f2e2547">&#9670;&nbsp;</a></span>lowerRegToMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerRegToMasks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ValArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValLoc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1) </p>
<dl class="section return"><dt>Returns</dt><dd>a DAG node contains the operand after lowering to mask type. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02955">2955</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8cpp_source.html#l00163">llvm::CCState::AnalyzeCallResult()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="CallingConvLower_8h_source.html#l00132">llvm::CCValAssign::convertToReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00102">errorUnsupported()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f80</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02904">getv64i1Argument()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00578">llvm::X86Subtarget::hasX87()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ins</a>, <a class="el" href="CallingConvLower_8h_source.html#l00156">llvm::CCValAssign::isExtInLoc()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01138">llvm::X86TargetLowering::isScalarFPTypeInSSEReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="namespacellvm.html#a2a1021f8433bfd1bad9e48d7c477a79b">llvm::RetCC_X86()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="a4871d6290298d9eaae5b5da0160e5a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4871d6290298d9eaae5b5da0160e5a21">&#9670;&nbsp;</a></span>LowerRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">27101</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="Instructions_8h_source.html#l00726">llvm::AtomicRMWInst::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="Instructions_8h_source.html#l00730">llvm::AtomicRMWInst::And</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">llvm::TargetLoweringBase::CmpXChg</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26557">convertShiftLeftToScale()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00067">llvm::Instruction::eraseFromParent()</a>, <a class="el" href="X86ISelLowering_8cpp.html#a4dc4a7c9197c2a79a02bca44b082a562">ExperimentalUnorderedISEL</a>, <a class="el" href="Instructions_8h_source.html#l00747">llvm::AtomicRMWInst::FAdd</a>, <a class="el" href="Instructions_8h_source.html#l00750">llvm::AtomicRMWInst::FSub</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="Function_8cpp_source.html#l01112">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00059">llvm::Instruction::getFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="Instructions_8h_source.html#l00769">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="Instructions_8h_source.html#l00808">llvm::AtomicRMWInst::getOrdering()</a>, <a class="el" href="Instructions_8h_source.html#l00830">llvm::AtomicRMWInst::getPointerOperand()</a>, <a class="el" href="Type_8cpp_source.html#l00115">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="Instructions_8h_source.html#l00659">llvm::AtomicCmpXchgInst::getStrongestFailureOrdering()</a>, <a class="el" href="Instructions_8h_source.html#l00821">llvm::AtomicRMWInst::getSyncScopeID()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06133">getTargetConstantBitsFromNode()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="Instructions_8h_source.html#l00834">llvm::AtomicRMWInst::getValOperand()</a>, <a class="el" href="Instructions_8h_source.html#l00426">llvm::StoreInst::getValueOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00654">llvm::X86Subtarget::hasCmpxchg16b()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::hasCmpxchg8b()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00750">llvm::X86Subtarget::hasMFence()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00578">llvm::X86Subtarget::hasX87()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02280">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="Instructions_8h_source.html#l00289">llvm::LoadInst::isUnordered()</a>, <a class="el" href="Instructions_8h_source.html#l00420">llvm::StoreInst::isUnordered()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="Instructions_8h_source.html#l00738">llvm::AtomicRMWInst::Max</a>, <a class="el" href="Instructions_8h_source.html#l00740">llvm::AtomicRMWInst::Min</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHU</a>, <a class="el" href="Instructions_8h_source.html#l00732">llvm::AtomicRMWInst::Nand</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::None</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="Instructions_8h_source.html#l00734">llvm::AtomicRMWInst::Or</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00327">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="Value_8cpp_source.html#l00430">llvm::Value::replaceAllUsesWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::ROTL</a>, <a class="el" href="Instructions_8h_source.html#l00281">llvm::LoadInst::setAtomic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06317">SI</a>, <a class="el" href="LLVMContext_8h_source.html#l00050">llvm::SyncScope::SingleThread</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="Instructions_8h_source.html#l00728">llvm::AtomicRMWInst::Sub</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26327">SupportedVectorVarShift()</a>, <a class="el" href="Instructions_8h_source.html#l00742">llvm::AtomicRMWInst::UMax</a>, <a class="el" href="Instructions_8h_source.html#l00744">llvm::AtomicRMWInst::UMin</a>, <a class="el" href="Value_8h_source.html#l00343">llvm::Value::use_empty()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00744">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VROTRI</a>, <a class="el" href="Instructions_8h_source.html#l00724">llvm::AtomicRMWInst::Xchg</a>, <a class="el" href="Instructions_8h_source.html#l00736">llvm::AtomicRMWInst::Xor</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae1e26c281236fd29f5a93e58a4397601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e26c281236fd29f5a93e58a4397601">&#9670;&nbsp;</a></span>LowerSCALAR_TO_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17932">17932</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">insert128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05515">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00597">llvm::AArch64TargetLowering::supportSwiftError()</a>.</p>

</div>
</div>
<a id="a79dfafcd02289a12260b66bb465e09df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79dfafcd02289a12260b66bb465e09df">&#9670;&nbsp;</a></span>LowerScalarImmediateShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarImmediateShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26345">26345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00040">llvm::ARCISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l01620">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00589">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06471">llvm::X86::isConstantSplat()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00327">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26300">SupportedVectorShiftWithImm()</a>, <a class="el" href="APInt_8h_source.html#l01313">llvm::APInt::uge()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a51c398417d5a2075561c4f59a3929511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c398417d5a2075561c4f59a3929511">&#9670;&nbsp;</a></span>LowerScalarVariableShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarVariableShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">26469</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00863">llvm::MVT::bitsGT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00878">llvm::MVT::bitsLE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00873">llvm::MVT::bitsLT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02411">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23365">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">getTargetVShiftUniformOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26320">SupportedVectorShiftWithBaseAmnt()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a5b1dfb57da0320c661933ff2d6d7cde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1dfb57da0320c661933ff2d6d7cde7">&#9670;&nbsp;</a></span>LowerShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">26620</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26557">convertShiftLeftToScale()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23285">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23265">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06079">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04204">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26345">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">LowerScalarVariableShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00327">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">split256IntArith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26327">SupportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::VPSHA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::VPSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a63812eb1fe4e44df46b0b789597a8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63812eb1fe4e44df46b0b789597a8b5f">&#9670;&nbsp;</a></span>LowerShiftParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount. </p>
<p>TODO: Can this be moved to general expansion code? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18481">18481</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00517">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00517">llvm::ISD::SRA_PARTS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a52e4483d03d2add97c23c0c74c7ede61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e4483d03d2add97c23c0c74c7ede61">&#9670;&nbsp;</a></span>lowerShuffleAsBitBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle using bit math. </p>
<p>This is used as a fallback approach when first class blend instructions are unavailable. Currently it is only suitable for integer vectors, but could be generalized for floating point vectors if desirable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11150">11150</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00591">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a419747b6445cfb3e87ebb2905eb6ae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419747b6445cfb3e87ebb2905eb6ae3a">&#9670;&nbsp;</a></span>lowerShuffleAsBitMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a bitmask instruction for a shuffle. </p>
<p>This handles cases where we can model a blend exactly as a bitmask due to one of the inputs being zeroable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">11095</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00591">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="APFloat_8cpp_source.html#l04550">llvm::APFloat::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a9cca449265297eb5a0bde5f0e48b7c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca449265297eb5a0bde5f0e48b7c22">&#9670;&nbsp;</a></span>lowerShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Original</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle. </p>
<p>This doesn't do any checks for the availability of instructions for blending these values. It relies on the availability of the X86ISD::BLENDI pattern to be matched in the backend with the type given. What it does check for is that the shuffle mask is a blend, or convertible into a blend with zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">11233</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">lowerShuffleAsBitMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11175">matchShuffleAsBlend()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a8dbaff79ac149c03dc9043429f143ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbaff79ac149c03dc9043429f143ac2">&#9670;&nbsp;</a></span>lowerShuffleAsBlendAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ImmBlends</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as a blend of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can blend elements from two inputs and then reduce the shuffle to a single-input permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11388">11388</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="af54417063f7f8e0abb49ebde4ffd4857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54417063f7f8e0abb49ebde4ffd4857">&#9670;&nbsp;</a></span>lowerShuffleAsBlendOfPSHUFBs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendOfPSHUFBs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>V1InUse</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>V2InUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14099">14099</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a699145421612880595f18dd1b31bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699145421612880595f18dd1b31bf7cb">&#9670;&nbsp;</a></span>lowerShuffleAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single element. </p>
<p>For convenience, this code also bundles all of the subtarget feature set filtering. While a little annoying to re-dispatch on type here, there isn't a convenient way to factor it out. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">12691</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12455">isShuffleFoldableLoad()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l00511">isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12562">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08762">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04668">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad564305780050370c351e4dfa35ca35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad564305780050370c351e4dfa35ca35a">&#9670;&nbsp;</a></span>lowerShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">11734</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11712">matchShuffleAsByteRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00374">llvm::X86ISD::PALIGNR</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ae64d5b5c5c822cce481fecad41374b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d5b5c5c822cce481fecad41374b43">&#9670;&nbsp;</a></span>lowerShuffleAsByteRotateAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotateAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11490">11490</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00374">llvm::X86ISD::PALIGNR</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>.</p>

</div>
</div>
<a id="aaa54817a233f0f0b0e3fb5f733c0b273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa54817a233f0f0b0e3fb5f733c0b273">&#9670;&nbsp;</a></span>lowerShuffleAsByteShiftMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteShiftMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte shift sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">11812</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01669">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="APInt_8h_source.html#l01703">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a73594674fe0f8a6ccd67875c7e51e09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73594674fe0f8a6ccd67875c7e51e09b">&#9670;&nbsp;</a></span>lowerShuffleAsDecomposedShuffleBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsDecomposedShuffleBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to decompose a shuffle and blend into independent blends and permutes. </p>
<p>This matches the extremely common pattern for handling combined shuffle+blend operations on newer X86 ISAs where we have very fast blend operations. It will try to pick the best arrangement of shuffles and blends. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">11581</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11388">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11490">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11427">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a31f002d1380244ed0e6fbd6af6d65881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f002d1380244ed0e6fbd6af6d65881">&#9670;&nbsp;</a></span>lowerShuffleAsElementInsertion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsElementInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower insertion of a single element into a zero vector. </p>
<p>This is a common pattern that we have especially efficient patterns to lower across all subtarget feature sets. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">12464</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="STLExtras_8h_source.html#l01210">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12427">getScalarValueForVectorElement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0bc759db9e3d1280da2c27d3a473ead9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc759db9e3d1280da2c27d3a473ead9">&#9670;&nbsp;</a></span>lowerShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12970">12970</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12882">matchShuffleAsInsertPS()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="a6cf260b0a7ee2cfa1e24f28b771a5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation. </p>
<p>This is mainly for cases where we can have non-repeating permutes in each lane.</p>
<p>TODO: This is very similar to lowerShuffleAsLanePermuteAndRepeatedMask, we should investigate merging them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">14929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05338">isUndefOrEqual()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="a75e8de83af5610677bfb2759b16ed30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e8de83af5610677bfb2759b16ed30a">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndRepeatedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndRepeatedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane. </p>
<p>This attempts to create a repeated lane shuffle where each lane uses one or two of the lanes of the inputs. The lanes of the input vectors are shuffled in one or two independent shuffles to get the lanes into the position needed by the final shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">15157</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a270e46f49c0e0cb4e64e1dc05d4b60fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation. </p>
<p>This lowering strategy results in four instructions in the worst case for a single-input cross lane shuffle which is lower than any other fully general cross-lane shuffle strategy I'm aware of. Special cases for each particular shuffle pattern should be handled prior to trying this lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">14991</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14893">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14714">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="aa756e372b4d7da6ee89c3c01d5226f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa756e372b4d7da6ee89c3c01d5226f50">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14893">14893</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, and <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="add8099113c1625de3abb0a7cb0da3628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8099113c1625de3abb0a7cb0da3628">&#9670;&nbsp;</a></span>lowerShuffleAsPermuteAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsPermuteAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction. </p>
<p>This specifically targets cases where we end up with alternating between the two inputs, and so can permute them into something that feeds a single UNPCK instruction. Note that this routine only targets integer vectors because for floating point vectors we have a generalized SHUFPS lowering strategy that handles everything that doesn't <em>exactly</em> match an unpack, making this clever lowering unnecessary. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12995">12995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a35209eee5fcb8ae6f7f27dcf1aad26f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">&#9670;&nbsp;</a></span>lowerShuffleAsRepeatedMaskAndLanePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsRepeatedMaskAndLanePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">15543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="ad7abe87d4ccffb8a73e0bbb990b0a4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7abe87d4ccffb8a73e0bbb990b0a4ab">&#9670;&nbsp;</a></span>lowerShuffleAsRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a dword/qword rotation. </p>
<p>AVX512 has a VALIGND/VALIGNQ instructions that will do an arbitrary rotation of the concatenation of two vectors; This routine will try to generically lower a vector shuffle through such an pattern.</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">11791</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11628">matchShuffleAsRotate()</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a6603d91c239142185ad49fe7cb80cd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6603d91c239142185ad49fe7cb80cd68">&#9670;&nbsp;</a></span>lowerShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">11961</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11899">matchShuffleAsShift()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a48800ce6340e294183a533b91c1c6b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48800ce6340e294183a533b91c1c6b60">&#9670;&nbsp;</a></span>lowerShuffleAsSpecificZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSpecificZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AnyExt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InputV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle as a zero or any extension. </p>
<p>Given a specific number of elements, element bit width, and extension stride, produce either a zero or any extension based on the available features of the subtarget. The extended elements are consecutive and begin and can start from an offsetted element index in the input; to avoid excess shuffling the offset must either being in the bottom lane or at the start of a higher lane. All extended elements must be from the same lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">12146</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06017">getExtendInVec()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00594">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a id="a255d172a12765f42d8097c1a33e73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255d172a12765f42d8097c1a33e73f63">&#9670;&nbsp;</a></span>lowerShuffleAsSplitOrBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSplitOrBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Either split a vector in halves or decompose the shuffles and the blend. </p>
<p>This is provided as a good fallback for many lowerings of non-single-input shuffles with more than one 128-bit lane. In those cases, we want to select between splitting the shuffle into 128-bit components and stitching those back together vs. extracting the single-input shuffles and blending those results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">14840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00197">llvm::SmallBitVector::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01248">llvm::count()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00329">llvm::SmallBitVector::resize()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14714">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a3dffd133ed36ade03df8e0b74619e7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dffd133ed36ade03df8e0b74619e7fc">&#9670;&nbsp;</a></span>lowerShuffleAsTruncBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsTruncBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>BroadcastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements. </p>
<p>This assumes we have AVX2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12562">12562</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="NVPTX_8h_source.html#l00104">llvm::NVPTX::PTXLdStInstCode::Scalar</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="aada1954ec063385c2412de5ae3f7912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada1954ec063385c2412de5ae3f7912b">&#9670;&nbsp;</a></span>lowerShuffleAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as an unpack of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can unpack elements from two inputs and then reduce the shuffle to a single-input (wider) permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11427">11427</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>.</p>

</div>
</div>
<a id="a2fa56217f486efff0ef3cbf1b6a7f524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa56217f486efff0ef3cbf1b6a7f524">&#9670;&nbsp;</a></span>lowerShuffleAsVTRUNCAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNCAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15781">15781</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01669">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00285">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5b222d1c28274048f4f94c8df23038fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b222d1c28274048f4f94c8df23038fc">&#9670;&nbsp;</a></span>lowerShuffleAsZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a zero extension on any microarch. </p>
<p>This routine will try to do everything in its power to cleverly lower a shuffle which happens to match the pattern of a zero extend. It doesn't check for the profitability of this lowering, it tries to aggressively match this pattern. It will use all of the micro-architectural details it can to emit an efficient lowering. It handles both blends with all-zero inputs to explicitly zero-extend and undef-lanes (sometimes undef due to masking out later).</p>
<p>The reason we have dedicated lowering for zext-style shuffles is that they are both incredibly common and often quite performance sensitive. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">12308</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12146">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a94d14869834e07743880f9eac8f6d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d14869834e07743880f9eac8f6d98b">&#9670;&nbsp;</a></span>lowerShuffleOfExtractsAsVperm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleOfExtractsAsVperm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">12636</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10644">is128BitUnpackShuffleMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>.</p>

</div>
</div>
<a id="ae449eea2801b2319108d4d4f23500b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae449eea2801b2319108d4d4f23500b45">&#9670;&nbsp;</a></span>lowerShuffleToEXPAND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleToEXPAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">10797</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00487">llvm::X86ISD::EXPAND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10713">isNonZeroElementsInOrder()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a40aead6994aed6d0d353677bcbb632e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aead6994aed6d0d353677bcbb632e9">&#9670;&nbsp;</a></span>lowerShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">11078</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11027">matchShuffleWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0c9ce51177fb829933797679cf064780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9ce51177fb829933797679cf064780">&#9670;&nbsp;</a></span>lowerShuffleWithPERMV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPERMV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">14350</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00408">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a1cf11dbde3c84d0f3867d8f25f738149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf11dbde3c84d0f3867d8f25f738149">&#9670;&nbsp;</a></span>lowerShuffleWithPSHUFB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPSHUFB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle with a single PSHUFB of V1 or V2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">10739</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5d59f381efe14f0ff45673a947d5e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d59f381efe14f0ff45673a947d5e752">&#9670;&nbsp;</a></span>lowerShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15754">15754</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15709">matchShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="af206105ce0e34fda78f7cc2398a3e948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af206105ce0e34fda78f7cc2398a3e948">&#9670;&nbsp;</a></span>lowerShuffleWithSHUFPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle using the SHUFPS instruction. </p>
<p>This is a helper routine dedicated to lowering vector shuffles using SHUFPS. It makes no assumptions about whether this is the <em>best</em> lowering, it simply uses it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">13292</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01210">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a944d68a54d7d2b97bc900a1f6b2d2910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944d68a54d7d2b97bc900a1f6b2d2910">&#9670;&nbsp;</a></span>lowerShuffleWithSSE4A()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSSE4A </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12119">12119</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11997">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">matchShuffleAsINSERTQ()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a3ae7a219ba4edae3c3b73ed2e34a4b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">&#9670;&nbsp;</a></span>lowerShuffleWithUndefHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUndefHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF. </p>
<p>This allows for fast cases such as subvector extraction/insertion or shuffling smaller vector types which can lower more efficiently. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15417">15417</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15326">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15377">getShuffleHalfVectors()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00658">llvm::X86Subtarget::hasFastVariableShuffle()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10644">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05355">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a766b151698176d3663cbbe4f5d56b272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766b151698176d3663cbbe4f5d56b272">&#9670;&nbsp;</a></span>lowerShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">10907</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a696fdc64449b3aae39ce3c47e0e87d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696fdc64449b3aae39ce3c47e0e87d79">&#9670;&nbsp;</a></span>lowerShuffleWithVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10971">10971</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10932">matchShuffleAsVPMOV()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00285">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a8b19574b3ca4ba61aec3275548e416e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19574b3ca4ba61aec3275548e416e4">&#9670;&nbsp;</a></span>LowerSIGN_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22551">22551</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00395">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22366">LowerSIGN_EXTEND_Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00569">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="MSP430ISelLowering_8h_source.html#l00078">llvm::MSP430TargetLowering::getScalarShiftAmountTy()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af14326d7be5cc69f8a745d0aed1af3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14326d7be5cc69f8a745d0aed1af3ab">&#9670;&nbsp;</a></span>LowerSIGN_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22366">22366</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19637">SplitAndExtendv16i1()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22423">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22551">LowerSIGN_EXTEND()</a>.</p>

</div>
</div>
<a id="a05914158f39e230548b1b743eee2e5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05914158f39e230548b1b743eee2e5f6">&#9670;&nbsp;</a></span>LowerStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22680">22680</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05731">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02273">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00784">llvm::TargetLoweringBase::getTypeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l00797">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02272">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02267">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22609">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetLowering_8h_source.html#l00133">llvm::TargetLoweringBase::TypeWidenVector</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00644">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab95322999c3b7eed83b5467bf0b929e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95322999c3b7eed83b5467bf0b929e3">&#9670;&nbsp;</a></span>lowerToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to X86ISD::ADDSUB or X86ISD::FMADDSUB or X86ISD::FMSUBADD node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09173">9173</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00204">llvm::X86ISD::ADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00474">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">isAddSubOrSubAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09145">isFMAddSubOrFMSubAdd()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a2d9f20ebd030add135aa3cf106dbf993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9f20ebd030add135aa3cf106dbf993">&#9670;&nbsp;</a></span>LowerToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower BUILD_VECTOR to a horizontal add/sub operation if possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09333">9333</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08976">ExpandHorizontalBinOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00232">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09295">getHopForBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00228">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09208">isHopBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08862">isHorizontalBinOpPart()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00686">llvm::SDNode::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00961">llvm::SDNode::op_values()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a7092b8371f80f3acf826e7bfc1e00d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7092b8371f80f3acf826e7bfc1e00d92">&#9670;&nbsp;</a></span>LowerToTLSExecModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a>&#160;</td>
          <td class="paramname"><em>model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isPIC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18279">18279</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00379">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="CodeGen_8h_source.html#l00043">llvm::TLSModel::GeneralDynamic</a>, <a class="el" href="SelectionDAG_8h_source.html#l00895">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00883">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01560">llvm::SelectionDAG::getExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06885">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00993">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="Type_8cpp_source.html#l00232">llvm::Type::getInt32PtrTy()</a>, <a class="el" href="Type_8cpp_source.html#l00224">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00318">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01726">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="GlobalValue_8h_source.html#l00258">llvm::GlobalValue::getThreadLocalMode()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00210">llvm::TargetMachine::getTLSModel()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00135">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="CodeGen_8h_source.html#l00045">llvm::TLSModel::InitialExec</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00796">llvm::X86Subtarget::isOSWindows()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00803">llvm::X86Subtarget::isPICStyleRIPRel()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00045">llvm::TargetLowering::isPositionIndependent()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00754">llvm::X86Subtarget::isTargetDarwin()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00760">llvm::X86Subtarget::isTargetELF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00786">llvm::X86Subtarget::isTargetWindowsGNU()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00044">llvm::TLSModel::LocalDynamic</a>, <a class="el" href="CodeGen_8h_source.html#l00046">llvm::TLSModel::LocalExec</a>, <a class="el" href="GlobalValue_8h_source.html#l00189">llvm::GlobalValue::LocalExecTLSModel</a>, <a class="el" href="MathExtras_8h_source.html#l00604">llvm::Log2_64_Ceil()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07030">llvm::TargetLowering::LowerToTLSEmulatedModel()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18219">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18233">LowerToTLSGeneralDynamicModel64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18239">LowerToTLSLocalDynamicModel()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00487">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00446">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00455">llvm::X86II::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00479">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00520">llvm::X86II::MO_SECREL</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00508">llvm::X86II::MO_TLVP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00514">llvm::X86II::MO_TLVP_PIC_BASE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00463">llvm::X86II::MO_TPOFF</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00579">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00093">llvm::MipsISD::ThreadPointer</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00263">llvm::X86ISD::TLSCALL</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00202">llvm::TargetMachine::useEmulatedTLS()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::WrapperRIP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01026">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<a id="ae7e0473bcc59ce3b0c760f5a812be9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e0473bcc59ce3b0c760f5a812be9ad">&#9670;&nbsp;</a></span>LowerToTLSGeneralDynamicModel32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18219">18219</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18187">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00135">llvm::X86ISD::GlobalBaseReg</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00418">llvm::X86II::MO_TLSGD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18279">LowerToTLSExecModel()</a>.</p>

</div>
</div>
<a id="a81621636cd7b12b67d6770529cb5411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81621636cd7b12b67d6770529cb5411f">&#9670;&nbsp;</a></span>LowerToTLSGeneralDynamicModel64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18233">18233</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18187">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00418">llvm::X86II::MO_TLSGD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18279">LowerToTLSExecModel()</a>.</p>

</div>
</div>
<a id="a7701c80097736828e5b56c9066f03b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7701c80097736828e5b56c9066f03b5f">&#9670;&nbsp;</a></span>LowerToTLSLocalDynamicModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSLocalDynamicModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is64Bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18239">18239</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01726">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18187">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00135">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00168">llvm::X86MachineFunctionInfo::incNumLocalDynamicTLSAccesses()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00471">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00428">llvm::X86II::MO_TLSLD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00438">llvm::X86II::MO_TLSLDM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18279">LowerToTLSExecModel()</a>.</p>

</div>
</div>
<a id="a81ae18855aebf3ce81f6bfcd6b251c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ae18855aebf3ce81f6bfcd6b251c6b">&#9670;&nbsp;</a></span>LowerTruncateVecI1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecI1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19830">19830</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="KnownBits_8h_source.html#l00171">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00503">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00503">llvm::X86ISD::CVTTP2UI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00585">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00220">llvm::RTLIB::getFPEXT()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00246">llvm::RTLIB::getFPROUND()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00284">llvm::RTLIB::getFPTOSINT()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00326">llvm::RTLIB::getFPTOUINT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09439">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00686">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01138">llvm::X86TargetLowering::isScalarFPTypeInSSEReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00126">llvm::TargetLowering::makeLibCall()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09453">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00613">llvm::X86ISD::STRICT_CVTTP2SI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00613">llvm::X86ISD::STRICT_CVTTP2UI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00319">llvm::ISD::STRICT_FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00320">llvm::ISD::STRICT_FP_TO_UINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00616">llvm::X86ISD::STRICT_VFPEXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">truncateVectorWithPACK()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v16i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00296">llvm::X86ISD::VFPEXT</a>.</p>

</div>
</div>
<a id="ab788a4c731deb3197f1b67c44547dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab788a4c731deb3197f1b67c44547dd2b">&#9670;&nbsp;</a></span>LowerUINT_TO_FP_i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>32-bit unsigned integer to float expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19011">19011</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00624">llvm::BitsToDouble()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01122">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06090">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01129">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a29641e3c24cbb1b35105b997e9c9706c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29641e3c24cbb1b35105b997e9c9706c">&#9670;&nbsp;</a></span>LowerUINT_TO_FP_i64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>64-bit unsigned integer to double expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18927">18927</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00231">llvm::X86ISD::FHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01161">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l02663">llvm::ConstantDataVector::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00978">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06071">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18919">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a877d2e5fee683a94bd9b3f900d4c4ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d2e5fee683a94bd9b3f900d4c4ec4">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_v2i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_v2i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19061">19061</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00624">llvm::BitsToDouble()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00627">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a37c2360d891e5990c6706c81b907294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c2360d891e5990c6706c81b907294b">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_vec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">19272</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00176">llvm::MCID::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18857">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="APFloat_8cpp_source.html#l04525">llvm::APFloat::convert()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00050">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01982">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f80</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00664">llvm::X86ISD::FILD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00671">llvm::X86ISD::FIST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00677">llvm::X86ISD::FLD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00657">llvm::X86ISD::FP_TO_INT_IN_MEM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00704">llvm::ConstantInt::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00978">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06885">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02164">llvm::X86TargetLowering::getSetCCResultType()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00408">llvm::RTLIB::getUINTTOFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00155">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01138">llvm::X86TargetLowering::isScalarFPTypeInSSEReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="Compiler_8h_source.html#l00186">LLVM_ATTRIBUTE_UNUSED</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18580">LowerI64IntToFP_AVX512DQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18685">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19011">LowerUINT_TO_FP_i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18927">LowerUINT_TO_FP_i64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19061">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19114">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="APFloat_8h_source.html#l00202">llvm::APFloatBase::opOK</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="APFloat_8h_source.html#l00186">llvm::APFloatBase::rmNearestTiesToEven</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::STRICT_FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18646">vectorizeExtractedCast()</a>, <a class="el" href="APFloat_8cpp_source.html#l00164">llvm::APFloatBase::x87DoubleExtended()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a98731b22c0582184ad3b6b9594291fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98731b22c0582184ad3b6b9594291fdc">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_vXi32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vXi32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19114">19114</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="LLToken_8h_source.html#l00470">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00978">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06663">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00158">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00155">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00700">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00647">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="aafaf042072012185fe6b59d16b306644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaf042072012185fe6b59d16b306644">&#9670;&nbsp;</a></span>lowerV16F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16663">16663</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3a9825a4649a44796ca264c208c18860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9825a4649a44796ca264c208c18860">&#9670;&nbsp;</a></span>lowerV16I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 16-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v16i16 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">16246</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a764da3f6d8f5529a23fc52e4705d2fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764da3f6d8f5529a23fc52e4705d2fc8">&#9670;&nbsp;</a></span>lowerV16I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16779">16779</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ac7304188de3005e0d0f0a62cbff5ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7304188de3005e0d0f0a62cbff5ad31">&#9670;&nbsp;</a></span>lowerV16I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of v16i8 shuffles. </p>
<p>This is a hybrid strategy to lower v16i8 vectors. It first attempts to detect any complexity reducing interleaving. If that doesn't help, it uses UNPCK to spread the i8 elements across two i16-element vectors, and uses the existing lowering for v8i16 blends on each half, finally PACK-ing them back together. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">14370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01083">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14305">canLowerByDroppingEvenElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01229">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00434">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00594">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00624">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11150">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14099">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11490">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12995">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12119">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="STLExtras_8h_source.html#l01196">llvm::none_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a977d9d87a9acedc6deb64f7f666455c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977d9d87a9acedc6deb64f7f666455c6">&#9670;&nbsp;</a></span>lowerV2F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit floating point shuffles. </p>
<p>This is the basis function for the 2-lane 64-bit shuffles as we have full support for floating point shuffles but not integer shuffles. These instructions will incur a domain crossing penalty on some chips though so it is better to avoid lowering through this for integer vectors where possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13110">13110</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12427">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ad875c7cc64de6e878b36609f1fd03bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad875c7cc64de6e878b36609f1fd03bc6">&#9670;&nbsp;</a></span>lowerV2I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit integer shuffles. </p>
<p>Tries to lower a 2-lane 64-bit shuffle using shuffle operations provided by the integer unit to minimize domain crossing penalties. However, for blends it falls back to the floating point shuffle operation with appropriate bit casting. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13194">13194</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="abf10af4763fc3f16c6e810e203b343ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10af4763fc3f16c6e810e203b343ee">&#9670;&nbsp;</a></span>lowerV2X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering 2-lane 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">15052</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00387">llvm::X86ISD::SHUF128</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::VPERM2X128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a5f422515233e6de0de7b3114bc268d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f422515233e6de0de7b3114bc268d68">&#9670;&nbsp;</a></span>lowerV32I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 16-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">16848</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3bd9ae65ec61dd5e07e5ed4b98c68312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">&#9670;&nbsp;</a></span>lowerV32I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 8-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v32i8 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16346">16346</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00624">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15781">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a130eb4b069f1ba74f4b41396cbc33f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130eb4b069f1ba74f4b41396cbc33f83">&#9670;&nbsp;</a></span>lowerV4F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane 32-bit floating point shuffles. </p>
<p>Uses instructions exclusively from the floating point unit to minimize domain crossing penalties, as these are sufficient to implement all v4f32 shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13379">13379</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11388">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12970">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a95949df6cb1d7bda100278739b387ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95949df6cb1d7bda100278739b387ae4">&#9670;&nbsp;</a></span>lowerV4F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 4-lane 64-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15818">15818</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15529">isShuffleMaskInputInPlace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14893">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15754">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a84f17de21891f3bfb04410592e553b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f17de21891f3bfb04410592e553b63">&#9670;&nbsp;</a></span>lowerV4I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane i32 vector shuffles. </p>
<p>We try to handle these with integer-domain shuffles where we can, but for blends we use the floating point domain blend instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13475">13475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12995">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12636">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="aa49b62c7c6aee5221b1edd2922d43463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49b62c7c6aee5221b1edd2922d43463">&#9670;&nbsp;</a></span>lowerV4I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v4i64 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15938">15938</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15529">isShuffleMaskInputInPlace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15052">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a1e7c6d51f5fc88c995098264f649357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7c6d51f5fc88c995098264f649357b">&#9670;&nbsp;</a></span>lowerV4X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">16509</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">insert128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00387">llvm::X86ISD::SHUF128</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a6a6932db7c5cddedce4a015637df0efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6932db7c5cddedce4a015637df0efa">&#9670;&nbsp;</a></span>lowerV64I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV64I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 64-lane 8-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">16901</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00624">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10739">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14714">splitAndLowerShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ae4a4583d15a1549667880c7bfb8d1515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a4583d15a1549667880c7bfb8d1515">&#9670;&nbsp;</a></span>lowerV8F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 8-lane 32-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16036">16036</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10629">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::VPERMILPV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a80b2d4b16b821d90cb2506496f4fe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2d4b16b821d90cb2506496f4fe1cf">&#9670;&nbsp;</a></span>lowerV8F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16609">16609</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10480">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10531">isShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15754">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a96929c573ae5a98213a4d8c25554e53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96929c573ae5a98213a4d8c25554e53f">&#9670;&nbsp;</a></span>lowerV8I16GeneralSingleInputShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16GeneralSingleInputShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part. </p>
<p>The lowering strategy is to try to form pairs of input lanes which are targeted at the same half of the final vector, and then use a dword shuffle to place them onto the right half, and finally unpack the paired lanes into their final position.</p>
<p>The exact breakdown of how to form these dword pairs and align them on the correct sides is really tricky. See the comments within the function for more of the details.</p>
<p>This code also handles repeated 128-bit lanes of v8i16 shuffles, but each lane must shuffle the <em>exact</em> same way. In fact, you must pass a v8 Mask to this routine for it to work correctly. To shuffle a 256-bit or 512-bit i16 vector, form the analogous 128-bit 8-element Mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">13603</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01083">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00224">llvm::sys::path::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00340">llvm::MutableArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="STLExtras_8h_source.html#l01229">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01248">llvm::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="SmallVector_8h_source.html#l00144">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00341">llvm::MutableArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00434">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="STLExtras_8h_source.html#l01203">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="STLExtras_8h_source.html#l01241">llvm::is_contained()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10392">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05338">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="STLExtras_8h_source.html#l01278">llvm::lower_bound()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ConstantMerge_8cpp_source.html#l00116">replace()</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00360">llvm::MutableArrayRef&lt; T &gt;::slice()</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16848">lowerV32I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a6d418ee6f30e69c9e0bbb4c770995028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d418ee6f30e69c9e0bbb4c770995028">&#9670;&nbsp;</a></span>lowerV8I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of 8-lane i16 shuffles. </p>
<p>This handles both single-input shuffles and combined shuffle/blends with two inputs. The single input shuffles are immediately delegated to a dedicated lowering routine.</p>
<p>The blends are lowered in one of three fundamental ways. If there are few enough inputs, it delegates to a basic UNPCK-based strategy. If the shuffle of the input is significantly cheaper when lowered as an interleaving of the two inputs, try to interleave them. Otherwise, blend the low and high halves of the inputs separately (making them have relatively few inputs) and then concatenate them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14162">14162</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="STLExtras_8h_source.html#l01256">llvm::count_if()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00594">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11150">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11095">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14099">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11812">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12464">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12995">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12119">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13603">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a18af24f5c6174c2b5745fb2df1f6681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af24f5c6174c2b5745fb2df1f6681f">&#9670;&nbsp;</a></span>lowerV8I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v8i32 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16135">16135</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05522">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12615">isSingleSHUFPSMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10629">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11581">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15157">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15543">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12308">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13292">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00404">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a8f3532954b1c7887a8a0bc00311abd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3532954b1c7887a8a0bc00311abd20">&#9670;&nbsp;</a></span>lowerV8I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16716">16716</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10701">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10480">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10797">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14350">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10907">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16509">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a84269093cb913d8f68ea84f72d75dee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84269093cb913d8f68ea84f72d75dee1">&#9670;&nbsp;</a></span>LowerVACOPY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23241">23241</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01968">llvm::SelectionDAG::expandVACopy()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06258">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00597">llvm::AArch64TargetLowering::supportSwiftError()</a>.</p>

</div>
</div>
<a id="ab9c1fef093fb9dfcad2e86ddd0a2a4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">&#9670;&nbsp;</a></span>lowerVECTOR_SHUFFLE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SHUFFLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Top-level lowering for x86 vector shuffles. </p>
<p>This handles decomposition, canonicalization, and lowering of all x86 vector shuffles. Most of the specific lowering strategies are encapsulated above in helper routines. The canonicalization attempts to widen shuffles to involve fewer lanes of wider elements, consolidate symmetric patterns s.t. only one of the two inputs needs to be tested, etc. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17301">17301</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17232">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05443">canWidenShuffleElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06909">computeZeroableShuffleElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01203">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getCommutedVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00882">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01518">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00284">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lower128BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17101">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16970">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10971">lowerShuffleWithVPMOV()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00542">llvm::SystemZTargetLowering::supportSwiftError()</a>.</p>

</div>
</div>
<a id="aa6eeb18530eeddd3786dd69e64bcb9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6eeb18530eeddd3786dd69e64bcb9af">&#9670;&nbsp;</a></span>LowerVectorAllZeroTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAllZeroTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20637">20637</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00166">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20572">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00357">llvm::X86ISD::PTEST</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>.</p>

</div>
</div>
<a id="ad4b7c811809d981b2f927c388aa43648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7c811809d981b2f927c388aa43648">&#9670;&nbsp;</a></span>LowerVectorCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">25600</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00682">llvm::X86Subtarget::hasCDI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">Lower512IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25488">LowerVectorCTLZ_AVX512CDI()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25518">LowerVectorCTLZInRegLUT()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25622">LowerCTLZ()</a>.</p>

</div>
</div>
<a id="af4692dbbc5a351d59bc68fe4f3fa0ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">&#9670;&nbsp;</a></span>LowerVectorCTLZ_AVX512CDI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ_AVX512CDI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector CTLZ using native supported vector CTLZ instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25488">25488</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25446">LowerVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a18b1fa269a5cff8ff05a92e60a39427b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b1fa269a5cff8ff05a92e60a39427b">&#9670;&nbsp;</a></span>LowerVectorCTLZInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25518">25518</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25600">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a240e5690e86df4dda7eaf9a8788c0980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240e5690e86df4dda7eaf9a8788c0980">&#9670;&nbsp;</a></span>LowerVectorCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">27808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTPOP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00683">llvm::X86Subtarget::hasVPOPCNTDQ()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">Lower512IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27697">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27761">LowerVectorCTPOPInRegLUT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27852">LowerCTPOP()</a>.</p>

</div>
</div>
<a id="a2e64ed34d142c2680648d09c25ee51e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e64ed34d142c2680648d09c25ee51e4">&#9670;&nbsp;</a></span>LowerVectorCTPOPInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOPInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27761">27761</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00183">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a3a39dd507d6cfc4c5c146776c2f152d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a39dd507d6cfc4c5c146776c2f152d1">&#9670;&nbsp;</a></span>LowerVectorIntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorIntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25446">25446</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25467">Lower256IntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">Lower512IntUnary()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25488">LowerVectorCTLZ_AVX512CDI()</a>.</p>

</div>
</div>
<a id="ac402e710afa6a0549f89ee90e9fa4cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac402e710afa6a0549f89ee90e9fa4cab">&#9670;&nbsp;</a></span>lowerVSELECTtoVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVSELECTtoVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a VSELECT instruction to a vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17430">17430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="abd57a066d3b3d5ca417117df41ca120c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd57a066d3b3d5ca417117df41ca120c">&#9670;&nbsp;</a></span>LowerVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21351">21351</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSETCCS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43859">combineSetCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>.</p>

</div>
</div>
<a id="a2accb7898d532d8c1ed1b70621dcf22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accb7898d532d8c1ed1b70621dcf22d">&#9670;&nbsp;</a></span>LowerVSETCCWithSUBUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCCWithSUBUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>As another special case, use PSUBUS[BW] when it's profitable. </p>
<p>E.g. for Op0 u&lt;= Op1: t = psubus Op0, Op1 pcmpeq t, &lt;0..0&gt; </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21298">21298</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="abeec4562f4deb843c0f379c1a73b9290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeec4562f4deb843c0f379c1a73b9290">&#9670;&nbsp;</a></span>lowerX86CmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86CmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ExtTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40521">40521</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40543">combineOrCmpEqZeroToCtlzSrl()</a>.</p>

</div>
</div>
<a id="aa65c843e4780db206567b16085cb229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65c843e4780db206567b16085cb229a">&#9670;&nbsp;</a></span>lowerX86FPLogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86FPLogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42709">42709</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42864">combineFAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42881">combineFAndn()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42895">combineFOr()</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&nbsp;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22008">22008</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a37beb02a4ace10bc841524083344c448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37beb02a4ace10bc841524083344c448">&#9670;&nbsp;</a></span>LowerZERO_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19708">19708</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19569">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19650">LowerZERO_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8h_source.html#l00130">llvm::HexagonTargetLowering::isCtlzFast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28532">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="afd2ea32f73b6a5220cec5e5386cbd365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2ea32f73b6a5220cec5e5386cbd365">&#9670;&nbsp;</a></span>LowerZERO_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19650">19650</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00720">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01013">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00688">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19637">SplitAndExtendv16i1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19708">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a60042ade4e9f78685951abca938adfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60042ade4e9f78685951abca938adfbe">&#9670;&nbsp;</a></span>MarkEHGuard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHGuard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24755">24755</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="WinEHFuncInfo_8h_source.html#l00109">llvm::WinEHFuncInfo::EHGuardFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00513">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ab9e2f37a60e885bd69486129d21fa2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e2f37a60e885bd69486129d21fa2e3">&#9670;&nbsp;</a></span>MarkEHRegistrationNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHRegistrationNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24737">24737</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="WinEHFuncInfo_8h_source.html#l00107">llvm::WinEHFuncInfo::EHRegNodeFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00513">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24800">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a0bdd7eb8543c78919acfa6775f750617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd7eb8543c78919acfa6775f750617">&#9670;&nbsp;</a></span>match1BitShuffleAsKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int match1BitShuffleAsKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17067">17067</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17101">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a9b003afde5c8128ee12f9fd187e4ffc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b003afde5c8128ee12f9fd187e4ffc1">&#9670;&nbsp;</a></span>matchAsm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchAsm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&gt;&#160;</td>
          <td class="paramname"><em>Pieces</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46269">46269</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringRef_8h_source.html#l00147">llvm::StringRef::empty()</a>, <a class="el" href="StringRef_8cpp_source.html#l00250">llvm::StringRef::find_first_not_of()</a>, <a class="el" href="StringRef_8h_source.html#l00277">llvm::StringRef::startswith()</a>, and <a class="el" href="StringRef_8h_source.html#l00600">llvm::StringRef::substr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46303">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a0a69bfc728391a45832d24dca6c93abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a69bfc728391a45832d24dca6c93abc">&#9670;&nbsp;</a></span>matchBinaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchBinaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">33188</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00194">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10686">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00587">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10487">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05428">isUndefOrZeroInRange()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11175">matchShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11712">matchShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12882">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15709">matchShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00374">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::SHUFP</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aad8006302bcaef8b07c0b8da5ea36fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8006302bcaef8b07c0b8da5ea36fc2">&#9670;&nbsp;</a></span>matchBinaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchBinaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33122">33122</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11027">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a313bdf934f1f8454b6800d8d997801d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313bdf934f1f8454b6800d8d997801d2">&#9670;&nbsp;</a></span>MatchingStackOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MatchingStackOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04372">4372</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00426">llvm::CCState::AllocateStack()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00127">llvm::CCState::AnalyzeCallOperands()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00163">llvm::CCState::AnalyzeCallResult()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Callee</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">canGuaranteeTCO()</a>, <a class="el" href="namespacellvm.html#af275c1ff19bf83bb2a9001bc27e68e67">llvm::CC_X86()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EDX</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::FrameIndex</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00134">llvm::X86MachineFunctionInfo::getBytesToPopOnReturn()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00146">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00409">llvm::X86RegisterInfo::getCallPreservedMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01750">llvm::FrameIndexSDNode::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00510">llvm::X86Subtarget::getInstrInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00272">llvm::CCState::getNextStackOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00491">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="Function_8h_source.html#l00168">llvm::Function::getReturnType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04792">llvm::X86::isCalleePop()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00811">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00657">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00670">llvm::MachineFrameInfo::isImmutableObjectIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00396">llvm::X86InstrInfo::isLoadFromStackSlot()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00511">llvm::MachineFrameInfo::isObjectSExt()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00499">llvm::MachineFrameInfo::isObjectZExt()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00045">llvm::TargetLowering::isPositionIndependent()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00071">llvm::ISD::ArgFlagsTy::isSExt()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="Type_8h_source.html#l00153">llvm::Type::isX86_FP80Ty()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00068">llvm::ISD::ArgFlagsTy::isZExt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03150">mayTailCallThisCC()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00078">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00259">llvm::CCState::resultsCompatible()</a>, <a class="el" href="namespacellvm.html#a2a1021f8433bfd1bad9e48d7c477a79b">llvm::RetCC_X86()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a01f930a0afc6b50e6351d21d012b724d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f930a0afc6b50e6351d21d012b724d">&#9670;&nbsp;</a></span>matchLogicBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchLogicBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40431">40431</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40470">combineLogicBlendIntoPBLENDV()</a>.</p>

</div>
</div>
<a id="a43c86721d54ea24442f31fe419f7b7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c86721d54ea24442f31fe419f7b7b1">&#9670;&nbsp;</a></span>matchPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44908">44908</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38889">canReduceVMulWidth()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00220">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>.</p>

</div>
</div>
<a id="a65983df0f713e72addd897c98b130554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65983df0f713e72addd897c98b130554">&#9670;&nbsp;</a></span>matchPMADDWD_2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD_2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45021">45021</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>.</p>

</div>
</div>
<a id="abc3e3af818b179fc73d3fb8ffb8ff3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3e3af818b179fc73d3fb8ffb8ff3ca">&#9670;&nbsp;</a></span>matchScalarReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchScalarReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td>
          <td class="paramname"><em>BinOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SrcOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20572">20572</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DenseMap_8h_source.html#l00073">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="DenseMap_8h_source.html#l00082">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DenseMap_8h_source.html#l00195">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40260">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40755">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20637">LowerVectorAllZeroTest()</a>.</p>

</div>
</div>
<a id="a5f03521de518b7a1bdb24159c3cf78f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f03521de518b7a1bdb24159c3cf78f2">&#9670;&nbsp;</a></span>matchShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>BlendMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11175">11175</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11233">lowerShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="adcfb42fd1c2e2adbd26d6050f7979e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb42fd1c2e2adbd26d6050f7979e05">&#9670;&nbsp;</a></span>matchShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte rotation. </p>
<p>SSSE3 has a generic PALIGNR instruction in x86 that will do an arbitrary byte-rotation of the concatenation of two vectors; pre-SSSE3 can use a PSRLDQ/PSLLDQ/POR pattern to get a similar effect. This routine will try to generically lower a vector shuffle through such an pattern. It does not check for the profitability of lowering either as PALIGNR or PSRLDQ/PSLLDQ/POR, only whether the mask is valid to lower in that form. This matches shuffle vectors that look like:</p>
<p>v8i16 [11, 12, 13, 14, 15, 0, 1, 2]</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11712">11712</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11628">matchShuffleAsRotate()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11734">lowerShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a8e4e93889aaf56eb87af0a51dce84d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e93889aaf56eb87af0a51dce84d0d">&#9670;&nbsp;</a></span>matchShuffleAsEXTRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsEXTRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11997">11997</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00400">llvm::APInt::isAllOnesValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12119">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="adb8e7c708b19e092719fd83ed67c8bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8e7c708b19e092719fd83ed67c8bfd">&#9670;&nbsp;</a></span>matchShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPSMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12882">12882</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="CodeView_8h_source.html#l00155">llvm::codeview::VB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12970">lowerShuffleAsInsertPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af55af9657dc82151b4fe283322a9db6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55af9657dc82151b4fe283322a9db6d">&#9670;&nbsp;</a></span>matchShuffleAsINSERTQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsINSERTQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12053">12053</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12119">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="a45f4da25974722d7065ad3dd9d278163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f4da25974722d7065ad3dd9d278163">&#9670;&nbsp;</a></span>matchShuffleAsRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a rotation. </p>
<p>This is used for support PALIGNR for SSSE3 or VALIGND/Q for AVX512. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11628">11628</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11791">lowerShuffleAsRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11712">matchShuffleAsByteRotate()</a>.</p>

</div>
</div>
<a id="ab3030662cab4f127ea42c4f8f5a0b907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3030662cab4f127ea42c4f8f5a0b907">&#9670;&nbsp;</a></span>matchShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit shift (shifts in zeros). </p>
<p>Attempts to match a shuffle mask against the PSLL(W/D/Q/DQ) and PSRL(W/D/Q/DQ) SSE2 and AVX2 logical bit-shift instructions. The function matches elements from one of the input vectors shuffled to the left or right with zeroable elements 'shifted in'. It handles both the strictly bit-wise element shifts and the byte shift across an entire 128-bit double quad word lane.</p>
<p>PSHL : (little-endian) left bit shift. [ zz, 0, zz, 2 ] [ -1, 4, zz, -1 ] PSRL : (little-endian) right bit shift. [ 1, zz, 3, zz] [ -1, -1, 7, zz] PSLLDQ : (little-endian) left byte shift [ zz, 0, 1, 2, 3, 4, 5, 6] [ zz, zz, -1, -1, 2, 3, 4, -1] [ zz, zz, zz, zz, zz, zz, -1, 1] PSRLDQ : (little-endian) right byte shift [ 5, 6, 7, zz, zz, zz, zz, zz] [ -1, 5, 6, 7, zz, zz, zz, zz] [ 1, 2, -1, -1, -1, -1, zz, zz] </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11899">11899</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00306">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11961">lowerShuffleAsShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a65c4c431f28929dfd7510659c0f6c9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c4c431f28929dfd7510659c0f6c9db">&#9670;&nbsp;</a></span>matchShuffleAsVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SwappedOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Delta</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10932">10932</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05373">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10971">lowerShuffleWithVPMOV()</a>.</p>

</div>
</div>
<a id="ac3c1e73cc96668fcdb72829196d689f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c1e73cc96668fcdb72829196d689f9">&#9670;&nbsp;</a></span>matchShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11027">11027</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03493">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06517">createPackShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00652">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02254">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">lowerShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33122">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a5126ab4b72405faf02b4f15471e44afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5126ab4b72405faf02b4f15471e44afa">&#9670;&nbsp;</a></span>matchShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15709">15709</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05392">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15754">lowerShuffleWithSHUFPD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33188">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a7a2586726258d4a6f1ee767165e7b64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2586726258d4a6f1ee767165e7b64e">&#9670;&nbsp;</a></span>matchShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>UnpackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsUnary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10820">10820</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01546">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01677">llvm::createUnpackShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05417">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::UNPCKL</a>, <a class="el" href="NVPTX_8h_source.html#l00105">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33122">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a1ede4b99a277cb2f722c399ad683a167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ede4b99a277cb2f722c399ad683a167">&#9670;&nbsp;</a></span>matchUnaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUnaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33002">33002</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01189">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00144">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10686">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10422">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10467">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10480">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05406">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05379">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11899">matchShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a5d330eb9d6ec769b93a28153f07680cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d330eb9d6ec769b93a28153f07680cc">&#9670;&nbsp;</a></span>matchUnaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUnaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32871">32871</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00586">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10567">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05349">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05338">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05343">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05428">isUndefOrZeroInRange()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ScaledNumber_8h_source.html#l00036">llvm::ScaledNumbers::MaxScale</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00389">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00390">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00282">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a4375fa908198f2e372148f631c5409b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4375fa908198f2e372148f631c5409b7">&#9670;&nbsp;</a></span>materializeVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> materializeVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a vector constant without a load. </p>
<p>SSE/AVX provide the bare minimum functionality to do this, so it's all zeros, all ones, or some derivation that is cheap to calculate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09524">9524</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05991">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00200">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09806">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a6299b467109b7b3562cd9563a619064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6299b467109b7b3562cd9563a619064e">&#9670;&nbsp;</a></span>MayFoldIntoStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldIntoStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04672">4672</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02641">llvm::ISD::isNormalStore()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17577">ExtractBitFromMaskVector()</a>.</p>

</div>
</div>
<a id="a0ad098ee8bd373a87acb0eb025cbf7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad098ee8bd373a87acb0eb025cbf7ac">&#9670;&nbsp;</a></span>MayFoldIntoZeroExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldIntoZeroExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04676">4676</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17577">ExtractBitFromMaskVector()</a>.</p>

</div>
</div>
<a id="ac544efad1cac95359912f6a25560ae82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac544efad1cac95359912f6a25560ae82">&#9670;&nbsp;</a></span>MayFoldLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04668">4668</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02603">llvm::ISD::isNormalLoad()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45348">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17770">InsertBitToMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46162">llvm::X86TargetLowering::IsDesirableToPromoteOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12691">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&nbsp;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03150">3150</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">canGuaranteeTCO()</a>, <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00164">llvm::CallingConv::Win64</a>, <a class="el" href="CallingConv_8h_source.html#l00154">llvm::CallingConv::X86_64_SysV</a>, <a class="el" href="CallingConv_8h_source.html#l00102">llvm::CallingConv::X86_FastCall</a>, <a class="el" href="CallingConv_8h_source.html#l00097">llvm::CallingConv::X86_StdCall</a>, <a class="el" href="CallingConv_8h_source.html#l00121">llvm::CallingConv::X86_ThisCall</a>, and <a class="el" href="CallingConv_8h_source.html#l00168">llvm::CallingConv::X86_VectorCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04372">MatchingStackOffset()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03171">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="ab1bb588e451e1a822d677d2d913279ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb588e451e1a822d677d2d913279ff">&#9670;&nbsp;</a></span>narrowExtractedVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowExtractedVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width. </p>
<p>This is a common pattern for AVX1 integer code because 256-bit selects may be legal, but there is almost no integer math/logic available for 256-bit. This function should only be called with legal types (otherwise, the calls to get simple value types will assert). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">45606</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05731">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>.</p>

</div>
</div>
<a id="ab2a97ef0e99d8dd358ff9296a748e894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a97ef0e99d8dd358ff9296a748e894">&#9670;&nbsp;</a></span>narrowShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Shuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35200">35200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l15326">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01518">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15377">getShuffleHalfVectors()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00126">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05361">isUndefUpperHalf()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35230">combineShuffle()</a>.</p>

</div>
</div>
<a id="a9eb91475dc63be82f5f2b559356362fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb91475dc63be82f5f2b559356362fe">&#9670;&nbsp;</a></span>narrowVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) &ndash;&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37629">37629</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00201">llvm::X86ISD::BLENDV</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>.</p>

</div>
</div>
<a id="a49795f7ac26b96f40f4acfd51cc1c822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49795f7ac26b96f40f4acfd51cc1c822">&#9670;&nbsp;</a></span>needCarryOrOverflowFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> needCarryOrOverflowFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44369">44369</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00114">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00821">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44433">combineCMP()</a>.</p>

</div>
</div>
<a id="a49e5f8ab839a765abf68ec20251c549f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e5f8ab839a765abf68ec20251c549f">&#9670;&nbsp;</a></span>negateFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> negateFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegMul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegRes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42512">42512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00478">llvm::X86ISD::FMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00474">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00482">llvm::X86ISD::FMADDSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00472">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00480">llvm::X86ISD::FMSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00483">llvm::X86ISD::FMSUBADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00479">llvm::X86ISD::FNMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00473">llvm::X86ISD::FNMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00481">llvm::X86ISD::FNMSUB_RND</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43514">combineFMA()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43576">combineFMADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42564">combineFneg()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42657">llvm::X86TargetLowering::getNegatedExpression()</a>.</p>

</div>
</div>
<a id="a23e66d415d7d85df65edc042d54de8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e66d415d7d85df65edc042d54de8d6">&#9670;&nbsp;</a></span>onlyZeroFlagUsed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> onlyZeroFlagUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44407">44407</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00114">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00108">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00094">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00821">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44433">combineCMP()</a>.</p>

</div>
</div>
<a id="aa7916a0e32a89dd12645d0c3941b1485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7916a0e32a89dd12645d0c3941b1485">&#9670;&nbsp;</a></span>parseConstraintCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> parseConstraintCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46379">46379</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46415">llvm::X86TargetLowering::getConstraintType()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46849">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a646e8c28a08337a59949bc2c2223a70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646e8c28a08337a59949bc2c2223a70a">&#9670;&nbsp;</a></span>Passv64i1ArgInRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Passv64i1ArgInRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RegsToPass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>NextVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Breaks v64i1 value into two registers and adds the new node to the DAG. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">2612</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00114">llvm::CCState::AnalyzeReturn()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="ValueTypes_8h_source.html#l00243">llvm::EVT::bitsLT()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00132">llvm::CCValAssign::convertToReg()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00050">llvm::N86::EAX</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00102">errorUnsupported()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00185">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f80</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="CallingConvLower_8h_source.html#l00051">llvm::CCValAssign::FPExt</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00134">llvm::X86MachineFunctionInfo::getBytesToPopOnReturn()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00399">llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00258">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01277">llvm::TargetLoweringBase::getRegisterType()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00146">llvm::X86MachineFunctionInfo::getSRetReturnReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00752">llvm::X86Subtarget::getTargetTriple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09031">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00584">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00125">llvm::X86ISD::IRET</a>, <a class="el" href="X86Subtarget_8h_source.html#l00555">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="Triple_8h_source.html#l00482">llvm::Triple::isOSDarwin()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l01138">llvm::X86TargetLowering::isScalarFPTypeInSSEReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00564">llvm::X86Subtarget::isTarget64BitILP32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02581">lowerMasksToReg()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::RET_FLAG</a>, <a class="el" href="namespacellvm.html#a2a1021f8433bfd1bad9e48d7c477a79b">llvm::RetCC_X86()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00821">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v64i1</a>, <a class="el" href="CallingConv_8h_source.html#l00184">llvm::CallingConv::X86_INTR</a>, <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03767">getMOVL()</a>.</p>

</div>
</div>
<a id="ab09b742a61238fda0b9ae7fc26cb86fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09b742a61238fda0b9ae7fc26cb86fe">&#9670;&nbsp;</a></span>promoteExtBeforeAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteExtBeforeAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>sext(add_nsw(x, C)) &ndash;&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) &ndash;&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode. </p>
<p>This can eliminate extend, add, and shift instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43225">43225</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00176">llvm::MCID::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00460">llvm::SDNodeFlags::hasNoSignedWrap()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00459">llvm::SDNodeFlags::hasNoUnsignedWrap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00413">llvm::SDNodeFlags::setNoSignedWrap()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00409">llvm::SDNodeFlags::setNoUnsignedWrap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="a7b40faaeef05c70d34f317c548e38c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b40faaeef05c70d34f317c548e38c14">&#9670;&nbsp;</a></span>PromoteMaskArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39874">39874</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01169">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00237">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00975">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43474">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43598">combineZext()</a>.</p>

</div>
</div>
<a id="adfeaf9db4445cbd2d43f260218036006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfeaf9db4445cbd2d43f260218036006">&#9670;&nbsp;</a></span>recoverFramePointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> recoverFramePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EntryEBP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP. </p>
<p>Here's the math: RegNodeBase = EntryEBP - RegNodeSize ParentFP = RegNodeBase - ParentFrameOffset Subtracting RegNodeSize takes us to the offset of the registration node, and subtracting the offset (negative on x86) takes us back to the parent FP. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23549">23549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::ADD</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::ADX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::BEXTR</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::BEXTRI</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::BLENDV</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="ValueTypes_8h_source.html#l00096">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::CMP_MASK_CC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::CMP_MASK_SCALAR_CC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::COMI</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::COMI_RM</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00035">llvm::COMPRESS_EXPAND_IN_REG</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00051">llvm::X86::CUR_DIRECTION</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::CVTNEPS2BF16_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00036">llvm::CVTPD2DQ_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00028">llvm::CVTPD2PS_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00036">llvm::CVTPS2PH_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00036">llvm::CVTQQ2PS_MASK</a>, <a class="el" href="GlobalValue_8h_source.html#l00481">llvm::GlobalValue::dropLLVMManglingEscape()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::FIXUPIMM</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::FIXUPIMM_MASKZ</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::FPCLASSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::FSETCCM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::FSETCCM_SAE</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00140">llvm::X86RegisterInfo::getBaseRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00161">llvm::MachineModuleInfo::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00462">llvm::MachineFunction::getFunctionNumber()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l01150">llvm::getIntrinsicWithoutChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23435">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01568">llvm::SelectionDAG::getMCSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="MachineFunction_8h_source.html#l00447">llvm::MachineFunction::getMMI()</a>, <a class="el" href="Value_8cpp_source.html#l00215">llvm::Value::getName()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MCContext_8cpp_source.html#l00154">llvm::MCContext::getOrCreateLSDASymbol()</a>, <a class="el" href="MCContext_8cpp_source.html#l00149">llvm::MCContext::getOrCreateParentFrameOffsetSymbol()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00801">llvm::X86RegisterInfo::getPtrSizedFrameRegister()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00810">llvm::X86RegisterInfo::getPtrSizedStackRegister()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00520">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23500">getScalarMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23526">getSEHRegistrationNodeSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20564">getSETCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08082">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23365">getTargetVShiftNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23474">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00635">llvm::X86RegisterInfo::hasBasePointer()</a>, <a class="el" href="Function_8h_source.html#l00743">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::IFMA_OP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::INTR_TYPE_1OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00031">llvm::INTR_TYPE_1OP_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00030">llvm::INTR_TYPE_1OP_MASK_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00029">llvm::INTR_TYPE_1OP_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::INTR_TYPE_2OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00031">llvm::INTR_TYPE_2OP_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00030">llvm::INTR_TYPE_2OP_MASK_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00029">llvm::INTR_TYPE_2OP_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::INTR_TYPE_3OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00026">llvm::INTR_TYPE_3OP_IMM8</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00030">llvm::INTR_TYPE_3OP_MASK_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00034">llvm::INTR_TYPE_3OP_SCALAR_MASK_SAE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::INTR_TYPE_4OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::INTR_TYPE_SCALAR_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00033">llvm::INTR_TYPE_SCALAR_MASK_RND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::INTR_TYPE_SCALAR_MASK_SAE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="X86Subtarget_8h_source.html#l00551">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00156">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::KTEST</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00082">llvm::ISD::LOCAL_RECOVER</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00160">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00052">llvm::X86::NO_EXC</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00046">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00047">llvm::IntrinsicData::Opc1</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00733">Operation</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00570">llvm::X86ISD::PCMPESTR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00569">llvm::X86ISD::PCMPISTR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00357">llvm::X86ISD::PTEST</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00774">Results</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00039">llvm::ROUNDP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00039">llvm::ROUNDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01069">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01071">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::TESTP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00047">llvm::X86::TO_NEAREST_INT</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00048">llvm::X86::TO_NEG_INF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00049">llvm::X86::TO_POS_INF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00050">llvm::X86::TO_ZERO</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00036">llvm::TRUNCATE_TO_REG</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00045">llvm::IntrinsicData::Type</a>, <a class="el" href="MachineValueType_8h_source.html#l00216">llvm::MVT::Untyped</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00413">llvm::X86ISD::VFIXUPIMM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00413">llvm::X86ISD::VFIXUPIMM_SAE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00599">llvm::X86ISD::VP2INTERSECT</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::VPERM_2OP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00422">llvm::X86ISD::VRNDSCALE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00422">llvm::X86ISD::VRNDSCALES</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00027">llvm::VSHIFT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00140">llvm::X86ISD::Wrapper</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::x86mmx</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a210db41706935e76c92bce736673d5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210db41706935e76c92bce736673d5d5">&#9670;&nbsp;</a></span>reduceMaskedLoadToScalarLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedLoadToScalarLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41380">41380</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00759">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41354">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02346">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02318">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>, and <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41456">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="ad544e5a5db08d8093bcc5d6d3bfd912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad544e5a5db08d8093bcc5d6d3bfd912b">&#9670;&nbsp;</a></span>reduceMaskedStoreToScalarStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedStoreToScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41481">41481</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41354">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02379">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41504">combineMaskedStore()</a>.</p>

</div>
</div>
<a id="ad659e7d2c3d6db4f140708fa4bab2c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad659e7d2c3d6db4f140708fa4bab2c0c">&#9670;&nbsp;</a></span>reduceVMULWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceVMULWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code. </p>
<p>Two typical patterns are handled: Pattern1: %2 = sext/zext &lt;N x="" i8&gt;=""&gt; %1 to &lt;N x="" i32&gt;=""&gt; %4 = sext/zext &lt;N x="" i8&gt;=""&gt; %3 to &lt;N x="" i32&gt;=""&gt; %5 = mul &lt;N x="" i32&gt;=""&gt; %2, %4</p>
<p>Pattern2: %2 = zext/sext &lt;N x="" i16&gt;=""&gt; %1 to &lt;N x="" i32&gt;=""&gt; %4 = zext/sext &lt;N x="" i16&gt;=""&gt; %3 to &lt;N x="" i32&gt;=""&gt; or %4 = build_vector &lt;N x="" i32&gt;=""&gt; C1, ..., CN (C1..CN are constants) %5 = mul &lt;N x="" i32&gt;=""&gt; %2, %4</p>
<p>There are four mul shrinking modes: If %2 == sext32(trunc8(%2)), i.e., the scalar value range of %2 is -128 to 128, and the scalar value range of %4 is also -128 to 128, generate pmullw+sext32 for it (MULS8 mode). If %2 == zext32(trunc8(%2)), i.e., the scalar value range of %2 is 0 to 255, and the scalar value range of %4 is also 0 to 255, generate pmullw+zext32 for it (MULU8 mode). If %2 == sext32(trunc16(%2)), i.e., the scalar value range of %2 is -32768 to 32767, and the scalar value range of %4 is also -32768 to 32767, generate pmullw+pmulhw for it (MULS16 mode). If %2 == zext32(trunc16(%2)), i.e., the scalar value range of %2 is 0 to 65535, and the scalar value range of %4 is also 0 to 65535, generate pmullw+pmulhuw for it (MULU16 mode). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38951">38951</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38889">canReduceVMulWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00647">llvm::X86Subtarget::isPMULLDSlow()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00220">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::MULHU</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">combineMul()</a>.</p>

</div>
</div>
<a id="a735ccd5c4f719f05d522e22a0ade0a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735ccd5c4f719f05d522e22a0ade0a26">&#9670;&nbsp;</a></span>resolveTargetShuffleFromZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleFromZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownZeros</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07078">7078</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07548">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a69ed119a74aa160e44fcd158476e353e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ed119a74aa160e44fcd158476e353e">&#9670;&nbsp;</a></span>resolveTargetShuffleInputsAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleInputsAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes unused/repeated shuffle source inputs and adjusts the shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07504">7504</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="STLExtras_8h_source.html#l01196">llvm::none_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34081">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aebf9c73db3d255463a574759f2ee030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9c73db3d255463a574759f2ee030c">&#9670;&nbsp;</a></span>resolveZeroablesFromTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveZeroablesFromTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07095">7095</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07571">getTargetShuffleInputs()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="APInt_8h_source.html#l01436">llvm::APInt::setBit()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00027">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33345">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07548">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a22607ed752706e81ea73606eda8e23f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22607ed752706e81ea73606eda8e23f0">&#9670;&nbsp;</a></span>scalarizeExtEltFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeExtEltFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37170">37170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00366">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00360">llvm::ISD::FMAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00238">llvm::X86ISD::FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FNEARBYINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00249">llvm::X86ISD::FRCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00249">llvm::X86ISD::FRSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00947">llvm::SDNode::ops()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37381">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aeda6315d246cafab6d912b425d4e7218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda6315d246cafab6d912b425d4e7218">&#9670;&nbsp;</a></span>scalarizeVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>StoreVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scalarize a vector store, bitcasting to TargetVT to determine the scalar type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22646">22646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02273">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00841">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02272">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00078">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::MemSDNode::isSimple()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLowering_8h_source.html#l04038">llvm::TargetLowering::getRecipEstimate()</a>.</p>

</div>
</div>
<a id="a773313738753b97c7efdf953cdc27477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773313738753b97c7efdf953cdc27477">&#9670;&nbsp;</a></span>scaleVectorShuffleBlendMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t scaleVectorShuffleBlendMask </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>BlendMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Scale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11218">11218</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34521">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="ab053337fe39961006d58af59c6b1548b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab053337fe39961006d58af59c6b1548b">&#9670;&nbsp;</a></span>SegmentOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a>* SegmentOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>IRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddressSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02460">2460</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Constants_8cpp_source.html#l00704">llvm::ConstantInt::get()</a>, <a class="el" href="IRBuilder_8h_source.html#l00128">llvm::IRBuilderBase::getContext()</a>, <a class="el" href="Type_8cpp_source.html#l00180">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00224">llvm::Type::getInt8PtrTy()</a>, and <a class="el" href="Constants_8cpp_source.html#l01859">llvm::ConstantExpr::getIntToPtr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachOObjectFile_8cpp_source.html#l03421">llvm::object::MachORebaseEntry::address()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03984">llvm::object::MachOBindEntry::address()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02467">llvm::X86TargetLowering::getIRStackGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02528">llvm::X86TargetLowering::getSafeStackPointerLocation()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03122">llvm::object::MachORebaseEntry::moveNext()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03470">llvm::object::MachOBindEntry::moveNext()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03415">llvm::object::MachORebaseEntry::sectionName()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03978">llvm::object::MachOBindEntry::sectionName()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03393">llvm::object::MachORebaseEntry::segmentOffset()</a>, and <a class="el" href="MachOObjectFile_8cpp_source.html#l03948">llvm::object::MachOBindEntry::segmentOffset()</a>.</p>

</div>
</div>
<a id="a6bae7076c284f85288d5edb636823176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bae7076c284f85288d5edb636823176">&#9670;&nbsp;</a></span>shouldGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>GuaranteedTailCallOpt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the function is being made into a tailcall target by changing its ABI. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03171">3171</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03143">canGuaranteeTCO()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00146">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="CallSite_8h_source.html#l00320">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::getCallingConv()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00387">llvm::MachineFrameInfo::getObjectIndexBegin()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00491">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00122">llvm::ISD::ArgFlagsTy::isCopyElisionCandidate()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00156">llvm::CCValAssign::isExtInLoc()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00657">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="Instructions_8h_source.html#l01645">llvm::CallInst::isTailCall()</a>, <a class="el" href="MachineValueType_8h_source.html#l00310">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03150">mayTailCallThisCC()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00517">llvm::MachineFrameInfo::setObjectSExt()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00505">llvm::MachineFrameInfo::setObjectZExt()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04792">llvm::X86::isCalleePop()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>.</p>

</div>
</div>
<a id="a80b2ee23542d36ae5b3a1e92a0ba347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2ee23542d36ae5b3a1e92a0ba347b">&#9670;&nbsp;</a></span>shouldUseHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldUseHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSingleSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Horizontal vector math instructions may be slower than normal math with shuffles. </p>
<p>Limit horizontal op codegen based on size/speed trade-offs, uarch implementation, and likely shuffle complexity of the alternate sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18919">18919</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00668">llvm::X86Subtarget::hasFastHorizontalOps()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01045">llvm::SelectionDAG::shouldOptForSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41782">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20338">lowerAddSubToHorizontalOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18927">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a9b8ea24c55ea399c7b818fcb67887f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8ea24c55ea399c7b818fcb67887f27">&#9670;&nbsp;</a></span>signExtendBitcastSrcVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> signExtendBitcastSrcVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SExtVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36195">36195</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36217">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a0c7e6e58b1fdfea715b7866e37fa0667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7e6e58b1fdfea715b7866e37fa0667">&#9670;&nbsp;</a></span>split256IntArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> split256IntArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a 256-bit integer operation into two new 128-bit ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25684">25684</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45658">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25756">LowerADDSAT_SUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25740">lowerAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25838">LowerMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25877">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="a6f65887694ac4ad6461acc6fa64cb476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f65887694ac4ad6461acc6fa64cb476">&#9670;&nbsp;</a></span>split512IntArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> split512IntArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a 512-bit integer operation into two new 256-bit ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25713">25713</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05658">extract256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::isInteger()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26022">LowerMULH()</a>.</p>

</div>
</div>
<a id="a0c1071afbf745020c496e125cc4b4951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1071afbf745020c496e125cc4b4951">&#9670;&nbsp;</a></span>SplitAndExtendv16i1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitAndExtendv16i1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19637">19637</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22366">LowerSIGN_EXTEND_Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19650">LowerZERO_EXTEND_Mask()</a>.</p>

</div>
</div>
<a id="a9d2fb25fb122099a4f68952ea2f9f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2fb25fb122099a4f68952ea2f9f3c3">&#9670;&nbsp;</a></span>splitAndLowerShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitAndLowerShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to split vector shuffle into half-sized shuffles. </p>
<p>This routine just extracts two subvectors, shuffles them independently, and then concatenates them back together. This should work effectively with all AVX vector shuffle types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14714">14714</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16444">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14991">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14840">lowerShuffleAsSplitOrBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16901">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="af0409fb04e071cd7a523f022dffec2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0409fb04e071cd7a523f022dffec2a3">&#9670;&nbsp;</a></span>SplitOpsAndApply()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename F &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitOpsAndApply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckBWI</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05770">5770</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00591">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00729">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00733">llvm::X86Subtarget::useBWIRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44769">combineLoopMAddPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39109">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39157">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45285">combineSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36718">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41118">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42243">detectPMADDUBSW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44908">matchPMADDWD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45021">matchPMADDWD_2()</a>.</p>

</div>
</div>
<a id="a6e73a48328462ff271d3a9bb6c4694af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e73a48328462ff271d3a9bb6c4694af">&#9670;&nbsp;</a></span>splitVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change a vector store into a pair of half-size vector stores. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22609">22609</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01306">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02273">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05800">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02272">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00078">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::MemSDNode::isSimple()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41543">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22680">LowerStore()</a>.</p>

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&nbsp;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6eb35df4fc48b6df49939330ead515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6eb35df4fc48b6df49939330ead515">&#9670;&nbsp;</a></span>SupportedVectorShiftWithBaseAmnt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SupportedVectorShiftWithBaseAmnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26320">26320</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l26300">SupportedVectorShiftWithImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26469">LowerScalarVariableShift()</a>.</p>

</div>
</div>
<a id="ae41791bc04255e428963e9f7406a5d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41791bc04255e428963e9f7406a5d34">&#9670;&nbsp;</a></span>SupportedVectorShiftWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SupportedVectorShiftWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26300">26300</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39976">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26345">LowerScalarImmediateShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26320">SupportedVectorShiftWithBaseAmnt()</a>.</p>

</div>
</div>
<a id="aeffc020a5ff49cc3075808be7356e089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffc020a5ff49cc3075808be7356e089">&#9670;&nbsp;</a></span>SupportedVectorVarShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SupportedVectorVarShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26327">26327</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00687">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00349">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is256BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26620">LowerShift()</a>.</p>

</div>
</div>
<a id="ab8208dbb5e1bd820d048068a9c7e41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8208dbb5e1bd820d048068a9c7e41bb">&#9670;&nbsp;</a></span>TranslateIntegerX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateIntegerX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04830">4830</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01069">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01071">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01060">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01059">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01062">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01061">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04849">TranslateX86CC()</a>.</p>

</div>
</div>
<a id="ab2e4cb621551faefc62d285fd35db6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e4cb621551faefc62d285fd35db6a8">&#9670;&nbsp;</a></span>TranslateX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do a one-to-one translation of a ISD::CondCode to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04849">4849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00102">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00349">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02610">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01069">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01071">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01056">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01050">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01052">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01051">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01054">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01053">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01055">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01058">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01060">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01059">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01062">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01061">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01063">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01057">llvm::ISD::SETUO</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04830">TranslateIntegerX86CC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21756">EmitAVX512Test()</a>.</p>

</div>
</div>
<a id="a081a9e42036b3abfc6817945874ad750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a9e42036b3abfc6817945874ad750">&#9670;&nbsp;</a></span>translateX86FSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> translateX86FSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsAlwaysSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turns an ISD::CondCode into a value suitable for SSE floating-point mask CMPs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21153">21153</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01067">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01069">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01071">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01070">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01056">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01050">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01052">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01051">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01054">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01053">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01055">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01058">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01060">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01059">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01062">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01061">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01063">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01057">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

</div>
</div>
<a id="aa038574a2252340dd1eb6885856717ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa038574a2252340dd1eb6885856717ce">&#9670;&nbsp;</a></span>truncateVectorWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to recursively truncate vector elements in half with PACKSS/PACKUS. </p>
<p>It makes use of the fact that vectors with enough leading sign/zero bits prevent the PACKSS/PACKUS from saturating the results. AVX2 (Int256) sub-targets require extra shuffling as the PACK*S operates within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19725">19725</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05619">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01896">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00304">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00593">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00588">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::In</a>, <a class="el" href="ValueTypes_8h_source.html#l00182">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::PACKSS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PACKUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41013">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42128">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42065">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42051">combineVectorTruncationWithPACKUS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19830">LowerTruncateVecI1()</a>.</p>

</div>
</div>
<a id="a1da15799bcbc2b44ff28821c1d6d8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da15799bcbc2b44ff28821c1d6d8938">&#9670;&nbsp;</a></span>useVectorCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> useVectorCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>FromVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>ToVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18621">18621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00590">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00592">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00585">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18646">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a20d9ecf254874e64ccf965ac120225b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d9ecf254874e64ccf965ac120225b2">&#9670;&nbsp;</a></span>vectorizeExtractedCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> vectorizeExtractedCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18646">18646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05650">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00831">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01607">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18621">useVectorCast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18685">lowerINT_TO_FP_vXi64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19272">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a6edfdb2ee22d183ae51d57796e56f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edfdb2ee22d183ae51d57796e56f8e3">&#9670;&nbsp;</a></span>widenSubVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05702">5702</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01328">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05594">getZeroVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33868">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09549">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35357">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05716">widenSubVector()</a>.</p>

</div>
</div>
<a id="a52454f48bb708641ee0dd9853e5f1558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52454f48bb708641ee0dd9853e5f1558">&#9670;&nbsp;</a></span>widenSubVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WideSizeInBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05716">5716</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00178">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05702">widenSubVector()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7e6bea2938230bd58f5f752809f3361e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6bea2938230bd58f5f752809f3361e">&#9670;&nbsp;</a></span>EnableOldKNLABI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableOldKNLABI(&quot;x86-enable-old-knl-abi&quot;, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enables passing v32i16 and v64i8 in 2 YMM registers instead of &quot; &quot;one ZMM register on AVX512F, but not AVX512BW targets.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02112">llvm::X86TargetLowering::getNumRegistersForCallingConv()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02088">llvm::X86TargetLowering::getRegisterTypeForCallingConv()</a>.</p>

</div>
</div>
<a id="a8d7078f11b822cc1a0286727ede14b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7078f11b822cc1a0286727ede14b98">&#9670;&nbsp;</a></span>ExperimentalPrefLoopAlignment</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;int&gt; ExperimentalPrefLoopAlignment(&quot;x86-experimental-pref-loop-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the preferable loop alignment <a class="el" href="MipsDelaySlotFiller_8cpp.html#ab83893112065dd5c28fe90cca10ebba4">for</a> experiments (as log2 bytes)&quot; &quot;(the last x86-experimental-pref-loop-alignment <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>&quot; &quot; of the loop header PC will be 0).&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00109">llvm::X86TargetLowering::X86TargetLowering()</a>.</p>

</div>
</div>
<a id="a4dc4a7c9197c2a79a02bca44b082a562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc4a7c9197c2a79a02bca44b082a562">&#9670;&nbsp;</a></span>ExperimentalUnorderedISEL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; ExperimentalUnorderedISEL(&quot;x86-experimental-unordered-atomic-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> and <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead of &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="MipsDelaySlotFiller_8cpp.html#ab83893112065dd5c28fe90cca10ebba4">for</a> unordered atomic loads and &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27101">LowerRotate()</a>.</p>

</div>
</div>
<a id="a50b069471465919e5c2840b01a088dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b069471465919e5c2840b01a088dd8">&#9670;&nbsp;</a></span>MulConstantOptimization</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; MulConstantOptimization(&quot;mul-constant-<a class="el" href="group__ARCOpt.html#gab062c31556fab4a12873c5e492ed3cd1">optimization</a>&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul x, Const' with more effective <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> like &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39201">combineMul()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:02 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
