{"vcs1":{"timestamp_begin":1684315822.272866644, "rt":1.35, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684315823.709324024, "rt":1.57, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684315825.352063655, "rt":0.52, "ut":0.27, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315821.632064934}
{"VCS_COMP_START_TIME": 1684315821.632064934}
{"VCS_COMP_END_TIME": 1684315827.494433474}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211964}}
