A VHDL implementation of the CPU designed by Ben Eater in [this Youtube playlist][0].

Slight modifications have been made to allow for IO interfacing. This includes the addition of a UART transmitter.

The code is synthesizable.

Copyright (c) 2017 [jk-quantized][1]. See LICENSE.

[0] : https://www.youtube.com/playlist?list=PLowKtXNTBypGqImE405J2565dvjafglHU
[1] : http://www.jk-quantized.com/
