

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'
================================================================
* Date:           Tue Feb 21 09:47:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30014|    30014|  0.300 ms|  0.300 ms|  30014|  30014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_B_ROWS_MAT_B_COLS  |    30012|    30012|        14|          1|          1|  30000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shiftreg23 = alloca i32 1"   --->   Operation 17 'alloca' 'shiftreg23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 18 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln45"   --->   Operation 21 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i60 %sext_ln45_read"   --->   Operation 22 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i112 0, i112 %shiftreg23"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [real_matmul.cpp:45]   --->   Operation 29 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.31ns)   --->   "%icmp_ln45 = icmp_eq  i15 %indvar_flatten6_load, i15 30000" [real_matmul.cpp:45]   --->   Operation 30 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.94ns)   --->   "%add_ln45_1 = add i15 %indvar_flatten6_load, i15 1" [real_matmul.cpp:45]   --->   Operation 31 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc69, void %for.inc86.preheader.exitStub" [real_matmul.cpp:45]   --->   Operation 32 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_1_load = load i8 %j_1" [real_matmul.cpp:47]   --->   Operation 33 'load' 'j_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [real_matmul.cpp:45]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln45 = add i8 %i_load, i8 1" [real_matmul.cpp:45]   --->   Operation 35 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln47 = icmp_eq  i8 %j_1_load, i8 200" [real_matmul.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%j_1_mid2 = select i1 %icmp_ln47, i8 0, i8 %j_1_load" [real_matmul.cpp:47]   --->   Operation 37 'select' 'j_1_mid2' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln45 = select i1 %icmp_ln47, i8 %add_ln45, i8 %i_load" [real_matmul.cpp:45]   --->   Operation 38 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_42 = trunc i8 %j_1_mid2" [real_matmul.cpp:47]   --->   Operation 39 'trunc' 'empty_42' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %empty_42, i3 0" [real_matmul.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln47 = add i8 %j_1_mid2, i8 1" [real_matmul.cpp:47]   --->   Operation 41 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln47 = store i15 %add_ln45_1, i15 %indvar_flatten6" [real_matmul.cpp:47]   --->   Operation 42 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %select_ln45, i8 %i" [real_matmul.cpp:47]   --->   Operation 43 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %add_ln47, i8 %j_1" [real_matmul.cpp:47]   --->   Operation 44 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 45 [12/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 45 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln45_cast = zext i8 %select_ln45" [real_matmul.cpp:45]   --->   Operation 46 'zext' 'select_ln45_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.52ns)   --->   "%mul156 = mul i17 %select_ln45_cast, i17 410" [real_matmul.cpp:45]   --->   Operation 47 'mul' 'mul156' <Predicate = (!icmp_ln45)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul156, i32 13, i32 16" [real_matmul.cpp:45]   --->   Operation 48 'partselect' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %tmp" [real_matmul.cpp:49]   --->   Operation 49 'zext' 'zext_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 50 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 51 [11/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 51 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 52 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%j_1_mid2_cast = zext i8 %j_1_mid2" [real_matmul.cpp:47]   --->   Operation 53 'zext' 'j_1_mid2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 54 [10/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 54 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 55 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %mul_ln49, i11 %j_1_mid2_cast" [real_matmul.cpp:49]   --->   Operation 56 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 57 [9/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 57 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %mul_ln49, i11 %j_1_mid2_cast" [real_matmul.cpp:49]   --->   Operation 58 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 59 [8/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 59 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 60 [7/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 60 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 61 [6/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 61 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 62 [5/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 62 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 63 [4/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 63 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 64 [3/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 64 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 65 [2/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 65 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln45_cast" [real_matmul.cpp:45]   --->   Operation 67 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 69 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%empty_44 = trunc i5 %empty_43" [real_matmul.cpp:45]   --->   Operation 70 'trunc' 'empty_44' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (7.30ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %mem_addr" [real_matmul.cpp:49]   --->   Operation 71 'read' 'mem_addr_read' <Predicate = (!icmp_ln45 & icmp_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 72 [1/1] (0.95ns)   --->   "%switch_ln49 = switch i5 %empty_44, void %arrayidx658.case.19, i5 0, void %arrayidx658.case.0, i5 1, void %arrayidx658.case.1, i5 2, void %arrayidx658.case.2, i5 3, void %arrayidx658.case.3, i5 4, void %arrayidx658.case.4, i5 5, void %arrayidx658.case.5, i5 6, void %arrayidx658.case.6, i5 7, void %arrayidx658.case.7, i5 8, void %arrayidx658.case.8, i5 9, void %arrayidx658.case.9, i5 10, void %arrayidx658.case.10, i5 11, void %arrayidx658.case.11, i5 12, void %arrayidx658.case.12, i5 13, void %arrayidx658.case.13, i5 14, void %arrayidx658.case.14, i5 15, void %arrayidx658.case.15, i5 16, void %arrayidx658.case.16, i5 17, void %arrayidx658.case.17, i5 18, void %arrayidx658.case.18" [real_matmul.cpp:49]   --->   Operation 72 'switch' 'switch_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.95>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%shiftreg23_load = load i112 %shiftreg23"   --->   Operation 73 'load' 'shiftreg23_load' <Predicate = (!icmp_ln45 & !icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_B_ROWS_MAT_B_COLS_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30000, i64 30000, i64 30000"   --->   Operation 75 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.46ns)   --->   "%shiftreg23_mid2 = select i1 %icmp_ln47, i112 0, i112 %shiftreg23_load" [real_matmul.cpp:47]   --->   Operation 76 'select' 'shiftreg23_mid2' <Predicate = (!icmp_ln45)> <Delay = 1.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%shiftreg23_cast = zext i112 %shiftreg23_mid2" [real_matmul.cpp:47]   --->   Operation 78 'zext' 'shiftreg23_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i11 %add_ln49" [real_matmul.cpp:49]   --->   Operation 79 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%MatB_V_addr = getelementptr i16 %MatB_V, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 80 'getelementptr' 'MatB_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%MatB_V_1_addr = getelementptr i16 %MatB_V_1, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 81 'getelementptr' 'MatB_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%MatB_V_2_addr = getelementptr i16 %MatB_V_2, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 82 'getelementptr' 'MatB_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%MatB_V_3_addr = getelementptr i16 %MatB_V_3, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 83 'getelementptr' 'MatB_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%MatB_V_4_addr = getelementptr i16 %MatB_V_4, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 84 'getelementptr' 'MatB_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%MatB_V_5_addr = getelementptr i16 %MatB_V_5, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 85 'getelementptr' 'MatB_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%MatB_V_6_addr = getelementptr i16 %MatB_V_6, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 86 'getelementptr' 'MatB_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%MatB_V_7_addr = getelementptr i16 %MatB_V_7, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 87 'getelementptr' 'MatB_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%MatB_V_8_addr = getelementptr i16 %MatB_V_8, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 88 'getelementptr' 'MatB_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%MatB_V_9_addr = getelementptr i16 %MatB_V_9, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 89 'getelementptr' 'MatB_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%MatB_V_10_addr = getelementptr i16 %MatB_V_10, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 90 'getelementptr' 'MatB_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%MatB_V_11_addr = getelementptr i16 %MatB_V_11, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 91 'getelementptr' 'MatB_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%MatB_V_12_addr = getelementptr i16 %MatB_V_12, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 92 'getelementptr' 'MatB_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%MatB_V_13_addr = getelementptr i16 %MatB_V_13, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 93 'getelementptr' 'MatB_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%MatB_V_14_addr = getelementptr i16 %MatB_V_14, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 94 'getelementptr' 'MatB_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%MatB_V_15_addr = getelementptr i16 %MatB_V_15, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 95 'getelementptr' 'MatB_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%MatB_V_16_addr = getelementptr i16 %MatB_V_16, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 96 'getelementptr' 'MatB_V_16_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%MatB_V_17_addr = getelementptr i16 %MatB_V_17, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 97 'getelementptr' 'MatB_V_17_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%MatB_V_18_addr = getelementptr i16 %MatB_V_18, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 98 'getelementptr' 'MatB_V_18_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%MatB_V_19_addr = getelementptr i16 %MatB_V_19, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 99 'getelementptr' 'MatB_V_19_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [real_matmul.cpp:47]   --->   Operation 100 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc66.split._crit_edge, void" [real_matmul.cpp:49]   --->   Operation 101 'br' 'br_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_14 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln49 = br void %for.inc66.split._crit_edge" [real_matmul.cpp:49]   --->   Operation 102 'br' 'br_ln49' <Predicate = (!icmp_ln45 & icmp_ln49)> <Delay = 1.58>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%empty = phi i128 %mem_addr_read, void, i128 %shiftreg23_cast, void %for.inc69" [real_matmul.cpp:49]   --->   Operation 103 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i128 %empty" [real_matmul.cpp:49]   --->   Operation 104 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %empty, i32 16, i32 127" [real_matmul.cpp:49]   --->   Operation 105 'partselect' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_18_addr" [real_matmul.cpp:49]   --->   Operation 106 'store' 'store_ln49' <Predicate = (empty_44 == 18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 107 'br' 'br_ln49' <Predicate = (empty_44 == 18)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_17_addr" [real_matmul.cpp:49]   --->   Operation 108 'store' 'store_ln49' <Predicate = (empty_44 == 17)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 109 'br' 'br_ln49' <Predicate = (empty_44 == 17)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_16_addr" [real_matmul.cpp:49]   --->   Operation 110 'store' 'store_ln49' <Predicate = (empty_44 == 16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 111 'br' 'br_ln49' <Predicate = (empty_44 == 16)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_15_addr" [real_matmul.cpp:49]   --->   Operation 112 'store' 'store_ln49' <Predicate = (empty_44 == 15)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 113 'br' 'br_ln49' <Predicate = (empty_44 == 15)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_14_addr" [real_matmul.cpp:49]   --->   Operation 114 'store' 'store_ln49' <Predicate = (empty_44 == 14)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 115 'br' 'br_ln49' <Predicate = (empty_44 == 14)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_13_addr" [real_matmul.cpp:49]   --->   Operation 116 'store' 'store_ln49' <Predicate = (empty_44 == 13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 117 'br' 'br_ln49' <Predicate = (empty_44 == 13)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_12_addr" [real_matmul.cpp:49]   --->   Operation 118 'store' 'store_ln49' <Predicate = (empty_44 == 12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 119 'br' 'br_ln49' <Predicate = (empty_44 == 12)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_11_addr" [real_matmul.cpp:49]   --->   Operation 120 'store' 'store_ln49' <Predicate = (empty_44 == 11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 121 'br' 'br_ln49' <Predicate = (empty_44 == 11)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_10_addr" [real_matmul.cpp:49]   --->   Operation 122 'store' 'store_ln49' <Predicate = (empty_44 == 10)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 123 'br' 'br_ln49' <Predicate = (empty_44 == 10)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_9_addr" [real_matmul.cpp:49]   --->   Operation 124 'store' 'store_ln49' <Predicate = (empty_44 == 9)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 125 'br' 'br_ln49' <Predicate = (empty_44 == 9)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_8_addr" [real_matmul.cpp:49]   --->   Operation 126 'store' 'store_ln49' <Predicate = (empty_44 == 8)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 127 'br' 'br_ln49' <Predicate = (empty_44 == 8)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_7_addr" [real_matmul.cpp:49]   --->   Operation 128 'store' 'store_ln49' <Predicate = (empty_44 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 129 'br' 'br_ln49' <Predicate = (empty_44 == 7)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_6_addr" [real_matmul.cpp:49]   --->   Operation 130 'store' 'store_ln49' <Predicate = (empty_44 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 131 'br' 'br_ln49' <Predicate = (empty_44 == 6)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_5_addr" [real_matmul.cpp:49]   --->   Operation 132 'store' 'store_ln49' <Predicate = (empty_44 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 133 'br' 'br_ln49' <Predicate = (empty_44 == 5)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_4_addr" [real_matmul.cpp:49]   --->   Operation 134 'store' 'store_ln49' <Predicate = (empty_44 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 135 'br' 'br_ln49' <Predicate = (empty_44 == 4)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_3_addr" [real_matmul.cpp:49]   --->   Operation 136 'store' 'store_ln49' <Predicate = (empty_44 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 137 'br' 'br_ln49' <Predicate = (empty_44 == 3)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_2_addr" [real_matmul.cpp:49]   --->   Operation 138 'store' 'store_ln49' <Predicate = (empty_44 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 139 'br' 'br_ln49' <Predicate = (empty_44 == 2)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_1_addr" [real_matmul.cpp:49]   --->   Operation 140 'store' 'store_ln49' <Predicate = (empty_44 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 141 'br' 'br_ln49' <Predicate = (empty_44 == 1)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_addr" [real_matmul.cpp:49]   --->   Operation 142 'store' 'store_ln49' <Predicate = (empty_44 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 143 'br' 'br_ln49' <Predicate = (empty_44 == 0)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_19_addr" [real_matmul.cpp:49]   --->   Operation 144 'store' 'store_ln49' <Predicate = (empty_44 == 31) | (empty_44 == 30) | (empty_44 == 29) | (empty_44 == 28) | (empty_44 == 27) | (empty_44 == 26) | (empty_44 == 25) | (empty_44 == 24) | (empty_44 == 23) | (empty_44 == 22) | (empty_44 == 21) | (empty_44 == 20) | (empty_44 == 19)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 145 'br' 'br_ln49' <Predicate = (empty_44 == 31) | (empty_44 == 30) | (empty_44 == 29) | (empty_44 == 28) | (empty_44 == 27) | (empty_44 == 26) | (empty_44 == 25) | (empty_44 == 24) | (empty_44 == 23) | (empty_44 == 22) | (empty_44 == 21) | (empty_44 == 20) | (empty_44 == 19)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln47 = store i112 %trunc_ln49_1, i112 %shiftreg23" [real_matmul.cpp:47]   --->   Operation 146 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc66" [real_matmul.cpp:47]   --->   Operation 147 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ MatB_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg23           (alloca           ) [ 011111111111111]
j_1                  (alloca           ) [ 010000000000000]
i                    (alloca           ) [ 010000000000000]
indvar_flatten6      (alloca           ) [ 010000000000000]
sext_ln45_read       (read             ) [ 000000000000000]
sext_ln45_cast       (sext             ) [ 011111111111110]
specinterface_ln0    (specinterface    ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
indvar_flatten6_load (load             ) [ 000000000000000]
icmp_ln45            (icmp             ) [ 011111111111111]
add_ln45_1           (add              ) [ 000000000000000]
br_ln45              (br               ) [ 000000000000000]
j_1_load             (load             ) [ 000000000000000]
i_load               (load             ) [ 000000000000000]
add_ln45             (add              ) [ 000000000000000]
icmp_ln47            (icmp             ) [ 011111111111111]
j_1_mid2             (select           ) [ 011110000000000]
select_ln45          (select           ) [ 011111111111110]
empty_42             (trunc            ) [ 000000000000000]
icmp_ln49            (icmp             ) [ 011111111111111]
add_ln47             (add              ) [ 000000000000000]
store_ln47           (store            ) [ 000000000000000]
store_ln47           (store            ) [ 000000000000000]
store_ln47           (store            ) [ 000000000000000]
select_ln45_cast     (zext             ) [ 000000000000000]
mul156               (mul              ) [ 000000000000000]
tmp                  (partselect       ) [ 000000000000000]
zext_ln49            (zext             ) [ 010110000000000]
j_1_mid2_cast        (zext             ) [ 010001000000000]
mul_ln49             (mul              ) [ 010001000000000]
add_ln49             (add              ) [ 010000111111111]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
mem_addr             (getelementptr    ) [ 000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000]
empty_43             (urem             ) [ 000000000000000]
empty_44             (trunc            ) [ 010000000000001]
mem_addr_read        (read             ) [ 010000000000001]
switch_ln49          (switch           ) [ 000000000000000]
shiftreg23_load      (load             ) [ 000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000]
empty_41             (speclooptripcount) [ 000000000000000]
shiftreg23_mid2      (select           ) [ 000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000]
shiftreg23_cast      (zext             ) [ 000000000000000]
zext_ln49_1          (zext             ) [ 000000000000000]
MatB_V_addr          (getelementptr    ) [ 000000000000000]
MatB_V_1_addr        (getelementptr    ) [ 000000000000000]
MatB_V_2_addr        (getelementptr    ) [ 000000000000000]
MatB_V_3_addr        (getelementptr    ) [ 000000000000000]
MatB_V_4_addr        (getelementptr    ) [ 000000000000000]
MatB_V_5_addr        (getelementptr    ) [ 000000000000000]
MatB_V_6_addr        (getelementptr    ) [ 000000000000000]
MatB_V_7_addr        (getelementptr    ) [ 000000000000000]
MatB_V_8_addr        (getelementptr    ) [ 000000000000000]
MatB_V_9_addr        (getelementptr    ) [ 000000000000000]
MatB_V_10_addr       (getelementptr    ) [ 000000000000000]
MatB_V_11_addr       (getelementptr    ) [ 000000000000000]
MatB_V_12_addr       (getelementptr    ) [ 000000000000000]
MatB_V_13_addr       (getelementptr    ) [ 000000000000000]
MatB_V_14_addr       (getelementptr    ) [ 000000000000000]
MatB_V_15_addr       (getelementptr    ) [ 000000000000000]
MatB_V_16_addr       (getelementptr    ) [ 000000000000000]
MatB_V_17_addr       (getelementptr    ) [ 000000000000000]
MatB_V_18_addr       (getelementptr    ) [ 000000000000000]
MatB_V_19_addr       (getelementptr    ) [ 000000000000000]
specloopname_ln47    (specloopname     ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
empty                (phi              ) [ 010000000000001]
trunc_ln49           (trunc            ) [ 000000000000000]
trunc_ln49_1         (partselect       ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln49           (store            ) [ 000000000000000]
br_ln49              (br               ) [ 000000000000000]
store_ln47           (store            ) [ 000000000000000]
br_ln47              (br               ) [ 000000000000000]
ret_ln0              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatB_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatB_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatB_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatB_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatB_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatB_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatB_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatB_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatB_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatB_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatB_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatB_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatB_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatB_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatB_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatB_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatB_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_16"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatB_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_17"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="MatB_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_18"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MatB_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_V_19"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_B_ROWS_MAT_B_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="shiftreg23_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln45_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="60" slack="0"/>
<pin id="170" dir="0" index="1" bw="60" slack="0"/>
<pin id="171" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mem_addr_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="MatB_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_addr/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="MatB_V_1_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_1_addr/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="MatB_V_2_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_2_addr/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="MatB_V_3_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_3_addr/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="MatB_V_4_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_4_addr/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="MatB_V_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_5_addr/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="MatB_V_6_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_6_addr/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="MatB_V_7_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_7_addr/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="MatB_V_8_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_8_addr/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="MatB_V_9_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_9_addr/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="MatB_V_10_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_10_addr/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="MatB_V_11_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_11_addr/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="MatB_V_12_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_12_addr/14 "/>
</bind>
</comp>

<comp id="270" class="1004" name="MatB_V_13_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_13_addr/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="MatB_V_14_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_14_addr/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="MatB_V_15_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_15_addr/14 "/>
</bind>
</comp>

<comp id="291" class="1004" name="MatB_V_16_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="11" slack="0"/>
<pin id="295" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_16_addr/14 "/>
</bind>
</comp>

<comp id="298" class="1004" name="MatB_V_17_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_17_addr/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="MatB_V_18_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="11" slack="0"/>
<pin id="309" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_18_addr/14 "/>
</bind>
</comp>

<comp id="312" class="1004" name="MatB_V_19_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_V_19_addr/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln49_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln49_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln49_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln49_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln49_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln49_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln49_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln49_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln49_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln49_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln49_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln49_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln49_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln49_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln49_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln49_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln49_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln49_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln49_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln49_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="439" class="1005" name="empty_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="441" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="empty_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="128" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="112" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/14 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln45_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="60" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln0_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="15" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln0_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln0_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln0_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="112" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar_flatten6_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln45_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln45_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_1_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln45_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln47_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="j_1_mid2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="8" slack="0"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln45_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="empty_42_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln49_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln47_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln47_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="15" slack="0"/>
<pin id="539" dir="0" index="1" bw="15" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln47_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln47_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="1"/>
<pin id="554" dir="0" index="1" bw="6" slack="0"/>
<pin id="555" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_43/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln45_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln45_cast/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mul156_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul156/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="17" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln49_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="j_1_mid2_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="3"/>
<pin id="582" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_mid2_cast/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="mem_addr_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="128" slack="0"/>
<pin id="585" dir="0" index="1" bw="60" slack="12"/>
<pin id="586" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="empty_44_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shiftreg23_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="112" slack="13"/>
<pin id="595" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg23_load/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shiftreg23_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="13"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="112" slack="0"/>
<pin id="600" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftreg23_mid2/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shiftreg23_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="112" slack="0"/>
<pin id="605" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg23_cast/14 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln49_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="9"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln49_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln49_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="112" slack="0"/>
<pin id="657" dir="0" index="1" bw="128" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="0" index="3" bw="8" slack="0"/>
<pin id="660" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln49_1/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln47_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="112" slack="0"/>
<pin id="667" dir="0" index="1" bw="112" slack="13"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/14 "/>
</bind>
</comp>

<comp id="670" class="1007" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="8" slack="0"/>
<pin id="674" dir="1" index="3" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln49/2 add_ln49/4 "/>
</bind>
</comp>

<comp id="678" class="1005" name="shiftreg23_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="112" slack="0"/>
<pin id="680" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg23 "/>
</bind>
</comp>

<comp id="685" class="1005" name="j_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="699" class="1005" name="indvar_flatten6_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="15" slack="0"/>
<pin id="701" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln45_cast_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="12"/>
<pin id="708" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln45_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln47_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="13"/>
<pin id="717" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="720" class="1005" name="j_1_mid2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="3"/>
<pin id="722" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="select_ln45_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="1"/>
<pin id="727" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln49_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="12"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="735" class="1005" name="zext_ln49_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="1"/>
<pin id="737" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="740" class="1005" name="j_1_mid2_cast_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2_cast "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln49_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="9"/>
<pin id="747" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="750" class="1005" name="empty_44_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="1"/>
<pin id="752" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="754" class="1005" name="mem_addr_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="128" slack="1"/>
<pin id="756" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="144" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="144" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="144" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="144" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="144" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="144" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="144" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="144" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="144" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="144" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="144" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="144" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="144" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="144" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="144" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="144" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="144" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="144" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="144" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="144" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="305" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="298" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="291" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="284" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="277" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="270" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="263" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="256" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="249" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="242" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="235" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="228" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="221" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="214" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="207" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="200" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="193" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="186" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="179" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="312" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="451"><net_src comp="168" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="487" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="487" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="499" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="493" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="490" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="505" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="78" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="505" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="481" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="513" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="531" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="82" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="86" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="566" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="0" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="583" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="592"><net_src comp="552" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="601"><net_src comp="68" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="596" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="611"><net_src comp="608" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="621"><net_src comp="608" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="622"><net_src comp="608" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="623"><net_src comp="608" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="624"><net_src comp="608" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="625"><net_src comp="608" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="626"><net_src comp="608" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="627"><net_src comp="608" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="628"><net_src comp="608" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="629"><net_src comp="608" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="630"><net_src comp="608" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="634"><net_src comp="442" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="643"><net_src comp="631" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="644"><net_src comp="631" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="645"><net_src comp="631" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="646"><net_src comp="631" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="647"><net_src comp="631" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="648"><net_src comp="631" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="649"><net_src comp="631" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="650"><net_src comp="631" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="651"><net_src comp="631" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="652"><net_src comp="631" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="653"><net_src comp="631" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="654"><net_src comp="631" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="661"><net_src comp="148" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="442" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="150" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="669"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="576" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="580" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="152" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="688"><net_src comp="156" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="695"><net_src comp="160" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="702"><net_src comp="164" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="709"><net_src comp="448" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="714"><net_src comp="475" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="499" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="723"><net_src comp="505" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="728"><net_src comp="513" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="734"><net_src comp="525" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="576" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="743"><net_src comp="580" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="748"><net_src comp="670" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="753"><net_src comp="589" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="174" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="442" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatB_V | {14 }
	Port: MatB_V_1 | {14 }
	Port: MatB_V_2 | {14 }
	Port: MatB_V_3 | {14 }
	Port: MatB_V_4 | {14 }
	Port: MatB_V_5 | {14 }
	Port: MatB_V_6 | {14 }
	Port: MatB_V_7 | {14 }
	Port: MatB_V_8 | {14 }
	Port: MatB_V_9 | {14 }
	Port: MatB_V_10 | {14 }
	Port: MatB_V_11 | {14 }
	Port: MatB_V_12 | {14 }
	Port: MatB_V_13 | {14 }
	Port: MatB_V_14 | {14 }
	Port: MatB_V_15 | {14 }
	Port: MatB_V_16 | {14 }
	Port: MatB_V_17 | {14 }
	Port: MatB_V_18 | {14 }
	Port: MatB_V_19 | {14 }
 - Input state : 
	Port: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS : mem | {13 }
	Port: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS : sext_ln45 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln45 : 2
		add_ln45_1 : 2
		br_ln45 : 3
		j_1_load : 1
		i_load : 1
		add_ln45 : 2
		icmp_ln47 : 2
		j_1_mid2 : 3
		select_ln45 : 3
		empty_42 : 4
		icmp_ln49 : 5
		add_ln47 : 4
		store_ln47 : 3
		store_ln47 : 4
		store_ln47 : 5
	State 2
		mul156 : 1
		tmp : 2
		zext_ln49 : 3
		mul_ln49 : 4
	State 3
	State 4
		add_ln49 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_44 : 1
		mem_addr_read : 1
		switch_ln49 : 2
	State 14
		shiftreg23_mid2 : 1
		shiftreg23_cast : 2
		MatB_V_addr : 1
		MatB_V_1_addr : 1
		MatB_V_2_addr : 1
		MatB_V_3_addr : 1
		MatB_V_4_addr : 1
		MatB_V_5_addr : 1
		MatB_V_6_addr : 1
		MatB_V_7_addr : 1
		MatB_V_8_addr : 1
		MatB_V_9_addr : 1
		MatB_V_10_addr : 1
		MatB_V_11_addr : 1
		MatB_V_12_addr : 1
		MatB_V_13_addr : 1
		MatB_V_14_addr : 1
		MatB_V_15_addr : 1
		MatB_V_16_addr : 1
		MatB_V_17_addr : 1
		MatB_V_18_addr : 1
		MatB_V_19_addr : 1
		empty : 3
		trunc_ln49 : 4
		trunc_ln49_1 : 4
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln49 : 5
		store_ln47 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   urem   |         grp_fu_552         |    0    |   195   |   126   |
|----------|----------------------------|---------|---------|---------|
|          |       j_1_mid2_fu_505      |    0    |    0    |    8    |
|  select  |     select_ln45_fu_513     |    0    |    0    |    8    |
|          |   shiftreg23_mid2_fu_596   |    0    |    0    |   112   |
|----------|----------------------------|---------|---------|---------|
|    mul   |        mul156_fu_560       |    0    |    0    |    63   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln45_1_fu_481     |    0    |    0    |    20   |
|    add   |       add_ln45_fu_493      |    0    |    0    |    15   |
|          |       add_ln47_fu_531      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln45_fu_475      |    0    |    0    |    12   |
|   icmp   |      icmp_ln47_fu_499      |    0    |    0    |    11   |
|          |      icmp_ln49_fu_525      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_670         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln45_read_read_fu_168 |    0    |    0    |    0    |
|          |  mem_addr_read_read_fu_174 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    sext_ln45_cast_fu_448   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       empty_42_fu_521      |    0    |    0    |    0    |
|   trunc  |       empty_44_fu_589      |    0    |    0    |    0    |
|          |      trunc_ln49_fu_631     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   select_ln45_cast_fu_557  |    0    |    0    |    0    |
|          |      zext_ln49_fu_576      |    0    |    0    |    0    |
|   zext   |    j_1_mid2_cast_fu_580    |    0    |    0    |    0    |
|          |   shiftreg23_cast_fu_603   |    0    |    0    |    0    |
|          |     zext_ln49_1_fu_608     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_fu_566         |    0    |    0    |    0    |
|          |     trunc_ln49_1_fu_655    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |   195   |   398   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln49_reg_745   |   11   |
|    empty_44_reg_750   |    5   |
|     empty_reg_439     |   128  |
|       i_reg_692       |    8   |
|   icmp_ln45_reg_711   |    1   |
|   icmp_ln47_reg_715   |    1   |
|   icmp_ln49_reg_731   |    1   |
|indvar_flatten6_reg_699|   15   |
| j_1_mid2_cast_reg_740 |   11   |
|    j_1_mid2_reg_720   |    8   |
|      j_1_reg_685      |    8   |
| mem_addr_read_reg_754 |   128  |
|  select_ln45_reg_725  |    8   |
| sext_ln45_cast_reg_706|   64   |
|   shiftreg23_reg_678  |   112  |
|   zext_ln49_reg_735   |   11   |
+-----------------------+--------+
|         Total         |   520  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_670 |  p0  |   2  |   4  |    8   ||    9    |
| grp_fu_670 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   24   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   195  |   398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   520  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   715  |   416  |
+-----------+--------+--------+--------+--------+
