//! **************************************************************************
// Written by: Map P.20131013 on Thu Apr 09 00:11:26 2015
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "CAMA_RST_O" LOCATE = SITE "V13" LEVEL 1;
COMP "CAMA_D_I<0>" LOCATE = SITE "M10" LEVEL 1;
COMP "CAMA_D_I<1>" LOCATE = SITE "U11" LEVEL 1;
COMP "CAMA_D_I<2>" LOCATE = SITE "V15" LEVEL 1;
COMP "CAMA_D_I<3>" LOCATE = SITE "U16" LEVEL 1;
COMP "CAMA_D_I<4>" LOCATE = SITE "U15" LEVEL 1;
COMP "CAMA_D_I<5>" LOCATE = SITE "U13" LEVEL 1;
COMP "CAMA_D_I<6>" LOCATE = SITE "M11" LEVEL 1;
COMP "CAMA_D_I<7>" LOCATE = SITE "R11" LEVEL 1;
COMP "CAMB_RST_O" LOCATE = SITE "N8" LEVEL 1;
COMP "SW_I<6>" LOCATE = SITE "T5" LEVEL 1;
COMP "SW_I<7>" LOCATE = SITE "E4" LEVEL 1;
COMP "CAMA_MCLK_O" LOCATE = SITE "N11" LEVEL 1;
COMP "CAMA_PCLK_I" LOCATE = SITE "R10" LEVEL 1;
COMP "CAMB_D_I<0>" LOCATE = SITE "U5" LEVEL 1;
COMP "CAMB_D_I<1>" LOCATE = SITE "V5" LEVEL 1;
COMP "CAMB_D_I<2>" LOCATE = SITE "R8" LEVEL 1;
COMP "CAMB_D_I<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "CAMB_D_I<4>" LOCATE = SITE "U8" LEVEL 1;
COMP "CAMB_D_I<5>" LOCATE = SITE "U7" LEVEL 1;
COMP "CAMB_D_I<6>" LOCATE = SITE "N7" LEVEL 1;
COMP "CAMB_D_I<7>" LOCATE = SITE "T6" LEVEL 1;
COMP "css" LOCATE = SITE "V9" LEVEL 1;
COMP "CAMB_MCLK_O" LOCATE = SITE "V8" LEVEL 1;
COMP "sck" LOCATE = SITE "T3" LEVEL 1;
COMP "CAMB_PCLK_I" LOCATE = SITE "U10" LEVEL 1;
COMP "CAMA_PWDN_O" LOCATE = SITE "T11" LEVEL 1;
COMP "CAMB_PWDN_O" LOCATE = SITE "T8" LEVEL 1;
COMP "mcb3_dram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "miso" LOCATE = SITE "T9" LEVEL 1;
COMP "mosi" LOCATE = SITE "R3" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "CLK_I" LOCATE = SITE "L15" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "TMDS_TX_0_N" LOCATE = SITE "C8" LEVEL 1;
COMP "TMDS_TX_0_P" LOCATE = SITE "D8" LEVEL 1;
COMP "TMDS_TX_1_N" LOCATE = SITE "A7" LEVEL 1;
COMP "TMDS_TX_1_P" LOCATE = SITE "C7" LEVEL 1;
COMP "TMDS_TX_2_N" LOCATE = SITE "A8" LEVEL 1;
COMP "TMDS_TX_2_P" LOCATE = SITE "B8" LEVEL 1;
COMP "TMDS_TX_SDA" LOCATE = SITE "C9" LEVEL 1;
COMP "TMDS_TX_SCL" LOCATE = SITE "D9" LEVEL 1;
COMP "CAMA_FV_I" LOCATE = SITE "T12" LEVEL 1;
COMP "CAMB_FV_I" LOCATE = SITE "R7" LEVEL 1;
COMP "CAMA_LV_I" LOCATE = SITE "N10" LEVEL 1;
COMP "CAMB_LV_I" LOCATE = SITE "N6" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "C2" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "L6" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "CAMA_SDA" LOCATE = SITE "P11" LEVEL 1;
COMP "CAMA_SCL" LOCATE = SITE "V12" LEVEL 1;
COMP "CAMB_SDA" LOCATE = SITE "V6" LEVEL 1;
COMP "CAMB_SCL" LOCATE = SITE "P8" LEVEL 1;
COMP "CAMX_VDDEN_O" LOCATE = SITE "V16" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "P1" LEVEL 1;
COMP "LED_O<0>" LOCATE = SITE "U18" LEVEL 1;
COMP "LED_O<1>" LOCATE = SITE "M14" LEVEL 1;
COMP "LED_O<2>" LOCATE = SITE "N14" LEVEL 1;
COMP "LED_O<3>" LOCATE = SITE "L14" LEVEL 1;
COMP "LED_O<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "LED_O<5>" LOCATE = SITE "D4" LEVEL 1;
COMP "LED_O<6>" LOCATE = SITE "P16" LEVEL 1;
COMP "LED_O<7>" LOCATE = SITE "N12" LEVEL 1;
COMP "TMDS_TX_CLK_N" LOCATE = SITE "A6" LEVEL 1;
COMP "TMDS_TX_CLK_P" LOCATE = SITE "B6" LEVEL 1;
COMP "RESET_I" LOCATE = SITE "T15" LEVEL 1;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<261> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME P2CLK;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<283> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P2CMDCLK;
PIN
        hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
TIMEGRP CAMB_PCLK_I = BEL "Inst_camctlB/BUFG_inst" BEL "Inst_camctlB/DV_O" BEL
        "Inst_camctlB/cam_data_sel" BEL "Inst_camctlB/D_O_15" BEL
        "Inst_camctlB/D_O_14" BEL "Inst_camctlB/D_O_13" BEL
        "Inst_camctlB/D_O_12" BEL "Inst_camctlB/D_O_11" BEL
        "Inst_camctlB/D_O_10" BEL "Inst_camctlB/D_O_9" BEL
        "Inst_camctlB/D_O_8" BEL "Inst_camctlB/D_O_7" BEL "Inst_camctlB/D_O_6"
        BEL "Inst_camctlB/D_O_5" BEL "Inst_camctlB/D_O_4" BEL
        "Inst_camctlB/D_O_3" BEL "Inst_camctlB/D_O_2" BEL "Inst_camctlB/D_O_1"
        BEL "Inst_camctlB/D_O_0" BEL "Inst_InputSync_FVB/D_O" BEL
        "Inst_InputSync_FVB/sreg_1" BEL "Inst_InputSync_FVB/sreg_0" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<261>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<283>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<261>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<283>" BEL
        "Inst_FBCtl/pb_int_rst" BEL "Inst_FBCtl/Inst_LocalRstB1/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRstB1/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRstB1/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRstB1/RstQ_4" BEL
        "Inst_FBCtl/Inst_LocalRstB2/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRstB2/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRstB2/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRstB2/RstQ_4" BEL "Inst_FBCtl/pb_wr_addr_22" BEL
        "Inst_FBCtl/pb_wr_addr_21" BEL "Inst_FBCtl/pb_wr_addr_20" BEL
        "Inst_FBCtl/pb_wr_addr_19" BEL "Inst_FBCtl/pb_wr_addr_18" BEL
        "Inst_FBCtl/pb_wr_addr_17" BEL "Inst_FBCtl/pb_wr_addr_16" BEL
        "Inst_FBCtl/pb_wr_addr_15" BEL "Inst_FBCtl/pb_wr_addr_14" BEL
        "Inst_FBCtl/pb_wr_addr_13" BEL "Inst_FBCtl/pb_wr_addr_12" BEL
        "Inst_FBCtl/pb_wr_addr_11" BEL "Inst_FBCtl/pb_wr_addr_10" BEL
        "Inst_FBCtl/pb_wr_addr_9" BEL "Inst_FBCtl/pb_wr_addr_8" BEL
        "Inst_FBCtl/pb_wr_addr_7" BEL "Inst_FBCtl/pb_wr_addr_6" BEL
        "Inst_FBCtl/pb_wr_addr_5" BEL "Inst_FBCtl/pb_wr_addr_4" BEL
        "Inst_FBCtl/pb_wr_addr_3" BEL "Inst_FBCtl/pb_wr_addr_2" BEL
        "Inst_FBCtl/pb_wr_addr_1" BEL "Inst_FBCtl/pb_wr_addr_0" BEL
        "Inst_FBCtl/pb_wr_cnt_30" BEL "Inst_FBCtl/pb_wr_cnt_29" BEL
        "Inst_FBCtl/pb_wr_cnt_28" BEL "Inst_FBCtl/pb_wr_cnt_27" BEL
        "Inst_FBCtl/pb_wr_cnt_26" BEL "Inst_FBCtl/pb_wr_cnt_25" BEL
        "Inst_FBCtl/pb_wr_cnt_24" BEL "Inst_FBCtl/pb_wr_cnt_23" BEL
        "Inst_FBCtl/pb_wr_cnt_22" BEL "Inst_FBCtl/pb_wr_cnt_21" BEL
        "Inst_FBCtl/pb_wr_cnt_20" BEL "Inst_FBCtl/pb_wr_cnt_19" BEL
        "Inst_FBCtl/pb_wr_cnt_18" BEL "Inst_FBCtl/pb_wr_cnt_17" BEL
        "Inst_FBCtl/pb_wr_cnt_16" BEL "Inst_FBCtl/pb_wr_cnt_15" BEL
        "Inst_FBCtl/pb_wr_cnt_14" BEL "Inst_FBCtl/pb_wr_cnt_13" BEL
        "Inst_FBCtl/pb_wr_cnt_12" BEL "Inst_FBCtl/pb_wr_cnt_11" BEL
        "Inst_FBCtl/pb_wr_cnt_10" BEL "Inst_FBCtl/pb_wr_cnt_9" BEL
        "Inst_FBCtl/pb_wr_cnt_8" BEL "Inst_FBCtl/pb_wr_cnt_7" BEL
        "Inst_FBCtl/pb_wr_cnt_6" BEL "Inst_FBCtl/pb_wr_cnt_5" BEL
        "Inst_FBCtl/pb_wr_cnt_4" BEL "Inst_FBCtl/pb_wr_cnt_3" BEL
        "Inst_FBCtl/pb_wr_cnt_2" BEL "Inst_FBCtl/pb_wr_cnt_1" BEL
        "Inst_FBCtl/pb_wr_cnt_0" BEL "Inst_FBCtl/stateWrB_FSM_FFd1" BEL
        "Inst_FBCtl/stateWrB_FSM_FFd2" BEL "Inst_FBCtl/pb_wr_data_sel" BEL
        "Inst_FBCtl/p2_wr_data_0" BEL "Inst_FBCtl/p2_wr_data_1" BEL
        "Inst_FBCtl/p2_wr_data_2" BEL "Inst_FBCtl/p2_wr_data_3" BEL
        "Inst_FBCtl/p2_wr_data_4" BEL "Inst_FBCtl/p2_wr_data_5" BEL
        "Inst_FBCtl/p2_wr_data_6" BEL "Inst_FBCtl/p2_wr_data_8" BEL
        "Inst_FBCtl/p2_wr_data_9" BEL "Inst_FBCtl/p2_wr_data_7" BEL
        "Inst_FBCtl/p2_wr_data_10" BEL "Inst_FBCtl/p2_wr_data_11" BEL
        "Inst_FBCtl/p2_wr_data_12" BEL "Inst_FBCtl/p2_wr_data_13" BEL
        "Inst_FBCtl/p2_wr_data_14" BEL "Inst_FBCtl/p2_wr_data_15" BEL
        "hijacker1/Pc1/X_0" BEL "hijacker1/Pc1/X_1" BEL "hijacker1/Pc1/X_2"
        BEL "hijacker1/Pc1/X_3" BEL "hijacker1/Pc1/X_4" BEL
        "hijacker1/Pc1/X_5" BEL "hijacker1/Pc1/X_6" BEL "hijacker1/Pc1/X_7"
        BEL "hijacker1/Pc1/X_8" BEL "hijacker1/Pc1/X_9" BEL
        "hijacker1/Pc1/Y_0" BEL "hijacker1/Pc1/Y_1" BEL "hijacker1/Pc1/Y_2"
        BEL "hijacker1/Pc1/Y_3" BEL "hijacker1/Pc1/Y_4" BEL
        "hijacker1/Pc1/Y_5" BEL "hijacker1/Pc1/Y_6" BEL "hijacker1/Pc1/Y_7"
        BEL "hijacker1/Pc1/Y_8" BEL "hijacker1/Pc1/Y_9" BEL
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0"
        BEL
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1"
        PIN
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0"
        BEL
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1"
        PIN
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "hijacker1/cornorWindow/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram_pins<26>"
        BEL "hijacker1/cornorWindow/Window_779_6" BEL
        "hijacker1/cornorWindow/Window_360_5" BEL
        "hijacker1/cornorWindow/Window_300_4" BEL
        "hijacker1/cornorWindow/Window_43_6" BEL
        "hijacker1/cornorWindow/Window_331_6" BEL
        "hijacker1/cornorWindow/Window_235_6" BEL
        "hijacker1/cornorWindow/Window_715_6" BEL
        "hijacker1/cornorWindow/Window_297_4" BEL
        "hijacker1/cornorWindow/Window_710_4" BEL
        "hijacker1/cornorWindow/Window_106_3" BEL
        "hijacker1/cornorWindow/Window_577_3" BEL
        "hijacker1/cornorWindow/Window_587_3" BEL
        "hijacker1/cornorWindow/Window_130_5" BEL
        "hijacker1/cornorWindow/Window_450_4" BEL
        "hijacker1/cornorWindow/Window_610_5" BEL
        "hijacker1/cornorWindow/Window_395_3" BEL
        "hijacker1/cornorWindow/Window_554_6" BEL
        "hijacker1/cornorWindow/Window_266_5" BEL
        "hijacker1/cornorWindow/Window_746_4" BEL
        "hijacker1/cornorWindow/Window_456_6" BEL
        "hijacker1/cornorWindow/Window_614_4" BEL
        "hijacker1/cornorWindow/Window_267_5" BEL
        "hijacker1/cornorWindow/Window_75_5" BEL
        "hijacker1/cornorWindow/Window_363_5" BEL
        "hijacker1/cornorWindow/Window_39_6" BEL
        "hijacker1/cornorWindow/Window_742_6" BEL
        "hijacker1/cornorWindow/Window_140_5" BEL
        "hijacker1/cornorWindow/Window_620_5" BEL
        "hijacker1/cornorWindow/Window_294_1" BEL
        "hijacker1/cornorWindow/Window_427_5" BEL
        "hijacker1/cornorWindow/Window_326_6" BEL
        "hijacker1/cornorWindow/Window_523_5" BEL
        "hijacker1/cornorWindow/Window_747_5" BEL
        "hijacker1/cornorWindow/Window_230_6" BEL
        "hijacker1/cornorWindow/Window_609_4" BEL
        "hijacker1/cornorWindow/Window_744_4" BEL
        "hijacker1/cornorWindow/Window_748_4" BEL
        "hijacker1/cornorWindow/Window_103_1" BEL
        "hijacker1/cornorWindow/Window_545_4" BEL
        "hijacker1/cornorWindow/Window_393_3" BEL
        "hijacker1/cornorWindow/Window_458_6" BEL
        "hijacker1/cornorWindow/Window_770_5" BEL
        "hijacker1/cornorWindow/Window_98_2" BEL
        "hijacker1/cornorWindow/Window_714_4" BEL
        "hijacker1/cornorWindow/Window_74_6" BEL
        "hijacker1/cornorWindow/Window_578_3" BEL
        "hijacker1/cornorWindow/Window_418_5" BEL
        "hijacker1/cornorWindow/Window_392_2" BEL
        "hijacker1/cornorWindow/Window_136_4" BEL
        "hijacker1/cornorWindow/Window_35_5" BEL
        "hijacker1/cornorWindow/Window_262_5" BEL
        "hijacker1/cornorWindow/Window_515_5" BEL
        "hijacker1/cornorWindow/Window_619_5" BEL
        "hijacker1/cornorWindow/Window_459_6" BEL
        "hijacker1/cornorWindow/Window_558_3" BEL
        "hijacker1/cornorWindow/Window_675_5" BEL
        "hijacker1/cornorWindow/Window_47_5" BEL
        "hijacker1/cornorWindow/Window_718_4" BEL
        "hijacker1/cornorWindow/Window_358_5" BEL
        "hijacker1/cornorWindow/Window_739_4" BEL
        "hijacker1/cornorWindow/Window_71_4" BEL
        "hijacker1/cornorWindow/Window_774_3" BEL
        "hijacker1/cornorWindow/Window_555_5" BEL
        "hijacker1/cornorWindow/Window_651_6" BEL
        "hijacker1/cornorWindow/Window_264_4" BEL
        "hijacker1/cornorWindow/Window_72_4" BEL
        "hijacker1/cornorWindow/Window_552_4" BEL
        "hijacker1/cornorWindow/Window_780_4" BEL
        "hijacker1/cornorWindow/Window_712_4" BEL
        "hijacker1/cornorWindow/Window_292_3" BEL
        "hijacker1/cornorWindow/Window_268_4" BEL
        "hijacker1/cornorWindow/Window_460_6" BEL
        "hijacker1/cornorWindow/Window_132_5" BEL
        "hijacker1/cornorWindow/Window_612_6" BEL
        "hijacker1/cornorWindow/Window_716_4" BEL
        "hijacker1/cornorWindow/Window_424_4" BEL
        "hijacker1/cornorWindow/Window_494_4" BEL
        "hijacker1/cornorWindow/Window_388_3" BEL
        "hijacker1/cornorWindow/Window_396_3" BEL
        "hijacker1/cornorWindow/Window_289_3" BEL
        "hijacker1/cornorWindow/Window_265_4" BEL
        "hijacker1/cornorWindow/Window_105_3" BEL
        "hijacker1/cornorWindow/Window_385_2" BEL
        "hijacker1/cornorWindow/Window_290_3" BEL
        "hijacker1/cornorWindow/Window_588_3" BEL
        "hijacker1/cornorWindow/Window_585_4" BEL
        "hijacker1/cornorWindow/Window_299_2" BEL
        "hijacker1/cornorWindow/Window_108_3" BEL
        "hijacker1/cornorWindow/Window_66_5" BEL
        "hijacker1/cornorWindow/Window_386_3" BEL
        "hijacker1/cornorWindow/Window_682_4" BEL
        "hijacker1/cornorWindow/Window_234_4" BEL
        "hijacker1/cornorWindow/Window_706_3" BEL
        "hijacker1/cornorWindow/Window_426_4" BEL
        "hijacker1/cornorWindow/Window_362_5" BEL
        "hijacker1/cornorWindow/Window_616_4" BEL
        "hijacker1/cornorWindow/Window_526_5" BEL
        "hijacker1/cornorWindow/Window_3_4" BEL
        "hijacker1/cornorWindow/Window_483_4" BEL
        "hijacker1/cornorWindow/Window_776_5" BEL
        "hijacker1/cornorWindow/Window_707_4" BEL
        "hijacker1/cornorWindow/Window_419_4" BEL
        "hijacker1/cornorWindow/Window_550_3" BEL
        "hijacker1/cornorWindow/Window_11_5" BEL
        "hijacker1/cornorWindow/Window_683_4" BEL
        "hijacker1/cornorWindow/Window_40_5" BEL
        "hijacker1/cornorWindow/Window_520_5" BEL
        "hijacker1/cornorWindow/Window_556_4" BEL
        "hijacker1/cornorWindow/Window_684_4" BEL
        "hijacker1/cornorWindow/Window_236_4" BEL
        "hijacker1/cornorWindow/Window_200_4" BEL
        "hijacker1/cornorWindow/Window_7_4" BEL
        "hijacker1/cornorWindow/Window_486_4" BEL
        "hijacker1/cornorWindow/Window_328_6" BEL
        "hijacker1/cornorWindow/Window_680_5" BEL
        "hijacker1/cornorWindow/Window_686_4" BEL
        "hijacker1/cornorWindow/Window_76_4" BEL
        "hijacker1/cornorWindow/Window_364_5" BEL
        "hijacker1/cornorWindow/Window_296_2" BEL
        "hijacker1/cornorWindow/Window_100_3" BEL
        "hijacker1/cornorWindow/Window_73_3" BEL
        "hijacker1/cornorWindow/Window_390_1" BEL
        "hijacker1/cornorWindow/Window_356_4" BEL
        "hijacker1/cornorWindow/Window_580_3" BEL
        "hijacker1/cornorWindow/Window_353_4" BEL
        "hijacker1/cornorWindow/Window_65_3" BEL
        "hijacker1/cornorWindow/Window_257_4" BEL
        "hijacker1/cornorWindow/Window_708_3" BEL
        "hijacker1/cornorWindow/Window_673_5" BEL
        "hijacker1/cornorWindow/Window_737_5" BEL
        "hijacker1/cornorWindow/Window_417_5" BEL
        "hijacker1/cornorWindow/Window_745_4" BEL
        "hijacker1/cornorWindow/Window_425_4" BEL
        "hijacker1/cornorWindow/Window_546_4" BEL
        "hijacker1/cornorWindow/Window_522_4" BEL
        "hijacker1/cornorWindow/Window_738_4" BEL
        "hijacker1/cornorWindow/Window_354_4" BEL
        "hijacker1/cornorWindow/Window_674_5" BEL
        "hijacker1/cornorWindow/Window_394_4" BEL
        "hijacker1/cornorWindow/Window_298_1" BEL
        "hijacker1/cornorWindow/Window_430_5" BEL
        "hijacker1/cornorWindow/Window_454_4" BEL
        "hijacker1/cornorWindow/Window_79_3" BEL
        "hijacker1/cornorWindow/Window_643_4" BEL
        "hijacker1/cornorWindow/Window_15_4" BEL
        "hijacker1/cornorWindow/Window_171_5" BEL
        "hijacker1/cornorWindow/Window_518_5" BEL
        "hijacker1/cornorWindow/Window_491_5" BEL
        "hijacker1/cornorWindow/Window_232_4" BEL
        "hijacker1/cornorWindow/Window_452_4" BEL
        "hijacker1/cornorWindow/Window_44_4" BEL
        "hijacker1/cornorWindow/Window_524_4" BEL
        "hijacker1/cornorWindow/Window_8_4" BEL
        "hijacker1/cornorWindow/Window_488_4" BEL
        "hijacker1/cornorWindow/Window_168_5" BEL
        "hijacker1/cornorWindow/Window_204_4" BEL
        "hijacker1/cornorWindow/Window_769_3" BEL
        "hijacker1/cornorWindow/Window_428_4" BEL
        "hijacker1/cornorWindow/Window_553_3" BEL
        "hijacker1/cornorWindow/Window_41_4" BEL
        "hijacker1/cornorWindow/Window_676_4" BEL
        "hijacker1/cornorWindow/Window_713_4" BEL
        "hijacker1/cornorWindow/Window_740_4" BEL
        "hijacker1/cornorWindow/Window_201_3" BEL
        "hijacker1/cornorWindow/Window_513_4" BEL
        "hijacker1/cornorWindow/Window_97_2" BEL
        "hijacker1/cornorWindow/Window_705_3" BEL
        "hijacker1/cornorWindow/Window_202_4" BEL
        "hijacker1/cornorWindow/Window_258_4" BEL
        "hijacker1/cornorWindow/Window_42_4" BEL
        "hijacker1/cornorWindow/Window_104_1" BEL
        "hijacker1/cornorWindow/Window_330_4" BEL
        "hijacker1/cornorWindow/Window_584_1" BEL
        "hijacker1/cornorWindow/Window_107_2" BEL
        "hijacker1/cornorWindow/Window_586_2" BEL
        "hijacker1/cornorWindow/Window_782_2" BEL
        "hijacker1/cornorWindow/Window_646_4" BEL
        "hijacker1/cornorWindow/Window_139_4" BEL
        "hijacker1/cornorWindow/Window_422_4" BEL
        "hijacker1/cornorWindow/Window_361_3" BEL
        "hijacker1/cornorWindow/Window_648_4" BEL
        "hijacker1/cornorWindow/Window_260_3" BEL
        "hijacker1/cornorWindow/Window_332_4" BEL
        "hijacker1/cornorWindow/Window_548_3" BEL
        "hijacker1/cornorWindow/Window_68_3" BEL
        "hijacker1/cornorWindow/Window_457_4" BEL
        "hijacker1/cornorWindow/Window_777_4" BEL
        "hijacker1/cornorWindow/Window_12_4" BEL
        "hijacker1/cornorWindow/Window_492_4" BEL
        "hijacker1/cornorWindow/Window_196_3" BEL
        "hijacker1/cornorWindow/Window_193_3" BEL
        "hijacker1/cornorWindow/Window_4_3" BEL
        "hijacker1/cornorWindow/Window_484_3" BEL
        "hijacker1/cornorWindow/Window_617_4" BEL
        "hijacker1/cornorWindow/Window_137_4" BEL
        "hijacker1/cornorWindow/Window_1_3" BEL
        "hijacker1/cornorWindow/Window_521_4" BEL
        "hijacker1/cornorWindow/Window_778_4" BEL
        "hijacker1/cornorWindow/Window_681_3" BEL
        "hijacker1/cornorWindow/Window_582_1" BEL
        "hijacker1/cornorWindow/Window_203_3" BEL
        "hijacker1/cornorWindow/Window_9_4" BEL
        "hijacker1/cornorWindow/Window_170_4" BEL
        "hijacker1/cornorWindow/Window_34_5" BEL
        "hijacker1/cornorWindow/Window_514_5" BEL
        "hijacker1/cornorWindow/Window_642_4" BEL
        "hijacker1/cornorWindow/Window_166_5" BEL
        "hijacker1/cornorWindow/Window_654_3" BEL
        "hijacker1/cornorWindow/Window_323_4" BEL
        "hijacker1/cornorWindow/Window_334_4" BEL
        "hijacker1/cornorWindow/Window_227_4" BEL
        "hijacker1/cornorWindow/Window_750_3" BEL
        "hijacker1/cornorWindow/Window_771_3" BEL
        "hijacker1/cornorWindow/Window_772_3" BEL
        "hijacker1/cornorWindow/Window_652_4" BEL
        "hijacker1/cornorWindow/Window_420_3" BEL
        "hijacker1/cornorWindow/Window_228_3" BEL
        "hijacker1/cornorWindow/Window_449_3" BEL
        "hijacker1/cornorWindow/Window_480_3" BEL
        "hijacker1/cornorWindow/Window_0_3" BEL
        "hijacker1/cornorWindow/Window_320_3" BEL
        "hijacker1/cornorWindow/Window_224_3" BEL
        "hijacker1/cornorWindow/Window_736_3" BEL
        "hijacker1/cornorWindow/Window_129_4" BEL
        "hijacker1/cornorWindow/Window_678_3" BEL
        "hijacker1/cornorWindow/Window_33_3" BEL
        "hijacker1/cornorWindow/Window_138_3" BEL
        "hijacker1/cornorWindow/Window_618_3" BEL
        "hijacker1/cornorWindow/Window_329_4" BEL
        "hijacker1/cornorWindow/Window_233_3" BEL
        "hijacker1/cornorWindow/Window_164_4" BEL
        "hijacker1/cornorWindow/Window_516_4" BEL
        "hijacker1/cornorWindow/Window_36_4" BEL
        "hijacker1/cornorWindow/Window_324_4" BEL
        "hijacker1/cornorWindow/Window_641_3" BEL
        "hijacker1/cornorWindow/Window_161_4" BEL
        "hijacker1/cornorWindow/Window_225_4" BEL
        "hijacker1/cornorWindow/Window_482_2" BEL
        "hijacker1/cornorWindow/Window_2_2" BEL
        "hijacker1/cornorWindow/Window_194_2" BEL
        "hijacker1/cornorWindow/Window_650_5" BEL
        "hijacker1/cornorWindow/Window_10_4" BEL
        "hijacker1/cornorWindow/Window_462_2" BEL
        "hijacker1/cornorWindow/Window_768_2" BEL
        "hijacker1/cornorWindow/Window_451_2" BEL
        "hijacker1/cornorWindow/Window_352_2" BEL
        "hijacker1/cornorWindow/Window_256_2" BEL
        "hijacker1/cornorWindow/Window_67_2" BEL
        "hijacker1/cornorWindow/Window_547_2" BEL
        "hijacker1/cornorWindow/Window_172_4" BEL
        "hijacker1/cornorWindow/Window_238_3" BEL
        "hijacker1/cornorWindow/Window_32_3" BEL
        "hijacker1/cornorWindow/Window_512_3" BEL
        "hijacker1/cornorWindow/Window_416_3" BEL
        "hijacker1/cornorWindow/Window_489_3" BEL
        "hijacker1/cornorWindow/Window_644_3" BEL
        "hijacker1/cornorWindow/Window_169_4" BEL
        "hijacker1/cornorWindow/Window_162_4" BEL
        "hijacker1/cornorWindow/Window_322_4" BEL
        "hijacker1/cornorWindow/Window_226_4" BEL
        "hijacker1/cornorWindow/Window_490_4" BEL
        "hijacker1/cornorWindow/Window_174_3" BEL
        "hijacker1/cornorWindow/Window_448_2" BEL
        "hijacker1/cornorWindow/Window_366_2" BEL
        "hijacker1/cornorWindow/Window_270_2" BEL
        "hijacker1/cornorWindow/Window_64_2" BEL
        "hijacker1/cornorWindow/Window_544_2" BEL
        "hijacker1/cornorWindow/Window_355_2" BEL
        "hijacker1/cornorWindow/Window_259_2" BEL
        "hijacker1/cornorWindow/Window_135_4" BEL
        "hijacker1/cornorWindow/Window_704_2" BEL
        "hijacker1/cornorWindow/Window_649_3" BEL
        "hijacker1/cornorWindow/Window_198_1" BEL
        "hijacker1/cornorWindow/Window_321_4" BEL
        "hijacker1/cornorWindow/Window_481_3" BEL
        "hijacker1/cornorWindow/Window_143_2" BEL
        "hijacker1/cornorWindow/Window_608_2" BEL
        "hijacker1/cornorWindow/Window_128_2" BEL
        "hijacker1/cornorWindow/Window_622_2" BEL
        "hijacker1/cornorWindow/Window_611_2" BEL
        "hijacker1/cornorWindow/Window_131_2" BEL
        "hijacker1/cornorWindow/Window_160_2" BEL
        "hijacker1/cornorWindow/Window_163_2" BEL
        "hijacker1/cornorWindow/Window_640_1" BEL
        "hijacker1/cornorWindow/Window_672_1" BEL
        "hijacker1/SPI_S1/WSReg_5_P_5" BEL "hijacker1/SPI_S1/WSReg_5_C_5" BEL
        "hijacker1/SPI_S1/WSReg_4_P_4" BEL "hijacker1/SPI_S1/WSReg_4_C_4" BEL
        "hijacker1/SPI_S1/WSReg_3_P_3" BEL "hijacker1/SPI_S1/WSReg_3_C_3" BEL
        "hijacker1/SPI_S1/WSReg_2_P_2" BEL "hijacker1/SPI_S1/WSReg_2_C_2" BEL
        "hijacker1/SPI_S1/WSReg_1_P_1" BEL "hijacker1/SPI_S1/WSReg_1_C_1" BEL
        "hijacker1/SPI_S1/WSReg_0_P_0" BEL "hijacker1/SPI_S1/WSReg_0_C_0" BEL
        "hijacker1/SPI_S1/WSReg_6_P_6" BEL "hijacker1/SPI_S1/WSReg_6_C_6" BEL
        "hijacker1/cornorWindow/Window_5" BEL
        "hijacker1/cornorWindow/Window_13" BEL
        "hijacker1/cornorWindow/Window_37" BEL
        "hijacker1/cornorWindow/Window_45" BEL
        "hijacker1/cornorWindow/Window_69" BEL
        "hijacker1/cornorWindow/Window_77" BEL
        "hijacker1/cornorWindow/Window_96" BEL
        "hijacker1/cornorWindow/Window_99" BEL
        "hijacker1/cornorWindow/Window_101" BEL
        "hijacker1/cornorWindow/Window_109" BEL
        "hijacker1/cornorWindow/Window_111" BEL
        "hijacker1/cornorWindow/Window_133" BEL
        "hijacker1/cornorWindow/Window_141" BEL
        "hijacker1/cornorWindow/Window_165" BEL
        "hijacker1/cornorWindow/Window_173" BEL
        "hijacker1/cornorWindow/Window_192" BEL
        "hijacker1/cornorWindow/Window_195" BEL
        "hijacker1/cornorWindow/Window_197" BEL
        "hijacker1/cornorWindow/Window_205" BEL
        "hijacker1/cornorWindow/Window_206" BEL
        "hijacker1/cornorWindow/Window_229" BEL
        "hijacker1/cornorWindow/Window_237" BEL
        "hijacker1/cornorWindow/Window_261" BEL
        "hijacker1/cornorWindow/Window_269" BEL
        "hijacker1/cornorWindow/Window_288" BEL
        "hijacker1/cornorWindow/Window_291" BEL
        "hijacker1/cornorWindow/Window_293" BEL
        "hijacker1/cornorWindow/Window_301" BEL
        "hijacker1/cornorWindow/Window_302" BEL
        "hijacker1/cornorWindow/Window_325" BEL
        "hijacker1/cornorWindow/Window_333" BEL
        "hijacker1/cornorWindow/Window_357" BEL
        "hijacker1/cornorWindow/Window_365" BEL
        "hijacker1/cornorWindow/Window_384" BEL
        "hijacker1/cornorWindow/Window_387" BEL
        "hijacker1/cornorWindow/Window_389" BEL
        "hijacker1/cornorWindow/Window_397" BEL
        "hijacker1/cornorWindow/Window_398" BEL
        "hijacker1/cornorWindow/Window_421" BEL
        "hijacker1/cornorWindow/Window_429" BEL
        "hijacker1/cornorWindow/Window_453" BEL
        "hijacker1/cornorWindow/Window_461" BEL
        "hijacker1/cornorWindow/Window_485" BEL
        "hijacker1/cornorWindow/Window_493" BEL
        "hijacker1/cornorWindow/Window_517" BEL
        "hijacker1/cornorWindow/Window_525" BEL
        "hijacker1/cornorWindow/Window_549" BEL
        "hijacker1/cornorWindow/Window_557" BEL
        "hijacker1/cornorWindow/Window_576" BEL
        "hijacker1/cornorWindow/Window_579" BEL
        "hijacker1/cornorWindow/Window_581" BEL
        "hijacker1/cornorWindow/Window_589" BEL
        "hijacker1/cornorWindow/Window_590" BEL
        "hijacker1/cornorWindow/Window_613" BEL
        "hijacker1/cornorWindow/Window_621" BEL
        "hijacker1/cornorWindow/Window_645" BEL
        "hijacker1/cornorWindow/Window_653" BEL
        "hijacker1/cornorWindow/Window_677" BEL
        "hijacker1/cornorWindow/Window_685" BEL
        "hijacker1/cornorWindow/Window_709" BEL
        "hijacker1/cornorWindow/Window_717" BEL
        "hijacker1/cornorWindow/Window_741" BEL
        "hijacker1/cornorWindow/Window_749" BEL
        "hijacker1/cornorWindow/Window_773" BEL
        "hijacker1/cornorWindow/Window_781" BEL
        "hijacker1/cornorWindow/addra_bramR_1" BEL
        "hijacker1/cornorWindow/addra_bramR_2" BEL
        "hijacker1/cornorWindow/addra_bramR_3" BEL
        "hijacker1/cornorWindow/addra_bramR_4" BEL
        "hijacker1/cornorWindow/addra_bramR_5" BEL
        "hijacker1/cornorWindow/addra_bramR_6" BEL
        "hijacker1/cornorWindow/addra_bramR_7" BEL
        "hijacker1/cornorWindow/addra_bramR_8" BEL
        "hijacker1/cornorWindow/addra_bramR_9" BEL "hijacker1/win1/Window_0"
        BEL "hijacker1/win1/Window_1" BEL "hijacker1/win1/Window_2" BEL
        "hijacker1/win1/Window_3" BEL "hijacker1/win1/Window_4" BEL
        "hijacker1/win1/Window_5" BEL "hijacker1/win1/Window_6" BEL
        "hijacker1/win1/Window_7" BEL "hijacker1/win1/Window_32" BEL
        "hijacker1/win1/Window_33" BEL "hijacker1/win1/Window_34" BEL
        "hijacker1/win1/Window_35" BEL "hijacker1/win1/Window_36" BEL
        "hijacker1/win1/Window_37" BEL "hijacker1/win1/Window_38" BEL
        "hijacker1/win1/Window_39" BEL "hijacker1/win1/Window_64" BEL
        "hijacker1/win1/Window_65" BEL "hijacker1/win1/Window_66" BEL
        "hijacker1/win1/Window_67" BEL "hijacker1/win1/Window_68" BEL
        "hijacker1/win1/Window_69" BEL "hijacker1/win1/Window_70" BEL
        "hijacker1/win1/Window_71" BEL "hijacker1/win1/Window_96" BEL
        "hijacker1/win1/Window_97" BEL "hijacker1/win1/Window_98" BEL
        "hijacker1/win1/Window_99" BEL "hijacker1/win1/Window_100" BEL
        "hijacker1/win1/Window_101" BEL "hijacker1/win1/Window_102" BEL
        "hijacker1/win1/Window_103" BEL "hijacker1/win1/Window_192" BEL
        "hijacker1/win1/Window_193" BEL "hijacker1/win1/Window_194" BEL
        "hijacker1/win1/Window_195" BEL "hijacker1/win1/Window_196" BEL
        "hijacker1/win1/Window_197" BEL "hijacker1/win1/Window_198" BEL
        "hijacker1/win1/Window_199" BEL "hijacker1/win1/Window_224" BEL
        "hijacker1/win1/Window_225" BEL "hijacker1/win1/Window_226" BEL
        "hijacker1/win1/Window_227" BEL "hijacker1/win1/Window_228" BEL
        "hijacker1/win1/Window_229" BEL "hijacker1/win1/Window_230" BEL
        "hijacker1/win1/Window_231" BEL "hijacker1/win1/Window_256" BEL
        "hijacker1/win1/Window_257" BEL "hijacker1/win1/Window_258" BEL
        "hijacker1/win1/Window_259" BEL "hijacker1/win1/Window_260" BEL
        "hijacker1/win1/Window_261" BEL "hijacker1/win1/Window_262" BEL
        "hijacker1/win1/Window_263" BEL "hijacker1/win1/addra_bramR_0" BEL
        "hijacker1/win1/addra_bramR_1" BEL "hijacker1/win1/addra_bramR_2" BEL
        "hijacker1/win1/addra_bramR_3" BEL "hijacker1/win1/addra_bramR_4" BEL
        "hijacker1/win1/addra_bramR_5" BEL "hijacker1/win1/addra_bramR_6" BEL
        "hijacker1/win1/addra_bramR_7" BEL "hijacker1/win1/addra_bramR_8" BEL
        "hijacker1/win1/addra_bramR_9" BEL "hijacker1/SPI_S1/presck" BEL
        "hijacker1/SPI_S1/spiDataCount_0" BEL
        "hijacker1/SPI_S1/spiDataCount_1" BEL
        "hijacker1/SPI_S1/spiDataCount_2" BEL
        "hijacker1/SPI_S1/spiDataCount_3" BEL
        "hijacker1/SPI_S1/spiDataCount_4" BEL
        "hijacker1/SPI_S1/spiDataCount_5" BEL
        "hijacker1/SPI_S1/spiDataCount_6" BEL
        "hijacker1/SPI_S1/spiDataCount_7" BEL "hijacker1/SPI_S1/RSReg_0" BEL
        "hijacker1/SPI_S1/RSReg_1" BEL "hijacker1/SPI_S1/RSReg_2" BEL
        "hijacker1/SPI_S1/RSReg_3" BEL "hijacker1/SPI_S1/RSReg_4" BEL
        "hijacker1/SPI_S1/RSReg_5" BEL "hijacker1/SPI_S1/RSReg_6" BEL
        "hijacker1/SPI_S1/prepresck" BEL "hijacker1/dat_PixK_7" BEL
        "hijacker1/dat_PixK_6" BEL "hijacker1/dat_PixK_5" BEL
        "hijacker1/dat_PixK_4" BEL "hijacker1/dat_PixK_3" BEL
        "hijacker1/dat_PixK_2" BEL "hijacker1/dat_PixK_1" BEL
        "hijacker1/dat_PixK_0" BEL "hijacker1/dataG_15" BEL
        "hijacker1/dataG_14" BEL "hijacker1/dataG_13" BEL "hijacker1/dataG_12"
        BEL "hijacker1/dataG_11" BEL "hijacker1/dataG_10" BEL
        "hijacker1/dataG_9" BEL "hijacker1/dataG_8" BEL "hijacker1/dataG_7"
        BEL "hijacker1/dataG_6" BEL "hijacker1/dataG_5" BEL
        "hijacker1/dataG_4" BEL "hijacker1/dataG_3" BEL "hijacker1/dataG_2"
        BEL "hijacker1/dataG_1" BEL "hijacker1/dataG_0" BEL
        "hijacker1/feedData_7" BEL "hijacker1/feedData_6" BEL
        "hijacker1/feedData_5" BEL "hijacker1/feedData_4" BEL
        "hijacker1/feedData_3" BEL "hijacker1/feedData_2" BEL
        "hijacker1/feedData_1" BEL "hijacker1/feedData_0" BEL "hijacker1/enD"
        BEL "hijacker1/SaData_0_63" BEL "hijacker1/SaData_0_62" BEL
        "hijacker1/SaData_0_61" BEL "hijacker1/SaData_0_60" BEL
        "hijacker1/SaData_0_59" BEL "hijacker1/SaData_0_58" BEL
        "hijacker1/SaData_0_57" BEL "hijacker1/SaData_0_56" BEL
        "hijacker1/SaData_0_55" BEL "hijacker1/SaData_0_54" BEL
        "hijacker1/SaData_0_53" BEL "hijacker1/SaData_0_52" BEL
        "hijacker1/SaData_0_51" BEL "hijacker1/SaData_0_50" BEL
        "hijacker1/SaData_0_49" BEL "hijacker1/SaData_0_48" BEL
        "hijacker1/SaData_0_47" BEL "hijacker1/SaData_0_46" BEL
        "hijacker1/SaData_0_45" BEL "hijacker1/SaData_0_44" BEL
        "hijacker1/SaData_0_43" BEL "hijacker1/SaData_0_42" BEL
        "hijacker1/SaData_0_41" BEL "hijacker1/SaData_0_40" BEL
        "hijacker1/SaData_0_39" BEL "hijacker1/SaData_0_38" BEL
        "hijacker1/SaData_0_37" BEL "hijacker1/SaData_0_36" BEL
        "hijacker1/SaData_0_35" BEL "hijacker1/SaData_0_34" BEL
        "hijacker1/SaData_0_33" BEL "hijacker1/SaData_0_32" BEL
        "hijacker1/SaData_0_31" BEL "hijacker1/SaData_0_30" BEL
        "hijacker1/SaData_0_29" BEL "hijacker1/SaData_0_28" BEL
        "hijacker1/SaData_0_27" BEL "hijacker1/SaData_0_26" BEL
        "hijacker1/SaData_0_25" BEL "hijacker1/SaData_0_24" BEL
        "hijacker1/SaData_0_23" BEL "hijacker1/SaData_0_22" BEL
        "hijacker1/SaData_0_21" BEL "hijacker1/SaData_0_20" BEL
        "hijacker1/SaData_0_19" BEL "hijacker1/SaData_0_18" BEL
        "hijacker1/SaData_0_17" BEL "hijacker1/SaData_0_16" BEL
        "hijacker1/SaData_0_15" BEL "hijacker1/SaData_0_14" BEL
        "hijacker1/SaData_0_13" BEL "hijacker1/SaData_0_12" BEL
        "hijacker1/SaData_0_11" BEL "hijacker1/SaData_0_10" BEL
        "hijacker1/SaData_0_9" BEL "hijacker1/SaData_0_8" BEL
        "hijacker1/SaData_0_7" BEL "hijacker1/SaData_0_6" BEL
        "hijacker1/SaData_0_5" BEL "hijacker1/SaData_0_4" BEL
        "hijacker1/SaData_0_3" BEL "hijacker1/SaData_0_2" BEL
        "hijacker1/SaData_0_1" BEL "hijacker1/SaData_0_0" BEL
        "hijacker1/Pix_C_5" BEL "hijacker1/Pix_C_4" BEL "hijacker1/Pix_C_3"
        BEL "hijacker1/Pix_C_2" BEL "hijacker1/Pix_C_1" BEL
        "hijacker1/Pix_C_0" BEL "hijacker1/spi_ScreenRst" BEL
        "hijacker1/SPI_C_2" BEL "hijacker1/SPI_C_1" BEL "hijacker1/SPI_C_0"
        BEL "hijacker1/KGate" BEL "hijacker1/misoGate" BEL
        "hijacker1/cornorWindow/Mshreg_Window_303" BEL
        "hijacker1/cornorWindow/Window_303" BEL
        "hijacker1/cornorWindow/Mshreg_Window_295" BEL
        "hijacker1/cornorWindow/Window_295" BEL
        "hijacker1/cornorWindow/Mshreg_Window_304" BEL
        "hijacker1/cornorWindow/Window_304" BEL
        "hijacker1/cornorWindow/Mshreg_Window_305" BEL
        "hijacker1/cornorWindow/Window_305" BEL
        "hijacker1/cornorWindow/Mshreg_Window_306" BEL
        "hijacker1/cornorWindow/Window_306" BEL
        "hijacker1/cornorWindow/Mshreg_Window_310" BEL
        "hijacker1/cornorWindow/Window_310" BEL
        "hijacker1/cornorWindow/Mshreg_Window_307" BEL
        "hijacker1/cornorWindow/Window_307" BEL
        "hijacker1/cornorWindow/Mshreg_Window_308" BEL
        "hijacker1/cornorWindow/Window_308" BEL
        "hijacker1/cornorWindow/Mshreg_Window_312" BEL
        "hijacker1/cornorWindow/Window_312" BEL
        "hijacker1/cornorWindow/Mshreg_Window_311" BEL
        "hijacker1/cornorWindow/Window_311" BEL
        "hijacker1/cornorWindow/Mshreg_Window_309" BEL
        "hijacker1/cornorWindow/Window_309" BEL
        "hijacker1/cornorWindow/Mshreg_Window_316" BEL
        "hijacker1/cornorWindow/Window_316" BEL
        "hijacker1/cornorWindow/Mshreg_Window_313" BEL
        "hijacker1/cornorWindow/Window_313" BEL
        "hijacker1/cornorWindow/Mshreg_Window_315" BEL
        "hijacker1/cornorWindow/Window_315" BEL
        "hijacker1/cornorWindow/Mshreg_Window_319" BEL
        "hijacker1/cornorWindow/Window_319" BEL
        "hijacker1/cornorWindow/Mshreg_Window_314" BEL
        "hijacker1/cornorWindow/Window_314" BEL
        "hijacker1/cornorWindow/Mshreg_Window_318" BEL
        "hijacker1/cornorWindow/Window_318" BEL
        "hijacker1/cornorWindow/Mshreg_Window_317" BEL
        "hijacker1/cornorWindow/Window_317" BEL
        "hijacker1/cornorWindow/Mshreg_Window_463" BEL
        "hijacker1/cornorWindow/Window_463" BEL
        "hijacker1/cornorWindow/Mshreg_Window_465" BEL
        "hijacker1/cornorWindow/Window_465" BEL
        "hijacker1/cornorWindow/Mshreg_Window_464" BEL
        "hijacker1/cornorWindow/Window_464" BEL
        "hijacker1/cornorWindow/Mshreg_Window_455" BEL
        "hijacker1/cornorWindow/Window_455" BEL
        "hijacker1/cornorWindow/Mshreg_Window_469" BEL
        "hijacker1/cornorWindow/Window_469" BEL
        "hijacker1/cornorWindow/Mshreg_Window_466" BEL
        "hijacker1/cornorWindow/Window_466" BEL
        "hijacker1/cornorWindow/Mshreg_Window_468" BEL
        "hijacker1/cornorWindow/Window_468" BEL
        "hijacker1/cornorWindow/Mshreg_Window_472" BEL
        "hijacker1/cornorWindow/Window_472" BEL
        "hijacker1/cornorWindow/Mshreg_Window_467" BEL
        "hijacker1/cornorWindow/Window_467" BEL
        "hijacker1/cornorWindow/Mshreg_Window_471" BEL
        "hijacker1/cornorWindow/Window_471" BEL
        "hijacker1/cornorWindow/Mshreg_Window_475" BEL
        "hijacker1/cornorWindow/Window_475" BEL
        "hijacker1/cornorWindow/Mshreg_Window_470" BEL
        "hijacker1/cornorWindow/Window_470" BEL
        "hijacker1/cornorWindow/Mshreg_Window_474" BEL
        "hijacker1/cornorWindow/Window_474" BEL
        "hijacker1/cornorWindow/Mshreg_Window_477" BEL
        "hijacker1/cornorWindow/Window_477" BEL
        "hijacker1/cornorWindow/Mshreg_Window_473" BEL
        "hijacker1/cornorWindow/Window_473" BEL
        "hijacker1/cornorWindow/Mshreg_Window_476" BEL
        "hijacker1/cornorWindow/Window_476" BEL
        "hijacker1/cornorWindow/Mshreg_Window_478" BEL
        "hijacker1/cornorWindow/Window_478" BEL
        "hijacker1/cornorWindow/Mshreg_Window_479" BEL
        "hijacker1/cornorWindow/Window_479" BEL
        "hijacker1/cornorWindow/Mshreg_Window_615" BEL
        "hijacker1/cornorWindow/Window_615" BEL
        "hijacker1/cornorWindow/Mshreg_Window_623" BEL
        "hijacker1/cornorWindow/Window_623" BEL
        "hijacker1/cornorWindow/Mshreg_Window_624" BEL
        "hijacker1/cornorWindow/Window_624" BEL
        "hijacker1/cornorWindow/Mshreg_Window_625" BEL
        "hijacker1/cornorWindow/Window_625" BEL
        "hijacker1/cornorWindow/Mshreg_Window_627" BEL
        "hijacker1/cornorWindow/Window_627" BEL
        "hijacker1/cornorWindow/Mshreg_Window_628" BEL
        "hijacker1/cornorWindow/Window_628" BEL
        "hijacker1/cornorWindow/Mshreg_Window_630" BEL
        "hijacker1/cornorWindow/Window_630" BEL
        "hijacker1/cornorWindow/Mshreg_Window_626" BEL
        "hijacker1/cornorWindow/Window_626" BEL
        "hijacker1/cornorWindow/Mshreg_Window_629" BEL
        "hijacker1/cornorWindow/Window_629" BEL
        "hijacker1/cornorWindow/Mshreg_Window_631" BEL
        "hijacker1/cornorWindow/Window_631" BEL
        "hijacker1/cornorWindow/Mshreg_Window_632" BEL
        "hijacker1/cornorWindow/Window_632" BEL
        "hijacker1/cornorWindow/Mshreg_Window_633" BEL
        "hijacker1/cornorWindow/Window_633" BEL
        "hijacker1/cornorWindow/Mshreg_Window_637" BEL
        "hijacker1/cornorWindow/Window_637" BEL
        "hijacker1/cornorWindow/Mshreg_Window_634" BEL
        "hijacker1/cornorWindow/Window_634" BEL
        "hijacker1/cornorWindow/Mshreg_Window_635" BEL
        "hijacker1/cornorWindow/Window_635" BEL
        "hijacker1/cornorWindow/Mshreg_Window_639" BEL
        "hijacker1/cornorWindow/Window_639" BEL
        "hijacker1/cornorWindow/Mshreg_Window_638" BEL
        "hijacker1/cornorWindow/Window_638" BEL
        "hijacker1/cornorWindow/Mshreg_Window_636" BEL
        "hijacker1/cornorWindow/Window_636" BEL
        "hijacker1/win1/Mshreg_Window_163" BEL "hijacker1/win1/Window_163" BEL
        "hijacker1/win1/Mshreg_Window_160" BEL "hijacker1/win1/Window_160" BEL
        "hijacker1/win1/Mshreg_Window_162" BEL "hijacker1/win1/Window_162" BEL
        "hijacker1/win1/Mshreg_Window_166" BEL "hijacker1/win1/Window_166" BEL
        "hijacker1/win1/Mshreg_Window_161" BEL "hijacker1/win1/Window_161" BEL
        "hijacker1/win1/Mshreg_Window_165" BEL "hijacker1/win1/Window_165" BEL
        "hijacker1/win1/Mshreg_Window_169" BEL "hijacker1/win1/Window_169" BEL
        "hijacker1/win1/Mshreg_Window_164" BEL "hijacker1/win1/Window_164" BEL
        "hijacker1/win1/Mshreg_Window_168" BEL "hijacker1/win1/Window_168" BEL
        "hijacker1/win1/Mshreg_Window_167" BEL "hijacker1/win1/Window_167" BEL
        "hijacker1/win1/Mshreg_Window_170" BEL "hijacker1/win1/Window_170" BEL
        "hijacker1/win1/Mshreg_Window_174" BEL "hijacker1/win1/Window_174" BEL
        "hijacker1/win1/Mshreg_Window_171" BEL "hijacker1/win1/Window_171" BEL
        "hijacker1/win1/Mshreg_Window_173" BEL "hijacker1/win1/Window_173" BEL
        "hijacker1/win1/Mshreg_Window_177" BEL "hijacker1/win1/Window_177" BEL
        "hijacker1/win1/Mshreg_Window_172" BEL "hijacker1/win1/Window_172" BEL
        "hijacker1/win1/Mshreg_Window_176" BEL "hijacker1/win1/Window_176" BEL
        "hijacker1/win1/Mshreg_Window_180" BEL "hijacker1/win1/Window_180" BEL
        "hijacker1/win1/Mshreg_Window_175" BEL "hijacker1/win1/Window_175" BEL
        "hijacker1/win1/Mshreg_Window_179" BEL "hijacker1/win1/Window_179" BEL
        "hijacker1/win1/Mshreg_Window_178" BEL "hijacker1/win1/Window_178" BEL
        "hijacker1/win1/Mshreg_Window_181" BEL "hijacker1/win1/Window_181" BEL
        "hijacker1/win1/Mshreg_Window_185" BEL "hijacker1/win1/Window_185" BEL
        "hijacker1/win1/Mshreg_Window_182" BEL "hijacker1/win1/Window_182" BEL
        "hijacker1/win1/Mshreg_Window_184" BEL "hijacker1/win1/Window_184" BEL
        "hijacker1/win1/Mshreg_Window_188" BEL "hijacker1/win1/Window_188" BEL
        "hijacker1/win1/Mshreg_Window_183" BEL "hijacker1/win1/Window_183" BEL
        "hijacker1/win1/Mshreg_Window_187" BEL "hijacker1/win1/Window_187" BEL
        "hijacker1/win1/Mshreg_Window_191" BEL "hijacker1/win1/Window_191" BEL
        "hijacker1/win1/Mshreg_Window_186" BEL "hijacker1/win1/Window_186" BEL
        "hijacker1/win1/Mshreg_Window_190" BEL "hijacker1/win1/Window_190" BEL
        "hijacker1/win1/Mshreg_Window_189" BEL "hijacker1/win1/Window_189" BEL
        "CAMB_PCLK_I";
PIN Inst_camctlA/Inst_ODDR2_MCLK_FORWARD_pins<1> = BEL
        "Inst_camctlA/Inst_ODDR2_MCLK_FORWARD" PINNAME CK0;
PIN Inst_camctlB/Inst_ODDR2_MCLK_FORWARD_pins<1> = BEL
        "Inst_camctlB/Inst_ODDR2_MCLK_FORWARD" PINNAME CK0;
TIMEGRP Inst_SysCon_Inst_dcm_fixed_clkfx = BEL "Inst_camctlB/initA_4" BEL
        "Inst_camctlB/initA_3" BEL "Inst_camctlB/initA_2" BEL
        "Inst_camctlB/initA_1" BEL "Inst_camctlB/initA_0" BEL
        "Inst_camctlB/rstCnt_21" BEL "Inst_camctlB/rstCnt_20" BEL
        "Inst_camctlB/rstCnt_19" BEL "Inst_camctlB/rstCnt_18" BEL
        "Inst_camctlB/rstCnt_17" BEL "Inst_camctlB/rstCnt_16" BEL
        "Inst_camctlB/rstCnt_15" BEL "Inst_camctlB/rstCnt_14" BEL
        "Inst_camctlB/rstCnt_13" BEL "Inst_camctlB/rstCnt_12" BEL
        "Inst_camctlB/rstCnt_11" BEL "Inst_camctlB/rstCnt_10" BEL
        "Inst_camctlB/rstCnt_9" BEL "Inst_camctlB/rstCnt_8" BEL
        "Inst_camctlB/rstCnt_7" BEL "Inst_camctlB/rstCnt_6" BEL
        "Inst_camctlB/rstCnt_5" BEL "Inst_camctlB/rstCnt_4" BEL
        "Inst_camctlB/rstCnt_3" BEL "Inst_camctlB/rstCnt_2" BEL
        "Inst_camctlB/rstCnt_1" BEL "Inst_camctlB/rstCnt_0" BEL
        "Inst_camctlB/waitCnt_14" BEL "Inst_camctlB/waitCnt_13" BEL
        "Inst_camctlB/waitCnt_12" BEL "Inst_camctlB/waitCnt_11" BEL
        "Inst_camctlB/waitCnt_10" BEL "Inst_camctlB/waitCnt_9" BEL
        "Inst_camctlB/waitCnt_8" BEL "Inst_camctlB/waitCnt_7" BEL
        "Inst_camctlB/waitCnt_6" BEL "Inst_camctlB/waitCnt_5" BEL
        "Inst_camctlB/waitCnt_4" BEL "Inst_camctlB/waitCnt_3" BEL
        "Inst_camctlB/waitCnt_2" BEL "Inst_camctlB/waitCnt_1" BEL
        "Inst_camctlB/waitCnt_0" BEL "Inst_camctlB/state_FSM_FFd1" BEL
        "Inst_camctlB/state_FSM_FFd2" BEL "Inst_camctlB/state_FSM_FFd3" BEL
        "Inst_camctlB/Mram_CamInitRAM32" BEL "Inst_camctlB/Mram_CamInitRAM31"
        BEL "Inst_camctlB/Mram_CamInitRAM33" BEL
        "Inst_camctlB/Mram_CamInitRAM29" BEL "Inst_camctlB/Mram_CamInitRAM28"
        BEL "Inst_camctlB/Mram_CamInitRAM30" BEL
        "Inst_camctlB/Mram_CamInitRAM26" BEL "Inst_camctlB/Mram_CamInitRAM25"
        BEL "Inst_camctlB/Mram_CamInitRAM27" BEL
        "Inst_camctlB/Mram_CamInitRAM24" BEL "Inst_camctlB/Mram_CamInitRAM23"
        BEL "Inst_camctlB/Mram_CamInitRAM22" BEL
        "Inst_camctlB/Mram_CamInitRAM21" BEL "Inst_camctlB/Mram_CamInitRAM19"
        BEL "Inst_camctlB/Mram_CamInitRAM18" BEL
        "Inst_camctlB/Mram_CamInitRAM20" BEL "Inst_camctlB/Mram_CamInitRAM16"
        BEL "Inst_camctlB/Mram_CamInitRAM15" BEL
        "Inst_camctlB/Mram_CamInitRAM17" BEL "Inst_camctlB/Mram_CamInitRAM13"
        BEL "Inst_camctlB/Mram_CamInitRAM12" BEL
        "Inst_camctlB/Mram_CamInitRAM14" BEL "Inst_camctlB/Mram_CamInitRAM11"
        BEL "Inst_camctlB/Mram_CamInitRAM10" BEL
        "Inst_camctlB/Mram_CamInitRAM9" BEL "Inst_camctlB/Mram_CamInitRAM8"
        BEL "Inst_camctlB/Mram_CamInitRAM6" BEL
        "Inst_camctlB/Mram_CamInitRAM5" BEL "Inst_camctlB/Mram_CamInitRAM7"
        BEL "Inst_camctlB/Mram_CamInitRAM3" BEL
        "Inst_camctlB/Mram_CamInitRAM2" BEL "Inst_camctlB/Mram_CamInitRAM4"
        BEL "Inst_camctlB/Mram_CamInitRAM1" BEL "Inst_camctlB/regData1_7" BEL
        "Inst_camctlB/regData1_6" BEL "Inst_camctlB/regData1_5" BEL
        "Inst_camctlB/regData1_4" BEL "Inst_camctlB/regData1_3" BEL
        "Inst_camctlB/regData1_2" BEL "Inst_camctlB/regData1_1" BEL
        "Inst_camctlB/regData1_0" BEL "Inst_camctlA/initA_4" BEL
        "Inst_camctlA/initA_3" BEL "Inst_camctlA/initA_2" BEL
        "Inst_camctlA/initA_1" BEL "Inst_camctlA/initA_0" BEL
        "Inst_camctlA/waitCnt_14" BEL "Inst_camctlA/waitCnt_13" BEL
        "Inst_camctlA/waitCnt_12" BEL "Inst_camctlA/waitCnt_11" BEL
        "Inst_camctlA/waitCnt_10" BEL "Inst_camctlA/waitCnt_9" BEL
        "Inst_camctlA/waitCnt_8" BEL "Inst_camctlA/waitCnt_7" BEL
        "Inst_camctlA/waitCnt_6" BEL "Inst_camctlA/waitCnt_5" BEL
        "Inst_camctlA/waitCnt_4" BEL "Inst_camctlA/waitCnt_3" BEL
        "Inst_camctlA/waitCnt_2" BEL "Inst_camctlA/waitCnt_1" BEL
        "Inst_camctlA/waitCnt_0" BEL "Inst_camctlA/state_FSM_FFd1" BEL
        "Inst_camctlA/state_FSM_FFd2" BEL "Inst_camctlA/state_FSM_FFd3" BEL
        "Inst_camctlA/Mram_CamInitRAM32" BEL "Inst_camctlA/Mram_CamInitRAM31"
        BEL "Inst_camctlA/Mram_CamInitRAM33" BEL
        "Inst_camctlA/Mram_CamInitRAM29" BEL "Inst_camctlA/Mram_CamInitRAM28"
        BEL "Inst_camctlA/Mram_CamInitRAM30" BEL
        "Inst_camctlA/Mram_CamInitRAM26" BEL "Inst_camctlA/Mram_CamInitRAM25"
        BEL "Inst_camctlA/Mram_CamInitRAM27" BEL
        "Inst_camctlA/Mram_CamInitRAM24" BEL "Inst_camctlA/Mram_CamInitRAM23"
        BEL "Inst_camctlA/Mram_CamInitRAM22" BEL
        "Inst_camctlA/Mram_CamInitRAM21" BEL "Inst_camctlA/Mram_CamInitRAM19"
        BEL "Inst_camctlA/Mram_CamInitRAM18" BEL
        "Inst_camctlA/Mram_CamInitRAM20" BEL "Inst_camctlA/Mram_CamInitRAM16"
        BEL "Inst_camctlA/Mram_CamInitRAM15" BEL
        "Inst_camctlA/Mram_CamInitRAM17" BEL "Inst_camctlA/Mram_CamInitRAM13"
        BEL "Inst_camctlA/Mram_CamInitRAM12" BEL
        "Inst_camctlA/Mram_CamInitRAM14" BEL "Inst_camctlA/Mram_CamInitRAM11"
        BEL "Inst_camctlA/Mram_CamInitRAM10" BEL
        "Inst_camctlA/Mram_CamInitRAM9" BEL "Inst_camctlA/Mram_CamInitRAM8"
        BEL "Inst_camctlA/Mram_CamInitRAM6" BEL
        "Inst_camctlA/Mram_CamInitRAM5" BEL "Inst_camctlA/Mram_CamInitRAM7"
        BEL "Inst_camctlA/Mram_CamInitRAM3" BEL
        "Inst_camctlA/Mram_CamInitRAM2" BEL "Inst_camctlA/Mram_CamInitRAM4"
        BEL "Inst_camctlA/Mram_CamInitRAM1" BEL "Inst_camctlA/regData1_7" BEL
        "Inst_camctlA/regData1_6" BEL "Inst_camctlA/regData1_5" BEL
        "Inst_camctlA/regData1_4" BEL "Inst_camctlA/regData1_3" BEL
        "Inst_camctlA/regData1_2" BEL "Inst_camctlA/regData1_1" BEL
        "Inst_camctlA/regData1_0" BEL "Inst_camctlA/Inst_TWICtl/subState_1"
        BEL "Inst_camctlA/Inst_TWICtl/subState_0" BEL
        "Inst_camctlA/Inst_TWICtl/bitCount_2" BEL
        "Inst_camctlA/Inst_TWICtl/bitCount_1" BEL
        "Inst_camctlA/Inst_TWICtl/bitCount_0" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_5" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_4" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_3" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_2" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_1" BEL
        "Inst_camctlA/Inst_TWICtl/sclCnt_0" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_5" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_4" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_3" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_2" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_1" BEL
        "Inst_camctlA/Inst_TWICtl/busFreeCnt_0" BEL
        "Inst_camctlA/Inst_TWICtl/state_FSM_FFd1" BEL
        "Inst_camctlA/Inst_TWICtl/state_FSM_FFd2" BEL
        "Inst_camctlA/Inst_TWICtl/state_FSM_FFd3" BEL
        "Inst_camctlA/Inst_TWICtl/state_FSM_FFd4" BEL
        "Inst_camctlA/Inst_TWICtl/currAddr_0" BEL
        "Inst_camctlA/Inst_TWICtl/dScl" BEL "Inst_camctlA/Inst_TWICtl/rSda"
        BEL "Inst_camctlA/Inst_TWICtl/rScl" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_7" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_6" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_5" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_4" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_3" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_2" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_1" BEL
        "Inst_camctlA/Inst_TWICtl/dataByte_0" BEL
        "Inst_camctlA/Inst_TWICtl/ddSda" BEL
        "Inst_camctlA/Inst_TWICtl/busState_1" BEL
        "Inst_camctlA/Inst_TWICtl/busState_0" BEL
        "Inst_camctlA/Inst_TWICtl/dSda" BEL
        "Inst_camctlA/Inst_TWICtl/addrNData" BEL
        "Inst_camctlB/Inst_TWICtl/subState_1" BEL
        "Inst_camctlB/Inst_TWICtl/subState_0" BEL
        "Inst_camctlB/Inst_TWICtl/bitCount_2" BEL
        "Inst_camctlB/Inst_TWICtl/bitCount_1" BEL
        "Inst_camctlB/Inst_TWICtl/bitCount_0" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_5" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_4" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_3" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_2" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_1" BEL
        "Inst_camctlB/Inst_TWICtl/sclCnt_0" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_5" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_4" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_3" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_2" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_1" BEL
        "Inst_camctlB/Inst_TWICtl/busFreeCnt_0" BEL
        "Inst_camctlB/Inst_TWICtl/state_FSM_FFd1" BEL
        "Inst_camctlB/Inst_TWICtl/state_FSM_FFd2" BEL
        "Inst_camctlB/Inst_TWICtl/state_FSM_FFd3" BEL
        "Inst_camctlB/Inst_TWICtl/state_FSM_FFd4" BEL
        "Inst_camctlB/Inst_TWICtl/currAddr_0" BEL
        "Inst_camctlB/Inst_TWICtl/dScl" BEL "Inst_camctlB/Inst_TWICtl/rSda"
        BEL "Inst_camctlB/Inst_TWICtl/rScl" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_7" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_6" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_5" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_4" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_3" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_2" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_1" BEL
        "Inst_camctlB/Inst_TWICtl/dataByte_0" BEL
        "Inst_camctlB/Inst_TWICtl/ddSda" BEL
        "Inst_camctlB/Inst_TWICtl/busState_1" BEL
        "Inst_camctlB/Inst_TWICtl/busState_0" BEL
        "Inst_camctlB/Inst_TWICtl/dSda" BEL
        "Inst_camctlB/Inst_TWICtl/addrNData" BEL
        "Inst_SysCon/Inst_dcm_fixed/clkout1_buf" BEL
        "Inst_camctlA/Inst_LocalRst/RstQ_3" BEL
        "Inst_camctlA/Inst_LocalRst/RstQ_2" BEL
        "Inst_camctlA/Inst_LocalRst/RstQ_1" BEL
        "Inst_camctlB/Inst_LocalRst/RstQ_4" BEL "Inst_camctlB/intRst" BEL
        "Inst_camctlB/RST_O" BEL "Inst_camctlB/VDDEN_O" BEL
        "Inst_camctlA/Inst_TWICtl/DONE_O" BEL "Inst_camctlA/Inst_TWICtl/ERR_O"
        BEL "Inst_camctlA/Inst_TWICtl/int_Rst" BEL
        "Inst_camctlB/Inst_TWICtl/DONE_O" BEL "Inst_camctlB/Inst_TWICtl/ERR_O"
        BEL "Inst_camctlB/Inst_TWICtl/int_Rst" PIN
        "Inst_camctlA/Inst_ODDR2_MCLK_FORWARD_pins<1>" PIN
        "Inst_camctlB/Inst_ODDR2_MCLK_FORWARD_pins<1>";
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P0CMDCLK;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P0RDCLK;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<196> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P1CMDCLK;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<222> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P1WRCLK;
TIMEGRP CAMA_PCLK_I = BEL "Inst_camctlA/BUFG_inst" BEL "Inst_camctlA/DV_O" BEL
        "Inst_camctlA/cam_data_sel" BEL "Inst_camctlA/D_O_15" BEL
        "Inst_camctlA/D_O_14" BEL "Inst_camctlA/D_O_13" BEL
        "Inst_camctlA/D_O_12" BEL "Inst_camctlA/D_O_11" BEL
        "Inst_camctlA/D_O_10" BEL "Inst_camctlA/D_O_9" BEL
        "Inst_camctlA/D_O_8" BEL "Inst_camctlA/D_O_7" BEL "Inst_camctlA/D_O_6"
        BEL "Inst_camctlA/D_O_5" BEL "Inst_camctlA/D_O_4" BEL
        "Inst_camctlA/D_O_3" BEL "Inst_camctlA/D_O_2" BEL "Inst_camctlA/D_O_1"
        BEL "Inst_camctlA/D_O_0" BEL "Inst_InputSync_FVA/D_O" BEL
        "Inst_InputSync_FVA/sreg_1" BEL "Inst_InputSync_FVA/sreg_0" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<196>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<222>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<196>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<222>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<196>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<222>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<196>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<222>" BEL
        "Inst_FBCtl/pa_int_rst" BEL "Inst_FBCtl/Inst_LocalRst0/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRst0/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRst0/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRst0/RstQ_4" BEL
        "Inst_FBCtl/Inst_LocalRstA1/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRstA1/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRstA1/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRstA1/RstQ_4" BEL
        "Inst_FBCtl/Inst_LocalRstA2/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRstA2/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRstA2/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRstA2/RstQ_4" BEL "Inst_FBCtl/pc_rd_addr1_13"
        BEL "Inst_FBCtl/pc_rd_addr1_12" BEL "Inst_FBCtl/pc_rd_addr1_11" BEL
        "Inst_FBCtl/pc_rd_addr1_10" BEL "Inst_FBCtl/pc_rd_addr1_9" BEL
        "Inst_FBCtl/pc_rd_addr1_8" BEL "Inst_FBCtl/pc_rd_addr1_7" BEL
        "Inst_FBCtl/pc_rd_addr1_6" BEL "Inst_FBCtl/pc_rd_addr1_5" BEL
        "Inst_FBCtl/pc_rd_addr1_4" BEL "Inst_FBCtl/pc_rd_addr1_3" BEL
        "Inst_FBCtl/pc_rd_addr1_2" BEL "Inst_FBCtl/pc_rd_addr1_1" BEL
        "Inst_FBCtl/pc_rd_addr1_0" BEL "Inst_FBCtl/state0Rd_FSM_FFd2" BEL
        "Inst_FBCtl/state0Rd_FSM_FFd1" BEL "Inst_FBCtl/pa_wr_addr_22" BEL
        "Inst_FBCtl/pa_wr_addr_21" BEL "Inst_FBCtl/pa_wr_addr_20" BEL
        "Inst_FBCtl/pa_wr_addr_19" BEL "Inst_FBCtl/pa_wr_addr_18" BEL
        "Inst_FBCtl/pa_wr_addr_17" BEL "Inst_FBCtl/pa_wr_addr_16" BEL
        "Inst_FBCtl/pa_wr_addr_15" BEL "Inst_FBCtl/pa_wr_addr_14" BEL
        "Inst_FBCtl/pa_wr_addr_13" BEL "Inst_FBCtl/pa_wr_addr_12" BEL
        "Inst_FBCtl/pa_wr_addr_11" BEL "Inst_FBCtl/pa_wr_addr_10" BEL
        "Inst_FBCtl/pa_wr_addr_9" BEL "Inst_FBCtl/pa_wr_addr_8" BEL
        "Inst_FBCtl/pa_wr_addr_7" BEL "Inst_FBCtl/pa_wr_addr_6" BEL
        "Inst_FBCtl/pa_wr_addr_5" BEL "Inst_FBCtl/pa_wr_addr_4" BEL
        "Inst_FBCtl/pa_wr_addr_3" BEL "Inst_FBCtl/pa_wr_addr_2" BEL
        "Inst_FBCtl/pa_wr_addr_1" BEL "Inst_FBCtl/pa_wr_addr_0" BEL
        "Inst_FBCtl/pa_wr_cnt_30" BEL "Inst_FBCtl/pa_wr_cnt_29" BEL
        "Inst_FBCtl/pa_wr_cnt_28" BEL "Inst_FBCtl/pa_wr_cnt_27" BEL
        "Inst_FBCtl/pa_wr_cnt_26" BEL "Inst_FBCtl/pa_wr_cnt_25" BEL
        "Inst_FBCtl/pa_wr_cnt_24" BEL "Inst_FBCtl/pa_wr_cnt_23" BEL
        "Inst_FBCtl/pa_wr_cnt_22" BEL "Inst_FBCtl/pa_wr_cnt_21" BEL
        "Inst_FBCtl/pa_wr_cnt_20" BEL "Inst_FBCtl/pa_wr_cnt_19" BEL
        "Inst_FBCtl/pa_wr_cnt_18" BEL "Inst_FBCtl/pa_wr_cnt_17" BEL
        "Inst_FBCtl/pa_wr_cnt_16" BEL "Inst_FBCtl/pa_wr_cnt_15" BEL
        "Inst_FBCtl/pa_wr_cnt_14" BEL "Inst_FBCtl/pa_wr_cnt_13" BEL
        "Inst_FBCtl/pa_wr_cnt_12" BEL "Inst_FBCtl/pa_wr_cnt_11" BEL
        "Inst_FBCtl/pa_wr_cnt_10" BEL "Inst_FBCtl/pa_wr_cnt_9" BEL
        "Inst_FBCtl/pa_wr_cnt_8" BEL "Inst_FBCtl/pa_wr_cnt_7" BEL
        "Inst_FBCtl/pa_wr_cnt_6" BEL "Inst_FBCtl/pa_wr_cnt_5" BEL
        "Inst_FBCtl/pa_wr_cnt_4" BEL "Inst_FBCtl/pa_wr_cnt_3" BEL
        "Inst_FBCtl/pa_wr_cnt_2" BEL "Inst_FBCtl/pa_wr_cnt_1" BEL
        "Inst_FBCtl/pa_wr_cnt_0" BEL "Inst_FBCtl/stateWrA_FSM_FFd1" BEL
        "Inst_FBCtl/stateWrA_FSM_FFd2" BEL "Inst_FBCtl/pa_wr_data_sel" BEL
        "Inst_FBCtl/rd_data_sel0" BEL "Inst_FBCtl/p1_wr_data_1" BEL
        "Inst_FBCtl/p1_wr_data_2" BEL "Inst_FBCtl/p1_wr_data_0" BEL
        "Inst_FBCtl/p1_wr_data_3" BEL "Inst_FBCtl/p1_wr_data_4" BEL
        "Inst_FBCtl/p1_wr_data_6" BEL "Inst_FBCtl/p1_wr_data_7" BEL
        "Inst_FBCtl/p1_wr_data_5" BEL "Inst_FBCtl/p1_wr_data_8" BEL
        "Inst_FBCtl/p1_wr_data_9" BEL "Inst_FBCtl/p1_wr_data_11" BEL
        "Inst_FBCtl/p1_wr_data_12" BEL "Inst_FBCtl/p1_wr_data_10" BEL
        "Inst_FBCtl/p1_wr_data_13" BEL "Inst_FBCtl/p1_wr_data_14" BEL
        "Inst_FBCtl/p1_wr_data_15" BEL "CAMA_PCLK_I";
PIN Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1> = BEL
        "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst" PINNAME CLKIN;
PIN Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4> = BEL
        "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst" PINNAME PROGCLK;
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_pins<3> = BEL
        "Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst" PINNAME CLKIN;
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN Inst_SysCon/Inst_pll_mcb/PLL_ADV_pins<2> = BEL
        "Inst_SysCon/Inst_pll_mcb/PLL_ADV" PINNAME CLKIN1;
TIMEGRP CLK_I = PIN "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1>" PIN
        "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4>" PIN
        "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1>" PIN
        "Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4>" BEL
        "Inst_SysCon/state_FSM_FFd4" BEL "Inst_SysCon/state_FSM_FFd2" BEL
        "Inst_SysCon/state_FSM_FFd3" BEL "Inst_SysCon/state_FSM_FFd1" BEL
        "Inst_SysCon/state_FSM_FFd5" BEL "Inst_SysCon/state_FSM_FFd6" BEL
        "Inst_SysCon/state_FSM_FFd7" BEL "Inst_SysCon/bitCount_3" BEL
        "Inst_SysCon/bitCount_2" BEL "Inst_SysCon/bitCount_1" BEL
        "Inst_SysCon/bitCount_0" BEL "Inst_SysCon/RstDbncQ_9" BEL
        "Inst_SysCon/RstDbncQ_8" BEL "Inst_SysCon/RstDbncQ_7" BEL
        "Inst_SysCon/RstDbncQ_6" BEL "Inst_SysCon/RstDbncQ_5" BEL
        "Inst_SysCon/RstD_7" BEL "Inst_SysCon/RstDbncQ_4" BEL
        "Inst_SysCon/RstDbncQ_3" BEL "Inst_SysCon/DcmProgReg_4" BEL
        "Inst_SysCon/DcmProgReg_3" BEL "Inst_SysCon/DcmProgReg_2" BEL
        "Inst_SysCon/DcmProgReg_1" BEL "Inst_SysCon/DcmProgReg_0" BEL
        "Inst_SysCon/RstDbncQ_2" BEL "Inst_SysCon/RstDbncQ_1" BEL
        "Inst_SysCon/prevRes_0" BEL "Inst_SysCon/RstQ_99" BEL
        "Inst_SysCon/RstQ_98" BEL "Inst_SysCon/RstQ_97" BEL
        "Inst_SysCon/RstD_0" BEL "Inst_SysCon/RstD_1" BEL "Inst_SysCon/RstD_2"
        BEL "Inst_SysCon/RstD_3" BEL "Inst_SysCon/RstD_5" BEL
        "Inst_SysCon/RstD_6" BEL "Inst_SysCon/RstD_4" BEL
        "Inst_SysCon/prevRes_2" BEL "Inst_SysCon/Mshreg_RstQ_96_0" BEL
        "Inst_SysCon/Mshreg_RstQ_96_1" BEL "Inst_SysCon/Mshreg_RstQ_96_2" BEL
        "Inst_SysCon/RstQ_96" BEL "Inst_SysCon/Mshreg_Start_Up_Rst" BEL
        "Inst_SysCon/Start_Up_Rst" PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>"
        PIN "Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_pins<3>" PIN
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "Inst_SysCon/Inst_pll_mcb/PLL_ADV_pins<2>";
PIN Inst_SysCon/Inst_10_1_pll/PLL_ADV_pins<2> = BEL
        "Inst_SysCon/Inst_10_1_pll/PLL_ADV" PINNAME CLKIN1;
TIMEGRP Inst_SysCon_Inst_dcm_recfg_clkfx = BEL
        "Inst_SysCon/Inst_dcm_recfg/clkout1_buf" PIN
        "Inst_SysCon/Inst_10_1_pll/PLL_ADV_pins<2>";
PIN Inst_camctlA/Inst_ODDR2_MCLK_FORWARD_pins<2> = BEL
        "Inst_camctlA/Inst_ODDR2_MCLK_FORWARD" PINNAME CK1;
PIN Inst_camctlB/Inst_ODDR2_MCLK_FORWARD_pins<2> = BEL
        "Inst_camctlB/Inst_ODDR2_MCLK_FORWARD" PINNAME CK1;
TIMEGRP Inst_SysCon_Inst_dcm_fixed_clkfx180 = BEL
        "Inst_SysCon/Inst_dcm_fixed/clkout2_buf" PIN
        "Inst_camctlA/Inst_ODDR2_MCLK_FORWARD_pins<2>" PIN
        "Inst_camctlB/Inst_ODDR2_MCLK_FORWARD_pins<2>";
PIN Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1> = BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1> = BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1> = BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
TIMEGRP Inst_SysCon_pllout_x2 = BEL "Inst_SysCon/BUFG_inst2" PIN
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1>" PIN
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1>" BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4" BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s" PIN
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1>" PIN
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1>" BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4" BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3" BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2" BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1" BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0" PIN
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1>" PIN
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1>" BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4" BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3" BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2" BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1" BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0" PIN
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1>" PIN
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1>" BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4" BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3" BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2" BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1" BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0";
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<345> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME P3CLK;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<367> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P3CMDCLK;
TIMEGRP Inst_SysCon_pllout_x1 = BEL "Inst_SysCon/BUFG_inst1" BEL
        "Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O" BEL
        "Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1" BEL
        "Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0" BEL
        "Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1" BEL
        "Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2" BEL
        "Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3" BEL
        "Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4" BEL
        "Inst_VideoTimingCtl/VCnt_9" BEL "Inst_VideoTimingCtl/VCnt_8" BEL
        "Inst_VideoTimingCtl/VCnt_7" BEL "Inst_VideoTimingCtl/VCnt_6" BEL
        "Inst_VideoTimingCtl/VCnt_5" BEL "Inst_VideoTimingCtl/VCnt_4" BEL
        "Inst_VideoTimingCtl/VCnt_3" BEL "Inst_VideoTimingCtl/VCnt_2" BEL
        "Inst_VideoTimingCtl/VCnt_1" BEL "Inst_VideoTimingCtl/VCnt_0" BEL
        "Inst_VideoTimingCtl/HCnt_10" BEL "Inst_VideoTimingCtl/HCnt_9" BEL
        "Inst_VideoTimingCtl/HCnt_8" BEL "Inst_VideoTimingCtl/HCnt_7" BEL
        "Inst_VideoTimingCtl/HCnt_6" BEL "Inst_VideoTimingCtl/HCnt_5" BEL
        "Inst_VideoTimingCtl/HCnt_4" BEL "Inst_VideoTimingCtl/HCnt_3" BEL
        "Inst_VideoTimingCtl/HCnt_2" BEL "Inst_VideoTimingCtl/HCnt_1" BEL
        "Inst_VideoTimingCtl/HCnt_0" BEL "Inst_VideoTimingCtl/vs" BEL
        "Inst_VideoTimingCtl/vde" BEL "Inst_VideoTimingCtl/hs" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3" BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/gear" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<345>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<367>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<345>" PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<367>" BEL
        "Inst_FBCtl/RDY_O" BEL "Inst_FBCtl/Inst_LocalRstC/RstQ_1" BEL
        "Inst_FBCtl/Inst_LocalRstC/RstQ_2" BEL
        "Inst_FBCtl/Inst_LocalRstC/RstQ_3" BEL
        "Inst_FBCtl/Inst_LocalRstC/RstQ_4" BEL "Inst_FBCtl/pc_rd_addr2_0" BEL
        "Inst_FBCtl/stateRd_FSM_FFd1" BEL "Inst_FBCtl/stateRd_FSM_FFd2" BEL
        "Inst_FBCtl/pc_rd_addr2_13" BEL "Inst_FBCtl/pc_rd_addr2_12" BEL
        "Inst_FBCtl/pc_rd_addr2_11" BEL "Inst_FBCtl/pc_rd_addr2_10" BEL
        "Inst_FBCtl/pc_rd_addr2_9" BEL "Inst_FBCtl/pc_rd_addr2_8" BEL
        "Inst_FBCtl/pc_rd_addr2_7" BEL "Inst_FBCtl/pc_rd_addr2_5" BEL
        "Inst_FBCtl/pc_rd_addr2_4" BEL "Inst_FBCtl/pc_rd_addr2_6" BEL
        "Inst_FBCtl/pc_rd_addr2_3" BEL "Inst_FBCtl/pc_rd_addr2_2" BEL
        "Inst_FBCtl/pc_rd_addr2_1" BEL "Inst_FBCtl/rd_data_sel" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd" BEL
        "Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd";
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<642> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME UICLK;
TIMEGRP Inst_SysCon_mcb_drp_clk_bfg = BEL "Inst_SysCon/BUFG_inst3" BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd8"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<642>"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2"
        BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2";
PIN Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0> = BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0> = BEL
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0> = BEL
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m" PINNAME CLK0;
TIMEGRP Inst_SysCon_pllout_xs = PIN
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0>" PIN
        "Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0>" PIN
        "Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0>";
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<624> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK1;
TIMEGRP Inst_SysCon_ddr2clk_2x_180 = PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<624>";
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0> =
        BEL "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0> =
        BEL "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0> =
        BEL "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0> =
        BEL "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0> =
        BEL "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0" PINNAME
        CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<623> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N" PINNAME
        CLK0;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0" PINNAME
        CLK0;
TIMEGRP Inst_SysCon_ddr2clk_2x = PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<623>"
        PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TIMEGRP sck = BEL "hijacker1/SPI_S1/presck";
TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP "Inst_SysCon_pllout_xs"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;
PIN Inst_SysCon/BUFPLL_MCB_INST_pins<3> = BEL "Inst_SysCon/BUFPLL_MCB_INST"
        PINNAME LOCK;
PIN Inst_SysCon/ASYNC_RST1_pins<3> = BEL "Inst_SysCon/ASYNC_RST1" PINNAME O6;
PIN
        Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<3>
        = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        PINNAME Q;
PIN Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<629> = BEL
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        SELFREFRESHMODE;
PIN "Inst_SysCon/BUFPLL_MCB_INST_pins<3>" TIG;
PIN "Inst_SysCon/ASYNC_RST1_pins<3>" TIG;
PIN
        "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<3>"
        TIG;
PIN "Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<629>" TIG;
OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
SCHEMATIC END;

