clock synchron repeaterless low swing chip link naveen kadayinti maryam shojaei baghini senior member ieee dinesh sharma senior member ieee abstract clock synchron circuit repeaterless low swing interconnect present paper circuit delay lock loop dll generat multipl phase clock closest center eye pick phase detector loop pick phase fine tune analog voltag control delay posit sampl clock center eye clock domain transfer circuit transfer sampl data receiv clock domain maximum latenc three clock cycl propos synchron design fabric umc cmos technolog circuit consum suppli data rate gbps propos synchron design simul tsmc cmos technolog post layout simul synchron consum suppli data rate gbps technolog term current mode interconnect low swing inter connect repeat insert clock data recoveri mesochron synchron introduct well establish perform digitalprocess system limit throughput power consumpt global interconnect repeat inser tion allevi problem extent increas power consumpt link bring addi tional constraint placement rout limit lot interest repeaterless low swing interconnect equal transmitt receiv improv speed keep power consumpt low receiv circuit low swing interconnect compar convert receiv low swing signal cmos level power consumpt latenc low regen clock compar low swing interconnect help maxim long interconnect latenc interconnect high high multipl cycl case transmiss base interconnect oper theoret minimum latenc convent repeat insert interconnect synchron flip flop length critic path delay full chip maintain synchron insert synchron author mahima arrawatia iit bombay amrith sukumaram iit madra help tapeout author thank tata consult servic tcs smdp programm govern india student scholarship provid fund eda tool author depart electr engin indian institut technolog bombay mumbai india email naveen mshojaei dinesh flip flop low swing will improv offer repeaterless link will leverag full potenti clock time circuit ensur data sampl center eye requir resolv data transfer receiv clock domain appropri synchron problem despit serious receiv attent literatur fig block diagram typic low swing interconnect system transmitt clock sourc senseamplifi clock domain transfer destin clock retim interconnect fig block diagram repeaterless low swing intercon nect system transmitt clock receiv clock retim sampl clock repeat interconnect delay system clock period receiv clock desir sampl clock activ edg center data eye delay repeaterless interconnect compens express system clock period posit integ includ posit real number mensink estim delay extract simul interconnect add appropri delay design time suffici design ensur proper oper desir frequenc process corner sourc synchron scheme akin describ compat low swing interconnect convert low swing clock full swing clock will buffer delay predict accur design time clock data recoveri cdr circuit report chip interconnect well circuit typic phase lock loop lock local frequenc incom data frequenc chip interconnect phase recov clock run correct frequenc receiv fig concept clock recoveri circuit phase detector sens phase error data clock generat error signal integr error signal control delay circuit delay lpf error retim dataphas detector sourc interconnect clock domain transfer destin negat feedback ckin fig conceptu block diagram clock recoveri system receiv low swing interconnect system lpf low pass filter sampl clock negat feedback minim error sampl clock posit center eye lee report sourc synchron link digit control delay clock path receiv train calibr mode interconnect calibr unit interv delay insert transmitt pattern toggl receiv clock delay swept find cross data clock edg complet train unit interv delay remov techniqu extend adapt synchron accuraci limit phase quantiz error convent phase detector alexand phase detector delay initi center rang finit rang infinit phase delay accomplish phase interpol report circuit analog complex make suffer mismatch scale technolog limit analog circuit state easili save fast initi subsequ power work fast automat synchron adapt limit mention circuit built dll generat multipl phase clock phase detector loop pick dll phase closest center eye order reduc phase quantiz error analog delay fine tune select clock phase posit center data eye concept clock synthesi coars dll generat multipl phase clock delay multipl delay line interpol clock correct phase techniqu report clock synthesi clock data recoveri multipl digit fine tune jitter dither propos techniqu simpler implement vcdl sampl data transfer receiv clock domain serial synchron flip flop typic clock domain transfer bring penalti latenc design describ phase dll low latenc clock domain transfer receiv clock domain implement paper organ describ architectur clock synchron clock domain transfer sampl clock domain receiv clock domain describ iii jitter analysi present discuss implement conclud paper pendix discuss anomali dll base clock recoveri circuit alexand phase detector clock recoveri circuit fig block diagram propos clock synchron circuit consist coars tune loop fine tune loop main compon fine tune loop voltag control delay vcdl control delay clock main compon coars tune loop dll generat multipl phase clock closest center data eye pick control loop system order loop filter singl capacitor fine coars tune loop fig oper circuit start fine tune loop clock center data eye delay clock vcdl entir vcdl rang spent lock achiev identifi control voltag exceed preset bound coars tune loop woken pick phase dll sourc clock control voltag reset lie window process repeat phase closest center eye select vcdl rang suffici lock clock exact center eye refer fig input low swing data phase detector puls phase detector averag weak charg pump averag control voltag modul delay vcdl vcdl sourc clock coars tune loop phase dll vcdl design rang greater phase step dll coars tune loop window compar sens control voltag exceed predetermin rang data input phase detector charg charg pump pump weak strong logic upstrong dnstrong counter divid switch matrix dll vcdl window comparatorretim data enabl fine tune loop coars tune loop synchron system compar clk clk qiqi preset resetreset reset reset clr muxmux enabl enabl counter fig block diagram clock synchron system divid fine tune coars tune loop vcdl voltag control delay control voltag schemat ring counter synchron rang control voltag vcdl fine tune loop trigger logic block logic block fsm generat enabl signal hot ring counter fig state ring counter select phase clock generat dll direct ring counter count depend control voltag exceed upper threshold lower threshold window compar window threshold cross secondari strong charg pump reset control voltag bring window control voltag window threshold digit circuit retain state assert enabl signal fig trajectori control voltag start lock condit fig progress ring counter reset state lock state fig simul eye diagram data clock lock achiev fig diagram window compar logic control strong charg pump compar circuit tradit static compar compar trip control voltag cross preset threshold clock circuit divid system clock factor clock divid speed accept digit logic strong charg pump addit save power ring counter enabl output high control voltag allow rang signal ring counter upstrong dnstrong signal strong charg pump deriv compar output upper threshold high time upper flip flop enabl clock event ring counter count order bring window dnstrong signal strong charg pump assert loop filter capacitor discharg window compar threshold compar output low reset flip flop assert enabl depend chosen clock divis ratio strong charg pump design exercis complet cycl consider time compar resolv process lower threshold ring counter count ring counter state captur snapshot regist initi counter lock loop subsequ power time lta control voltag time enabl upstrong dnstrong ring counter state fig signal synchron layout extract simul unit interv fig eye diagram data recov clock layout extract simuat jitter recov clock nois suppli simul technolog cmos data rate gbps vdd iii clock domain transfer data sampl synchron clock convert cmos level time receiv clock domain typic multi flip flop serial synchron multipl clock phase design describ clock domain transfer perform singl flip flop clock intermedi phase fig serial synchron clock domain transfer flip flop dll generat phase clock clock recoveri system select phase closest center data delay appropri generat posit center eye retim data upstrong dnstrong rst rst enableclock fig control logic generat enabl signal ring counter upstrong dnstrong signal strong charg pump upper lower threshold window compar phase detector phase receiv sampl data receiv clock dll flip flop dffi clock phase will guarante flip flop sampl data transit select fig sampl clock worst case latenc exampl case phase dll simplifi implement way reduc load dll switch matrix addit compens delay introduc clock buffer switch matrix output phase clock input delay data input dffi dff switch matrix phase detector feedback circuit dll clock clockdomain domaintransf receiv error retim data fig clock domain transfer sampl clock receiv clock dll clock intermedi phase introduc generat assumpt flip flop sampl valid data input resolv output time tsetup pipelin microprocessor general logic depth nand gate assumpt demand reason choos fact fine tune loop clock recoveri system delay sampl clock phase step dll vcdl overdesign phase step meet rang requir process corner explain discuss vcdl total latenc fig illustr time diagram clock phase recoveri system clock domain transfer worst case latenc synchron clock cycl phase detector take clock cycl will explain output sampl half clock cycl worst condit third flip flop chain will introduc half clock cycl delay total latenc jitter analysi clock recoveri circuit data transit estim correct sampl phase general sensit jitter receiv data jitter receiv data phase nois transmitt clock random natur isi channel determinist wander clock generat oscil low frequenc jitter typic clock recoveri circuit requir toler small amplitud high frequenc jitter typic unit interv larg amplitud low frequenc jitter synchron applic repeaterless chip interconnect system discuss paper toler low frequenc jitter transmitt receiv share clock sourc albeit arbitrari phase relationship verifi synchron test low frequenc jitter mhz frequenc amplitud order reduc simul time extract layout dll simul input clock low frequenc jitter confirm dll clock phase track low frequenc jitter full loop synchron schemat level netlist ideal dll model simul fig eye diagram receiv data jitter control voltag simul low frequenc jitter correl transmitt receiv control voltag track time unit interv fig simul eye diagram sinusoid jitter frequenc mhz amplitud transmitt receiv clock jitter correl high frequenc jitter generat clock distri bution network thermal nois transistor power unit interv fig simul eye diagram sinusoid jitter frequenc mhz amplitud jitter transmitt clock suppli nois will common transmitt receiv high frequenc jitter filter filter capacitor synchron circuit fig eye diagram control voltag sinusoid jitter amplitud frequenc mhz circuit simul high frequenc uncorrel jitter mhz mhz jitter amplitud circuit error jitter amplitud high conclus accept level low frequenc jitter toler dll synchron design loop bandwidth compar expect low frequenc jitter clock generat pll implement detail implement detail clock synchron design umc cmos technolog suppli voltag window compar threshold coars tune loop vdd compar test input slope fig simul respons compar test condit compar resolv input cross threshold clock divis ratio coars tune loop alexand bang bang phase detector phase detector fig diagram phase detector design sens amplifi base clock compar flip flop vin time lta fig simul static compar input slope generat weak charg pump drive loop filter capacitor clock clock sens amplifi compar half clock cycl resolv proper generat puls compar requir resolv half clock cycl interest note case alexand phase detector recov phase receiv clock data loop remain stuck wrong edg center eye diagram rare phenomenon occur condit met discuss appendix dndd qqdata clock fig circuit diagram alexand bang bang phase detector fig circuit diagram charg pump well activ amplifi charg pump circuit modifi add strong current sourc sink inject current loop filter capacitor weak current sourc driven fine tune loop upstrong dnstrong driven coars tune loop strong charg pump design time strength weak charg pump weak charg pump loop filter capacitor mimcap geometri transistor charg pump upstrong dnstrong fig weak strong charg pump fine tune loop upstrong dnstrong coars tune loop extra transistor disabl weak charg pump strong charg pump activ prevent weak current sourc sink strong current sink sourc form path vdd gnd push transistor linear region opamp tradit singl stage differenti amplifi fig implement vcdl fine tune loop delay cell current starv invert current sourc parallel diod connect transistor bleeder resistor stage cascad requir tune rang fig vcn vcn vcvc fig circuit schemat voltag control delay vcdl rang delay allow rang control voltag process corner system fnsp snfp control voltag fig transfer characterist vcdl process corner fine tune loop coars tune loop fig photograph die fabric circuit impos linear requir vcdl transfer characterist monoton vcdl design rang greater phase step dll order meet requir vcdl overdesig design rang phase step fastest corner vcdl rang phase step typic process paramet dll phase implement linear delay cell report precharg phase detector complet synchron area fig photograph bare die fabric chip comparison control voltag synchron control voltag dll generat multipl phase clock buffer intern opamp brought pin test status ring counter receiv encod brought pin transmitt test circuit bit prbs low swing transmitt short interconnect transmitt receiv test phase track clock deliber shift invert base delay programm tap fabric chip test frequenc ghz power consumpt complet synchron suppli chip lie fnsp fast slow corner clock generat three stage invert ring oscil frequenc control modul suppli duti cycl correct circuit includ track phase detector confirm deliber shifit clock phase transmitt observ control voltag circuit fig trajectori control voltag introduc phase shift transmitt dll phase increment decrement fig trajectori control voltag introduc phase shift transmitt dll phase decrement achiev lock lock achiev observ circuit remain lock long period time test monitor lock period minut fig measur trajectori introduc phase shift transmitt clock dll increment decrement upper waveform transmitt phase shift clock fig measur trajectori introduc phase shift transmitt clock dll phase decrement upper waveform transmitt phase shift clock circuit test suppli voltag fluctuat sine wave suppli voltag fig suppli voltag observ oscillo scope inset circuit add sine wave suppli fig trajectori control voltag measur condit fig waveform show suppli voltag modul sine wave inset circuit generat modul suppli fig measur trajectori suppli modul sine wave upper waveform transmitt phase shift clock confirm scalabl architectur synchron design simul tsmc cmos technolog data rate gbps clock divis ratio deriv clock coars tune loop rest implement detail ident implement layout extract simul power consumpt drawn suppli area synchron tabl compar perform report clock synchron repeaterless interconnect pre sent design tabl propos synchron repeaterless low swing interconnect chip interconnect adapt phase error best author knowledg work discuss clock domain transfer receiv clock domain low swing interconnect conclus paper present clock synchron circuit peaterless low swing chip interconnect circuit coars fine correct loop permit lock state coars correct loop save recal subsequ power quick lock low latenc clock domain transfer transfer data receiv clock domain circuit design test cmos technolog verifi scalabl circuit circuit design simul cmos technolog appendix fals edg lock dll base cdr loop alexand phase detector alexand phase detector measur phase differ data clock requir clock data recoveri circuit circuit diagram phase detector fig phase detector sampl data point bit period decis clock lead lag data fig sampl instant clock late earli clock earli clock late clock data fig sampl instant alexand phase detector signal deriv three consecut sampl evalu perform activ edg clock three consecut sampl signal integr charg pump control clock frequenc phase negat feedback loop bring clock center eye albeit condit met alexan der phase detector lock wrong edg center eye frequenc data clock exact equal phase clock exact radian offset center eye data activ condit phase detector lock correct edg increas relat phase radian reduc relat phase radian theoret phase detector infinit time choos solut fig sampl instant data transit permut data clock phase error radian data data clock clock fig sampl instant alexand phase detector phase differ data clock radian fig sampl resolv valu correct action perform equal phase detector assert signal pattern fig resolv unequ phase detector assert signal decid sampl metast window compar occur equal probabl nullifi case fig addit case resolv sampl phase detector assert chang control voltag case observ simul principl condit net result phase detector stuck wrong edg general random data system nois suffici phase detector zone fals lock phase correct sampl edg meta stabil window compar initi condit meta stabil window increas layout inertia stay lock fals edg higher layout extract circuit test fig control voltag waveform phase detector lock wrong edg simul perform pre layout schemat circuit netlist simul time random data push clock edg unstabl equilibrium zone loop lock correct edg achiev subsequ tabl comparison report repeaterless synchron jssc jssc jssc work process measur simul interconnect type chip chip chip chip synchron type mesochron plesiochron plesiochron mesochron control type digit analog digit coars digit fine analog adapt control clock domain transfer data rate power consumpt suppli voltag area report lta time fig control voltag phase detector phase detector lock wrong edg center eye phenomenon principl occur phase detector frequenc phase lock sweep clock edg data eye differ clock data frequenc requir phase detector gain requir data sequenc hold phase detector wrong edg probabl occurr extrem remot problem expect sever limit nois will eventu bring system unstabl equilibrium problem occur will occur time correct lock achiev state save fals lock will occur recal state bring loop state close correct lock phase detector sampl data time bit period elimin probabl time occurr well refer katoch veendrick seevinck high speed current mode signal circuit chip wire proc european solid state circuit conf esscirc sept ono liu hopkin chow schauer drost high speed low energi capacit driven chip wire ieee int solid state circuit conf isscc dig tech paper eiss mensink daniel schinkel eric kiumperink van tuiji brain nauta transceiv cmos chip interconnect ieee int solid state circuit conf isscc dig tech paper feb byungsub kim vladimir stojanov equal chip interconnect nonlinear charg inject transmit filter transimped receiv cmos ieee int solid state circuit conf isscc dig tech paper byungsub kim stojanov energi effici equal transceiv domin channel ieee solid state circuit jssc june jae sun seo lexau dayring sylvest blaauw high bandwidth low energi chip signal adapt pre emphasi cmos ieee int solid state circuit conf isscc dig tech paper feb naveen dave baghini sharma feed forward equal capacit coupl chip interconnect proc ieee conf vlsi design shih hung weng yulei zhang buckwalt chung kuan cheng energi effici optim codesign tran mitter receiv high speed chip interconnect ieee tran vlsi syst april seung hun lee seon kyoo lee byungsub kim hong june park jae yoon sim current mode transceiv silicon interpos channel ieee solid state circuit jssc sept mensink schinkel klumperink van tuijl nauta power effici gigabit communic capacit driven limit chip interconnect ieee solid state circuit jssc feb seon kyoo lee seung hun lee sylvest blaauw jae yoon sim current mode transceiv chip interconnect ieee int solid state circuit conf isscc dig tech paper feb chang talwalkar yue wong speed light signal chip electr interconnect ieee solid state circuit jssc ruib guoan zhong cheng kok koh kai yuan chao flip flop repeat insert earli interconnect plan proc ieee design autom test eur conf ghoneima ismail khellah ssmcb low power variat toler sourc synchron multicycl bus ieee tran circuit syst tcas feb razavi challeng design high speed clock data recoveri circuit ieee communic magazin kreienkamp ulrich langmann zimmermann aoyama siedhoff cmos clock data recoveri circuit analog phase interpol ieee solid state circuit jssc march yeon jae jung seung wook lee daeyun shim wonchan kim changhyun kim soo cho dual loop delay lock loop multipl voltag control delay line ieee solid state circuit jssc sidiropoulo horowitz semidigit dual delay lock loop ieee solid state circuit jssc nov john poulton william dalli digit system engin cambridg univers press jacob baker chapter cmos circuit design layout simul third edit wiley ieee press nikol vojin oklobdzija stojanov wenyan jia jame kar shing chiu ming tak leung improv sens amplifi base flip flop design measur ieee solid state circuit jssc june johnson hudson variabl delay pll cpu coprocessor synchron ieee solid state circuit jssc oct farkhani meymandi nejad sachdev fulli digit adc delay element enhanc linear proc ieee int symp circuit system isca takauchi hirotaka tamura matsubara kibun doi chiba anbutsu yamaguchi mori motomu takatsu gotoh sakai yamamura cmos multichannel transceiv ieee solid state circuit jssc dec lesli lamport buridan principl foundat physic nikola nedov tzartzani hirotaka tamura rotella wik lund mizutani okaniwa kuroda ogawa walker oversampl cmos cdr demux ieee solid state circuit jssc dec naveen kadayinti scholar indian institut technolog bombay current work thesi high speed inter connect interest includ wire wireless communic circuit mix signal soc design test maryam shojaei baghini receiv degre electr engin sharif univers technolog tehran work year industri design analog join depart elec trical engin iit bombay postdoctor fellow current professor author coauthor intern journal confer paper inventor coinventor grant patent grant indian patent file patent applic current interest includ high speed link chip chip data communic high perform low energi analog mix signal design test applic includ healthcar sensor network devic circuit design emerg ing technolog energi harvest circuit system shojaei serv technic program committe ieee confer includ ieee intern confer vlsi design asia symposium qualiti electron design tpc member ieee assc shojaei joint recipi award senior member ieee dinesh sharma tata institut fundament mumbai work tifr iitb mumbai leti grenobl franc microelectron center north carolina mos technolog devic mix mode circuit design deptt iit bombay current professor current interest includ mix signal design interconnect technolog impact technolog design style senior member ieee fellow iet serv editori board pramana publish indian academi scienc 