###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:32 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.292
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.479
- Arrival Time                  8.552
= Slack Time                   10.927
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   10.040 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   10.041 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   10.143 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   10.143 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   10.242 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   10.268 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   10.371 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   10.377 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   10.473 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   10.474 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   10.594 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   10.599 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   10.728 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   10.728 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   10.929 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   10.929 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   11.328 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   11.329 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   11.709 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   11.712 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   12.571 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   12.620 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   13.235 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   13.237 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   14.089 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   14.091 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   14.895 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.692 | 0.004 |   3.972 |   14.899 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.502 | 0.631 |   4.603 |   15.530 | 
     | homomorphic_multiply_inst/U379                     |                 | sky130_fd_sc_hd__nor2_2     | 0.502 | 0.003 |   4.605 |   15.533 | 
     | homomorphic_multiply_inst/U379                     | B v -> Y ^      | sky130_fd_sc_hd__nor2_2     | 0.800 | 0.797 |   5.402 |   16.329 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           |                 | sky130_fd_sc_hd__clkbuf_4   | 0.800 | 0.001 |   5.403 |   16.330 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 1.041 | 0.976 |   6.379 |   17.306 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           |                 | sky130_fd_sc_hd__clkinv_2   | 1.044 | 0.048 |   6.427 |   17.354 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_2   | 0.825 | 0.985 |   7.412 |   18.339 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 |                 | sky130_fd_sc_hd__buf_6      | 0.825 | 0.001 |   7.413 |   18.341 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 | A v -> X v      | sky130_fd_sc_hd__buf_6      | 0.353 | 0.589 |   8.002 |   18.929 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1    | 0.368 | 0.021 |   8.024 |   18.951 | 
     | homomorphic_multiply_inst/U1165                    | B v -> Y ^      | sky130_fd_sc_hd__nand3_1    | 0.175 | 0.291 |   8.315 |   19.242 | 
     | homomorphic_multiply_inst/U1166                    |                 | sky130_fd_sc_hd__o211ai_1   | 0.175 | 0.000 |   8.315 |   19.242 | 
     | homomorphic_multiply_inst/U1166                    | C1 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1   | 0.337 | 0.236 |   8.551 |   19.478 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.337 | 0.001 |   8.552 |   19.479 | 
     | reg_11_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -11.814 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -11.813 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -11.712 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -11.712 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -11.612 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -11.586 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -11.484 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -11.478 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -11.382 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -11.376 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -11.272 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -11.271 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -11.157 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |  -11.156 | 
     | reg_11_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.292
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.480
- Arrival Time                  8.552
= Slack Time                   10.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   10.042 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   10.043 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   10.144 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   10.145 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   10.244 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   10.270 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   10.372 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   10.379 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   10.475 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   10.476 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   10.596 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   10.601 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   10.729 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   10.730 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   10.931 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   10.931 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   11.329 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   11.330 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   11.711 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   11.714 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   12.573 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   12.622 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   13.237 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   13.239 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   14.091 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   14.093 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   14.897 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.692 | 0.004 |   3.972 |   14.901 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.502 | 0.631 |   4.603 |   15.532 | 
     | homomorphic_multiply_inst/U379                     |                 | sky130_fd_sc_hd__nor2_2     | 0.502 | 0.003 |   4.605 |   15.534 | 
     | homomorphic_multiply_inst/U379                     | B v -> Y ^      | sky130_fd_sc_hd__nor2_2     | 0.800 | 0.797 |   5.402 |   16.331 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           |                 | sky130_fd_sc_hd__clkbuf_4   | 0.800 | 0.001 |   5.403 |   16.331 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 1.041 | 0.976 |   6.379 |   17.308 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           |                 | sky130_fd_sc_hd__clkinv_2   | 1.044 | 0.048 |   6.427 |   17.356 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_2   | 0.825 | 0.985 |   7.412 |   18.341 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 |                 | sky130_fd_sc_hd__buf_6      | 0.825 | 0.001 |   7.413 |   18.342 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 | A v -> X v      | sky130_fd_sc_hd__buf_6      | 0.353 | 0.589 |   8.002 |   18.931 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1    | 0.368 | 0.021 |   8.024 |   18.952 | 
     | homomorphic_multiply_inst/U1165                    | B v -> Y ^      | sky130_fd_sc_hd__nand3_1    | 0.175 | 0.291 |   8.315 |   19.243 | 
     | homomorphic_multiply_inst/U1166                    |                 | sky130_fd_sc_hd__o211ai_1   | 0.175 | 0.000 |   8.315 |   19.244 | 
     | homomorphic_multiply_inst/U1166                    | C1 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1   | 0.337 | 0.236 |   8.551 |   19.480 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.337 | 0.001 |   8.552 |   19.480 | 
     | reg_11_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -11.815 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -11.815 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -11.714 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -11.713 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -11.614 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -11.588 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -11.486 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -11.479 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -11.383 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -11.378 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -11.274 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -11.272 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -11.159 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.228 |  -11.156 | 
     | reg_11_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_9_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_9_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.215
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.556
- Arrival Time                  8.489
= Slack Time                   11.067
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   10.180 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   10.181 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   10.282 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   10.283 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   10.382 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   10.408 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   10.510 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   10.517 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   10.613 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   10.614 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   10.734 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   10.739 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   10.868 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   10.868 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   11.069 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   11.069 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   11.467 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   11.468 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   11.849 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   11.852 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   12.711 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   12.760 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   13.375 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   13.377 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   14.229 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   14.231 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   15.035 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.692 | 0.004 |   3.972 |   15.039 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.502 | 0.631 |   4.603 |   15.670 | 
     | homomorphic_multiply_inst/U379                     |                 | sky130_fd_sc_hd__nor2_2     | 0.502 | 0.003 |   4.605 |   15.672 | 
     | homomorphic_multiply_inst/U379                     | B v -> Y ^      | sky130_fd_sc_hd__nor2_2     | 0.800 | 0.797 |   5.402 |   16.469 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           |                 | sky130_fd_sc_hd__clkbuf_4   | 0.800 | 0.001 |   5.403 |   16.470 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 1.041 | 0.976 |   6.379 |   17.446 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           |                 | sky130_fd_sc_hd__clkinv_2   | 1.044 | 0.048 |   6.427 |   17.494 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_2   | 0.825 | 0.985 |   7.412 |   18.479 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 |                 | sky130_fd_sc_hd__buf_6      | 0.825 | 0.001 |   7.413 |   18.480 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 | A v -> X v      | sky130_fd_sc_hd__buf_6      | 0.353 | 0.589 |   8.002 |   19.069 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1    | 0.368 | 0.021 |   8.024 |   19.091 | 
     | homomorphic_multiply_inst/U1165                    | B v -> Y ^      | sky130_fd_sc_hd__nand3_1    | 0.175 | 0.291 |   8.315 |   19.381 | 
     | homomorphic_multiply_inst/U1170                    |                 | sky130_fd_sc_hd__nand2b_1   | 0.175 | 0.000 |   8.315 |   19.382 | 
     | homomorphic_multiply_inst/U1170                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2b_1   | 0.141 | 0.174 |   8.489 |   19.556 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.141 | 0.000 |   8.489 |   19.556 | 
     | reg_9_/latch_clone                                 |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -11.954 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -11.953 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -11.852 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -11.851 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -11.752 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -11.726 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -11.624 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -11.617 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -11.522 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -11.516 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -11.412 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -11.410 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -11.297 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.229 |  -11.296 | 
     | reg_9_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_9_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_9_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.212
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.560
- Arrival Time                  8.489
= Slack Time                   11.071
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   10.184 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   10.185 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   10.286 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   10.287 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   10.386 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   10.412 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   10.514 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   10.521 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   10.617 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   10.618 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   10.738 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   10.743 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   10.872 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   10.872 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   11.073 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   11.073 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   11.471 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   11.472 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   11.853 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   11.856 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   12.715 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   12.764 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   13.379 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   13.381 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   14.233 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   14.235 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   15.039 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.692 | 0.004 |   3.972 |   15.043 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.502 | 0.631 |   4.603 |   15.674 | 
     | homomorphic_multiply_inst/U379                     |                 | sky130_fd_sc_hd__nor2_2     | 0.502 | 0.003 |   4.605 |   15.676 | 
     | homomorphic_multiply_inst/U379                     | B v -> Y ^      | sky130_fd_sc_hd__nor2_2     | 0.800 | 0.797 |   5.402 |   16.473 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           |                 | sky130_fd_sc_hd__clkbuf_4   | 0.800 | 0.001 |   5.403 |   16.474 | 
     | homomorphic_multiply_inst/FE_OFC319_n477           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 1.041 | 0.976 |   6.379 |   17.450 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           |                 | sky130_fd_sc_hd__clkinv_2   | 1.044 | 0.048 |   6.427 |   17.498 | 
     | homomorphic_multiply_inst/FE_DBTC18_n477           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_2   | 0.825 | 0.985 |   7.412 |   18.483 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 |                 | sky130_fd_sc_hd__buf_6      | 0.825 | 0.001 |   7.413 |   18.484 | 
     | homomorphic_multiply_inst/FE_OFC333_FE_DBTN18_n477 | A v -> X v      | sky130_fd_sc_hd__buf_6      | 0.353 | 0.589 |   8.002 |   19.073 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1    | 0.368 | 0.021 |   8.024 |   19.095 | 
     | homomorphic_multiply_inst/U1165                    | B v -> Y ^      | sky130_fd_sc_hd__nand3_1    | 0.175 | 0.291 |   8.315 |   19.385 | 
     | homomorphic_multiply_inst/U1170                    |                 | sky130_fd_sc_hd__nand2b_1   | 0.175 | 0.000 |   8.315 |   19.386 | 
     | homomorphic_multiply_inst/U1170                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2b_1   | 0.141 | 0.174 |   8.489 |   19.560 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.141 | 0.000 |   8.489 |   19.560 | 
     | reg_9_/latch_clone_2                               |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -11.958 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -11.957 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -11.856 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -11.855 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -11.756 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -11.730 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -11.628 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -11.621 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -11.526 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -11.520 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -11.416 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -11.414 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -11.301 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.228 |  -11.298 | 
     | reg_9_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.188
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.586
- Arrival Time                  7.640
= Slack Time                   11.946
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.059 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.060 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.162 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.162 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   11.262 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   11.287 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   11.390 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   11.396 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   11.492 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   11.493 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   11.614 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   11.618 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   11.747 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   11.748 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   11.948 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   11.948 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.060 | 0.333 |   0.335 |   12.281 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4   | 0.060 | 0.000 |   0.335 |   12.281 | 
     | controller_inst/FE_OFC172_row_0                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 0.859 | 0.685 |   1.020 |   12.966 | 
     | homomorphic_multiply_inst/U295                     |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.862 | 0.065 |   1.084 |   13.031 | 
     | homomorphic_multiply_inst/U295                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.773 | 0.995 |   2.079 |   14.025 | 
     | homomorphic_multiply_inst/U371                     |                 | sky130_fd_sc_hd__nand2_1    | 0.774 | 0.010 |   2.090 |   14.036 | 
     | homomorphic_multiply_inst/U371                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.331 | 0.515 |   2.604 |   14.551 | 
     | homomorphic_multiply_inst/U504                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.331 | 0.000 |   2.605 |   14.551 | 
     | homomorphic_multiply_inst/U504                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.128 | 0.228 |   2.833 |   14.779 | 
     | homomorphic_multiply_inst/U508                     |                 | sky130_fd_sc_hd__nand2_1    | 0.128 | 0.000 |   2.833 |   14.779 | 
     | homomorphic_multiply_inst/U508                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.900 | 0.695 |   3.528 |   15.475 | 
     | homomorphic_multiply_inst/U1009                    |                 | sky130_fd_sc_hd__nor2_1     | 0.900 | 0.005 |   3.534 |   15.480 | 
     | homomorphic_multiply_inst/U1009                    | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.259 | 0.323 |   3.857 |   15.803 | 
     | homomorphic_multiply_inst/FE_OFC288_n1049          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.259 | 0.001 |   3.857 |   15.804 | 
     | homomorphic_multiply_inst/FE_OFC288_n1049          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.442 | 0.483 |   4.340 |   16.287 | 
     | homomorphic_multiply_inst/FE_OFC289_n1049          |                 | sky130_fd_sc_hd__clkbuf_4   | 0.442 | 0.005 |   4.345 |   16.291 | 
     | homomorphic_multiply_inst/FE_OFC289_n1049          | A v -> X v      | sky130_fd_sc_hd__clkbuf_4   | 0.622 | 0.697 |   5.042 |   16.988 | 
     | homomorphic_multiply_inst/U1149                    |                 | sky130_fd_sc_hd__nor2_4     | 0.628 | 0.034 |   5.076 |   17.022 | 
     | homomorphic_multiply_inst/U1149                    | A v -> Y ^      | sky130_fd_sc_hd__nor2_4     | 0.857 | 0.876 |   5.952 |   17.898 | 
     | homomorphic_multiply_inst/FE_DBTC5_n1301           |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.858 | 0.002 |   5.954 |   17.900 | 
     | homomorphic_multiply_inst/FE_DBTC5_n1301           | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 1.000 | 1.155 |   7.109 |   19.055 | 
     | homomorphic_multiply_inst/U1153                    |                 | sky130_fd_sc_hd__a21o_2     | 0.999 | 0.007 |   7.116 |   19.062 | 
     | homomorphic_multiply_inst/U1153                    | A1 v -> X v     | sky130_fd_sc_hd__a21o_2     | 0.073 | 0.523 |   7.639 |   19.586 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.073 | 0.000 |   7.640 |   19.586 | 
     | reg_15_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -12.833 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -12.833 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -12.731 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -12.731 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -12.631 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -12.605 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -12.503 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -12.497 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -12.401 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -12.395 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -12.291 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -12.289 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -12.174 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.227 |  -12.173 | 
     | reg_15_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.185
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.589
- Arrival Time                  7.640
= Slack Time                   11.949
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.062 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.063 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.164 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.165 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   11.264 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   11.290 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   11.392 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   11.399 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   11.495 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   11.496 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   11.616 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   11.621 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   11.750 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   11.750 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   11.951 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   11.951 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.060 | 0.333 |   0.335 |   12.284 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4   | 0.060 | 0.000 |   0.335 |   12.284 | 
     | controller_inst/FE_OFC172_row_0                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 0.859 | 0.685 |   1.020 |   12.969 | 
     | homomorphic_multiply_inst/U295                     |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.862 | 0.065 |   1.084 |   13.033 | 
     | homomorphic_multiply_inst/U295                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.773 | 0.995 |   2.079 |   14.028 | 
     | homomorphic_multiply_inst/U371                     |                 | sky130_fd_sc_hd__nand2_1    | 0.774 | 0.010 |   2.090 |   14.038 | 
     | homomorphic_multiply_inst/U371                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.331 | 0.515 |   2.604 |   14.553 | 
     | homomorphic_multiply_inst/U504                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.331 | 0.000 |   2.605 |   14.554 | 
     | homomorphic_multiply_inst/U504                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.128 | 0.228 |   2.833 |   14.782 | 
     | homomorphic_multiply_inst/U508                     |                 | sky130_fd_sc_hd__nand2_1    | 0.128 | 0.000 |   2.833 |   14.782 | 
     | homomorphic_multiply_inst/U508                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.900 | 0.695 |   3.528 |   15.477 | 
     | homomorphic_multiply_inst/U1009                    |                 | sky130_fd_sc_hd__nor2_1     | 0.900 | 0.005 |   3.534 |   15.483 | 
     | homomorphic_multiply_inst/U1009                    | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.259 | 0.323 |   3.857 |   15.805 | 
     | homomorphic_multiply_inst/FE_OFC288_n1049          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.259 | 0.001 |   3.857 |   15.806 | 
     | homomorphic_multiply_inst/FE_OFC288_n1049          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.442 | 0.483 |   4.340 |   16.289 | 
     | homomorphic_multiply_inst/FE_OFC289_n1049          |                 | sky130_fd_sc_hd__clkbuf_4   | 0.442 | 0.005 |   4.345 |   16.294 | 
     | homomorphic_multiply_inst/FE_OFC289_n1049          | A v -> X v      | sky130_fd_sc_hd__clkbuf_4   | 0.622 | 0.697 |   5.042 |   16.991 | 
     | homomorphic_multiply_inst/U1149                    |                 | sky130_fd_sc_hd__nor2_4     | 0.628 | 0.034 |   5.076 |   17.025 | 
     | homomorphic_multiply_inst/U1149                    | A v -> Y ^      | sky130_fd_sc_hd__nor2_4     | 0.857 | 0.876 |   5.952 |   17.900 | 
     | homomorphic_multiply_inst/FE_DBTC5_n1301           |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.858 | 0.002 |   5.954 |   17.903 | 
     | homomorphic_multiply_inst/FE_DBTC5_n1301           | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 1.000 | 1.155 |   7.109 |   19.058 | 
     | homomorphic_multiply_inst/U1153                    |                 | sky130_fd_sc_hd__a21o_2     | 0.999 | 0.007 |   7.116 |   19.065 | 
     | homomorphic_multiply_inst/U1153                    | A1 v -> X v     | sky130_fd_sc_hd__a21o_2     | 0.073 | 0.523 |   7.639 |   19.588 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.073 | 0.000 |   7.640 |   19.589 | 
     | reg_15_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -12.836 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -12.835 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -12.734 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -12.733 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -12.634 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -12.608 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -12.506 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -12.499 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -12.404 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -12.398 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -12.294 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -12.292 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -12.177 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |  -12.175 | 
     | reg_15_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_2_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_2_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.208
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.566
- Arrival Time                  7.360
= Slack Time                   12.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.319 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.319 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.421 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.421 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   11.521 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   11.547 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   11.649 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   11.655 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   11.751 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   11.752 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   11.873 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   11.878 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   12.006 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   12.007 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   12.207 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   12.207 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   13.260 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   13.276 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   14.130 | 
     | homomorphic_multiply_inst/U288                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.859 | 0.005 |   1.930 |   14.135 | 
     | homomorphic_multiply_inst/U288                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.383 | 0.605 |   2.534 |   14.740 | 
     | homomorphic_multiply_inst/U348                     |                 | sky130_fd_sc_hd__nand2_1    | 0.383 | 0.001 |   2.535 |   14.741 | 
     | homomorphic_multiply_inst/U348                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.375 | 0.390 |   2.925 |   15.130 | 
     | homomorphic_multiply_inst/U349                     |                 | sky130_fd_sc_hd__nor2_1     | 0.375 | 0.001 |   2.926 |   15.131 | 
     | homomorphic_multiply_inst/U349                     | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.272 | 0.341 |   3.266 |   15.472 | 
     | homomorphic_multiply_inst/U910                     |                 | sky130_fd_sc_hd__nand2_1    | 0.272 | 0.002 |   3.269 |   15.474 | 
     | homomorphic_multiply_inst/U910                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.734 | 0.626 |   3.895 |   16.101 | 
     | homomorphic_multiply_inst/FE_OFC290_n1214          |                 | sky130_fd_sc_hd__clkbuf_4   | 0.734 | 0.003 |   3.898 |   16.104 | 
     | homomorphic_multiply_inst/FE_OFC290_n1214          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 0.921 | 0.896 |   4.794 |   16.999 | 
     | homomorphic_multiply_inst/FE_DBTC6_n1214           |                 | sky130_fd_sc_hd__inv_4      | 0.922 | 0.052 |   4.846 |   17.051 | 
     | homomorphic_multiply_inst/FE_DBTC6_n1214           | A ^ -> Y v      | sky130_fd_sc_hd__inv_4      | 0.531 | 0.636 |   5.482 |   17.688 | 
     | homomorphic_multiply_inst/U913                     |                 | sky130_fd_sc_hd__o21ai_1    | 0.533 | 0.029 |   5.511 |   17.717 | 
     | homomorphic_multiply_inst/U913                     | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 1.014 | 1.066 |   6.578 |   18.783 | 
     | homomorphic_multiply_inst/FE_OFC342_n648           |                 | sky130_fd_sc_hd__clkbuf_1   | 1.014 | 0.003 |   6.581 |   18.786 | 
     | homomorphic_multiply_inst/FE_OFC342_n648           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.664 | 0.609 |   7.190 |   19.395 | 
     | homomorphic_multiply_inst/U1136                    |                 | sky130_fd_sc_hd__nand2_1    | 0.664 | 0.001 |   7.191 |   19.397 | 
     | homomorphic_multiply_inst/U1136                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.139 | 0.169 |   7.360 |   19.565 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.139 | 0.000 |   7.360 |   19.566 | 
     | _2_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -13.092 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -13.092 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -12.990 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -12.990 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -12.891 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -12.865 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -12.762 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -12.756 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -12.660 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -12.659 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -12.563 | 
     | CTS_ccl_a_inv_00061                                |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |  -12.562 | 
     | CTS_ccl_a_inv_00061                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |  -12.432 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.123 | 0.001 |  -0.226 |  -12.432 | 
     | _2_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_4_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_4_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
- Clock Gating Setup            0.214
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.555
- Arrival Time                  7.116
= Slack Time                   12.439
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.552 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.553 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.654 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.655 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   11.754 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   11.780 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   11.882 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   11.889 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   11.985 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   11.986 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   12.106 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   12.111 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   12.240 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   12.240 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   12.441 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   12.441 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   13.494 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   13.510 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   14.364 | 
     | homomorphic_multiply_inst/U288                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.859 | 0.005 |   1.930 |   14.368 | 
     | homomorphic_multiply_inst/U288                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.383 | 0.605 |   2.534 |   14.973 | 
     | homomorphic_multiply_inst/U348                     |                 | sky130_fd_sc_hd__nand2_1    | 0.383 | 0.001 |   2.535 |   14.974 | 
     | homomorphic_multiply_inst/U348                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.375 | 0.390 |   2.925 |   15.364 | 
     | homomorphic_multiply_inst/U349                     |                 | sky130_fd_sc_hd__nor2_1     | 0.375 | 0.001 |   2.926 |   15.365 | 
     | homomorphic_multiply_inst/U349                     | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.272 | 0.341 |   3.266 |   15.705 | 
     | homomorphic_multiply_inst/U350                     |                 | sky130_fd_sc_hd__nand2_1    | 0.272 | 0.002 |   3.269 |   15.708 | 
     | homomorphic_multiply_inst/U350                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.684 | 0.672 |   3.941 |   16.380 | 
     | homomorphic_multiply_inst/FE_OFC264_n264           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.684 | 0.004 |   3.945 |   16.384 | 
     | homomorphic_multiply_inst/FE_OFC264_n264           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.762 | 0.678 |   4.622 |   17.061 | 
     | homomorphic_multiply_inst/FE_DBTC21_n264           |                 | sky130_fd_sc_hd__inv_4      | 0.763 | 0.003 |   4.626 |   17.065 | 
     | homomorphic_multiply_inst/FE_DBTC21_n264           | A ^ -> Y v      | sky130_fd_sc_hd__inv_4      | 0.509 | 0.548 |   5.174 |   17.613 | 
     | homomorphic_multiply_inst/U962                     |                 | sky130_fd_sc_hd__o21ai_0    | 0.519 | 0.072 |   5.246 |   17.685 | 
     | homomorphic_multiply_inst/U962                     | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0    | 0.935 | 1.003 |   6.249 |   18.688 | 
     | homomorphic_multiply_inst/FE_OFC340_n646           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.936 | 0.001 |   6.250 |   18.689 | 
     | homomorphic_multiply_inst/FE_OFC340_n646           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.812 | 0.689 |   6.940 |   19.379 | 
     | homomorphic_multiply_inst/U1134                    |                 | sky130_fd_sc_hd__nand2_1    | 0.812 | 0.003 |   6.942 |   19.381 | 
     | homomorphic_multiply_inst/U1134                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.151 | 0.174 |   7.116 |   19.555 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.151 | 0.000 |   7.116 |   19.555 | 
     | _4_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -13.326 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -13.325 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -13.224 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -13.223 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -13.124 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -13.098 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -12.996 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -12.989 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -12.894 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -12.892 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -12.796 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -12.796 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -12.674 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |  -12.669 | 
     | _4_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_0_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_0_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
- Clock Gating Setup            0.157
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.617
- Arrival Time                  7.130
= Slack Time                   12.488
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.601 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.602 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.703 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.704 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   11.803 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   11.829 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   11.931 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   11.938 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   12.034 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   12.035 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   12.155 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   12.160 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   12.288 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   12.289 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   12.490 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   12.490 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   12.888 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   12.889 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   13.270 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   13.273 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   14.132 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   14.181 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   14.796 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   14.798 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   15.650 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   15.652 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   16.456 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.692 | 0.004 |   3.972 |   16.460 | 
     | homomorphic_multiply_inst/FE_OFC267_n439           | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.502 | 0.631 |   4.603 |   17.091 | 
     | homomorphic_multiply_inst/U379                     |                 | sky130_fd_sc_hd__nor2_2     | 0.502 | 0.003 |   4.605 |   17.093 | 
     | homomorphic_multiply_inst/U379                     | B v -> Y ^      | sky130_fd_sc_hd__nor2_2     | 0.800 | 0.797 |   5.402 |   17.890 | 
     | homomorphic_multiply_inst/FE_OFC320_n477           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.800 | 0.002 |   5.404 |   17.892 | 
     | homomorphic_multiply_inst/FE_OFC320_n477           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.773 | 0.721 |   6.125 |   18.613 | 
     | homomorphic_multiply_inst/U864                     |                 | sky130_fd_sc_hd__nand2_1    | 0.773 | 0.005 |   6.130 |   18.618 | 
     | homomorphic_multiply_inst/U864                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.639 | 0.738 |   6.868 |   19.355 | 
     | homomorphic_multiply_inst/U1138                    |                 | sky130_fd_sc_hd__nand2_1    | 0.639 | 0.006 |   6.874 |   19.362 | 
     | homomorphic_multiply_inst/U1138                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.162 | 0.256 |   7.130 |   19.617 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.162 | 0.000 |   7.130 |   19.617 | 
     | _0_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -13.374 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -13.374 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -13.272 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -13.272 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -13.173 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -13.147 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -13.045 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -13.038 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -12.942 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -12.941 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -12.845 | 
     | CTS_ccl_a_inv_00061                                |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |  -12.844 | 
     | CTS_ccl_a_inv_00061                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |  -12.714 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.123 | 0.002 |  -0.225 |  -12.713 | 
     | _0_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_5_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_5_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
- Clock Gating Setup            0.209
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.560
- Arrival Time                  6.803
= Slack Time                   12.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   11.870 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   11.871 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   11.973 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   11.973 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.072 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.098 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   12.201 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   12.207 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   12.303 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   12.304 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   12.424 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   12.429 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   12.558 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   12.558 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   12.759 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   12.759 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   13.812 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   13.828 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   14.682 | 
     | homomorphic_multiply_inst/U288                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.859 | 0.005 |   1.930 |   14.687 | 
     | homomorphic_multiply_inst/U288                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.383 | 0.605 |   2.534 |   15.291 | 
     | homomorphic_multiply_inst/U496                     |                 | sky130_fd_sc_hd__nand3_2    | 0.383 | 0.000 |   2.534 |   15.291 | 
     | homomorphic_multiply_inst/U496                     | C v -> Y ^      | sky130_fd_sc_hd__nand3_2    | 0.667 | 0.661 |   3.196 |   15.953 | 
     | homomorphic_multiply_inst/U983                     |                 | sky130_fd_sc_hd__nor2_1     | 0.667 | 0.009 |   3.204 |   15.962 | 
     | homomorphic_multiply_inst/U983                     | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.190 | 0.178 |   3.383 |   16.140 | 
     | homomorphic_multiply_inst/FE_OFC323_n879           |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.190 | 0.000 |   3.383 |   16.140 | 
     | homomorphic_multiply_inst/FE_OFC323_n879           | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.287 | 0.326 |   3.709 |   16.466 | 
     | homomorphic_multiply_inst/FE_OFC324_n879           |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.287 | 0.000 |   3.709 |   16.466 | 
     | homomorphic_multiply_inst/FE_OFC324_n879           | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 1.014 | 0.884 |   4.593 |   17.350 | 
     | homomorphic_multiply_inst/U988                     |                 | sky130_fd_sc_hd__o21ai_0    | 1.014 | 0.015 |   4.608 |   17.365 | 
     | homomorphic_multiply_inst/U988                     | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0    | 0.947 | 1.333 |   5.941 |   18.698 | 
     | homomorphic_multiply_inst/FE_OFC339_n645           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.947 | 0.001 |   5.942 |   18.699 | 
     | homomorphic_multiply_inst/FE_OFC339_n645           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.825 | 0.702 |   6.644 |   19.401 | 
     | homomorphic_multiply_inst/U1133                    |                 | sky130_fd_sc_hd__nand2_1    | 0.825 | 0.002 |   6.646 |   19.403 | 
     | homomorphic_multiply_inst/U1133                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.138 | 0.157 |   6.803 |   19.560 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.138 | 0.000 |   6.803 |   19.560 | 
     | _5_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -13.644 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -13.643 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -13.542 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -13.542 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -13.442 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -13.416 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -13.314 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -13.308 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -13.212 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -13.211 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.115 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -13.114 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -12.992 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |  -12.988 | 
     | _5_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_3_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_3_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
- Clock Gating Setup            0.205
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.563
- Arrival Time                  6.390
= Slack Time                   13.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.287 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.287 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.389 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.390 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.489 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.515 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   12.617 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   12.624 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   12.719 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   12.721 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   12.841 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   12.846 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   12.974 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   12.975 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.175 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.176 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.261 | 0.486 |   0.488 |   13.662 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.261 | 0.001 |   0.489 |   13.663 | 
     | FE_OFC167_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.537 |   1.026 |   14.200 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.430 | 0.003 |   1.029 |   14.203 | 
     | FE_OFC168_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.786 | 0.813 |   1.842 |   15.016 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.789 | 0.049 |   1.891 |   15.065 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.842 | 0.705 |   2.596 |   15.770 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.842 | 0.002 |   2.598 |   15.771 | 
     | homomorphic_multiply_inst/U336                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.383 | 0.477 |   3.075 |   16.248 | 
     | homomorphic_multiply_inst/U340                     |                 | sky130_fd_sc_hd__nand2_8    | 0.383 | 0.000 |   3.075 |   16.249 | 
     | homomorphic_multiply_inst/U340                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_8    | 0.735 | 0.600 |   3.675 |   16.849 | 
     | homomorphic_multiply_inst/FE_DBTC17_n488           |                 | sky130_fd_sc_hd__clkinv_4   | 0.758 | 0.151 |   3.826 |   16.999 | 
     | homomorphic_multiply_inst/FE_DBTC17_n488           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.741 | 0.835 |   4.660 |   17.834 | 
     | homomorphic_multiply_inst/U936                     |                 | sky130_fd_sc_hd__o21ai_0    | 0.744 | 0.041 |   4.701 |   17.875 | 
     | homomorphic_multiply_inst/U936                     | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0    | 0.648 | 0.840 |   5.542 |   18.715 | 
     | homomorphic_multiply_inst/FE_OFC341_n647           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.648 | 0.001 |   5.543 |   18.716 | 
     | homomorphic_multiply_inst/FE_OFC341_n647           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.864 | 0.717 |   6.260 |   19.433 | 
     | homomorphic_multiply_inst/U1135                    |                 | sky130_fd_sc_hd__nand2_1    | 0.864 | 0.003 |   6.262 |   19.436 | 
     | homomorphic_multiply_inst/U1135                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.129 | 0.128 |   6.390 |   19.563 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.129 | 0.000 |   6.390 |   19.563 | 
     | _3_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.060 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.060 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -13.958 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -13.958 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -13.859 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -13.833 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -13.731 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -13.724 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -13.628 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -13.627 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.531 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -13.530 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -13.408 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |  -13.405 | 
     | _3_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_1_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_1_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.207
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.567
- Arrival Time                  6.192
= Slack Time                   13.375
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.488 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.489 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.590 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.591 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.690 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.716 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   12.818 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   12.825 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   12.921 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   12.922 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.042 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.047 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.176 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.176 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.377 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.377 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.750 | 1.005 |   1.007 |   14.382 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.751 | 0.010 |   1.017 |   14.392 | 
     | FE_OFC170_row_2                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.946 | 0.942 |   1.960 |   15.334 | 
     | homomorphic_multiply_inst/U289                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.945 | 0.006 |   1.966 |   15.340 | 
     | homomorphic_multiply_inst/U289                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.672 |   2.637 |   16.012 | 
     | homomorphic_multiply_inst/U885                     |                 | sky130_fd_sc_hd__nand2_1    | 0.430 | 0.000 |   2.638 |   16.013 | 
     | homomorphic_multiply_inst/U885                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.336 | 0.431 |   3.069 |   16.443 | 
     | homomorphic_multiply_inst/U886                     |                 | sky130_fd_sc_hd__nor2_1     | 0.336 | 0.000 |   3.069 |   16.444 | 
     | homomorphic_multiply_inst/U886                     | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.200 | 0.253 |   3.322 |   16.697 | 
     | homomorphic_multiply_inst/FE_OFC298_n1632          |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.200 | 0.001 |   3.322 |   16.697 | 
     | homomorphic_multiply_inst/FE_OFC298_n1632          | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.209 | 0.265 |   3.587 |   16.962 | 
     | homomorphic_multiply_inst/FE_OFC300_n1632          |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.209 | 0.001 |   3.588 |   16.963 | 
     | homomorphic_multiply_inst/FE_OFC300_n1632          | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.958 | 0.807 |   4.395 |   17.770 | 
     | homomorphic_multiply_inst/U889                     |                 | sky130_fd_sc_hd__o21ai_0    | 0.958 | 0.018 |   4.413 |   17.787 | 
     | homomorphic_multiply_inst/U889                     | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0    | 0.715 | 0.939 |   5.351 |   18.726 | 
     | homomorphic_multiply_inst/FE_OFC343_n649           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.715 | 0.001 |   5.352 |   18.727 | 
     | homomorphic_multiply_inst/FE_OFC343_n649           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.817 | 0.688 |   6.040 |   19.415 | 
     | homomorphic_multiply_inst/U1137                    |                 | sky130_fd_sc_hd__nand2_1    | 0.817 | 0.002 |   6.042 |   19.417 | 
     | homomorphic_multiply_inst/U1137                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.138 | 0.149 |   6.192 |   19.567 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.138 | 0.000 |   6.192 |   19.567 | 
     | _1_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.262 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.261 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.160 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.159 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.060 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.034 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -13.932 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -13.925 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -13.830 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -13.828 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.732 | 
     | CTS_ccl_a_inv_00061                                |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |  -13.732 | 
     | CTS_ccl_a_inv_00061                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |  -13.602 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.123 | 0.001 |  -0.226 |  -13.601 | 
     | _1_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_9_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_9_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.233
- Clock Gating Setup            0.161
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.606
- Arrival Time                  6.158
= Slack Time                   13.448
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.561 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.562 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.664 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.664 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.763 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.789 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   12.892 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   12.898 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   12.994 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   12.995 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.115 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.120 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.249 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.249 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.450 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.450 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.261 | 0.486 |   0.488 |   13.936 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.261 | 0.001 |   0.489 |   13.937 | 
     | FE_OFC167_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.537 |   1.026 |   14.474 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.430 | 0.003 |   1.029 |   14.478 | 
     | FE_OFC168_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.786 | 0.813 |   1.842 |   15.290 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.789 | 0.049 |   1.891 |   15.339 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.842 | 0.705 |   2.596 |   16.044 | 
     | homomorphic_multiply_inst/U885                     |                 | sky130_fd_sc_hd__nand2_1    | 0.842 | 0.001 |   2.597 |   16.046 | 
     | homomorphic_multiply_inst/U885                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.354 | 0.428 |   3.026 |   16.474 | 
     | homomorphic_multiply_inst/U1081                    |                 | sky130_fd_sc_hd__nor3_1     | 0.354 | 0.000 |   3.026 |   16.474 | 
     | homomorphic_multiply_inst/U1081                    | C v -> Y ^      | sky130_fd_sc_hd__nor3_1     | 0.407 | 0.485 |   3.511 |   16.959 | 
     | homomorphic_multiply_inst/FE_OFC283_n955           |                 | sky130_fd_sc_hd__clkbuf_1   | 0.407 | 0.000 |   3.511 |   16.959 | 
     | homomorphic_multiply_inst/FE_OFC283_n955           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.666 | 0.627 |   4.138 |   17.586 | 
     | homomorphic_multiply_inst/FE_OFC284_n955           |                 | sky130_fd_sc_hd__clkbuf_4   | 0.665 | 0.002 |   4.140 |   17.588 | 
     | homomorphic_multiply_inst/FE_OFC284_n955           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 0.980 | 0.902 |   5.042 |   18.490 | 
     | homomorphic_multiply_inst/U1084                    |                 | sky130_fd_sc_hd__nand2_1    | 0.980 | 0.011 |   5.053 |   18.501 | 
     | homomorphic_multiply_inst/U1084                    | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.700 | 0.829 |   5.882 |   19.330 | 
     | homomorphic_multiply_inst/U1129                    |                 | sky130_fd_sc_hd__nand2_1    | 0.700 | 0.006 |   5.888 |   19.336 | 
     | homomorphic_multiply_inst/U1129                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.172 | 0.270 |   6.158 |   19.606 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.172 | 0.000 |   6.158 |   19.606 | 
     | _9_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.335 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.334 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.233 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.233 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.133 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.107 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.005 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -13.999 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -13.903 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -13.902 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.806 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -13.805 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -13.683 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.002 |  -0.233 |  -13.681 | 
     | _9_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_8_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_8_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.233
- Clock Gating Setup            0.197
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.571
- Arrival Time                  5.962
= Slack Time                   13.608
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.722 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.722 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.824 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.824 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.924 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.950 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.052 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.058 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.154 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.155 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.276 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.281 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.409 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.410 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.610 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.610 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.750 | 1.005 |   1.007 |   14.616 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.751 | 0.010 |   1.017 |   14.625 | 
     | FE_OFC170_row_2                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.946 | 0.942 |   1.960 |   15.568 | 
     | homomorphic_multiply_inst/U289                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.945 | 0.006 |   1.966 |   15.574 | 
     | homomorphic_multiply_inst/U289                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.672 |   2.637 |   16.246 | 
     | homomorphic_multiply_inst/U885                     |                 | sky130_fd_sc_hd__nand2_1    | 0.430 | 0.000 |   2.638 |   16.246 | 
     | homomorphic_multiply_inst/U885                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.336 | 0.431 |   3.069 |   16.677 | 
     | homomorphic_multiply_inst/U1056                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.336 | 0.001 |   3.069 |   16.678 | 
     | homomorphic_multiply_inst/U1056                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.260 | 0.353 |   3.423 |   17.031 | 
     | homomorphic_multiply_inst/U1057                    |                 | sky130_fd_sc_hd__nand2_8    | 0.260 | 0.001 |   3.423 |   17.032 | 
     | homomorphic_multiply_inst/U1057                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_8    | 0.785 | 0.661 |   4.084 |   17.693 | 
     | homomorphic_multiply_inst/FE_DBTC15_n860           |                 | sky130_fd_sc_hd__clkinv_4   | 0.786 | 0.029 |   4.114 |   17.722 | 
     | homomorphic_multiply_inst/FE_DBTC15_n860           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.764 | 0.858 |   4.971 |   18.580 | 
     | homomorphic_multiply_inst/U1060                    |                 | sky130_fd_sc_hd__nand2_1    | 0.767 | 0.048 |   5.019 |   18.628 | 
     | homomorphic_multiply_inst/U1060                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.684 | 0.825 |   5.845 |   19.453 | 
     | homomorphic_multiply_inst/U1130                    |                 | sky130_fd_sc_hd__nand2_1    | 0.684 | 0.003 |   5.848 |   19.456 | 
     | homomorphic_multiply_inst/U1130                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.107 | 0.114 |   5.962 |   19.571 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.107 | 0.000 |   5.962 |   19.571 | 
     | _8_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.495 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.495 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.393 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.393 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.294 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.268 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.165 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.159 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.063 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -14.062 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.966 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -13.965 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -13.843 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.002 |  -0.233 |  -13.841 | 
     | _8_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_7_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_7_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
- Clock Gating Setup            0.157
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.612
- Arrival Time                  5.980
= Slack Time                   13.632
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.745 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.746 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.847 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.848 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   12.947 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   12.973 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.075 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.082 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.178 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.179 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.299 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.304 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.432 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.433 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.634 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.634 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.750 | 1.005 |   1.007 |   14.639 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.751 | 0.010 |   1.017 |   14.649 | 
     | FE_OFC170_row_2                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.946 | 0.942 |   1.960 |   15.591 | 
     | homomorphic_multiply_inst/U289                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.945 | 0.006 |   1.966 |   15.597 | 
     | homomorphic_multiply_inst/U289                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.672 |   2.637 |   16.269 | 
     | homomorphic_multiply_inst/U492                     |                 | sky130_fd_sc_hd__nor2_1     | 0.430 | 0.000 |   2.638 |   16.270 | 
     | homomorphic_multiply_inst/U492                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.854 | 0.878 |   3.516 |   17.148 | 
     | homomorphic_multiply_inst/U1032                    |                 | sky130_fd_sc_hd__nand2_1    | 0.854 | 0.001 |   3.518 |   17.149 | 
     | homomorphic_multiply_inst/U1032                    | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.171 | 0.151 |   3.669 |   17.300 | 
     | homomorphic_multiply_inst/FE_OFC280_n887           |                 | sky130_fd_sc_hd__buf_6      | 0.171 | 0.000 |   3.669 |   17.300 | 
     | homomorphic_multiply_inst/FE_OFC280_n887           | A v -> X v      | sky130_fd_sc_hd__buf_6      | 0.383 | 0.356 |   4.025 |   17.657 | 
     | homomorphic_multiply_inst/FE_DBTC12_n887           |                 | sky130_fd_sc_hd__clkinv_4   | 0.423 | 0.119 |   4.144 |   17.775 | 
     | homomorphic_multiply_inst/FE_DBTC12_n887           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_4   | 0.825 | 0.763 |   4.907 |   18.539 | 
     | homomorphic_multiply_inst/U1035                    |                 | sky130_fd_sc_hd__nand2_1    | 0.831 | 0.068 |   4.975 |   18.606 | 
     | homomorphic_multiply_inst/U1035                    | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.640 | 0.757 |   5.731 |   19.363 | 
     | homomorphic_multiply_inst/U1131                    |                 | sky130_fd_sc_hd__nand2_1    | 0.640 | 0.003 |   5.734 |   19.366 | 
     | homomorphic_multiply_inst/U1131                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.156 | 0.246 |   5.980 |   19.612 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.156 | 0.000 |   5.980 |   19.612 | 
     | _7_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.518 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.518 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.416 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.416 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.317 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.291 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.189 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.182 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.086 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -14.085 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -13.989 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -13.988 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -13.866 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |  -13.863 | 
     | _7_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_6_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_6_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.232
- Clock Gating Setup            0.153
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.615
- Arrival Time                  5.870
= Slack Time                   13.745
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.858 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.859 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.960 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.961 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.060 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.086 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.188 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.195 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.290 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.292 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.412 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.417 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.545 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.546 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.746 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.747 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   14.800 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   14.815 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   15.670 | 
     | homomorphic_multiply_inst/U371                     |                 | sky130_fd_sc_hd__nand2_1    | 0.859 | 0.004 |   1.929 |   15.674 | 
     | homomorphic_multiply_inst/U371                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.311 | 0.363 |   2.292 |   16.037 | 
     | homomorphic_multiply_inst/U504                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.311 | 0.000 |   2.293 |   16.037 | 
     | homomorphic_multiply_inst/U504                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.108 | 0.222 |   2.514 |   16.259 | 
     | homomorphic_multiply_inst/U508                     |                 | sky130_fd_sc_hd__nand2_1    | 0.108 | 0.000 |   2.515 |   16.259 | 
     | homomorphic_multiply_inst/U508                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.744 | 0.560 |   3.074 |   16.819 | 
     | homomorphic_multiply_inst/U1009                    |                 | sky130_fd_sc_hd__nor2_1     | 0.744 | 0.005 |   3.080 |   16.824 | 
     | homomorphic_multiply_inst/U1009                    | B v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.442 | 0.652 |   3.732 |   17.476 | 
     | homomorphic_multiply_inst/FE_OFC287_n1049          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.442 | 0.000 |   3.732 |   17.477 | 
     | homomorphic_multiply_inst/FE_OFC287_n1049          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.833 | 1.181 |   4.913 |   18.658 | 
     | homomorphic_multiply_inst/U1011                    |                 | sky130_fd_sc_hd__nand2_1    | 0.833 | 0.004 |   4.917 |   18.662 | 
     | homomorphic_multiply_inst/U1011                    | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.616 | 0.729 |   5.646 |   19.390 | 
     | homomorphic_multiply_inst/U1132                    |                 | sky130_fd_sc_hd__nand2_1    | 0.616 | 0.003 |   5.649 |   19.393 | 
     | homomorphic_multiply_inst/U1132                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.140 | 0.222 |   5.870 |   19.615 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.140 | 0.000 |   5.870 |   19.615 | 
     | _6_/latch                                          |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.631 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.631 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.529 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.529 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.430 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.404 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.302 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.295 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.199 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -14.198 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -14.102 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -14.101 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -13.979 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.003 |  -0.232 |  -13.977 | 
     | _6_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_10_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_10_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                      
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.234
- Clock Gating Setup            0.157
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.609
- Arrival Time                  5.828
= Slack Time                   13.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.894 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.895 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   12.996 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   12.997 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.096 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.122 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.224 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.231 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.327 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.328 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.448 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.453 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.581 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.582 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.783 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.783 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.261 | 0.486 |   0.488 |   14.269 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.261 | 0.001 |   0.489 |   14.270 | 
     | FE_OFC167_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.537 |   1.026 |   14.807 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.430 | 0.003 |   1.029 |   14.810 | 
     | FE_OFC168_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.786 | 0.813 |   1.842 |   15.623 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.789 | 0.049 |   1.891 |   15.672 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.842 | 0.705 |   2.596 |   16.377 | 
     | homomorphic_multiply_inst/U885                     |                 | sky130_fd_sc_hd__nand2_1    | 0.842 | 0.001 |   2.597 |   16.378 | 
     | homomorphic_multiply_inst/U885                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.354 | 0.428 |   3.026 |   16.807 | 
     | homomorphic_multiply_inst/U1105                    |                 | sky130_fd_sc_hd__nor2_4     | 0.354 | 0.000 |   3.026 |   16.807 | 
     | homomorphic_multiply_inst/U1105                    | B v -> Y ^      | sky130_fd_sc_hd__nor2_4     | 0.931 | 0.820 |   3.846 |   17.627 | 
     | homomorphic_multiply_inst/FE_OFC292_n1306          |                 | sky130_fd_sc_hd__clkbuf_4   | 0.932 | 0.002 |   3.848 |   17.629 | 
     | homomorphic_multiply_inst/FE_OFC292_n1306          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4   | 0.974 | 0.965 |   4.813 |   18.594 | 
     | homomorphic_multiply_inst/U1107                    |                 | sky130_fd_sc_hd__nand2_1    | 0.976 | 0.029 |   4.842 |   18.623 | 
     | homomorphic_multiply_inst/U1107                    | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.597 | 0.731 |   5.574 |   19.354 | 
     | homomorphic_multiply_inst/U1128                    |                 | sky130_fd_sc_hd__nand2_1    | 0.597 | 0.003 |   5.577 |   19.357 | 
     | homomorphic_multiply_inst/U1128                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.159 | 0.251 |   5.828 |   19.609 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.159 | 0.000 |   5.828 |   19.609 | 
     | _10_/latch                                         |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.667 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.667 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.565 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.565 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.466 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.440 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.338 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.331 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.235 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |  -14.234 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |  -14.138 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.357 |  -14.137 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.235 |  -14.015 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.001 |  -0.234 |  -14.015 | 
     | _10_/latch                                         |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_12_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_12_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.224
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.549
- Arrival Time                  5.736
= Slack Time                   13.813
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.927 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.927 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   13.029 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   13.029 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.129 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.155 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.257 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.263 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.359 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.360 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.481 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.486 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.614 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.615 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.815 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.815 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.261 | 0.486 |   0.488 |   14.301 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.261 | 0.001 |   0.489 |   14.302 | 
     | FE_OFC167_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.537 |   1.026 |   14.840 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.430 | 0.003 |   1.029 |   14.843 | 
     | FE_OFC168_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.786 | 0.813 |   1.842 |   15.656 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.789 | 0.049 |   1.891 |   15.704 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.842 | 0.705 |   2.596 |   16.409 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.842 | 0.002 |   2.598 |   16.411 | 
     | homomorphic_multiply_inst/U336                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.383 | 0.477 |   3.075 |   16.888 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.383 | 0.002 |   3.077 |   16.890 | 
     | homomorphic_multiply_inst/U375                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_2    | 0.815 | 0.752 |   3.829 |   17.642 | 
     | homomorphic_multiply_inst/FE_DBTC20_n439           |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.816 | 0.011 |   3.840 |   17.653 | 
     | homomorphic_multiply_inst/FE_DBTC20_n439           | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.919 | 1.070 |   4.911 |   18.724 | 
     | homomorphic_multiply_inst/U1160                    |                 | sky130_fd_sc_hd__o31ai_1    | 0.918 | 0.017 |   4.928 |   18.741 | 
     | homomorphic_multiply_inst/U1160                    | A2 v -> Y ^     | sky130_fd_sc_hd__o31ai_1    | 0.506 | 0.808 |   5.736 |   19.549 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.506 | 0.000 |   5.736 |   19.549 | 
     | reg_12_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.700 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.700 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.598 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.598 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.498 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.473 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.370 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.364 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.268 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -14.262 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -14.158 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -14.156 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -14.041 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |  -14.040 | 
     | reg_12_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_12_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_12_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.224
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.549
- Arrival Time                  5.736
= Slack Time                   13.813
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   12.927 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   12.927 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   13.029 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   13.029 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.129 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.155 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.257 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.263 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.359 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.360 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.481 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.486 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.614 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.615 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   13.815 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   13.815 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.261 | 0.486 |   0.488 |   14.302 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.261 | 0.001 |   0.489 |   14.303 | 
     | FE_OFC167_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.537 |   1.026 |   14.840 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.430 | 0.003 |   1.029 |   14.843 | 
     | FE_OFC168_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.786 | 0.813 |   1.842 |   15.656 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.789 | 0.049 |   1.891 |   15.705 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.842 | 0.705 |   2.596 |   16.409 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.842 | 0.002 |   2.598 |   16.411 | 
     | homomorphic_multiply_inst/U336                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.383 | 0.477 |   3.075 |   16.888 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.383 | 0.002 |   3.077 |   16.890 | 
     | homomorphic_multiply_inst/U375                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_2    | 0.815 | 0.752 |   3.829 |   17.642 | 
     | homomorphic_multiply_inst/FE_DBTC20_n439           |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.816 | 0.011 |   3.840 |   17.654 | 
     | homomorphic_multiply_inst/FE_DBTC20_n439           | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.919 | 1.070 |   4.911 |   18.724 | 
     | homomorphic_multiply_inst/U1160                    |                 | sky130_fd_sc_hd__o31ai_1    | 0.918 | 0.017 |   4.928 |   18.741 | 
     | homomorphic_multiply_inst/U1160                    | A2 v -> Y ^     | sky130_fd_sc_hd__o31ai_1    | 0.506 | 0.808 |   5.736 |   19.549 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.506 | 0.000 |   5.736 |   19.549 | 
     | reg_12_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -14.700 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -14.700 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.598 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.598 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.499 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.473 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.370 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.364 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.268 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -14.262 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -14.158 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -14.156 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -14.041 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |  -14.040 | 
     | reg_12_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_14_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_14_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.251
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.522
- Arrival Time                  5.344
= Slack Time                   14.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   13.292 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   13.292 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   13.394 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   13.394 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.494 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.520 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.622 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.628 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.724 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.725 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.846 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.851 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.979 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.980 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   14.180 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   14.180 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.750 | 1.005 |   1.007 |   15.186 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.751 | 0.010 |   1.017 |   15.195 | 
     | FE_OFC170_row_2                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.946 | 0.942 |   1.960 |   16.138 | 
     | homomorphic_multiply_inst/U289                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.945 | 0.006 |   1.966 |   16.144 | 
     | homomorphic_multiply_inst/U289                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.672 |   2.637 |   16.816 | 
     | homomorphic_multiply_inst/U492                     |                 | sky130_fd_sc_hd__nor2_1     | 0.430 | 0.000 |   2.638 |   16.816 | 
     | homomorphic_multiply_inst/U492                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.854 | 0.878 |   3.516 |   17.694 | 
     | homomorphic_multiply_inst/U985                     |                 | sky130_fd_sc_hd__nand2_1    | 0.854 | 0.002 |   3.518 |   17.697 | 
     | homomorphic_multiply_inst/U985                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.176 | 0.167 |   3.686 |   17.864 | 
     | homomorphic_multiply_inst/FE_OFC272_n565           |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.176 | 0.000 |   3.686 |   17.864 | 
     | homomorphic_multiply_inst/FE_OFC272_n565           | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.168 | 0.223 |   3.909 |   18.087 | 
     | homomorphic_multiply_inst/FE_OFC273_n565           |                 | sky130_fd_sc_hd__clkinv_4   | 0.168 | 0.000 |   3.909 |   18.087 | 
     | homomorphic_multiply_inst/FE_OFC273_n565           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.751 | 0.575 |   4.484 |   18.662 | 
     | homomorphic_multiply_inst/FE_DBTC16_n565           |                 | sky130_fd_sc_hd__clkinv_1   | 0.752 | 0.006 |   4.490 |   18.668 | 
     | homomorphic_multiply_inst/FE_DBTC16_n565           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1   | 0.422 | 0.615 |   5.105 |   19.283 | 
     | homomorphic_multiply_inst/U1155                    |                 | sky130_fd_sc_hd__o31ai_1    | 0.422 | 0.001 |   5.106 |   19.284 | 
     | homomorphic_multiply_inst/U1155                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1    | 0.237 | 0.238 |   5.344 |   19.522 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.237 | 0.001 |   5.344 |   19.522 | 
     | reg_14_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.065 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.065 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.963 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.963 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.863 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.838 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.735 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.729 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.633 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -14.627 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -14.523 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -14.521 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -14.406 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -14.404 | 
     | reg_14_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_14_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_14_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.251
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.523
- Arrival Time                  5.344
= Slack Time                   14.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   13.292 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   13.292 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   13.394 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   13.394 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   13.494 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   13.520 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   13.622 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   13.628 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   13.724 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   13.725 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   13.846 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   13.851 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   13.979 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   13.980 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   14.180 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   14.180 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.750 | 1.005 |   1.007 |   15.186 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.751 | 0.010 |   1.017 |   15.195 | 
     | FE_OFC170_row_2                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.946 | 0.942 |   1.960 |   16.138 | 
     | homomorphic_multiply_inst/U289                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.945 | 0.006 |   1.966 |   16.144 | 
     | homomorphic_multiply_inst/U289                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.430 | 0.672 |   2.637 |   16.816 | 
     | homomorphic_multiply_inst/U492                     |                 | sky130_fd_sc_hd__nor2_1     | 0.430 | 0.000 |   2.638 |   16.816 | 
     | homomorphic_multiply_inst/U492                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.854 | 0.878 |   3.516 |   17.694 | 
     | homomorphic_multiply_inst/U985                     |                 | sky130_fd_sc_hd__nand2_1    | 0.854 | 0.002 |   3.518 |   17.697 | 
     | homomorphic_multiply_inst/U985                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.176 | 0.167 |   3.686 |   17.864 | 
     | homomorphic_multiply_inst/FE_OFC272_n565           |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.176 | 0.000 |   3.686 |   17.864 | 
     | homomorphic_multiply_inst/FE_OFC272_n565           | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.168 | 0.223 |   3.909 |   18.087 | 
     | homomorphic_multiply_inst/FE_OFC273_n565           |                 | sky130_fd_sc_hd__clkinv_4   | 0.168 | 0.000 |   3.909 |   18.088 | 
     | homomorphic_multiply_inst/FE_OFC273_n565           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.751 | 0.575 |   4.484 |   18.663 | 
     | homomorphic_multiply_inst/FE_DBTC16_n565           |                 | sky130_fd_sc_hd__clkinv_1   | 0.752 | 0.006 |   4.490 |   18.668 | 
     | homomorphic_multiply_inst/FE_DBTC16_n565           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1   | 0.422 | 0.615 |   5.105 |   19.283 | 
     | homomorphic_multiply_inst/U1155                    |                 | sky130_fd_sc_hd__o31ai_1    | 0.422 | 0.001 |   5.106 |   19.285 | 
     | homomorphic_multiply_inst/U1155                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1    | 0.237 | 0.238 |   5.344 |   19.522 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.237 | 0.001 |   5.344 |   19.523 | 
     | reg_14_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.065 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.065 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -14.963 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -14.963 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -14.864 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -14.838 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -14.735 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -14.729 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -14.633 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -14.627 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -14.523 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -14.521 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -14.406 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -14.404 | 
     | reg_14_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.232
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.539
- Arrival Time                  4.872
= Slack Time                   14.667
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.781 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.781 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   13.883 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   13.883 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   13.983 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.009 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.111 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.117 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.213 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.214 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.335 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.340 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.468 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.469 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.697 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.697 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.034 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.052 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   16.950 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   16.950 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.291 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.291 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   17.958 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   17.966 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.332 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.332 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.510 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.257 | 0.000 |   3.843 |   18.510 | 
     | homomorphic_multiply_inst/U1139                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.509 | 0.667 |   4.510 |   19.177 | 
     | homomorphic_multiply_inst/U1140                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.509 | 0.001 |   4.510 |   19.178 | 
     | homomorphic_multiply_inst/U1140                    | B1_N ^ -> Y ^   | sky130_fd_sc_hd__o21bai_1  | 0.453 | 0.361 |   4.871 |   19.539 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.453 | 0.001 |   4.872 |   19.539 | 
     | reg_19_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.554 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.554 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.452 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.452 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.353 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.327 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.224 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.218 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.122 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.117 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.012 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.011 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -14.898 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.229 |  -14.896 | 
     | reg_19_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.232
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.541
- Arrival Time                  4.872
= Slack Time                   14.669
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.782 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.783 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   13.884 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   13.885 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   13.984 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.010 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.112 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.119 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.215 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.216 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.336 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.341 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.470 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.471 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.698 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.698 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.036 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.053 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   16.951 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   16.952 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.293 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.293 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   17.959 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   17.968 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.333 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.333 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.511 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.257 | 0.000 |   3.843 |   18.511 | 
     | homomorphic_multiply_inst/U1139                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.509 | 0.667 |   4.510 |   19.179 | 
     | homomorphic_multiply_inst/U1140                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.509 | 0.001 |   4.510 |   19.179 | 
     | homomorphic_multiply_inst/U1140                    | B1_N ^ -> Y ^   | sky130_fd_sc_hd__o21bai_1  | 0.453 | 0.361 |   4.871 |   19.540 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.453 | 0.001 |   4.872 |   19.541 | 
     | reg_19_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.556 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.555 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.454 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.453 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.354 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.328 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.226 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.219 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.124 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.118 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.014 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.012 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -14.899 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |  -14.896 | 
     | reg_19_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.246
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.526
- Arrival Time                  4.770
= Slack Time                   14.756
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.869 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.870 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   13.972 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   13.972 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.071 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.097 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.200 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.206 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.302 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.303 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.423 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.428 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.557 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.558 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.785 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.785 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.123 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.141 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.038 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.039 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.380 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.380 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.046 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.055 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.420 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.421 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.598 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   18.599 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   18.957 | 
     | homomorphic_multiply_inst/U1144                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.282 | 0.001 |   4.202 |   18.958 | 
     | homomorphic_multiply_inst/U1144                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.130 | 0.194 |   4.395 |   19.151 | 
     | homomorphic_multiply_inst/U1145                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.130 | 0.000 |   4.396 |   19.152 | 
     | homomorphic_multiply_inst/U1145                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.529 | 0.374 |   4.770 |   19.526 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.529 | 0.001 |   4.770 |   19.526 | 
     | reg_17_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.643 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.642 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.541 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.541 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.441 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.415 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.313 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.307 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.211 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.205 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.101 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.100 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -14.986 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |  -14.984 | 
     | reg_17_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.226
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.546
- Arrival Time                  4.770
= Slack Time                   14.776
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.889 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.890 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   13.991 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   13.992 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.091 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.117 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.219 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.226 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.322 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.323 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.443 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.448 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.576 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.577 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.805 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.805 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.143 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.160 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.058 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.059 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.400 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.400 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.066 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.074 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.440 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.440 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.618 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   18.618 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   18.977 | 
     | homomorphic_multiply_inst/U1144                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.282 | 0.001 |   4.202 |   18.978 | 
     | homomorphic_multiply_inst/U1144                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.130 | 0.194 |   4.395 |   19.171 | 
     | homomorphic_multiply_inst/U1145                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.130 | 0.000 |   4.396 |   19.171 | 
     | homomorphic_multiply_inst/U1145                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.529 | 0.374 |   4.770 |   19.545 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.529 | 0.001 |   4.770 |   19.546 | 
     | reg_17_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.662 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.662 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.560 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.560 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.461 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.435 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.333 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.326 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.230 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.225 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.121 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.119 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.006 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |  -15.003 | 
     | reg_17_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_8_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_8_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.227
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.544
- Arrival Time                  4.687
= Slack Time                   14.857
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.970 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.971 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.073 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.073 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.172 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.198 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.301 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.307 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.403 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.404 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.524 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.529 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.658 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.659 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.886 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.886 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.224 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.242 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.139 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.140 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.481 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.481 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.147 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.156 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.521 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.522 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.759 | 
     | homomorphic_multiply_inst/U330                     |                 | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.001 |   3.903 |   18.760 | 
     | homomorphic_multiply_inst/U330                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.316 | 0.267 |   4.170 |   19.027 | 
     | homomorphic_multiply_inst/U1171                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.316 | 0.000 |   4.171 |   19.028 | 
     | homomorphic_multiply_inst/U1171                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.126 | 0.189 |   4.360 |   19.217 | 
     | homomorphic_multiply_inst/U1172                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.126 | 0.000 |   4.360 |   19.217 | 
     | homomorphic_multiply_inst/U1172                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.434 | 0.326 |   4.686 |   19.543 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.434 | 0.001 |   4.687 |   19.544 | 
     | reg_8_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.744 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.743 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.642 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.641 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.542 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.516 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.414 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.407 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.312 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.306 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.202 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.201 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.087 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.229 |  -15.086 | 
     | reg_8_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_4_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_4_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.194
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.580
- Arrival Time                  4.712
= Slack Time                   14.867
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.981 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.981 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.083 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.084 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.183 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.209 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.311 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.318 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.413 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.415 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.535 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.540 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.668 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.669 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.897 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.897 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.235 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.252 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.150 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.151 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.491 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.491 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.158 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.166 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.532 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.533 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.770 | 
     | homomorphic_multiply_inst/U330                     |                 | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.001 |   3.903 |   18.771 | 
     | homomorphic_multiply_inst/U330                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.316 | 0.267 |   4.170 |   19.038 | 
     | homomorphic_multiply_inst/U1171                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.316 | 0.000 |   4.171 |   19.038 | 
     | homomorphic_multiply_inst/U1171                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.126 | 0.189 |   4.360 |   19.228 | 
     | homomorphic_multiply_inst/U1175                    |                 | sky130_fd_sc_hd__a31oi_1   | 0.126 | 0.000 |   4.360 |   19.228 | 
     | homomorphic_multiply_inst/U1175                    | B1 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.375 | 0.352 |   4.712 |   19.579 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.375 | 0.000 |   4.712 |   19.580 | 
     | reg_4_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.754 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.754 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.652 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.652 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.553 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.527 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.424 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.418 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.322 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.317 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.212 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.211 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.095 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.094 | 
     | reg_4_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_4_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_4_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.194
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.580
- Arrival Time                  4.712
= Slack Time                   14.868
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.981 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.982 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.083 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.084 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.183 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.209 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.311 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.318 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.413 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.415 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.535 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.540 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.668 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.669 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.897 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.897 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.235 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.252 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.150 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.151 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.491 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.491 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.158 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.166 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.532 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.533 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.770 | 
     | homomorphic_multiply_inst/U330                     |                 | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.001 |   3.903 |   18.771 | 
     | homomorphic_multiply_inst/U330                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.316 | 0.267 |   4.170 |   19.038 | 
     | homomorphic_multiply_inst/U1171                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.316 | 0.000 |   4.171 |   19.038 | 
     | homomorphic_multiply_inst/U1171                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.126 | 0.189 |   4.360 |   19.228 | 
     | homomorphic_multiply_inst/U1175                    |                 | sky130_fd_sc_hd__a31oi_1   | 0.126 | 0.000 |   4.360 |   19.228 | 
     | homomorphic_multiply_inst/U1175                    | B1 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.375 | 0.352 |   4.712 |   19.579 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.375 | 0.000 |   4.712 |   19.580 | 
     | reg_4_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.754 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.754 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.652 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.652 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.553 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.527 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.425 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.418 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.322 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.317 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.212 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.211 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.095 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.094 | 
     | reg_4_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_8_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_8_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.208
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.566
- Arrival Time                  4.687
= Slack Time                   14.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   13.992 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   13.993 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.094 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.095 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.194 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.220 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.322 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.329 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.425 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.426 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.546 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.551 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.680 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.681 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   14.908 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   14.908 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.246 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.264 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.161 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.162 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.503 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.503 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.169 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.178 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.543 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.544 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.781 | 
     | homomorphic_multiply_inst/U330                     |                 | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.001 |   3.903 |   18.782 | 
     | homomorphic_multiply_inst/U330                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.316 | 0.267 |   4.170 |   19.049 | 
     | homomorphic_multiply_inst/U1171                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.316 | 0.000 |   4.171 |   19.050 | 
     | homomorphic_multiply_inst/U1171                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.126 | 0.189 |   4.360 |   19.239 | 
     | homomorphic_multiply_inst/U1172                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.126 | 0.000 |   4.360 |   19.239 | 
     | homomorphic_multiply_inst/U1172                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.434 | 0.326 |   4.686 |   19.565 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.434 | 0.001 |   4.687 |   19.566 | 
     | reg_8_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.766 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.765 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.664 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.663 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.564 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.538 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.436 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.429 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.334 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.328 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.224 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.222 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.107 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.105 | 
     | reg_8_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_0_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_0_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.263
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.508
- Arrival Time                  4.618
= Slack Time                   14.890
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.003 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.004 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.105 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.106 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.205 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.231 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.333 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.340 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.436 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.437 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.557 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.562 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.691 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.691 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   14.892 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   14.892 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   15.945 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   15.961 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   16.815 | 
     | homomorphic_multiply_inst/U288                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.859 | 0.005 |   1.930 |   16.819 | 
     | homomorphic_multiply_inst/U288                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.383 | 0.605 |   2.534 |   17.424 | 
     | homomorphic_multiply_inst/U348                     |                 | sky130_fd_sc_hd__nand2_1    | 0.383 | 0.001 |   2.535 |   17.425 | 
     | homomorphic_multiply_inst/U348                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.375 | 0.390 |   2.925 |   17.815 | 
     | homomorphic_multiply_inst/U358                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.375 | 0.001 |   2.926 |   17.815 | 
     | homomorphic_multiply_inst/U358                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.304 | 0.404 |   3.330 |   18.220 | 
     | homomorphic_multiply_inst/U502                     |                 | sky130_fd_sc_hd__nand2_1    | 0.304 | 0.000 |   3.330 |   18.220 | 
     | homomorphic_multiply_inst/U502                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.889 | 0.914 |   4.244 |   19.134 | 
     | homomorphic_multiply_inst/U1169                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.889 | 0.002 |   4.246 |   19.136 | 
     | homomorphic_multiply_inst/U1169                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1    | 0.265 | 0.372 |   4.618 |   19.508 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.265 | 0.000 |   4.618 |   19.508 | 
     | reg_0_/latch_clone_2                               |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.776 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.776 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.675 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.674 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.575 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.549 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.447 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.440 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.344 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.339 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.235 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.233 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.120 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.229 |  -15.119 | 
     | reg_0_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_0_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_0_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q                                        
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.263
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.509
- Arrival Time                  4.618
= Slack Time                   14.891
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.004 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.005 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.106 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.107 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.206 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.232 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.334 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.341 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.437 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.438 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.558 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.563 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.692 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.692 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   14.893 | 
     | controller_inst/row_reg_1_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   14.893 | 
     | controller_inst/row_reg_1_                         | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.853 | 1.053 |   1.055 |   15.946 | 
     | FE_OFC171_row_1                                    |                 | sky130_fd_sc_hd__clkbuf_1   | 0.856 | 0.016 |   1.071 |   15.962 | 
     | FE_OFC171_row_1                                    | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1   | 0.859 | 0.854 |   1.925 |   16.816 | 
     | homomorphic_multiply_inst/U288                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.859 | 0.005 |   1.930 |   16.820 | 
     | homomorphic_multiply_inst/U288                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.383 | 0.605 |   2.534 |   17.425 | 
     | homomorphic_multiply_inst/U348                     |                 | sky130_fd_sc_hd__nand2_1    | 0.383 | 0.001 |   2.535 |   17.426 | 
     | homomorphic_multiply_inst/U348                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.375 | 0.390 |   2.925 |   17.816 | 
     | homomorphic_multiply_inst/U358                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.375 | 0.001 |   2.926 |   17.816 | 
     | homomorphic_multiply_inst/U358                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.304 | 0.404 |   3.330 |   18.221 | 
     | homomorphic_multiply_inst/U502                     |                 | sky130_fd_sc_hd__nand2_1    | 0.304 | 0.000 |   3.330 |   18.221 | 
     | homomorphic_multiply_inst/U502                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.889 | 0.914 |   4.244 |   19.135 | 
     | homomorphic_multiply_inst/U1169                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.889 | 0.002 |   4.246 |   19.137 | 
     | homomorphic_multiply_inst/U1169                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1    | 0.265 | 0.372 |   4.618 |   19.509 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.265 | 0.000 |   4.618 |   19.509 | 
     | reg_0_/latch_clone                                 |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.777 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.777 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.676 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.675 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.576 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.550 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.448 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.441 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.345 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.340 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.236 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.234 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.121 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.228 |  -15.119 | 
     | reg_0_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_16_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_16_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.169
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.603
- Arrival Time                  4.628
= Slack Time                   14.975
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.088 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.089 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.191 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.191 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.291 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.316 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.419 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.425 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.521 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.522 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.643 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.647 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.776 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.777 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.004 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.005 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.342 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.360 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.257 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.258 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.599 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.599 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.265 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.274 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.640 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.640 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.818 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   18.818 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   19.177 | 
     | homomorphic_multiply_inst/U1144                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.282 | 0.001 |   4.202 |   19.177 | 
     | homomorphic_multiply_inst/U1144                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.130 | 0.194 |   4.395 |   19.371 | 
     | homomorphic_multiply_inst/U1146                    |                 | sky130_fd_sc_hd__nand2_1   | 0.130 | 0.000 |   4.396 |   19.371 | 
     | homomorphic_multiply_inst/U1146                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.193 | 0.232 |   4.627 |   19.602 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.193 | 0.001 |   4.628 |   19.603 | 
     | reg_16_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.862 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.862 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.760 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.760 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.660 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.634 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.532 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.526 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.430 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.424 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.320 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.319 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.206 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.228 |  -15.203 | 
     | reg_16_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_6_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_6_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.166
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.608
- Arrival Time                  4.621
= Slack Time                   14.987
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.100 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.101 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.203 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.203 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.302 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.328 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.431 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.437 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.533 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.534 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.654 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.659 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.788 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.789 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.016 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.017 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.354 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.372 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.269 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.270 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.611 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.611 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.277 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.286 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.652 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.652 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.889 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.001 |   3.903 |   18.891 | 
     | homomorphic_multiply_inst/U1173                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.484 | 0.480 |   4.383 |   19.371 | 
     | homomorphic_multiply_inst/U1174                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.484 | 0.001 |   4.384 |   19.371 | 
     | homomorphic_multiply_inst/U1174                    | B1_N ^ -> Y ^   | sky130_fd_sc_hd__o21bai_1  | 0.255 | 0.237 |   4.621 |   19.608 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.255 | 0.000 |   4.621 |   19.608 | 
     | reg_6_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.874 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.873 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.772 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.772 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.672 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.646 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.544 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.538 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.442 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.436 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.332 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.330 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.215 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.227 |  -15.214 | 
     | reg_6_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_6_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_6_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.166
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.608
- Arrival Time                  4.621
= Slack Time                   14.987
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.101 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.101 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.203 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.203 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.303 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.329 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.431 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.437 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.533 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.534 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.655 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.660 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.788 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.789 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.016 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.017 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.354 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.372 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.269 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.270 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.611 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.611 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.277 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.286 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.652 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.652 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   18.890 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.001 |   3.903 |   18.891 | 
     | homomorphic_multiply_inst/U1173                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.484 | 0.480 |   4.383 |   19.371 | 
     | homomorphic_multiply_inst/U1174                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.484 | 0.001 |   4.384 |   19.371 | 
     | homomorphic_multiply_inst/U1174                    | B1_N ^ -> Y ^   | sky130_fd_sc_hd__o21bai_1  | 0.255 | 0.237 |   4.621 |   19.608 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.255 | 0.000 |   4.621 |   19.608 | 
     | reg_6_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.874 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.874 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.772 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.772 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.672 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.647 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.544 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.538 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.442 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.436 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.332 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.330 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.215 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |  -15.214 | 
     | reg_6_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_16_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_16_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.151
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.620
- Arrival Time                  4.628
= Slack Time                   14.992
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.105 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.106 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.208 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.208 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.307 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.333 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.436 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.442 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.538 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.539 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.659 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.664 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.793 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.794 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.021 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.021 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.359 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.377 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.274 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.275 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.616 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.616 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.282 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.291 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.656 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.657 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.834 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   18.835 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   19.193 | 
     | homomorphic_multiply_inst/U1144                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.282 | 0.001 |   4.202 |   19.194 | 
     | homomorphic_multiply_inst/U1144                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.130 | 0.194 |   4.395 |   19.387 | 
     | homomorphic_multiply_inst/U1146                    |                 | sky130_fd_sc_hd__nand2_1   | 0.130 | 0.000 |   4.396 |   19.388 | 
     | homomorphic_multiply_inst/U1146                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.193 | 0.232 |   4.627 |   19.619 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.193 | 0.001 |   4.628 |   19.620 | 
     | reg_16_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.879 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.878 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.777 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.776 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.677 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.651 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.549 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.542 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.447 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.441 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.337 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.336 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.222 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |  -15.221 | 
     | reg_16_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_1_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_1_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.208
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.566
- Arrival Time                  4.565
= Slack Time                   15.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.114 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.115 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.217 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.217 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.316 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.342 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.445 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.451 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.547 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.548 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.668 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.673 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.802 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.802 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.003 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.003 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.401 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.402 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   15.783 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   15.786 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.645 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.694 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.309 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.311 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.163 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   18.165 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   18.969 | 
     | homomorphic_multiply_inst/U1179                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.692 | 0.003 |   3.971 |   18.972 | 
     | homomorphic_multiply_inst/U1179                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.435 | 0.593 |   4.564 |   19.565 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.435 | 0.001 |   4.565 |   19.566 | 
     | reg_1_/latch_clone                                 |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.888 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.887 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.786 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.785 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.686 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.660 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.558 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.551 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.456 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.450 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.346 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.344 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.229 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.227 | 
     | reg_1_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_1_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_1_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.208
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.566
- Arrival Time                  4.565
= Slack Time                   15.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.114 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.115 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.217 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.217 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.316 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.342 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.445 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.451 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.547 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.548 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.668 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.673 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.802 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.802 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.003 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.003 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.402 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.403 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   15.783 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   15.786 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.645 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.694 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.309 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.311 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.163 | 
     | homomorphic_multiply_inst/U375                     |                 | sky130_fd_sc_hd__nand2_2    | 0.926 | 0.002 |   3.164 |   18.165 | 
     | homomorphic_multiply_inst/U375                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2    | 0.692 | 0.804 |   3.968 |   18.969 | 
     | homomorphic_multiply_inst/U1179                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.692 | 0.003 |   3.971 |   18.972 | 
     | homomorphic_multiply_inst/U1179                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.435 | 0.593 |   4.564 |   19.565 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.435 | 0.001 |   4.565 |   19.566 | 
     | reg_1_/latch_clone_2                               |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.888 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.887 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.786 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.786 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.686 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.660 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.558 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.552 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.456 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.450 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.346 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.344 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.229 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.227 | 
     | reg_1_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_20_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_20_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.244
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.527
- Arrival Time                  4.510
= Slack Time                   15.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.130 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.131 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.233 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.233 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.332 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.358 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.461 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.467 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.563 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.564 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.684 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.689 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.818 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.819 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.046 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.047 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.384 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.402 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.299 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.300 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.641 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.641 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.307 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.316 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.682 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.682 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.859 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.257 | 0.000 |   3.843 |   18.860 | 
     | homomorphic_multiply_inst/U1139                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.509 | 0.667 |   4.510 |   19.527 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.509 | 0.000 |   4.510 |   19.527 | 
     | reg_20_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.904 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.903 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.802 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.802 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.702 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.676 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.574 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.568 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.472 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.466 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.362 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.361 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.247 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.229 |  -15.246 | 
     | reg_20_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_20_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_20_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.225
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.548
- Arrival Time                  4.511
= Slack Time                   15.037
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.150 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.151 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.253 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.253 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.353 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.378 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.481 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.487 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.583 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.584 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.705 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.709 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.838 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.839 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.066 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.067 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.404 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.422 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.319 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.320 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.661 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.661 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.327 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.336 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.702 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   18.702 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   18.880 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.257 | 0.000 |   3.843 |   18.880 | 
     | homomorphic_multiply_inst/U1139                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.509 | 0.667 |   4.510 |   19.547 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.509 | 0.001 |   4.511 |   19.548 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -15.924 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -15.924 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.822 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.822 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.722 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.697 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.594 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.588 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.492 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.486 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.382 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.381 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.268 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |  -15.264 | 
     | reg_20_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_5_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_5_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.239
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.535
- Arrival Time                  4.384
= Slack Time                   15.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.264 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.265 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.366 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.367 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.466 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.492 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.594 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.601 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.697 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.698 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.818 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.823 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.951 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.952 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.180 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.180 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.518 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.535 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.433 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.434 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.775 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.775 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.441 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.449 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.815 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.816 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   19.053 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.001 |   3.903 |   19.054 | 
     | homomorphic_multiply_inst/U1173                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.484 | 0.480 |   4.383 |   19.534 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.484 | 0.001 |   4.384 |   19.535 | 
     | reg_5_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.037 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.037 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.935 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.935 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.836 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.810 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.708 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.701 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.605 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.600 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.496 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.494 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.378 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.226 |  -15.377 | 
     | reg_5_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.278
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.496
- Arrival Time                  4.332
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.277 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.278 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.380 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.380 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.479 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.505 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.608 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.614 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.710 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.711 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.831 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.836 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.965 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.965 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.166 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.166 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.565 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.566 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   15.946 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   15.949 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.808 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.857 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.472 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.474 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.326 | 
     | homomorphic_multiply_inst/U359                     |                 | sky130_fd_sc_hd__nand2_1    | 0.926 | 0.002 |   3.164 |   18.328 | 
     | homomorphic_multiply_inst/U359                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.431 | 0.647 |   3.811 |   18.975 | 
     | homomorphic_multiply_inst/U1156                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.431 | 0.000 |   3.811 |   18.975 | 
     | homomorphic_multiply_inst/U1156                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.276 | 0.338 |   4.149 |   19.313 | 
     | homomorphic_multiply_inst/U1157                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.276 | 0.000 |   4.149 |   19.313 | 
     | homomorphic_multiply_inst/U1157                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1    | 0.303 | 0.182 |   4.331 |   19.495 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.303 | 0.000 |   4.332 |   19.496 | 
     | reg_13_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.051 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.050 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.949 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.949 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.849 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.823 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.721 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.715 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.619 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.613 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.509 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.507 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.392 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.390 | 
     | reg_13_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.278
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.496
- Arrival Time                  4.332
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.277 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.278 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.380 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.380 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.479 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.505 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.608 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.614 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.710 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.711 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.831 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.836 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   14.965 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   14.965 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.166 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.166 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.565 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.566 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   15.946 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   15.949 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.808 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.857 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.472 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.474 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.326 | 
     | homomorphic_multiply_inst/U359                     |                 | sky130_fd_sc_hd__nand2_1    | 0.926 | 0.002 |   3.164 |   18.328 | 
     | homomorphic_multiply_inst/U359                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.431 | 0.647 |   3.811 |   18.975 | 
     | homomorphic_multiply_inst/U1156                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.431 | 0.000 |   3.811 |   18.975 | 
     | homomorphic_multiply_inst/U1156                    | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.276 | 0.338 |   4.149 |   19.313 | 
     | homomorphic_multiply_inst/U1157                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.276 | 0.000 |   4.149 |   19.313 | 
     | homomorphic_multiply_inst/U1157                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1    | 0.303 | 0.182 |   4.331 |   19.495 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.303 | 0.000 |   4.332 |   19.496 | 
     | reg_13_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.051 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.050 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.949 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.949 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.849 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.823 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.721 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.715 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.619 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.613 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.509 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.507 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.392 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.390 | 
     | reg_13_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_5_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_5_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.220
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.554
- Arrival Time                  4.384
= Slack Time                   15.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.283 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.284 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.385 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.386 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.485 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.511 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.613 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.620 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.716 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.717 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.837 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.842 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   14.970 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   14.971 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.199 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.199 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.537 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.554 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.452 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.453 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.794 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.794 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.460 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.468 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.834 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.835 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   19.072 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.001 |   3.903 |   19.073 | 
     | homomorphic_multiply_inst/U1173                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.484 | 0.480 |   4.383 |   19.553 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.484 | 0.001 |   4.384 |   19.554 | 
     | reg_5_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.056 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.056 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -15.954 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -15.954 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.855 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.829 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.727 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.720 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.624 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.619 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.515 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.513 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.397 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.396 | 
     | reg_5_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.198
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.575
- Arrival Time                  4.332
= Slack Time                   15.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.356 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.357 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.459 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.459 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.558 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.584 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.687 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.693 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.789 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.790 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.910 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.915 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   15.044 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   15.045 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.272 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.272 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.610 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.628 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.525 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.526 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.867 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.867 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.533 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.542 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.907 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.908 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   19.145 | 
     | homomorphic_multiply_inst/U1178                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.000 |   3.903 |   19.146 | 
     | homomorphic_multiply_inst/U1178                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.314 | 0.429 |   4.332 |   19.575 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.314 | 0.000 |   4.332 |   19.575 | 
     | reg_2_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.130 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.129 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.028 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.027 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.928 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.902 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.800 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.793 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.698 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.692 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.588 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.586 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.471 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.227 |  -15.469 | 
     | reg_2_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.180
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.591
- Arrival Time                  4.332
= Slack Time                   15.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.372 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.373 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.475 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.475 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.574 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.600 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.703 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.709 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.805 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.806 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   14.926 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   14.931 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   15.060 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   15.061 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.288 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.288 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.626 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.644 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.541 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.542 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   17.883 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   17.883 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.549 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.558 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   18.923 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   18.924 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   19.161 | 
     | homomorphic_multiply_inst/U1178                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.224 | 0.000 |   3.903 |   19.162 | 
     | homomorphic_multiply_inst/U1178                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.314 | 0.429 |   4.332 |   19.591 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.314 | 0.000 |   4.332 |   19.591 | 
     | reg_2_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.146 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.145 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.044 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.043 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.944 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.918 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.816 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.809 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.714 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.708 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.604 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.603 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.489 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |  -15.488 | 
     | reg_2_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_3_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_3_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.205
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.569
- Arrival Time                  4.268
= Slack Time                   15.301
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.414 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.415 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.516 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.517 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.616 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.642 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.744 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.751 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.846 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.848 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.968 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.973 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   15.101 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   15.102 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.302 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.303 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.701 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.702 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   16.082 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   16.086 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.945 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.994 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.609 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.611 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.463 | 
     | homomorphic_multiply_inst/U370                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.926 | 0.002 |   3.164 |   18.464 | 
     | homomorphic_multiply_inst/U370                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.380 | 0.640 |   3.804 |   19.105 | 
     | homomorphic_multiply_inst/U1176                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.380 | 0.000 |   3.804 |   19.105 | 
     | homomorphic_multiply_inst/U1176                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.420 | 0.464 |   4.268 |   19.568 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.420 | 0.001 |   4.268 |   19.569 | 
     | reg_3_/latch_clone_2                               |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.187 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.187 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.085 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.085 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.986 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.960 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.858 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.851 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.755 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.750 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.645 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.644 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.528 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.527 | 
     | reg_3_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_3_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_3_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.205
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.569
- Arrival Time                  4.268
= Slack Time                   15.301
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   14.414 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.001 |  -0.886 |   14.415 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.784 |   14.516 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.001 |  -0.784 |   14.517 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   14.616 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   14.642 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.556 |   14.744 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.550 |   14.751 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.454 |   14.847 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.453 |   14.848 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   14.968 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   14.973 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.100 | 0.128 |  -0.199 |   15.101 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.100 | 0.001 |  -0.199 |   15.102 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.200 |   0.002 |   15.303 | 
     | controller_inst/row_reg_3_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.002 |   15.303 | 
     | controller_inst/row_reg_3_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.124 | 0.398 |   0.400 |   15.701 | 
     | FE_OFC167_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.124 | 0.001 |   0.401 |   15.702 | 
     | FE_OFC167_row_3                                    | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.337 | 0.380 |   0.782 |   16.083 | 
     | FE_OFC168_row_3                                    |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.337 | 0.003 |   0.785 |   16.086 | 
     | FE_OFC168_row_3                                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_4 | 0.942 | 0.859 |   1.644 |   16.945 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          |                 | sky130_fd_sc_hd__clkbuf_1   | 0.945 | 0.049 |   1.693 |   16.994 | 
     | homomorphic_multiply_inst/FE_OFC169_row_3          | A v -> X v      | sky130_fd_sc_hd__clkbuf_1   | 0.414 | 0.615 |   2.308 |   17.609 | 
     | homomorphic_multiply_inst/U336                     |                 | sky130_fd_sc_hd__nor2_1     | 0.414 | 0.002 |   2.310 |   17.611 | 
     | homomorphic_multiply_inst/U336                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1     | 0.926 | 0.852 |   3.162 |   18.463 | 
     | homomorphic_multiply_inst/U370                     |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.926 | 0.002 |   3.164 |   18.465 | 
     | homomorphic_multiply_inst/U370                     | A ^ -> Y v      | sky130_fd_sc_hd__clkinvlp_2 | 0.380 | 0.640 |   3.804 |   19.105 | 
     | homomorphic_multiply_inst/U1176                    |                 | sky130_fd_sc_hd__o21ai_1    | 0.380 | 0.000 |   3.804 |   19.105 | 
     | homomorphic_multiply_inst/U1176                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1    | 0.420 | 0.464 |   4.268 |   19.569 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.420 | 0.001 |   4.268 |   19.569 | 
     | reg_3_/latch_clone                                 |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.187 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.187 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.085 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.085 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -15.986 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -15.960 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.858 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.851 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.755 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.750 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.646 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.644 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.528 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.527 | 
     | reg_3_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_18_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_18_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.191
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.582
- Arrival Time                  4.202
= Slack Time                   15.380
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.493 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.494 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.596 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.596 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.695 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.721 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.824 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.830 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.926 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.927 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   15.047 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   15.052 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   15.181 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   15.182 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.409 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.409 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.747 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.765 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.662 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.663 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   18.004 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   18.004 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.670 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.679 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   19.044 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   19.045 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   19.222 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   19.223 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   19.581 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.282 | 0.001 |   4.202 |   19.582 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.267 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.266 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.165 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.164 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -16.065 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -16.039 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.937 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.930 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.835 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.829 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.725 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.724 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.610 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |  -15.607 | 
     | reg_18_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_18_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_18_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.172
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.599
- Arrival Time                  4.202
= Slack Time                   15.398
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.511 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.512 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.613 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.614 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.713 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.739 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.841 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.848 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.943 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.945 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   15.065 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   15.070 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   15.198 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   15.199 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.427 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.427 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.765 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.782 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.680 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.681 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   18.021 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   18.021 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.688 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.696 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   19.062 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.665 |   19.062 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.178 |   3.842 |   19.240 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.000 |   3.843 |   19.240 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.282 | 0.359 |   4.201 |   19.599 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.282 | 0.000 |   4.202 |   19.599 | 
     | reg_18_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.284 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.284 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.182 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.182 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -16.083 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -16.057 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.955 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.948 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.852 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.847 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.743 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |  -15.741 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |  -15.628 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.229 |  -15.626 | 
     | reg_18_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_7_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_7_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q                                 
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.180
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.594
- Arrival Time                  4.171
= Slack Time                   15.423
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   14.536 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   14.537 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   14.638 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   14.639 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   14.738 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   14.764 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   14.866 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   14.873 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   14.969 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   14.970 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   15.090 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   15.095 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.199 |   15.224 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.198 |   15.225 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   15.452 | 
     | controller_inst/opcode_out_reg_1_                  |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   15.452 | 
     | controller_inst/opcode_out_reg_1_                  | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.961 | 1.338 |   1.367 |   16.790 | 
     | U37                                                |                 | sky130_fd_sc_hd__and2_0    | 0.963 | 0.018 |   1.385 |   16.808 | 
     | U37                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.927 | 0.898 |   2.282 |   17.705 | 
     | U38                                                |                 | sky130_fd_sc_hd__and2_0    | 0.927 | 0.001 |   2.283 |   17.706 | 
     | U38                                                | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.180 | 0.341 |   2.624 |   18.047 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.180 | 0.000 |   2.624 |   18.047 | 
     | homomorphic_multiply_inst/U325                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.755 | 0.666 |   3.290 |   18.713 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.754 | 0.009 |   3.299 |   18.722 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.257 | 0.366 |   3.664 |   19.087 | 
     | homomorphic_multiply_inst/U329                     |                 | sky130_fd_sc_hd__nand2_1   | 0.257 | 0.001 |   3.665 |   19.088 | 
     | homomorphic_multiply_inst/U329                     | A ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.237 |   3.902 |   19.325 | 
     | homomorphic_multiply_inst/U330                     |                 | sky130_fd_sc_hd__nand2_1   | 0.224 | 0.001 |   3.903 |   19.326 | 
     | homomorphic_multiply_inst/U330                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.316 | 0.267 |   4.170 |   19.593 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.316 | 0.000 |   4.171 |   19.594 | 
     | reg_7_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |  -16.310 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |  -16.309 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |  -16.208 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |  -16.207 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |  -16.108 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |  -16.082 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |  -15.980 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |  -15.973 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |  -15.878 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |  -15.872 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |  -15.768 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |  -15.766 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |  -15.651 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |  -15.649 | 
     | reg_7_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

