# do run.do
# --- Compiling RTL ---
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:12:11 on Dec 11,2025
# vlog -sv ../tb/mux_if.sv ../mux.v 
# -- Compiling interface mux_if
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 20:12:11 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# --- Compiling UVC Package ---
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:12:11 on Dec 11,2025
# vlog -sv "+incdir+../uvc/env" "+incdir+../uvc/seq" "+incdir+../uvc/tests" ../uvc/env/mux_pkg.sv 
# -- Compiling package mux_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../uvc/env/mux_pkg.sv(4): Using implicit +incdir+D:/questasim_b_install/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:12:12 on Dec 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# --- Compiling Top Module ---
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:12:12 on Dec 11,2025
# vlog -sv ../tb/top.sv 
# ** Note: (vlog-2286) ../tb/top.sv(3): Using implicit +incdir+D:/questasim_b_install/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package mux_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:12:12 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# --- Compilation successful! ---
# --- Starting Simulation ---
# vsim top "+UVM_TESTNAME=mux_test" 
# Start time: 20:12:13 on Dec 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.mux_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mux_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/questasim_b_install/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test mux_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               mux_test                    -     @471 
#   env                      mux_env                     -     @478 
#     agent                  mux_agent                   -     @485 
#       driver               mux_driver                  -     @594 
#         rsp_port           uvm_analysis_port           -     @609 
#         seq_item_port      uvm_seq_item_pull_port      -     @601 
#       golden               mux_golden                  -     @632 
#         item_golden_port   uvm_analysis_port           -     @639 
#       monitor              mux_monitor                 -     @617 
#         item_send_port     uvm_analysis_port           -     @624 
#       seqr                 uvm_sequencer               -     @647 
#         rsp_export         uvm_analysis_export         -     @654 
#         seq_item_export    uvm_seq_item_pull_imp       -     @748 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     scoreboard             mux_scoreboard              -     @492 
#       item_golden_imp      uvm_tlm_analysis_fifo #(T)  -     @546 
#         analysis_export    uvm_analysis_imp            -     @585 
#         get_ap             uvm_analysis_port           -     @577 
#         get_peek_export    uvm_get_peek_imp            -     @561 
#         put_ap             uvm_analysis_port           -     @569 
#         put_export         uvm_put_imp                 -     @553 
#       item_got_imp         uvm_tlm_analysis_fifo #(T)  -     @499 
#         analysis_export    uvm_analysis_imp            -     @538 
#         get_ap             uvm_analysis_port           -     @530 
#         get_peek_export    uvm_get_peek_imp            -     @514 
#         put_ap             uvm_analysis_port           -     @522 
#         put_export         uvm_put_imp                 -     @506 
# ------------------------------------------------------------------
# 
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 5000: uvm_test_top.env.agent.monitor [MON] Sent: sel=0 a=0 b=0 c=0 d=0 y=0
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 5000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 0, y = 0 >< sel_gol = 0, y_gol = 0
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 5000: uvm_test_top.env.agent.driver [DRV] a:0  b:0 c:10 d:6 sel:0 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 15000: uvm_test_top.env.agent.monitor [MON] Sent: sel=0 a=0 b=0 c=a d=6 y=0
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 15000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 0, y = 0 >< sel_gol = 0, y_gol = 0
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 15000: uvm_test_top.env.agent.driver [DRV] a:9  b:7 c:5 d:8 sel:1 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 25000: uvm_test_top.env.agent.monitor [MON] Sent: sel=1 a=9 b=7 c=5 d=8 y=7
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 25000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 1, y = 7 >< sel_gol = 1, y_gol = 7
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 25000: uvm_test_top.env.agent.driver [DRV] a:12  b:14 c:14 d:0 sel:2 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 35000: uvm_test_top.env.agent.monitor [MON] Sent: sel=2 a=c b=e c=e d=0 y=e
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 35000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 2, y = e >< sel_gol = 2, y_gol = e
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 35000: uvm_test_top.env.agent.driver [DRV] a:3  b:6 c:4 d:0 sel:3 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 45000: uvm_test_top.env.agent.monitor [MON] Sent: sel=3 a=3 b=6 c=4 d=0 y=0
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 45000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 3, y = 0 >< sel_gol = 3, y_gol = 0
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 45000: uvm_test_top.env.agent.driver [DRV] a:6  b:3 c:12 d:15 sel:1 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 55000: uvm_test_top.env.agent.monitor [MON] Sent: sel=1 a=6 b=3 c=c d=f y=3
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 55000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 1, y = 3 >< sel_gol = 1, y_gol = 3
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [DRV] a:15  b:4 c:9 d:12 sel:2 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 65000: uvm_test_top.env.agent.monitor [MON] Sent: sel=2 a=f b=4 c=9 d=c y=9
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 65000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 2, y = 9 >< sel_gol = 2, y_gol = 9
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 65000: uvm_test_top.env.agent.driver [DRV] a:15  b:5 c:14 d:1 sel:3 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 75000: uvm_test_top.env.agent.monitor [MON] Sent: sel=3 a=f b=5 c=e d=1 y=1
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 75000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 3, y = 1 >< sel_gol = 3, y_gol = 1
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 75000: uvm_test_top.env.agent.driver [DRV] a:0  b:6 c:0 d:2 sel:1 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 85000: uvm_test_top.env.agent.monitor [MON] Sent: sel=1 a=0 b=6 c=0 d=2 y=6
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 85000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 1, y = 6 >< sel_gol = 1, y_gol = 6
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 85000: uvm_test_top.env.agent.driver [DRV] a:4  b:5 c:10 d:0 sel:2 y:0
# UVM_INFO ../uvc/env/mux_monitor.sv(31) @ 95000: uvm_test_top.env.agent.monitor [MON] Sent: sel=2 a=4 b=5 c=a d=0 y=a
# UVM_INFO ../uvc/env/mux_scoreboard.sv(28) @ 95000: uvm_test_top.env.scoreboard [SB]  Passed | sel = 2, y = a >< sel_gol = 2, y_gol = a
# UVM_INFO ../uvc/env/mux_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [DRV] a:14  b:7 c:0 d:8 sel:2 y:0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 95000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvc/env/../tests/base_test.sv(43) @ 95000: uvm_test_top [BASE_TEST] ** TEST PASSED **
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   36
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [BASE_TEST]     1
# [DRV]    10
# [MON]    10
# [Questa UVM]     2
# [RNTST]     1
# [SB]    10
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : D:/questasim_b_install/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 95 ns  Iteration: 66  Instance: /top
# End time: 20:12:18 on Dec 11,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
