{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700074171739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700074171739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 19:49:31 2023 " "Processing started: Wed Nov 15 19:49:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700074171739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700074171739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700074171739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700074172131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700074172131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants_and_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants_and_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_and_types " "Found design unit 1: constants_and_types" {  } { { "constants_and_types.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/constants_and_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-Behavioral " "Found design unit 1: display_controller-Behavioral" {  } { { "display_controller.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/display_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179396 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/display_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "payment_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file payment_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 payment_processor-Behavioral " "Found design unit 1: payment_processor-Behavioral" {  } { { "payment_processor.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/payment_processor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179398 ""} { "Info" "ISGN_ENTITY_NAME" "1 payment_processor " "Found entity 1: payment_processor" {  } { { "payment_processor.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/payment_processor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "price_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file price_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 price_display-Behavioral " "Found design unit 1: price_display-Behavioral" {  } { { "price_display.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/price_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179399 ""} { "Info" "ISGN_ENTITY_NAME" "1 price_display " "Found entity 1: price_display" {  } { { "price_display.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/price_display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_encoder-Behavioral " "Found design unit 1: seven_segment_encoder-Behavioral" {  } { { "seven_segment_encoder.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/seven_segment_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179401 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_encoder " "Found entity 1: seven_segment_encoder" {  } { { "seven_segment_encoder.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/seven_segment_encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snack_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snack_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snack_selector-Behavioral " "Found design unit 1: snack_selector-Behavioral" {  } { { "snack_selector.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/snack_selector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179402 ""} { "Info" "ISGN_ENTITY_NAME" "1 snack_selector " "Found entity 1: snack_selector" {  } { { "snack_selector.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/snack_selector.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-Behavioral " "Found design unit 1: state_machine-Behavioral" {  } { { "state_machine.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/state_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179404 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/state_machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending_machine-Behavioral " "Found design unit 1: vending_machine-Behavioral" {  } { { "vending_machine.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179405 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700074179405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700074179405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700074179439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snack_selector snack_selector:snack_selector_inst " "Elaborating entity \"snack_selector\" for hierarchy \"snack_selector:snack_selector_inst\"" {  } { { "vending_machine.vhd" "snack_selector_inst" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price_display price_display:price_display_inst " "Elaborating entity \"price_display\" for hierarchy \"price_display:price_display_inst\"" {  } { { "vending_machine.vhd" "price_display_inst" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "payment_processor payment_processor:payment_processor_inst " "Elaborating entity \"payment_processor\" for hierarchy \"payment_processor:payment_processor_inst\"" {  } { { "vending_machine.vhd" "payment_processor_inst" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pay_signal payment_processor.vhd(38) " "VHDL Process Statement warning at payment_processor.vhd(38): signal \"pay_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "payment_processor.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/payment_processor.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1700074179482 "|vending_machine|payment_processor:payment_processor_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pay_signal payment_processor.vhd(51) " "VHDL Process Statement warning at payment_processor.vhd(51): signal \"pay_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "payment_processor.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projekt/payment_processor.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1700074179482 "|vending_machine|payment_processor:payment_processor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine_inst " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine_inst\"" {  } { { "vending_machine.vhd" "state_machine_inst" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:display_controller_inst " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:display_controller_inst\"" {  } { { "vending_machine.vhd" "display_controller_inst" { Text "C:/intelFPGA_lite/22.1std/projekt/vending_machine.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_encoder display_controller:display_controller_inst\|seven_segment_encoder:\\gen_led_encoders:0:led_encoder " "Elaborating entity \"seven_segment_encoder\" for hierarchy \"display_controller:display_controller_inst\|seven_segment_encoder:\\gen_led_encoders:0:led_encoder\"" {  } { { "display_controller.vhd" "\\gen_led_encoders:0:led_encoder" { Text "C:/intelFPGA_lite/22.1std/projekt/display_controller.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700074179512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700074179649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 19:49:39 2023 " "Processing ended: Wed Nov 15 19:49:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700074179649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700074179649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700074179649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700074179649 ""}
