
ADC_DMA_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08004bd4  08004bd4  00014bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004cbc  08004cbc  00014cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004cc0  08004cc0  00014cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08004cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  7 .bss          0000013c  20000070  20000070  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001ac  200001ac  00020070  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013f8f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002796  00000000  00000000  0003402f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009f0  00000000  00000000  000367c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000008c8  00000000  00000000  000371b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005d81  00000000  00000000  00037a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003000  00000000  00000000  0003d801  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00040801  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002e08  00000000  00000000  00040880  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bbc 	.word	0x08004bbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004bbc 	.word	0x08004bbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	4a08      	ldr	r2, [pc, #32]	; (8000298 <HAL_Init+0x28>)
 8000276:	4b08      	ldr	r3, [pc, #32]	; (8000298 <HAL_Init+0x28>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	f043 0310 	orr.w	r3, r3, #16
 800027e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000280:	2003      	movs	r0, #3
 8000282:	f001 f849 	bl	8001318 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000286:	2000      	movs	r0, #0
 8000288:	f000 f808 	bl	800029c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800028c:	f003 fad0 	bl	8003830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000290:	2300      	movs	r3, #0
}
 8000292:	4618      	mov	r0, r3
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002a4:	4b12      	ldr	r3, [pc, #72]	; (80002f0 <HAL_InitTick+0x54>)
 80002a6:	681a      	ldr	r2, [r3, #0]
 80002a8:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <HAL_InitTick+0x58>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	4619      	mov	r1, r3
 80002ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80002b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ba:	4618      	mov	r0, r3
 80002bc:	f001 f861 	bl	8001382 <HAL_SYSTICK_Config>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002c6:	2301      	movs	r3, #1
 80002c8:	e00e      	b.n	80002e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2b0f      	cmp	r3, #15
 80002ce:	d80a      	bhi.n	80002e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002d0:	2200      	movs	r2, #0
 80002d2:	6879      	ldr	r1, [r7, #4]
 80002d4:	f04f 30ff 	mov.w	r0, #4294967295
 80002d8:	f001 f829 	bl	800132e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002dc:	4a06      	ldr	r2, [pc, #24]	; (80002f8 <HAL_InitTick+0x5c>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80002e2:	2300      	movs	r3, #0
 80002e4:	e000      	b.n	80002e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002e6:	2301      	movs	r3, #1
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3708      	adds	r7, #8
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000008 	.word	0x20000008
 80002f4:	20000004 	.word	0x20000004
 80002f8:	20000000 	.word	0x20000000

080002fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000300:	4b06      	ldr	r3, [pc, #24]	; (800031c <HAL_IncTick+0x20>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	461a      	mov	r2, r3
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <HAL_IncTick+0x24>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4413      	add	r3, r2
 800030c:	4a04      	ldr	r2, [pc, #16]	; (8000320 <HAL_IncTick+0x24>)
 800030e:	6013      	str	r3, [r2, #0]
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	20000004 	.word	0x20000004
 8000320:	2000009c 	.word	0x2000009c

08000324 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  return uwTick;  
 8000328:	4b03      	ldr	r3, [pc, #12]	; (8000338 <HAL_GetTick+0x14>)
 800032a:	681b      	ldr	r3, [r3, #0]
}
 800032c:	4618      	mov	r0, r3
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	2000009c 	.word	0x2000009c

0800033c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr

08000350 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr

08000364 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b09c      	sub	sp, #112	; 0x70
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800036c:	2300      	movs	r3, #0
 800036e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000372:	2300      	movs	r3, #0
 8000374:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d101      	bne.n	8000384 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000380:	2301      	movs	r3, #1
 8000382:	e170      	b.n	8000666 <HAL_ADC_Init+0x302>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	691b      	ldr	r3, [r3, #16]
 8000388:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800038e:	f003 0310 	and.w	r3, r3, #16
 8000392:	2b00      	cmp	r3, #0
 8000394:	d176      	bne.n	8000484 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800039a:	2b00      	cmp	r3, #0
 800039c:	d152      	bne.n	8000444 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	2200      	movs	r2, #0
 80003a2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	2200      	movs	r2, #0
 80003a8:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2200      	movs	r2, #0
 80003ae:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	2200      	movs	r2, #0
 80003b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f003 f8d9 	bl	8003570 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	689b      	ldr	r3, [r3, #8]
 80003c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d13b      	bne.n	8000444 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80003cc:	6878      	ldr	r0, [r7, #4]
 80003ce:	f000 fe79 	bl	80010c4 <ADC_Disable>
 80003d2:	4603      	mov	r3, r0
 80003d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003dc:	f003 0310 	and.w	r3, r3, #16
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d12f      	bne.n	8000444 <HAL_ADC_Init+0xe0>
 80003e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d12b      	bne.n	8000444 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003f4:	f023 0302 	bic.w	r3, r3, #2
 80003f8:	f043 0202 	orr.w	r2, r3, #2
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	6812      	ldr	r2, [r2, #0]
 8000408:	6892      	ldr	r2, [r2, #8]
 800040a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800040e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	687a      	ldr	r2, [r7, #4]
 8000416:	6812      	ldr	r2, [r2, #0]
 8000418:	6892      	ldr	r2, [r2, #8]
 800041a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800041e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000420:	4b93      	ldr	r3, [pc, #588]	; (8000670 <HAL_ADC_Init+0x30c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a93      	ldr	r2, [pc, #588]	; (8000674 <HAL_ADC_Init+0x310>)
 8000426:	fba2 2303 	umull	r2, r3, r2, r3
 800042a:	0c9a      	lsrs	r2, r3, #18
 800042c:	4613      	mov	r3, r2
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	4413      	add	r3, r2
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000436:	e002      	b.n	800043e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	3b01      	subs	r3, #1
 800043c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d1f9      	bne.n	8000438 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	689b      	ldr	r3, [r3, #8]
 800044a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800044e:	2b00      	cmp	r3, #0
 8000450:	d007      	beq.n	8000462 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	689b      	ldr	r3, [r3, #8]
 8000458:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800045c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000460:	d110      	bne.n	8000484 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000466:	f023 0312 	bic.w	r3, r3, #18
 800046a:	f043 0210 	orr.w	r2, r3, #16
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000476:	f043 0201 	orr.w	r2, r3, #1
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 800047e:	2301      	movs	r3, #1
 8000480:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000488:	f003 0310 	and.w	r3, r3, #16
 800048c:	2b00      	cmp	r3, #0
 800048e:	f040 80dd 	bne.w	800064c <HAL_ADC_Init+0x2e8>
 8000492:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000496:	2b00      	cmp	r3, #0
 8000498:	f040 80d8 	bne.w	800064c <HAL_ADC_Init+0x2e8>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	f040 80d0 	bne.w	800064c <HAL_ADC_Init+0x2e8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80004b4:	f043 0202 	orr.w	r2, r3, #2
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80004bc:	4b6e      	ldr	r3, [pc, #440]	; (8000678 <HAL_ADC_Init+0x314>)
 80004be:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80004c8:	d102      	bne.n	80004d0 <HAL_ADC_Init+0x16c>
 80004ca:	4b6c      	ldr	r3, [pc, #432]	; (800067c <HAL_ADC_Init+0x318>)
 80004cc:	613b      	str	r3, [r7, #16]
 80004ce:	e002      	b.n	80004d6 <HAL_ADC_Init+0x172>
 80004d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80004d4:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	f003 0303 	and.w	r3, r3, #3
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d108      	bne.n	80004f6 <HAL_ADC_Init+0x192>
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d101      	bne.n	80004f6 <HAL_ADC_Init+0x192>
 80004f2:	2301      	movs	r3, #1
 80004f4:	e000      	b.n	80004f8 <HAL_ADC_Init+0x194>
 80004f6:	2300      	movs	r3, #0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d11c      	bne.n	8000536 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80004fc:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d010      	beq.n	8000524 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000502:	693b      	ldr	r3, [r7, #16]
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	f003 0303 	and.w	r3, r3, #3
 800050a:	2b01      	cmp	r3, #1
 800050c:	d107      	bne.n	800051e <HAL_ADC_Init+0x1ba>
 800050e:	693b      	ldr	r3, [r7, #16]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	2b01      	cmp	r3, #1
 8000518:	d101      	bne.n	800051e <HAL_ADC_Init+0x1ba>
 800051a:	2301      	movs	r3, #1
 800051c:	e000      	b.n	8000520 <HAL_ADC_Init+0x1bc>
 800051e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000520:	2b00      	cmp	r3, #0
 8000522:	d108      	bne.n	8000536 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000524:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	431a      	orrs	r2, r3
 8000532:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000534:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	035a      	lsls	r2, r3, #13
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000540:	2b01      	cmp	r3, #1
 8000542:	d002      	beq.n	800054a <HAL_ADC_Init+0x1e6>
 8000544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000548:	e000      	b.n	800054c <HAL_ADC_Init+0x1e8>
 800054a:	2300      	movs	r3, #0
 800054c:	431a      	orrs	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	68db      	ldr	r3, [r3, #12]
 8000552:	431a      	orrs	r2, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	4313      	orrs	r3, r2
 800055a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800055c:	4313      	orrs	r3, r2
 800055e:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000564:	2b01      	cmp	r3, #1
 8000566:	d11b      	bne.n	80005a0 <HAL_ADC_Init+0x23c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	69db      	ldr	r3, [r3, #28]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d109      	bne.n	8000584 <HAL_ADC_Init+0x220>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000574:	3b01      	subs	r3, #1
 8000576:	045a      	lsls	r2, r3, #17
 8000578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800057a:	4313      	orrs	r3, r2
 800057c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000580:	66bb      	str	r3, [r7, #104]	; 0x68
 8000582:	e00d      	b.n	80005a0 <HAL_ADC_Init+0x23c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000588:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800058c:	f043 0220 	orr.w	r2, r3, #32
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000598:	f043 0201 	orr.w	r2, r3, #1
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d007      	beq.n	80005b8 <HAL_ADC_Init+0x254>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b0:	4313      	orrs	r3, r2
 80005b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80005b4:	4313      	orrs	r3, r2
 80005b6:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	f003 030c 	and.w	r3, r3, #12
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d113      	bne.n	80005ee <HAL_ADC_Init+0x28a>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005d4:	f023 0302 	bic.w	r3, r3, #2
 80005d8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	039a      	lsls	r2, r3, #14
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	4313      	orrs	r3, r2
 80005e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80005ea:	4313      	orrs	r3, r2
 80005ec:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	68d9      	ldr	r1, [r3, #12]
 80005f8:	4b21      	ldr	r3, [pc, #132]	; (8000680 <HAL_ADC_Init+0x31c>)
 80005fa:	400b      	ands	r3, r1
 80005fc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80005fe:	430b      	orrs	r3, r1
 8000600:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	691b      	ldr	r3, [r3, #16]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d10c      	bne.n	8000624 <HAL_ADC_Init+0x2c0>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	6812      	ldr	r2, [r2, #0]
 8000612:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000614:	f022 010f 	bic.w	r1, r2, #15
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	6a12      	ldr	r2, [r2, #32]
 800061c:	3a01      	subs	r2, #1
 800061e:	430a      	orrs	r2, r1
 8000620:	631a      	str	r2, [r3, #48]	; 0x30
 8000622:	e007      	b.n	8000634 <HAL_ADC_Init+0x2d0>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	6812      	ldr	r2, [r2, #0]
 800062c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800062e:	f022 020f 	bic.w	r2, r2, #15
 8000632:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063e:	f023 0303 	bic.w	r3, r3, #3
 8000642:	f043 0201 	orr.w	r2, r3, #1
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	645a      	str	r2, [r3, #68]	; 0x44
 800064a:	e00a      	b.n	8000662 <HAL_ADC_Init+0x2fe>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000650:	f023 0312 	bic.w	r3, r3, #18
 8000654:	f043 0210 	orr.w	r2, r3, #16
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800065c:	2301      	movs	r3, #1
 800065e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000662:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000666:	4618      	mov	r0, r3
 8000668:	3770      	adds	r7, #112	; 0x70
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000008 	.word	0x20000008
 8000674:	431bde83 	.word	0x431bde83
 8000678:	50000300 	.word	0x50000300
 800067c:	50000100 	.word	0x50000100
 8000680:	fff0c007 	.word	0xfff0c007

08000684 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000690:	2300      	movs	r3, #0
 8000692:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	2b00      	cmp	r3, #0
 80006a0:	f040 80b9 	bne.w	8000816 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d101      	bne.n	80006b2 <HAL_ADC_Start_DMA+0x2e>
 80006ae:	2302      	movs	r3, #2
 80006b0:	e0b4      	b.n	800081c <HAL_ADC_Start_DMA+0x198>
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	2201      	movs	r2, #1
 80006b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80006ba:	4b5a      	ldr	r3, [pc, #360]	; (8000824 <HAL_ADC_Start_DMA+0x1a0>)
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	f003 031f 	and.w	r3, r3, #31
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	f040 80a0 	bne.w	8000808 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80006c8:	68f8      	ldr	r0, [r7, #12]
 80006ca:	f000 fc9d 	bl	8001008 <ADC_Enable>
 80006ce:	4603      	mov	r3, r0
 80006d0:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80006d2:	7dfb      	ldrb	r3, [r7, #23]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	f040 8092 	bne.w	80007fe <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80006e2:	f023 0301 	bic.w	r3, r3, #1
 80006e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80006ee:	4b4d      	ldr	r3, [pc, #308]	; (8000824 <HAL_ADC_Start_DMA+0x1a0>)
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d004      	beq.n	8000704 <HAL_ADC_Start_DMA+0x80>
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000702:	d115      	bne.n	8000730 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000708:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	68db      	ldr	r3, [r3, #12]
 8000716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800071a:	2b00      	cmp	r3, #0
 800071c:	d027      	beq.n	800076e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000722:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000726:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	645a      	str	r2, [r3, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800072e:	e01e      	b.n	800076e <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000734:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000744:	d004      	beq.n	8000750 <HAL_ADC_Start_DMA+0xcc>
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a37      	ldr	r2, [pc, #220]	; (8000828 <HAL_ADC_Start_DMA+0x1a4>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d10e      	bne.n	800076e <HAL_ADC_Start_DMA+0xea>
 8000750:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000754:	68db      	ldr	r3, [r3, #12]
 8000756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800075a:	2b00      	cmp	r3, #0
 800075c:	d007      	beq.n	800076e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000762:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000766:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	645a      	str	r2, [r3, #68]	; 0x44
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000772:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800077a:	d106      	bne.n	800078a <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000780:	f023 0206 	bic.w	r2, r3, #6
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	649a      	str	r2, [r3, #72]	; 0x48
 8000788:	e002      	b.n	8000790 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2200      	movs	r2, #0
 800078e:	649a      	str	r2, [r3, #72]	; 0x48
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2200      	movs	r2, #0
 8000794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800079c:	4a23      	ldr	r2, [pc, #140]	; (800082c <HAL_ADC_Start_DMA+0x1a8>)
 800079e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007a4:	4a22      	ldr	r2, [pc, #136]	; (8000830 <HAL_ADC_Start_DMA+0x1ac>)
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007ac:	4a21      	ldr	r2, [pc, #132]	; (8000834 <HAL_ADC_Start_DMA+0x1b0>)
 80007ae:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	221c      	movs	r2, #28
 80007b6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	6852      	ldr	r2, [r2, #4]
 80007c2:	f042 0210 	orr.w	r2, r2, #16
 80007c6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	68fa      	ldr	r2, [r7, #12]
 80007ce:	6812      	ldr	r2, [r2, #0]
 80007d0:	68d2      	ldr	r2, [r2, #12]
 80007d2:	f042 0201 	orr.w	r2, r2, #1
 80007d6:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	3340      	adds	r3, #64	; 0x40
 80007e2:	4619      	mov	r1, r3
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	f000 fe1e 	bl	8001428 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	68fa      	ldr	r2, [r7, #12]
 80007f2:	6812      	ldr	r2, [r2, #0]
 80007f4:	6892      	ldr	r2, [r2, #8]
 80007f6:	f042 0204 	orr.w	r2, r2, #4
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	e00d      	b.n	800081a <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000806:	e008      	b.n	800081a <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000808:	2301      	movs	r3, #1
 800080a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2200      	movs	r2, #0
 8000810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000814:	e001      	b.n	800081a <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000816:	2302      	movs	r3, #2
 8000818:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800081a:	7dfb      	ldrb	r3, [r7, #23]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	50000300 	.word	0x50000300
 8000828:	50000100 	.word	0x50000100
 800082c:	08000f3d 	.word	0x08000f3d
 8000830:	08000fb7 	.word	0x08000fb7
 8000834:	08000fd3 	.word	0x08000fd3

08000838 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000838:	b490      	push	{r4, r7}
 800083a:	b09c      	sub	sp, #112	; 0x70
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000842:	2300      	movs	r3, #0
 8000844:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000852:	2b01      	cmp	r3, #1
 8000854:	d101      	bne.n	800085a <HAL_ADC_ConfigChannel+0x22>
 8000856:	2302      	movs	r3, #2
 8000858:	e2a3      	b.n	8000da2 <HAL_ADC_ConfigChannel+0x56a>
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	2201      	movs	r2, #1
 800085e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	f003 0304 	and.w	r3, r3, #4
 800086c:	2b00      	cmp	r3, #0
 800086e:	f040 8287 	bne.w	8000d80 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	2b04      	cmp	r3, #4
 8000878:	d81c      	bhi.n	80008b4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6819      	ldr	r1, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	685a      	ldr	r2, [r3, #4]
 8000888:	4613      	mov	r3, r2
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	4413      	add	r3, r2
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	461a      	mov	r2, r3
 8000892:	231f      	movs	r3, #31
 8000894:	4093      	lsls	r3, r2
 8000896:	43db      	mvns	r3, r3
 8000898:	4018      	ands	r0, r3
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	681c      	ldr	r4, [r3, #0]
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685a      	ldr	r2, [r3, #4]
 80008a2:	4613      	mov	r3, r2
 80008a4:	005b      	lsls	r3, r3, #1
 80008a6:	4413      	add	r3, r2
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	fa04 f303 	lsl.w	r3, r4, r3
 80008ae:	4303      	orrs	r3, r0
 80008b0:	630b      	str	r3, [r1, #48]	; 0x30
 80008b2:	e063      	b.n	800097c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b09      	cmp	r3, #9
 80008ba:	d81e      	bhi.n	80008fa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6819      	ldr	r1, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	685a      	ldr	r2, [r3, #4]
 80008ca:	4613      	mov	r3, r2
 80008cc:	005b      	lsls	r3, r3, #1
 80008ce:	4413      	add	r3, r2
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	3b1e      	subs	r3, #30
 80008d4:	221f      	movs	r2, #31
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	43db      	mvns	r3, r3
 80008dc:	4018      	ands	r0, r3
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	681c      	ldr	r4, [r3, #0]
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685a      	ldr	r2, [r3, #4]
 80008e6:	4613      	mov	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4413      	add	r3, r2
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	3b1e      	subs	r3, #30
 80008f0:	fa04 f303 	lsl.w	r3, r4, r3
 80008f4:	4303      	orrs	r3, r0
 80008f6:	634b      	str	r3, [r1, #52]	; 0x34
 80008f8:	e040      	b.n	800097c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	2b0e      	cmp	r3, #14
 8000900:	d81e      	bhi.n	8000940 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6819      	ldr	r1, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685a      	ldr	r2, [r3, #4]
 8000910:	4613      	mov	r3, r2
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	4413      	add	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	3b3c      	subs	r3, #60	; 0x3c
 800091a:	221f      	movs	r2, #31
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	43db      	mvns	r3, r3
 8000922:	4018      	ands	r0, r3
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	681c      	ldr	r4, [r3, #0]
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685a      	ldr	r2, [r3, #4]
 800092c:	4613      	mov	r3, r2
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4413      	add	r3, r2
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	3b3c      	subs	r3, #60	; 0x3c
 8000936:	fa04 f303 	lsl.w	r3, r4, r3
 800093a:	4303      	orrs	r3, r0
 800093c:	638b      	str	r3, [r1, #56]	; 0x38
 800093e:	e01d      	b.n	800097c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	6819      	ldr	r1, [r3, #0]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685a      	ldr	r2, [r3, #4]
 800094e:	4613      	mov	r3, r2
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	4413      	add	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	3b5a      	subs	r3, #90	; 0x5a
 8000958:	221f      	movs	r2, #31
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	43db      	mvns	r3, r3
 8000960:	4018      	ands	r0, r3
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	681c      	ldr	r4, [r3, #0]
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685a      	ldr	r2, [r3, #4]
 800096a:	4613      	mov	r3, r2
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	4413      	add	r3, r2
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	3b5a      	subs	r3, #90	; 0x5a
 8000974:	fa04 f303 	lsl.w	r3, r4, r3
 8000978:	4303      	orrs	r3, r0
 800097a:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	f003 030c 	and.w	r3, r3, #12
 8000986:	2b00      	cmp	r3, #0
 8000988:	f040 80e5 	bne.w	8000b56 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b09      	cmp	r3, #9
 8000992:	d91c      	bls.n	80009ce <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6819      	ldr	r1, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	6998      	ldr	r0, [r3, #24]
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	4613      	mov	r3, r2
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	4413      	add	r3, r2
 80009a8:	3b1e      	subs	r3, #30
 80009aa:	2207      	movs	r2, #7
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	43db      	mvns	r3, r3
 80009b2:	4018      	ands	r0, r3
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	689c      	ldr	r4, [r3, #8]
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4613      	mov	r3, r2
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	4413      	add	r3, r2
 80009c2:	3b1e      	subs	r3, #30
 80009c4:	fa04 f303 	lsl.w	r3, r4, r3
 80009c8:	4303      	orrs	r3, r0
 80009ca:	618b      	str	r3, [r1, #24]
 80009cc:	e019      	b.n	8000a02 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6819      	ldr	r1, [r3, #0]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	6958      	ldr	r0, [r3, #20]
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	4613      	mov	r3, r2
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	4413      	add	r3, r2
 80009e2:	2207      	movs	r2, #7
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	43db      	mvns	r3, r3
 80009ea:	4018      	ands	r0, r3
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	689c      	ldr	r4, [r3, #8]
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	4613      	mov	r3, r2
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	4413      	add	r3, r2
 80009fa:	fa04 f303 	lsl.w	r3, r4, r3
 80009fe:	4303      	orrs	r3, r0
 8000a00:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	695a      	ldr	r2, [r3, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	08db      	lsrs	r3, r3, #3
 8000a0e:	f003 0303 	and.w	r3, r3, #3
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	691b      	ldr	r3, [r3, #16]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d84f      	bhi.n	8000ac4 <HAL_ADC_ConfigChannel+0x28c>
 8000a24:	a201      	add	r2, pc, #4	; (adr r2, 8000a2c <HAL_ADC_ConfigChannel+0x1f4>)
 8000a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2a:	bf00      	nop
 8000a2c:	08000a3d 	.word	0x08000a3d
 8000a30:	08000a5f 	.word	0x08000a5f
 8000a34:	08000a81 	.word	0x08000a81
 8000a38:	08000aa3 	.word	0x08000aa3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8000a46:	4b9c      	ldr	r3, [pc, #624]	; (8000cb8 <HAL_ADC_ConfigChannel+0x480>)
 8000a48:	400b      	ands	r3, r1
 8000a4a:	6839      	ldr	r1, [r7, #0]
 8000a4c:	6809      	ldr	r1, [r1, #0]
 8000a4e:	0688      	lsls	r0, r1, #26
 8000a50:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000a52:	4301      	orrs	r1, r0
 8000a54:	430b      	orrs	r3, r1
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a5a:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000a5c:	e07b      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8000a68:	4b93      	ldr	r3, [pc, #588]	; (8000cb8 <HAL_ADC_ConfigChannel+0x480>)
 8000a6a:	400b      	ands	r3, r1
 8000a6c:	6839      	ldr	r1, [r7, #0]
 8000a6e:	6809      	ldr	r1, [r1, #0]
 8000a70:	0688      	lsls	r0, r1, #26
 8000a72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000a74:	4301      	orrs	r1, r0
 8000a76:	430b      	orrs	r3, r1
 8000a78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7c:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000a7e:	e06a      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8000a8a:	4b8b      	ldr	r3, [pc, #556]	; (8000cb8 <HAL_ADC_ConfigChannel+0x480>)
 8000a8c:	400b      	ands	r3, r1
 8000a8e:	6839      	ldr	r1, [r7, #0]
 8000a90:	6809      	ldr	r1, [r1, #0]
 8000a92:	0688      	lsls	r0, r1, #26
 8000a94:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000a96:	4301      	orrs	r1, r0
 8000a98:	430b      	orrs	r3, r1
 8000a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9e:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000aa0:	e059      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8000aac:	4b82      	ldr	r3, [pc, #520]	; (8000cb8 <HAL_ADC_ConfigChannel+0x480>)
 8000aae:	400b      	ands	r3, r1
 8000ab0:	6839      	ldr	r1, [r7, #0]
 8000ab2:	6809      	ldr	r1, [r1, #0]
 8000ab4:	0688      	lsls	r0, r1, #26
 8000ab6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000ab8:	4301      	orrs	r1, r0
 8000aba:	430b      	orrs	r3, r1
 8000abc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac0:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000ac2:	e048      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	069b      	lsls	r3, r3, #26
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d107      	bne.n	8000ae8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	6812      	ldr	r2, [r2, #0]
 8000ae0:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8000ae2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000ae6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000aee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	069b      	lsls	r3, r3, #26
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d107      	bne.n	8000b0c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	6812      	ldr	r2, [r2, #0]
 8000b04:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8000b06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b0a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000b12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	069b      	lsls	r3, r3, #26
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d107      	bne.n	8000b30 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	6812      	ldr	r2, [r2, #0]
 8000b28:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8000b2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b2e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000b36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	069b      	lsls	r3, r3, #26
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d107      	bne.n	8000b54 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	6812      	ldr	r2, [r2, #0]
 8000b4c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8000b4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b52:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8000b54:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d108      	bne.n	8000b76 <HAL_ADC_ConfigChannel+0x33e>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d101      	bne.n	8000b76 <HAL_ADC_ConfigChannel+0x33e>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <HAL_ADC_ConfigChannel+0x340>
 8000b76:	2300      	movs	r3, #0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	f040 810c 	bne.w	8000d96 <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d00f      	beq.n	8000ba6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8000b92:	683a      	ldr	r2, [r7, #0]
 8000b94:	6812      	ldr	r2, [r2, #0]
 8000b96:	2001      	movs	r0, #1
 8000b98:	fa00 f202 	lsl.w	r2, r0, r2
 8000b9c:	43d2      	mvns	r2, r2
 8000b9e:	400a      	ands	r2, r1
 8000ba0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000ba4:	e04a      	b.n	8000c3c <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	6812      	ldr	r2, [r2, #0]
 8000bae:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8000bb2:	683a      	ldr	r2, [r7, #0]
 8000bb4:	6812      	ldr	r2, [r2, #0]
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	fa00 f202 	lsl.w	r2, r0, r2
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	2b09      	cmp	r3, #9
 8000bc8:	d91c      	bls.n	8000c04 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6819      	ldr	r1, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	6998      	ldr	r0, [r3, #24]
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	4413      	add	r3, r2
 8000bde:	3b1b      	subs	r3, #27
 8000be0:	2207      	movs	r2, #7
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	4018      	ands	r0, r3
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	689c      	ldr	r4, [r3, #8]
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	4413      	add	r3, r2
 8000bf8:	3b1b      	subs	r3, #27
 8000bfa:	fa04 f303 	lsl.w	r3, r4, r3
 8000bfe:	4303      	orrs	r3, r0
 8000c00:	618b      	str	r3, [r1, #24]
 8000c02:	e01b      	b.n	8000c3c <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6819      	ldr	r1, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	6958      	ldr	r0, [r3, #20]
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	1c5a      	adds	r2, r3, #1
 8000c14:	4613      	mov	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	2207      	movs	r2, #7
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	4018      	ands	r0, r3
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	689c      	ldr	r4, [r3, #8]
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	4613      	mov	r3, r2
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	4413      	add	r3, r2
 8000c34:	fa04 f303 	lsl.w	r3, r4, r3
 8000c38:	4303      	orrs	r3, r0
 8000c3a:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	; (8000cbc <HAL_ADC_ConfigChannel+0x484>)
 8000c3e:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b10      	cmp	r3, #16
 8000c46:	d105      	bne.n	8000c54 <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000c48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d015      	beq.n	8000c80 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000c58:	2b11      	cmp	r3, #17
 8000c5a:	d105      	bne.n	8000c68 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000c5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d00b      	beq.n	8000c80 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000c6c:	2b12      	cmp	r3, #18
 8000c6e:	f040 8092 	bne.w	8000d96 <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8000c72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f040 808b 	bne.w	8000d96 <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c88:	d102      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x458>
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <HAL_ADC_ConfigChannel+0x488>)
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	e002      	b.n	8000c96 <HAL_ADC_ConfigChannel+0x45e>
 8000c90:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c94:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d10f      	bne.n	8000cc4 <HAL_ADC_ConfigChannel+0x48c>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d108      	bne.n	8000cc4 <HAL_ADC_ConfigChannel+0x48c>
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e007      	b.n	8000cc6 <HAL_ADC_ConfigChannel+0x48e>
 8000cb6:	bf00      	nop
 8000cb8:	83fff000 	.word	0x83fff000
 8000cbc:	50000300 	.word	0x50000300
 8000cc0:	50000100 	.word	0x50000100
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d150      	bne.n	8000d6c <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000cca:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d010      	beq.n	8000cf2 <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f003 0303 	and.w	r3, r3, #3
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d107      	bne.n	8000cec <HAL_ADC_ConfigChannel+0x4b4>
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 0301 	and.w	r3, r3, #1
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d101      	bne.n	8000cec <HAL_ADC_ConfigChannel+0x4b4>
 8000ce8:	2301      	movs	r3, #1
 8000cea:	e000      	b.n	8000cee <HAL_ADC_ConfigChannel+0x4b6>
 8000cec:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d13c      	bne.n	8000d6c <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b10      	cmp	r3, #16
 8000cf8:	d11d      	bne.n	8000d36 <HAL_ADC_ConfigChannel+0x4fe>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d02:	d118      	bne.n	8000d36 <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000d04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000d0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d0e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d10:	4b26      	ldr	r3, [pc, #152]	; (8000dac <HAL_ADC_ConfigChannel+0x574>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a26      	ldr	r2, [pc, #152]	; (8000db0 <HAL_ADC_ConfigChannel+0x578>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	0c9a      	lsrs	r2, r3, #18
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000d26:	e002      	b.n	8000d2e <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d1f9      	bne.n	8000d28 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000d34:	e02e      	b.n	8000d94 <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b11      	cmp	r3, #17
 8000d3c:	d10b      	bne.n	8000d56 <HAL_ADC_ConfigChannel+0x51e>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d46:	d106      	bne.n	8000d56 <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000d48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d52:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000d54:	e01e      	b.n	8000d94 <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2b12      	cmp	r3, #18
 8000d5c:	d11a      	bne.n	8000d94 <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000d5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000d66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d68:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000d6a:	e013      	b.n	8000d94 <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d70:	f043 0220 	orr.w	r2, r3, #32
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000d7e:	e00a      	b.n	8000d96 <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d84:	f043 0220 	orr.w	r2, r3, #32
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000d92:	e000      	b.n	8000d96 <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000d94:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8000d9e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3770      	adds	r7, #112	; 0x70
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc90      	pop	{r4, r7}
 8000daa:	4770      	bx	lr
 8000dac:	20000008 	.word	0x20000008
 8000db0:	431bde83 	.word	0x431bde83

08000db4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b09b      	sub	sp, #108	; 0x6c
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dcc:	d102      	bne.n	8000dd4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8000dce:	4b59      	ldr	r3, [pc, #356]	; (8000f34 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	e002      	b.n	8000dda <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8000dd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dd8:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e0a1      	b.n	8000f28 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d101      	bne.n	8000df2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8000dee:	2302      	movs	r3, #2
 8000df0:	e09a      	b.n	8000f28 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2201      	movs	r2, #1
 8000df6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f003 0304 	and.w	r3, r3, #4
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d17e      	bne.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d178      	bne.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e14:	4b48      	ldr	r3, [pc, #288]	; (8000f38 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8000e16:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d03f      	beq.n	8000ea0 <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000e20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	6859      	ldr	r1, [r3, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e30:	035b      	lsls	r3, r3, #13
 8000e32:	430b      	orrs	r3, r1
 8000e34:	431a      	orrs	r2, r3
 8000e36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e38:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f003 0303 	and.w	r3, r3, #3
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d108      	bne.n	8000e5a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d101      	bne.n	8000e5a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8000e56:	2301      	movs	r3, #1
 8000e58:	e000      	b.n	8000e5c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d15c      	bne.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	f003 0303 	and.w	r3, r3, #3
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d107      	bne.n	8000e7c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 0301 	and.w	r3, r3, #1
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d101      	bne.n	8000e7c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e000      	b.n	8000e7e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8000e7c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d14b      	bne.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000e82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000e8a:	f023 030f 	bic.w	r3, r3, #15
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	6811      	ldr	r1, [r2, #0]
 8000e92:	683a      	ldr	r2, [r7, #0]
 8000e94:	6892      	ldr	r2, [r2, #8]
 8000e96:	430a      	orrs	r2, r1
 8000e98:	431a      	orrs	r2, r3
 8000e9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e9c:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000e9e:	e03c      	b.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000ea0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000ea8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000eaa:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	f003 0303 	and.w	r3, r3, #3
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d108      	bne.n	8000ecc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d101      	bne.n	8000ecc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e000      	b.n	8000ece <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d123      	bne.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d107      	bne.n	8000eee <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d101      	bne.n	8000eee <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8000eee:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d112      	bne.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8000ef4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000efc:	f023 030f 	bic.w	r3, r3, #15
 8000f00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f02:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000f04:	e009      	b.n	8000f1a <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	f043 0220 	orr.w	r2, r3, #32
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8000f18:	e000      	b.n	8000f1c <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000f1a:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8000f24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8000f28:	4618      	mov	r0, r3
 8000f2a:	376c      	adds	r7, #108	; 0x6c
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	50000100 	.word	0x50000100
 8000f38:	50000300 	.word	0x50000300

08000f3c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f48:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d126      	bne.n	8000fa4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	645a      	str	r2, [r3, #68]	; 0x44
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d115      	bne.n	8000f9c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	69db      	ldr	r3, [r3, #28]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d111      	bne.n	8000f9c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	645a      	str	r2, [r3, #68]	; 0x44
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d105      	bne.n	8000f9c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f94:	f043 0201 	orr.w	r2, r3, #1
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000f9c:	68f8      	ldr	r0, [r7, #12]
 8000f9e:	f002 fb91 	bl	80036c4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000fa2:	e004      	b.n	8000fae <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	4798      	blx	r3
}
 8000fae:	bf00      	nop
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b084      	sub	sp, #16
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f7ff f9b9 	bl	800033c <HAL_ADC_ConvHalfCpltCallback>
}
 8000fca:	bf00      	nop
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b084      	sub	sp, #16
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fde:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ff0:	f043 0204 	orr.w	r2, r3, #4
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f7ff f9a9 	bl	8000350 <HAL_ADC_ErrorCallback>
}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001010:	2300      	movs	r3, #0
 8001012:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	2b01      	cmp	r3, #1
 8001020:	d108      	bne.n	8001034 <ADC_Enable+0x2c>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	2b01      	cmp	r3, #1
 800102e:	d101      	bne.n	8001034 <ADC_Enable+0x2c>
 8001030:	2301      	movs	r3, #1
 8001032:	e000      	b.n	8001036 <ADC_Enable+0x2e>
 8001034:	2300      	movs	r3, #0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d13c      	bne.n	80010b4 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <ADC_Enable+0xb8>)
 8001042:	4013      	ands	r3, r2
 8001044:	2b00      	cmp	r3, #0
 8001046:	d00d      	beq.n	8001064 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104c:	f043 0210 	orr.w	r2, r3, #16
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001058:	f043 0201 	orr.w	r2, r3, #1
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e028      	b.n	80010b6 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	6812      	ldr	r2, [r2, #0]
 800106c:	6892      	ldr	r2, [r2, #8]
 800106e:	f042 0201 	orr.w	r2, r2, #1
 8001072:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001074:	f7ff f956 	bl	8000324 <HAL_GetTick>
 8001078:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800107a:	e014      	b.n	80010a6 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800107c:	f7ff f952 	bl	8000324 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d90d      	bls.n	80010a6 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	f043 0210 	orr.w	r2, r3, #16
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800109a:	f043 0201 	orr.w	r2, r3, #1
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e007      	b.n	80010b6 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d1e3      	bne.n	800107c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	8000003f 	.word	0x8000003f

080010c4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d108      	bne.n	80010f0 <ADC_Disable+0x2c>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d101      	bne.n	80010f0 <ADC_Disable+0x2c>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <ADC_Disable+0x2e>
 80010f0:	2300      	movs	r3, #0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d040      	beq.n	8001178 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 030d 	and.w	r3, r3, #13
 8001100:	2b01      	cmp	r3, #1
 8001102:	d10f      	bne.n	8001124 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	6892      	ldr	r2, [r2, #8]
 800110e:	f042 0202 	orr.w	r2, r2, #2
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2203      	movs	r2, #3
 800111a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800111c:	f7ff f902 	bl	8000324 <HAL_GetTick>
 8001120:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001122:	e022      	b.n	800116a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001128:	f043 0210 	orr.w	r2, r3, #16
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001134:	f043 0201 	orr.w	r2, r3, #1
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e01c      	b.n	800117a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001140:	f7ff f8f0 	bl	8000324 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d90d      	bls.n	800116a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001152:	f043 0210 	orr.w	r2, r3, #16
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800115e:	f043 0201 	orr.w	r2, r3, #1
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e007      	b.n	800117a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	2b01      	cmp	r3, #1
 8001176:	d0e3      	beq.n	8001140 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <NVIC_SetPriorityGrouping+0x44>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119a:	68ba      	ldr	r2, [r7, #8]
 800119c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a0:	4013      	ands	r3, r2
 80011a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011b6:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <NVIC_SetPriorityGrouping+0x44>)
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	60d3      	str	r3, [r2, #12]
}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <NVIC_GetPriorityGrouping+0x18>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	0a1b      	lsrs	r3, r3, #8
 80011d6:	f003 0307 	and.w	r3, r3, #7
}
 80011da:	4618      	mov	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80011f2:	4909      	ldr	r1, [pc, #36]	; (8001218 <NVIC_EnableIRQ+0x30>)
 80011f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f8:	095b      	lsrs	r3, r3, #5
 80011fa:	79fa      	ldrb	r2, [r7, #7]
 80011fc:	f002 021f 	and.w	r2, r2, #31
 8001200:	2001      	movs	r0, #1
 8001202:	fa00 f202 	lsl.w	r2, r0, r2
 8001206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000e100 	.word	0xe000e100

0800121c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	2b00      	cmp	r3, #0
 800122e:	da0b      	bge.n	8001248 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	490d      	ldr	r1, [pc, #52]	; (8001268 <NVIC_SetPriority+0x4c>)
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f003 030f 	and.w	r3, r3, #15
 8001238:	3b04      	subs	r3, #4
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001246:	e009      	b.n	800125c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001248:	4908      	ldr	r1, [pc, #32]	; (800126c <NVIC_SetPriority+0x50>)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	0112      	lsls	r2, r2, #4
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	440b      	add	r3, r1
 8001258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000ed00 	.word	0xe000ed00
 800126c:	e000e100 	.word	0xe000e100

08001270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001270:	b480      	push	{r7}
 8001272:	b089      	sub	sp, #36	; 0x24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f1c3 0307 	rsb	r3, r3, #7
 800128a:	2b04      	cmp	r3, #4
 800128c:	bf28      	it	cs
 800128e:	2304      	movcs	r3, #4
 8001290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3304      	adds	r3, #4
 8001296:	2b06      	cmp	r3, #6
 8001298:	d902      	bls.n	80012a0 <NVIC_EncodePriority+0x30>
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3b03      	subs	r3, #3
 800129e:	e000      	b.n	80012a2 <NVIC_EncodePriority+0x32>
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	2201      	movs	r2, #1
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	1e5a      	subs	r2, r3, #1
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	401a      	ands	r2, r3
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b6:	2101      	movs	r1, #1
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	fa01 f303 	lsl.w	r3, r1, r3
 80012be:	1e59      	subs	r1, r3, #1
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c4:	4313      	orrs	r3, r2
         );
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3724      	adds	r7, #36	; 0x24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3b01      	subs	r3, #1
 80012e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012e4:	d301      	bcc.n	80012ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00f      	b.n	800130a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <SysTick_Config+0x40>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f2:	210f      	movs	r1, #15
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f7ff ff90 	bl	800121c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <SysTick_Config+0x40>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001302:	4b04      	ldr	r3, [pc, #16]	; (8001314 <SysTick_Config+0x40>)
 8001304:	2207      	movs	r2, #7
 8001306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	e000e010 	.word	0xe000e010

08001318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ff2f 	bl	8001184 <NVIC_SetPriorityGrouping>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001340:	f7ff ff44 	bl	80011cc <NVIC_GetPriorityGrouping>
 8001344:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	68b9      	ldr	r1, [r7, #8]
 800134a:	6978      	ldr	r0, [r7, #20]
 800134c:	f7ff ff90 	bl	8001270 <NVIC_EncodePriority>
 8001350:	4602      	mov	r2, r0
 8001352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff5f 	bl	800121c <NVIC_SetPriority>
}
 800135e:	bf00      	nop
 8001360:	3718      	adds	r7, #24
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	4603      	mov	r3, r0
 800136e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff37 	bl	80011e8 <NVIC_EnableIRQ>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffa2 	bl	80012d4 <SysTick_Config>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800139a:	b580      	push	{r7, lr}
 800139c:	b084      	sub	sp, #16
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d101      	bne.n	80013b0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e037      	b.n	8001420 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2202      	movs	r2, #2
 80013b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80013c6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80013ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 f940 	bl	8001688 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}  
 8001420:	4618      	mov	r0, r3
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <HAL_DMA_Start_IT+0x20>
 8001444:	2302      	movs	r3, #2
 8001446:	e04a      	b.n	80014de <HAL_DMA_Start_IT+0xb6>
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2201      	movs	r2, #1
 800144c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001456:	2b01      	cmp	r3, #1
 8001458:	d13a      	bne.n	80014d0 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2202      	movs	r2, #2
 800145e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	2200      	movs	r2, #0
 8001466:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	6812      	ldr	r2, [r2, #0]
 8001472:	f022 0201 	bic.w	r2, r2, #1
 8001476:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	68b9      	ldr	r1, [r7, #8]
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	f000 f8d4 	bl	800162c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001488:	2b00      	cmp	r3, #0
 800148a:	d008      	beq.n	800149e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68fa      	ldr	r2, [r7, #12]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	6812      	ldr	r2, [r2, #0]
 8001496:	f042 020e 	orr.w	r2, r2, #14
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	e00f      	b.n	80014be <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	6812      	ldr	r2, [r2, #0]
 80014a6:	6812      	ldr	r2, [r2, #0]
 80014a8:	f042 020a 	orr.w	r2, r2, #10
 80014ac:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	f022 0204 	bic.w	r2, r2, #4
 80014bc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	6812      	ldr	r2, [r2, #0]
 80014c8:	f042 0201 	orr.w	r2, r2, #1
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	e005      	b.n	80014dc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80014d8:	2302      	movs	r3, #2
 80014da:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
} 
 80014de:	4618      	mov	r0, r3
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b084      	sub	sp, #16
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	2204      	movs	r2, #4
 8001504:	409a      	lsls	r2, r3
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	4013      	ands	r3, r2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d024      	beq.n	8001558 <HAL_DMA_IRQHandler+0x72>
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d01f      	beq.n	8001558 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0320 	and.w	r3, r3, #32
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	f022 0204 	bic.w	r2, r2, #4
 8001534:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800153e:	2104      	movs	r1, #4
 8001540:	fa01 f202 	lsl.w	r2, r1, r2
 8001544:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154a:	2b00      	cmp	r3, #0
 800154c:	d06a      	beq.n	8001624 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001556:	e065      	b.n	8001624 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	2202      	movs	r2, #2
 800155e:	409a      	lsls	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4013      	ands	r3, r2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d02c      	beq.n	80015c2 <HAL_DMA_IRQHandler+0xdc>
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d027      	beq.n	80015c2 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0320 	and.w	r3, r3, #32
 800157c:	2b00      	cmp	r3, #0
 800157e:	d10b      	bne.n	8001598 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	6812      	ldr	r2, [r2, #0]
 800158a:	f022 020a 	bic.w	r2, r2, #10
 800158e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2201      	movs	r2, #1
 8001594:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80015a0:	2102      	movs	r1, #2
 80015a2:	fa01 f202 	lsl.w	r2, r1, r2
 80015a6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d035      	beq.n	8001624 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80015c0:	e030      	b.n	8001624 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	2208      	movs	r2, #8
 80015c8:	409a      	lsls	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d028      	beq.n	8001624 <HAL_DMA_IRQHandler+0x13e>
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d023      	beq.n	8001624 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	f022 020e 	bic.w	r2, r2, #14
 80015ea:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80015f4:	2101      	movs	r1, #1
 80015f6:	fa01 f202 	lsl.w	r2, r1, r2
 80015fa:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	2b00      	cmp	r3, #0
 8001618:	d004      	beq.n	8001624 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	4798      	blx	r3
    }
  }
}  
 8001622:	e7ff      	b.n	8001624 <HAL_DMA_IRQHandler+0x13e>
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001642:	2101      	movs	r1, #1
 8001644:	fa01 f202 	lsl.w	r2, r1, r2
 8001648:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b10      	cmp	r3, #16
 8001658:	d108      	bne.n	800166c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800166a:	e007      	b.n	800167c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	60da      	str	r2, [r3, #12]
}
 800167c:	bf00      	nop
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	461a      	mov	r2, r3
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <DMA_CalcBaseAndBitshift+0x34>)
 8001698:	4413      	add	r3, r2
 800169a:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <DMA_CalcBaseAndBitshift+0x38>)
 800169c:	fba2 2303 	umull	r2, r3, r2, r3
 80016a0:	091b      	lsrs	r3, r3, #4
 80016a2:	009a      	lsls	r2, r3, #2
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a06      	ldr	r2, [pc, #24]	; (80016c4 <DMA_CalcBaseAndBitshift+0x3c>)
 80016ac:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	bffdfff8 	.word	0xbffdfff8
 80016c0:	cccccccd 	.word	0xcccccccd
 80016c4:	40020000 	.word	0x40020000

080016c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b087      	sub	sp, #28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80016de:	e14e      	b.n	800197e <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2101      	movs	r1, #1
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ec:	4013      	ands	r3, r2
 80016ee:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 8140 	beq.w	8001978 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d003      	beq.n	8001708 <HAL_GPIO_Init+0x40>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b12      	cmp	r3, #18
 8001706:	d123      	bne.n	8001750 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	08da      	lsrs	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3208      	adds	r2, #8
 8001710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001714:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4013      	ands	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	08da      	lsrs	r2, r3, #3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3208      	adds	r2, #8
 800174a:	6939      	ldr	r1, [r7, #16]
 800174c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d00b      	beq.n	80017a4 <HAL_GPIO_Init+0xdc>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d007      	beq.n	80017a4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001798:	2b11      	cmp	r3, #17
 800179a:	d003      	beq.n	80017a4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b12      	cmp	r3, #18
 80017a2:	d130      	bne.n	8001806 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	2203      	movs	r2, #3
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	68da      	ldr	r2, [r3, #12]
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017da:	2201      	movs	r2, #1
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	091b      	lsrs	r3, r3, #4
 80017f0:	f003 0201 	and.w	r2, r3, #1
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	2203      	movs	r2, #3
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 809a 	beq.w	8001978 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001844:	4a55      	ldr	r2, [pc, #340]	; (800199c <HAL_GPIO_Init+0x2d4>)
 8001846:	4b55      	ldr	r3, [pc, #340]	; (800199c <HAL_GPIO_Init+0x2d4>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b52      	ldr	r3, [pc, #328]	; (800199c <HAL_GPIO_Init+0x2d4>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800185c:	4a50      	ldr	r2, [pc, #320]	; (80019a0 <HAL_GPIO_Init+0x2d8>)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	220f      	movs	r2, #15
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001886:	d013      	beq.n	80018b0 <HAL_GPIO_Init+0x1e8>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a46      	ldr	r2, [pc, #280]	; (80019a4 <HAL_GPIO_Init+0x2dc>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d00d      	beq.n	80018ac <HAL_GPIO_Init+0x1e4>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a45      	ldr	r2, [pc, #276]	; (80019a8 <HAL_GPIO_Init+0x2e0>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d007      	beq.n	80018a8 <HAL_GPIO_Init+0x1e0>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a44      	ldr	r2, [pc, #272]	; (80019ac <HAL_GPIO_Init+0x2e4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d101      	bne.n	80018a4 <HAL_GPIO_Init+0x1dc>
 80018a0:	2303      	movs	r3, #3
 80018a2:	e006      	b.n	80018b2 <HAL_GPIO_Init+0x1ea>
 80018a4:	2305      	movs	r3, #5
 80018a6:	e004      	b.n	80018b2 <HAL_GPIO_Init+0x1ea>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e002      	b.n	80018b2 <HAL_GPIO_Init+0x1ea>
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <HAL_GPIO_Init+0x1ea>
 80018b0:	2300      	movs	r3, #0
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	f002 0203 	and.w	r2, r2, #3
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	4093      	lsls	r3, r2
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	4313      	orrs	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80018c2:	4937      	ldr	r1, [pc, #220]	; (80019a0 <HAL_GPIO_Init+0x2d8>)
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	089b      	lsrs	r3, r3, #2
 80018c8:	3302      	adds	r3, #2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018d0:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018f4:	4a2e      	ldr	r2, [pc, #184]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80018fa:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800191e:	4a24      	ldr	r2, [pc, #144]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001924:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	43db      	mvns	r3, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4013      	ands	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001948:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa22 f303 	lsr.w	r3, r2, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	f47f aea9 	bne.w	80016e0 <HAL_GPIO_Init+0x18>
  }
}
 800198e:	bf00      	nop
 8001990:	371c      	adds	r7, #28
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000
 80019a4:	48000400 	.word	0x48000400
 80019a8:	48000800 	.word	0x48000800
 80019ac:	48000c00 	.word	0x48000c00
 80019b0:	40010400 	.word	0x40010400

080019b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d102      	bne.n	80019ce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	f000 beda 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 816e 	beq.w	8001cba <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019de:	4bb5      	ldr	r3, [pc, #724]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d00c      	beq.n	8001a04 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019ea:	4bb2      	ldr	r3, [pc, #712]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f003 030c 	and.w	r3, r3, #12
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d15a      	bne.n	8001aac <HAL_RCC_OscConfig+0xf8>
 80019f6:	4baf      	ldr	r3, [pc, #700]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a02:	d153      	bne.n	8001aac <HAL_RCC_OscConfig+0xf8>
 8001a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a08:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a10:	fa93 f3a3 	rbit	r3, r3
 8001a14:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a18:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1c:	fab3 f383 	clz	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d102      	bne.n	8001a36 <HAL_RCC_OscConfig+0x82>
 8001a30:	4ba0      	ldr	r3, [pc, #640]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	e015      	b.n	8001a62 <HAL_RCC_OscConfig+0xae>
 8001a36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a3a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001a42:	fa93 f3a3 	rbit	r3, r3
 8001a46:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001a4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a4e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001a52:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001a56:	fa93 f3a3 	rbit	r3, r3
 8001a5a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001a5e:	4b95      	ldr	r3, [pc, #596]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a66:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001a6a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001a6e:	fa92 f2a2 	rbit	r2, r2
 8001a72:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8001a76:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a7a:	fab2 f282 	clz	r2, r2
 8001a7e:	b252      	sxtb	r2, r2
 8001a80:	f042 0220 	orr.w	r2, r2, #32
 8001a84:	b252      	sxtb	r2, r2
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	f002 021f 	and.w	r2, r2, #31
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a92:	4013      	ands	r3, r2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f000 810f 	beq.w	8001cb8 <HAL_RCC_OscConfig+0x304>
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f040 8109 	bne.w	8001cb8 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f000 be6b 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab6:	d106      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x112>
 8001ab8:	4a7e      	ldr	r2, [pc, #504]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001aba:	4b7e      	ldr	r3, [pc, #504]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	e030      	b.n	8001b28 <HAL_RCC_OscConfig+0x174>
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10c      	bne.n	8001aea <HAL_RCC_OscConfig+0x136>
 8001ad0:	4a78      	ldr	r2, [pc, #480]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001ad2:	4b78      	ldr	r3, [pc, #480]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4a75      	ldr	r2, [pc, #468]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001ade:	4b75      	ldr	r3, [pc, #468]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	e01e      	b.n	8001b28 <HAL_RCC_OscConfig+0x174>
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x15c>
 8001af6:	4a6f      	ldr	r2, [pc, #444]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001af8:	4b6e      	ldr	r3, [pc, #440]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4a6c      	ldr	r2, [pc, #432]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b04:	4b6b      	ldr	r3, [pc, #428]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0x174>
 8001b10:	4a68      	ldr	r2, [pc, #416]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b12:	4b68      	ldr	r3, [pc, #416]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	4a65      	ldr	r2, [pc, #404]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b1e:	4b65      	ldr	r3, [pc, #404]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b26:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b28:	4962      	ldr	r1, [pc, #392]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b2a:	4b62      	ldr	r3, [pc, #392]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2e:	f023 020f 	bic.w	r2, r3, #15
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d05a      	beq.n	8001bfc <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b46:	f7fe fbed 	bl	8000324 <HAL_GetTick>
 8001b4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4e:	e00a      	b.n	8001b66 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b50:	f7fe fbe8 	bl	8000324 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b64      	cmp	r3, #100	; 0x64
 8001b5e:	d902      	bls.n	8001b66 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	f000 be0e 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
 8001b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b6a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8001b7a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7e:	fab3 f383 	clz	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	095b      	lsrs	r3, r3, #5
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d102      	bne.n	8001b98 <HAL_RCC_OscConfig+0x1e4>
 8001b92:	4b48      	ldr	r3, [pc, #288]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	e015      	b.n	8001bc4 <HAL_RCC_OscConfig+0x210>
 8001b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b9c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001ba4:	fa93 f3a3 	rbit	r3, r3
 8001ba8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001bb4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001bc0:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bc8:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001bcc:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001bd0:	fa92 f2a2 	rbit	r2, r2
 8001bd4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001bd8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001bdc:	fab2 f282 	clz	r2, r2
 8001be0:	b252      	sxtb	r2, r2
 8001be2:	f042 0220 	orr.w	r2, r2, #32
 8001be6:	b252      	sxtb	r2, r2
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	f002 021f 	and.w	r2, r2, #31
 8001bee:	2101      	movs	r1, #1
 8001bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0aa      	beq.n	8001b50 <HAL_RCC_OscConfig+0x19c>
 8001bfa:	e05e      	b.n	8001cba <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe fb92 	bl	8000324 <HAL_GetTick>
 8001c00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c04:	e00a      	b.n	8001c1c <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c06:	f7fe fb8d 	bl	8000324 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	; 0x64
 8001c14:	d902      	bls.n	8001c1c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	f000 bdb3 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
 8001c1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c20:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8001c30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c34:	fab3 f383 	clz	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d102      	bne.n	8001c4e <HAL_RCC_OscConfig+0x29a>
 8001c48:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	e015      	b.n	8001c7a <HAL_RCC_OscConfig+0x2c6>
 8001c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c52:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c56:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001c5a:	fa93 f3a3 	rbit	r3, r3
 8001c5e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001c6e:	fa93 f3a3 	rbit	r3, r3
 8001c72:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c76:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <HAL_RCC_OscConfig+0x300>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c7e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001c82:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001c86:	fa92 f2a2 	rbit	r2, r2
 8001c8a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8001c8e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c92:	fab2 f282 	clz	r2, r2
 8001c96:	b252      	sxtb	r2, r2
 8001c98:	f042 0220 	orr.w	r2, r2, #32
 8001c9c:	b252      	sxtb	r2, r2
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	f002 021f 	and.w	r2, r2, #31
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1aa      	bne.n	8001c06 <HAL_RCC_OscConfig+0x252>
 8001cb0:	e003      	b.n	8001cba <HAL_RCC_OscConfig+0x306>
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 8170 	beq.w	8001faa <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cca:	4bd0      	ldr	r3, [pc, #832]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00b      	beq.n	8001cee <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cd6:	4bcd      	ldr	r3, [pc, #820]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d16d      	bne.n	8001dbe <HAL_RCC_OscConfig+0x40a>
 8001ce2:	4bca      	ldr	r3, [pc, #808]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d167      	bne.n	8001dbe <HAL_RCC_OscConfig+0x40a>
 8001cee:	2302      	movs	r3, #2
 8001cf0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001cf8:	fa93 f3a3 	rbit	r3, r3
 8001cfc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001d00:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d04:	fab3 f383 	clz	r3, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	095b      	lsrs	r3, r3, #5
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d102      	bne.n	8001d1e <HAL_RCC_OscConfig+0x36a>
 8001d18:	4bbc      	ldr	r3, [pc, #752]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	e013      	b.n	8001d46 <HAL_RCC_OscConfig+0x392>
 8001d1e:	2302      	movs	r3, #2
 8001d20:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001d30:	2302      	movs	r3, #2
 8001d32:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001d36:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001d3a:	fa93 f3a3 	rbit	r3, r3
 8001d3e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001d42:	4bb2      	ldr	r3, [pc, #712]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d46:	2202      	movs	r2, #2
 8001d48:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001d4c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001d50:	fa92 f2a2 	rbit	r2, r2
 8001d54:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8001d58:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d5c:	fab2 f282 	clz	r2, r2
 8001d60:	b252      	sxtb	r2, r2
 8001d62:	f042 0220 	orr.w	r2, r2, #32
 8001d66:	b252      	sxtb	r2, r2
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f002 021f 	and.w	r2, r2, #31
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d007      	beq.n	8001d8a <HAL_RCC_OscConfig+0x3d6>
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d002      	beq.n	8001d8a <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	f000 bcfc 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8a:	48a0      	ldr	r0, [pc, #640]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001d8c:	4b9f      	ldr	r3, [pc, #636]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6959      	ldr	r1, [r3, #20]
 8001d9a:	23f8      	movs	r3, #248	; 0xf8
 8001d9c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da0:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001da4:	fa93 f3a3 	rbit	r3, r3
 8001da8:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8001dac:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001db0:	fab3 f383 	clz	r3, r3
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dbc:	e0f5      	b.n	8001faa <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8085 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x520>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001dd4:	fa93 f3a3 	rbit	r3, r3
 8001dd8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001ddc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de0:	fab3 f383 	clz	r3, r3
 8001de4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001de8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	461a      	mov	r2, r3
 8001df0:	2301      	movs	r3, #1
 8001df2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df4:	f7fe fa96 	bl	8000324 <HAL_GetTick>
 8001df8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dfc:	e00a      	b.n	8001e14 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfe:	f7fe fa91 	bl	8000324 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d902      	bls.n	8001e14 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	f000 bcb7 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
 8001e14:	2302      	movs	r3, #2
 8001e16:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001e1e:	fa93 f3a3 	rbit	r3, r3
 8001e22:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001e26:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2a:	fab3 f383 	clz	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	095b      	lsrs	r3, r3, #5
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d102      	bne.n	8001e44 <HAL_RCC_OscConfig+0x490>
 8001e3e:	4b73      	ldr	r3, [pc, #460]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	e013      	b.n	8001e6c <HAL_RCC_OscConfig+0x4b8>
 8001e44:	2302      	movs	r3, #2
 8001e46:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001e56:	2302      	movs	r3, #2
 8001e58:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001e60:	fa93 f3a3 	rbit	r3, r3
 8001e64:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e68:	4b68      	ldr	r3, [pc, #416]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001e72:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001e76:	fa92 f2a2 	rbit	r2, r2
 8001e7a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8001e7e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e82:	fab2 f282 	clz	r2, r2
 8001e86:	b252      	sxtb	r2, r2
 8001e88:	f042 0220 	orr.w	r2, r2, #32
 8001e8c:	b252      	sxtb	r2, r2
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	f002 021f 	and.w	r2, r2, #31
 8001e94:	2101      	movs	r1, #1
 8001e96:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d0ae      	beq.n	8001dfe <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea0:	485a      	ldr	r0, [pc, #360]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001ea2:	4b5a      	ldr	r3, [pc, #360]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6959      	ldr	r1, [r3, #20]
 8001eb0:	23f8      	movs	r3, #248	; 0xf8
 8001eb2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001ec2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001ec6:	fab3 f383 	clz	r3, r3
 8001eca:	fa01 f303 	lsl.w	r3, r1, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	6003      	str	r3, [r0, #0]
 8001ed2:	e06a      	b.n	8001faa <HAL_RCC_OscConfig+0x5f6>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001ee6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eea:	fab3 f383 	clz	r3, r3
 8001eee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ef2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	461a      	mov	r2, r3
 8001efa:	2300      	movs	r3, #0
 8001efc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7fe fa11 	bl	8000324 <HAL_GetTick>
 8001f02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f08:	f7fe fa0c 	bl	8000324 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d902      	bls.n	8001f1e <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	f000 bc32 	b.w	8002782 <HAL_RCC_OscConfig+0xdce>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f24:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f28:	fa93 f3a3 	rbit	r3, r3
 8001f2c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001f30:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	095b      	lsrs	r3, r3, #5
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d102      	bne.n	8001f4e <HAL_RCC_OscConfig+0x59a>
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	e013      	b.n	8001f76 <HAL_RCC_OscConfig+0x5c2>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001f58:	fa93 f3a3 	rbit	r3, r3
 8001f5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001f60:	2302      	movs	r3, #2
 8001f62:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f66:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001f6a:	fa93 f3a3 	rbit	r3, r3
 8001f6e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f72:	4b26      	ldr	r3, [pc, #152]	; (800200c <HAL_RCC_OscConfig+0x658>)
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	2202      	movs	r2, #2
 8001f78:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001f7c:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001f80:	fa92 f2a2 	rbit	r2, r2
 8001f84:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8001f88:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f8c:	fab2 f282 	clz	r2, r2
 8001f90:	b252      	sxtb	r2, r2
 8001f92:	f042 0220 	orr.w	r2, r2, #32
 8001f96:	b252      	sxtb	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f002 021f 	and.w	r2, r2, #31
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d1ae      	bne.n	8001f08 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 80d8 	beq.w	800216a <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fba:	1d3b      	adds	r3, r7, #4
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d067      	beq.n	8002094 <HAL_RCC_OscConfig+0x6e0>
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001fce:	fa93 f3a3 	rbit	r3, r3
 8001fd2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001fd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fda:	fab3 f383 	clz	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <HAL_RCC_OscConfig+0x65c>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	2301      	movs	r3, #1
 8001fea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fec:	f7fe f99a 	bl	8000324 <HAL_GetTick>
 8001ff0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ff4:	e00e      	b.n	8002014 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff6:	f7fe f995 	bl	8000324 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d906      	bls.n	8002014 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e3bb      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000
 8002010:	10908120 	.word	0x10908120
 8002014:	2302      	movs	r3, #2
 8002016:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002026:	2302      	movs	r3, #2
 8002028:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800202c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002030:	fa93 f2a3 	rbit	r2, r3
 8002034:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800203e:	2202      	movs	r2, #2
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	fa93 f2a3 	rbit	r2, r3
 800204c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002050:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002052:	4ba5      	ldr	r3, [pc, #660]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002056:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800205a:	2102      	movs	r1, #2
 800205c:	6019      	str	r1, [r3, #0]
 800205e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	fa93 f1a3 	rbit	r1, r3
 8002068:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800206c:	6019      	str	r1, [r3, #0]
  return(result);
 800206e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	fab3 f383 	clz	r3, r3
 8002078:	b25b      	sxtb	r3, r3
 800207a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800207e:	b25b      	sxtb	r3, r3
 8002080:	b2db      	uxtb	r3, r3
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	2101      	movs	r1, #1
 8002088:	fa01 f303 	lsl.w	r3, r1, r3
 800208c:	4013      	ands	r3, r2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0b1      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x642>
 8002092:	e06a      	b.n	800216a <HAL_RCC_OscConfig+0x7b6>
 8002094:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002098:	2201      	movs	r2, #1
 800209a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	fa93 f2a3 	rbit	r2, r3
 80020a6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80020aa:	601a      	str	r2, [r3, #0]
  return(result);
 80020ac:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80020b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b2:	fab3 f383 	clz	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	4b8c      	ldr	r3, [pc, #560]	; (80022ec <HAL_RCC_OscConfig+0x938>)
 80020ba:	4413      	add	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	461a      	mov	r2, r3
 80020c0:	2300      	movs	r3, #0
 80020c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c4:	f7fe f92e 	bl	8000324 <HAL_GetTick>
 80020c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020cc:	e009      	b.n	80020e2 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020ce:	f7fe f929 	bl	8000324 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e34f      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 80020e2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020e6:	2202      	movs	r2, #2
 80020e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ea:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	fa93 f2a3 	rbit	r2, r3
 80020f4:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80020fe:	2202      	movs	r2, #2
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	fa93 f2a3 	rbit	r2, r3
 800210c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002116:	2202      	movs	r2, #2
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	fa93 f2a3 	rbit	r2, r3
 8002124:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002128:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212a:	4b6f      	ldr	r3, [pc, #444]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800212c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800212e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002132:	2102      	movs	r1, #2
 8002134:	6019      	str	r1, [r3, #0]
 8002136:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	fa93 f1a3 	rbit	r1, r3
 8002140:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002144:	6019      	str	r1, [r3, #0]
  return(result);
 8002146:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b25b      	sxtb	r3, r3
 8002152:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002156:	b25b      	sxtb	r3, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	f003 031f 	and.w	r3, r3, #31
 800215e:	2101      	movs	r1, #1
 8002160:	fa01 f303 	lsl.w	r3, r1, r3
 8002164:	4013      	ands	r3, r2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1b1      	bne.n	80020ce <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 8159 	beq.w	800242c <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217a:	2300      	movs	r3, #0
 800217c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002180:	4b59      	ldr	r3, [pc, #356]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d112      	bne.n	80021b2 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	4a56      	ldr	r2, [pc, #344]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800218e:	4b56      	ldr	r3, [pc, #344]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002196:	61d3      	str	r3, [r2, #28]
 8002198:	4b53      	ldr	r3, [pc, #332]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80021a0:	f107 030c 	add.w	r3, r7, #12
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80021ac:	2301      	movs	r3, #1
 80021ae:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b2:	4b4f      	ldr	r3, [pc, #316]	; (80022f0 <HAL_RCC_OscConfig+0x93c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d11a      	bne.n	80021f4 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021be:	4a4c      	ldr	r2, [pc, #304]	; (80022f0 <HAL_RCC_OscConfig+0x93c>)
 80021c0:	4b4b      	ldr	r3, [pc, #300]	; (80022f0 <HAL_RCC_OscConfig+0x93c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ca:	f7fe f8ab 	bl	8000324 <HAL_GetTick>
 80021ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d2:	e009      	b.n	80021e8 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021d4:	f7fe f8a6 	bl	8000324 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b64      	cmp	r3, #100	; 0x64
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e2cc      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e8:	4b41      	ldr	r3, [pc, #260]	; (80022f0 <HAL_RCC_OscConfig+0x93c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0ef      	beq.n	80021d4 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d106      	bne.n	800220c <HAL_RCC_OscConfig+0x858>
 80021fe:	4a3a      	ldr	r2, [pc, #232]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002200:	4b39      	ldr	r3, [pc, #228]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6213      	str	r3, [r2, #32]
 800220a:	e02f      	b.n	800226c <HAL_RCC_OscConfig+0x8b8>
 800220c:	1d3b      	adds	r3, r7, #4
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0x87c>
 8002216:	4a34      	ldr	r2, [pc, #208]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002218:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	f023 0301 	bic.w	r3, r3, #1
 8002220:	6213      	str	r3, [r2, #32]
 8002222:	4a31      	ldr	r2, [pc, #196]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002224:	4b30      	ldr	r3, [pc, #192]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f023 0304 	bic.w	r3, r3, #4
 800222c:	6213      	str	r3, [r2, #32]
 800222e:	e01d      	b.n	800226c <HAL_RCC_OscConfig+0x8b8>
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b05      	cmp	r3, #5
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0x8a0>
 800223a:	4a2b      	ldr	r2, [pc, #172]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800223c:	4b2a      	ldr	r3, [pc, #168]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	6213      	str	r3, [r2, #32]
 8002246:	4a28      	ldr	r2, [pc, #160]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002248:	4b27      	ldr	r3, [pc, #156]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6213      	str	r3, [r2, #32]
 8002252:	e00b      	b.n	800226c <HAL_RCC_OscConfig+0x8b8>
 8002254:	4a24      	ldr	r2, [pc, #144]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002256:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	f023 0301 	bic.w	r3, r3, #1
 800225e:	6213      	str	r3, [r2, #32]
 8002260:	4a21      	ldr	r2, [pc, #132]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002262:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	f023 0304 	bic.w	r3, r3, #4
 800226a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d06b      	beq.n	800234e <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002276:	f7fe f855 	bl	8000324 <HAL_GetTick>
 800227a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002280:	f7fe f850 	bl	8000324 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e274      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 8002298:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800229c:	2202      	movs	r2, #2
 800229e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	fa93 f2a3 	rbit	r2, r3
 80022aa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80022b4:	2202      	movs	r2, #2
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	fa93 f2a3 	rbit	r2, r3
 80022c2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80022c6:	601a      	str	r2, [r3, #0]
  return(result);
 80022c8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80022cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ce:	fab3 f383 	clz	r3, r3
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	095b      	lsrs	r3, r3, #5
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d108      	bne.n	80022f4 <HAL_RCC_OscConfig+0x940>
 80022e2:	4b01      	ldr	r3, [pc, #4]	; (80022e8 <HAL_RCC_OscConfig+0x934>)
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	e013      	b.n	8002310 <HAL_RCC_OscConfig+0x95c>
 80022e8:	40021000 	.word	0x40021000
 80022ec:	10908120 	.word	0x10908120
 80022f0:	40007000 	.word	0x40007000
 80022f4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80022f8:	2202      	movs	r2, #2
 80022fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	fa93 f2a3 	rbit	r2, r3
 8002306:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	4bbb      	ldr	r3, [pc, #748]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002314:	2102      	movs	r1, #2
 8002316:	6011      	str	r1, [r2, #0]
 8002318:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	fa92 f1a2 	rbit	r1, r2
 8002322:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002326:	6011      	str	r1, [r2, #0]
  return(result);
 8002328:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	fab2 f282 	clz	r2, r2
 8002332:	b252      	sxtb	r2, r2
 8002334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002338:	b252      	sxtb	r2, r2
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	f002 021f 	and.w	r2, r2, #31
 8002340:	2101      	movs	r1, #1
 8002342:	fa01 f202 	lsl.w	r2, r1, r2
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d099      	beq.n	8002280 <HAL_RCC_OscConfig+0x8cc>
 800234c:	e064      	b.n	8002418 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234e:	f7fd ffe9 	bl	8000324 <HAL_GetTick>
 8002352:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002356:	e00b      	b.n	8002370 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002358:	f7fd ffe4 	bl	8000324 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f241 3288 	movw	r2, #5000	; 0x1388
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e208      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 8002370:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002374:	2202      	movs	r2, #2
 8002376:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002378:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	fa93 f2a3 	rbit	r2, r3
 8002382:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800238c:	2202      	movs	r2, #2
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	fa93 f2a3 	rbit	r2, r3
 800239a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800239e:	601a      	str	r2, [r3, #0]
  return(result);
 80023a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80023a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d102      	bne.n	80023c0 <HAL_RCC_OscConfig+0xa0c>
 80023ba:	4b90      	ldr	r3, [pc, #576]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	e00d      	b.n	80023dc <HAL_RCC_OscConfig+0xa28>
 80023c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023c4:	2202      	movs	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	fa93 f2a3 	rbit	r2, r3
 80023d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	4b88      	ldr	r3, [pc, #544]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80023e0:	2102      	movs	r1, #2
 80023e2:	6011      	str	r1, [r2, #0]
 80023e4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	fa92 f1a2 	rbit	r1, r2
 80023ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023f2:	6011      	str	r1, [r2, #0]
  return(result);
 80023f4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	fab2 f282 	clz	r2, r2
 80023fe:	b252      	sxtb	r2, r2
 8002400:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002404:	b252      	sxtb	r2, r2
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	f002 021f 	and.w	r2, r2, #31
 800240c:	2101      	movs	r1, #1
 800240e:	fa01 f202 	lsl.w	r2, r1, r2
 8002412:	4013      	ands	r3, r2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d19f      	bne.n	8002358 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002418:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800241c:	2b01      	cmp	r3, #1
 800241e:	d105      	bne.n	800242c <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002420:	4a76      	ldr	r2, [pc, #472]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 8002422:	4b76      	ldr	r3, [pc, #472]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800242a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 81a4 	beq.w	8002780 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002438:	4b70      	ldr	r3, [pc, #448]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	2b08      	cmp	r3, #8
 8002442:	f000 819b 	beq.w	800277c <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	2b02      	cmp	r3, #2
 800244e:	f040 8113 	bne.w	8002678 <HAL_RCC_OscConfig+0xcc4>
 8002452:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002456:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800245a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	fa93 f2a3 	rbit	r2, r3
 8002466:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800246a:	601a      	str	r2, [r3, #0]
  return(result);
 800246c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002470:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002472:	fab3 f383 	clz	r3, r3
 8002476:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800247a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	461a      	mov	r2, r3
 8002482:	2300      	movs	r3, #0
 8002484:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7fd ff4d 	bl	8000324 <HAL_GetTick>
 800248a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800248e:	e009      	b.n	80024a4 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002490:	f7fd ff48 	bl	8000324 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e16e      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 80024a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80024a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	fa93 f2a3 	rbit	r2, r3
 80024b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80024bc:	601a      	str	r2, [r3, #0]
  return(result);
 80024be:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80024c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c4:	fab3 f383 	clz	r3, r3
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	095b      	lsrs	r3, r3, #5
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d102      	bne.n	80024de <HAL_RCC_OscConfig+0xb2a>
 80024d8:	4b48      	ldr	r3, [pc, #288]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	e01b      	b.n	8002516 <HAL_RCC_OscConfig+0xb62>
 80024de:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80024e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	fa93 f2a3 	rbit	r2, r3
 80024f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80024fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	fa93 f2a3 	rbit	r2, r3
 800250c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	4b3a      	ldr	r3, [pc, #232]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800251a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800251e:	6011      	str	r1, [r2, #0]
 8002520:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	fa92 f1a2 	rbit	r1, r2
 800252a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800252e:	6011      	str	r1, [r2, #0]
  return(result);
 8002530:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	fab2 f282 	clz	r2, r2
 800253a:	b252      	sxtb	r2, r2
 800253c:	f042 0220 	orr.w	r2, r2, #32
 8002540:	b252      	sxtb	r2, r2
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	f002 021f 	and.w	r2, r2, #31
 8002548:	2101      	movs	r1, #1
 800254a:	fa01 f202 	lsl.w	r2, r1, r2
 800254e:	4013      	ands	r3, r2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d19d      	bne.n	8002490 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002554:	4829      	ldr	r0, [pc, #164]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 8002556:	4b29      	ldr	r3, [pc, #164]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	430b      	orrs	r3, r1
 800256c:	4313      	orrs	r3, r2
 800256e:	6043      	str	r3, [r0, #4]
 8002570:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002574:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002578:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	fa93 f2a3 	rbit	r2, r3
 8002584:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002588:	601a      	str	r2, [r3, #0]
  return(result);
 800258a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800258e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002598:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	461a      	mov	r2, r3
 80025a0:	2301      	movs	r3, #1
 80025a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a4:	f7fd febe 	bl	8000324 <HAL_GetTick>
 80025a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ac:	e009      	b.n	80025c2 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025ae:	f7fd feb9 	bl	8000324 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e0df      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 80025c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	fa93 f2a3 	rbit	r2, r3
 80025d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025da:	601a      	str	r2, [r3, #0]
  return(result);
 80025dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e2:	fab3 f383 	clz	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	095b      	lsrs	r3, r3, #5
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d104      	bne.n	8002600 <HAL_RCC_OscConfig+0xc4c>
 80025f6:	4b01      	ldr	r3, [pc, #4]	; (80025fc <HAL_RCC_OscConfig+0xc48>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	e01d      	b.n	8002638 <HAL_RCC_OscConfig+0xc84>
 80025fc:	40021000 	.word	0x40021000
 8002600:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002604:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	fa93 f2a3 	rbit	r2, r3
 8002614:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800261e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	fa93 f2a3 	rbit	r2, r3
 800262e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	4b55      	ldr	r3, [pc, #340]	; (800278c <HAL_RCC_OscConfig+0xdd8>)
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800263c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002640:	6011      	str	r1, [r2, #0]
 8002642:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	fa92 f1a2 	rbit	r1, r2
 800264c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002650:	6011      	str	r1, [r2, #0]
  return(result);
 8002652:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	fab2 f282 	clz	r2, r2
 800265c:	b252      	sxtb	r2, r2
 800265e:	f042 0220 	orr.w	r2, r2, #32
 8002662:	b252      	sxtb	r2, r2
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	f002 021f 	and.w	r2, r2, #31
 800266a:	2101      	movs	r1, #1
 800266c:	fa01 f202 	lsl.w	r2, r1, r2
 8002670:	4013      	ands	r3, r2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d09b      	beq.n	80025ae <HAL_RCC_OscConfig+0xbfa>
 8002676:	e083      	b.n	8002780 <HAL_RCC_OscConfig+0xdcc>
 8002678:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800267c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002680:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002682:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	fa93 f2a3 	rbit	r2, r3
 800268c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002690:	601a      	str	r2, [r3, #0]
  return(result);
 8002692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002696:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002698:	fab3 f383 	clz	r3, r3
 800269c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	461a      	mov	r2, r3
 80026a8:	2300      	movs	r3, #0
 80026aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f7fd fe3a 	bl	8000324 <HAL_GetTick>
 80026b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b4:	e009      	b.n	80026ca <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026b6:	f7fd fe35 	bl	8000324 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e05b      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
 80026ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	fa93 f2a3 	rbit	r2, r3
 80026de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026e2:	601a      	str	r2, [r3, #0]
  return(result);
 80026e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	095b      	lsrs	r3, r3, #5
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d102      	bne.n	8002704 <HAL_RCC_OscConfig+0xd50>
 80026fe:	4b23      	ldr	r3, [pc, #140]	; (800278c <HAL_RCC_OscConfig+0xdd8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	e01b      	b.n	800273c <HAL_RCC_OscConfig+0xd88>
 8002704:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002708:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800270c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	fa93 f2a3 	rbit	r2, r3
 8002718:	f107 0320 	add.w	r3, r7, #32
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	f107 031c 	add.w	r3, r7, #28
 8002722:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	f107 031c 	add.w	r3, r7, #28
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	fa93 f2a3 	rbit	r2, r3
 8002732:	f107 0318 	add.w	r3, r7, #24
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	4b14      	ldr	r3, [pc, #80]	; (800278c <HAL_RCC_OscConfig+0xdd8>)
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	f107 0214 	add.w	r2, r7, #20
 8002740:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002744:	6011      	str	r1, [r2, #0]
 8002746:	f107 0214 	add.w	r2, r7, #20
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	fa92 f1a2 	rbit	r1, r2
 8002750:	f107 0210 	add.w	r2, r7, #16
 8002754:	6011      	str	r1, [r2, #0]
  return(result);
 8002756:	f107 0210 	add.w	r2, r7, #16
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	fab2 f282 	clz	r2, r2
 8002760:	b252      	sxtb	r2, r2
 8002762:	f042 0220 	orr.w	r2, r2, #32
 8002766:	b252      	sxtb	r2, r2
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	f002 021f 	and.w	r2, r2, #31
 800276e:	2101      	movs	r1, #1
 8002770:	fa01 f202 	lsl.w	r2, r1, r2
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d19d      	bne.n	80026b6 <HAL_RCC_OscConfig+0xd02>
 800277a:	e001      	b.n	8002780 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e000      	b.n	8002782 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40021000 	.word	0x40021000

08002790 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b09e      	sub	sp, #120	; 0x78
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e164      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027a8:	4b92      	ldr	r3, [pc, #584]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0207 	and.w	r2, r3, #7
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d210      	bcs.n	80027d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	498f      	ldr	r1, [pc, #572]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80027b8:	4b8e      	ldr	r3, [pc, #568]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f023 0207 	bic.w	r2, r3, #7
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c6:	4b8b      	ldr	r3, [pc, #556]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0207 	and.w	r2, r3, #7
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d001      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e14c      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d008      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e4:	4984      	ldr	r1, [pc, #528]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80027e6:	4b84      	ldr	r3, [pc, #528]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f000 80df 	beq.w	80029c2 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d13d      	bne.n	8002888 <HAL_RCC_ClockConfig+0xf8>
 800280c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002810:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002814:	fa93 f3a3 	rbit	r3, r3
 8002818:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800281a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281c:	fab3 f383 	clz	r3, r3
 8002820:	b2db      	uxtb	r3, r3
 8002822:	095b      	lsrs	r3, r3, #5
 8002824:	b2db      	uxtb	r3, r3
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b01      	cmp	r3, #1
 800282e:	d102      	bne.n	8002836 <HAL_RCC_ClockConfig+0xa6>
 8002830:	4b71      	ldr	r3, [pc, #452]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	e00f      	b.n	8002856 <HAL_RCC_ClockConfig+0xc6>
 8002836:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800283a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800283e:	fa93 f3a3 	rbit	r3, r3
 8002842:	667b      	str	r3, [r7, #100]	; 0x64
 8002844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002848:	663b      	str	r3, [r7, #96]	; 0x60
 800284a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800284c:	fa93 f3a3 	rbit	r3, r3
 8002850:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002852:	4b69      	ldr	r3, [pc, #420]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800285a:	65ba      	str	r2, [r7, #88]	; 0x58
 800285c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800285e:	fa92 f2a2 	rbit	r2, r2
 8002862:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8002864:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002866:	fab2 f282 	clz	r2, r2
 800286a:	b252      	sxtb	r2, r2
 800286c:	f042 0220 	orr.w	r2, r2, #32
 8002870:	b252      	sxtb	r2, r2
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	f002 021f 	and.w	r2, r2, #31
 8002878:	2101      	movs	r1, #1
 800287a:	fa01 f202 	lsl.w	r2, r1, r2
 800287e:	4013      	ands	r3, r2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d17d      	bne.n	8002980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0f4      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b02      	cmp	r3, #2
 800288e:	d13d      	bne.n	800290c <HAL_RCC_ClockConfig+0x17c>
 8002890:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002894:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002898:	fa93 f3a3 	rbit	r3, r3
 800289c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800289e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a0:	fab3 f383 	clz	r3, r3
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	095b      	lsrs	r3, r3, #5
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d102      	bne.n	80028ba <HAL_RCC_ClockConfig+0x12a>
 80028b4:	4b50      	ldr	r3, [pc, #320]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	e00f      	b.n	80028da <HAL_RCC_ClockConfig+0x14a>
 80028ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028be:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028c2:	fa93 f3a3 	rbit	r3, r3
 80028c6:	647b      	str	r3, [r7, #68]	; 0x44
 80028c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028cc:	643b      	str	r3, [r7, #64]	; 0x40
 80028ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028d6:	4b48      	ldr	r3, [pc, #288]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80028d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028de:	63ba      	str	r2, [r7, #56]	; 0x38
 80028e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028e2:	fa92 f2a2 	rbit	r2, r2
 80028e6:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80028e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028ea:	fab2 f282 	clz	r2, r2
 80028ee:	b252      	sxtb	r2, r2
 80028f0:	f042 0220 	orr.w	r2, r2, #32
 80028f4:	b252      	sxtb	r2, r2
 80028f6:	b2d2      	uxtb	r2, r2
 80028f8:	f002 021f 	and.w	r2, r2, #31
 80028fc:	2101      	movs	r1, #1
 80028fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002902:	4013      	ands	r3, r2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d13b      	bne.n	8002980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e0b2      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
 800290c:	2302      	movs	r3, #2
 800290e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291a:	fab3 f383 	clz	r3, r3
 800291e:	b2db      	uxtb	r3, r3
 8002920:	095b      	lsrs	r3, r3, #5
 8002922:	b2db      	uxtb	r3, r3
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b01      	cmp	r3, #1
 800292c:	d102      	bne.n	8002934 <HAL_RCC_ClockConfig+0x1a4>
 800292e:	4b32      	ldr	r3, [pc, #200]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	e00d      	b.n	8002950 <HAL_RCC_ClockConfig+0x1c0>
 8002934:	2302      	movs	r3, #2
 8002936:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293a:	fa93 f3a3 	rbit	r3, r3
 800293e:	627b      	str	r3, [r7, #36]	; 0x24
 8002940:	2302      	movs	r3, #2
 8002942:	623b      	str	r3, [r7, #32]
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	fa93 f3a3 	rbit	r3, r3
 800294a:	61fb      	str	r3, [r7, #28]
 800294c:	4b2a      	ldr	r3, [pc, #168]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	2202      	movs	r2, #2
 8002952:	61ba      	str	r2, [r7, #24]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	fa92 f2a2 	rbit	r2, r2
 800295a:	617a      	str	r2, [r7, #20]
  return(result);
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	fab2 f282 	clz	r2, r2
 8002962:	b252      	sxtb	r2, r2
 8002964:	f042 0220 	orr.w	r2, r2, #32
 8002968:	b252      	sxtb	r2, r2
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	f002 021f 	and.w	r2, r2, #31
 8002970:	2101      	movs	r1, #1
 8002972:	fa01 f202 	lsl.w	r2, r1, r2
 8002976:	4013      	ands	r3, r2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e078      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002980:	491d      	ldr	r1, [pc, #116]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 8002982:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f023 0203 	bic.w	r2, r3, #3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	4313      	orrs	r3, r2
 8002990:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002992:	f7fd fcc7 	bl	8000324 <HAL_GetTick>
 8002996:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002998:	e00a      	b.n	80029b0 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299a:	f7fd fcc3 	bl	8000324 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e060      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b0:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 020c 	and.w	r2, r3, #12
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	429a      	cmp	r2, r3
 80029c0:	d1eb      	bne.n	800299a <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029c2:	4b0c      	ldr	r3, [pc, #48]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0207 	and.w	r2, r3, #7
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d915      	bls.n	80029fc <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d0:	4908      	ldr	r1, [pc, #32]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80029d2:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0207 	bic.w	r2, r3, #7
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e0:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0207 	and.w	r2, r3, #7
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d006      	beq.n	80029fc <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e03f      	b.n	8002a72 <HAL_RCC_ClockConfig+0x2e2>
 80029f2:	bf00      	nop
 80029f4:	40022000 	.word	0x40022000
 80029f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d008      	beq.n	8002a1a <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a08:	491c      	ldr	r1, [pc, #112]	; (8002a7c <HAL_RCC_ClockConfig+0x2ec>)
 8002a0a:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <HAL_RCC_ClockConfig+0x2ec>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0308 	and.w	r3, r3, #8
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d009      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a26:	4915      	ldr	r1, [pc, #84]	; (8002a7c <HAL_RCC_ClockConfig+0x2ec>)
 8002a28:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <HAL_RCC_ClockConfig+0x2ec>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a3a:	f000 f825 	bl	8002a88 <HAL_RCC_GetSysClockFreq>
 8002a3e:	4601      	mov	r1, r0
 8002a40:	4b0e      	ldr	r3, [pc, #56]	; (8002a7c <HAL_RCC_ClockConfig+0x2ec>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a48:	23f0      	movs	r3, #240	; 0xf0
 8002a4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	fa93 f3a3 	rbit	r3, r3
 8002a52:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5e:	4a08      	ldr	r2, [pc, #32]	; (8002a80 <HAL_RCC_ClockConfig+0x2f0>)
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	fa21 f303 	lsr.w	r3, r1, r3
 8002a66:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <HAL_RCC_ClockConfig+0x2f4>)
 8002a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f7fd fc16 	bl	800029c <HAL_InitTick>
  
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3778      	adds	r7, #120	; 0x78
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	08004c0c 	.word	0x08004c0c
 8002a84:	20000008 	.word	0x20000008

08002a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b08b      	sub	sp, #44	; 0x2c
 8002a8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
 8002a92:	2300      	movs	r3, #0
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002aa2:	4b29      	ldr	r3, [pc, #164]	; (8002b48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d002      	beq.n	8002ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d003      	beq.n	8002abe <HAL_RCC_GetSysClockFreq+0x36>
 8002ab6:	e03c      	b.n	8002b32 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ab8:	4b24      	ldr	r3, [pc, #144]	; (8002b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002aba:	623b      	str	r3, [r7, #32]
      break;
 8002abc:	e03c      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ac4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002ac8:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	fa93 f3a3 	rbit	r3, r3
 8002ad0:	607b      	str	r3, [r7, #4]
  return(result);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8002adc:	4a1c      	ldr	r2, [pc, #112]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ade:	5cd3      	ldrb	r3, [r2, r3]
 8002ae0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002ae2:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	f003 020f 	and.w	r2, r3, #15
 8002aea:	230f      	movs	r3, #15
 8002aec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	fa93 f3a3 	rbit	r3, r3
 8002af4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
 8002b00:	4a14      	ldr	r2, [pc, #80]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b02:	5cd3      	ldrb	r3, [r2, r3]
 8002b04:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002b10:	4a0e      	ldr	r2, [pc, #56]	; (8002b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b20:	e004      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	4a0c      	ldr	r2, [pc, #48]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b26:	fb02 f303 	mul.w	r3, r2, r3
 8002b2a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	623b      	str	r3, [r7, #32]
      break;
 8002b30:	e002      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b32:	4b06      	ldr	r3, [pc, #24]	; (8002b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b34:	623b      	str	r3, [r7, #32]
      break;
 8002b36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b38:	6a3b      	ldr	r3, [r7, #32]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	372c      	adds	r7, #44	; 0x2c
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	007a1200 	.word	0x007a1200
 8002b50:	08004bec 	.word	0x08004bec
 8002b54:	08004bfc 	.word	0x08004bfc
 8002b58:	003d0900 	.word	0x003d0900

08002b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b60:	4b03      	ldr	r3, [pc, #12]	; (8002b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b62:	681b      	ldr	r3, [r3, #0]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	20000008 	.word	0x20000008

08002b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002b7a:	f7ff ffef 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002b7e:	4601      	mov	r1, r0
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b88:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b8c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	fa93 f3a3 	rbit	r3, r3
 8002b94:	603b      	str	r3, [r7, #0]
  return(result);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	fab3 f383 	clz	r3, r3
 8002b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba0:	4a04      	ldr	r2, [pc, #16]	; (8002bb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3708      	adds	r7, #8
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	08004c1c 	.word	0x08004c1c

08002bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002bbe:	f7ff ffcd 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002bc2:	4601      	mov	r1, r0
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8002bcc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002bd0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	603b      	str	r3, [r7, #0]
  return(result);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	fab3 f383 	clz	r3, r3
 8002be0:	fa22 f303 	lsr.w	r3, r2, r3
 8002be4:	4a04      	ldr	r2, [pc, #16]	; (8002bf8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002be6:	5cd3      	ldrb	r3, [r2, r3]
 8002be8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	08004c1c 	.word	0x08004c1c

08002bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e043      	b.n	8002c96 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 ff74 	bl	8003b10 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2224      	movs	r2, #36	; 0x24
 8002c2c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f97d 	bl	8002f40 <UART_SetConfig>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e022      	b.n	8002c96 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 fad7 	bl	800320c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	6852      	ldr	r2, [r2, #4]
 8002c68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	6892      	ldr	r2, [r2, #8]
 8002c78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c7c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	f042 0201 	orr.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 fb5e 	bl	8003350 <UART_CheckIdleState>
 8002c94:	4603      	mov	r3, r0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b088      	sub	sp, #32
 8002ca2:	af02      	add	r7, sp, #8
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	603b      	str	r3, [r7, #0]
 8002caa:	4613      	mov	r3, r2
 8002cac:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b20      	cmp	r3, #32
 8002cbc:	d177      	bne.n	8002dae <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_UART_Transmit+0x2c>
 8002cc4:	88fb      	ldrh	r3, [r7, #6]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e070      	b.n	8002db0 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_UART_Transmit+0x3e>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e069      	b.n	8002db0 <HAL_UART_Transmit+0x112>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2221      	movs	r2, #33	; 0x21
 8002cee:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002cf2:	f7fd fb17 	bl	8000324 <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	88fa      	ldrh	r2, [r7, #6]
 8002cfc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	88fa      	ldrh	r2, [r7, #6]
 8002d04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002d08:	e034      	b.n	8002d74 <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2200      	movs	r2, #0
 8002d24:	2180      	movs	r1, #128	; 0x80
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f000 fb5b 	bl	80033e2 <UART_WaitOnFlagUntilTimeout>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e03c      	b.n	8002db0 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3e:	d111      	bne.n	8002d64 <HAL_UART_Transmit+0xc6>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10d      	bne.n	8002d64 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	8812      	ldrh	r2, [r2, #0]
 8002d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d58:	b292      	uxth	r2, r2
 8002d5a:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	3302      	adds	r3, #2
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	e007      	b.n	8002d74 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	1c59      	adds	r1, r3, #1
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1c4      	bne.n	8002d0a <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2200      	movs	r2, #0
 8002d88:	2140      	movs	r1, #64	; 0x40
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 fb29 	bl	80033e2 <UART_WaitOnFlagUntilTimeout>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e00a      	b.n	8002db0 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2220      	movs	r2, #32
 8002d9e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	e000      	b.n	8002db0 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8002dae:	2302      	movs	r3, #2
  }
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	; 0x28
 8002dbc:	af02      	add	r7, sp, #8
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	f040 80ad 	bne.w	8002f34 <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0U))
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <HAL_UART_Receive+0x2e>
 8002de0:	88fb      	ldrh	r3, [r7, #6]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0a5      	b.n	8002f36 <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_UART_Receive+0x40>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e09e      	b.n	8002f36 <HAL_UART_Receive+0x17e>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2222      	movs	r2, #34	; 0x22
 8002e0a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002e0e:	f7fd fa89 	bl	8000324 <HAL_GetTick>
 8002e12:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	88fa      	ldrh	r2, [r7, #6]
 8002e20:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e2c:	d10e      	bne.n	8002e4c <HAL_UART_Receive+0x94>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d105      	bne.n	8002e42 <HAL_UART_Receive+0x8a>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002e3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e40:	e028      	b.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	22ff      	movs	r2, #255	; 0xff
 8002e46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e4a:	e023      	b.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10d      	bne.n	8002e70 <HAL_UART_Receive+0xb8>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <HAL_UART_Receive+0xae>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	22ff      	movs	r2, #255	; 0xff
 8002e60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e64:	e016      	b.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	227f      	movs	r2, #127	; 0x7f
 8002e6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e6e:	e011      	b.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e78:	d10c      	bne.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d104      	bne.n	8002e8c <HAL_UART_Receive+0xd4>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	227f      	movs	r2, #127	; 0x7f
 8002e86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e8a:	e003      	b.n	8002e94 <HAL_UART_Receive+0xdc>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	223f      	movs	r2, #63	; 0x3f
 8002e90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002e9a:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8002e9c:	e03a      	b.n	8002f14 <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2120      	movs	r1, #32
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 fa91 	bl	80033e2 <UART_WaitOnFlagUntilTimeout>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e035      	b.n	8002f36 <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed2:	d112      	bne.n	8002efa <HAL_UART_Receive+0x142>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10e      	bne.n	8002efa <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	8b7b      	ldrh	r3, [r7, #26]
 8002eea:	4013      	ands	r3, r2
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	e00c      	b.n	8002f14 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	60ba      	str	r2, [r7, #8]
 8002f00:	68fa      	ldr	r2, [r7, #12]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8002f06:	b292      	uxth	r2, r2
 8002f08:	b2d1      	uxtb	r1, r2
 8002f0a:	8b7a      	ldrh	r2, [r7, #26]
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	400a      	ands	r2, r1
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1be      	bne.n	8002e9e <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f40:	b590      	push	{r4, r7, lr}
 8002f42:	b087      	sub	sp, #28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002f4c:	2310      	movs	r3, #16
 8002f4e:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6819      	ldr	r1, [r3, #0]
 8002f7e:	4b9e      	ldr	r3, [pc, #632]	; (80031f8 <UART_SetConfig+0x2b8>)
 8002f80:	400b      	ands	r3, r1
 8002f82:	68f9      	ldr	r1, [r7, #12]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	6852      	ldr	r2, [r2, #4]
 8002f92:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68d2      	ldr	r2, [r2, #12]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699a      	ldr	r2, [r3, #24]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	6892      	ldr	r2, [r2, #8]
 8002fb4:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a8e      	ldr	r2, [pc, #568]	; (80031fc <UART_SetConfig+0x2bc>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d121      	bne.n	800300c <UART_SetConfig+0xcc>
 8002fc8:	4b8d      	ldr	r3, [pc, #564]	; (8003200 <UART_SetConfig+0x2c0>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d817      	bhi.n	8003004 <UART_SetConfig+0xc4>
 8002fd4:	a201      	add	r2, pc, #4	; (adr r2, 8002fdc <UART_SetConfig+0x9c>)
 8002fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fda:	bf00      	nop
 8002fdc:	08002fed 	.word	0x08002fed
 8002fe0:	08002ff9 	.word	0x08002ff9
 8002fe4:	08002fff 	.word	0x08002fff
 8002fe8:	08002ff3 	.word	0x08002ff3
 8002fec:	2300      	movs	r3, #0
 8002fee:	75fb      	strb	r3, [r7, #23]
 8002ff0:	e01e      	b.n	8003030 <UART_SetConfig+0xf0>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	75fb      	strb	r3, [r7, #23]
 8002ff6:	e01b      	b.n	8003030 <UART_SetConfig+0xf0>
 8002ff8:	2304      	movs	r3, #4
 8002ffa:	75fb      	strb	r3, [r7, #23]
 8002ffc:	e018      	b.n	8003030 <UART_SetConfig+0xf0>
 8002ffe:	2308      	movs	r3, #8
 8003000:	75fb      	strb	r3, [r7, #23]
 8003002:	e015      	b.n	8003030 <UART_SetConfig+0xf0>
 8003004:	2310      	movs	r3, #16
 8003006:	75fb      	strb	r3, [r7, #23]
 8003008:	bf00      	nop
 800300a:	e011      	b.n	8003030 <UART_SetConfig+0xf0>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a7c      	ldr	r2, [pc, #496]	; (8003204 <UART_SetConfig+0x2c4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d102      	bne.n	800301c <UART_SetConfig+0xdc>
 8003016:	2300      	movs	r3, #0
 8003018:	75fb      	strb	r3, [r7, #23]
 800301a:	e009      	b.n	8003030 <UART_SetConfig+0xf0>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a79      	ldr	r2, [pc, #484]	; (8003208 <UART_SetConfig+0x2c8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d102      	bne.n	800302c <UART_SetConfig+0xec>
 8003026:	2300      	movs	r3, #0
 8003028:	75fb      	strb	r3, [r7, #23]
 800302a:	e001      	b.n	8003030 <UART_SetConfig+0xf0>
 800302c:	2310      	movs	r3, #16
 800302e:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	69db      	ldr	r3, [r3, #28]
 8003034:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003038:	d16f      	bne.n	800311a <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 800303a:	7dfb      	ldrb	r3, [r7, #23]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d857      	bhi.n	80030f0 <UART_SetConfig+0x1b0>
 8003040:	a201      	add	r2, pc, #4	; (adr r2, 8003048 <UART_SetConfig+0x108>)
 8003042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003046:	bf00      	nop
 8003048:	0800306d 	.word	0x0800306d
 800304c:	08003089 	.word	0x08003089
 8003050:	080030a5 	.word	0x080030a5
 8003054:	080030f1 	.word	0x080030f1
 8003058:	080030bf 	.word	0x080030bf
 800305c:	080030f1 	.word	0x080030f1
 8003060:	080030f1 	.word	0x080030f1
 8003064:	080030f1 	.word	0x080030f1
 8003068:	080030db 	.word	0x080030db
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800306c:	f7ff fd82 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8003070:	4603      	mov	r3, r0
 8003072:	005a      	lsls	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	085b      	lsrs	r3, r3, #1
 800307a:	441a      	add	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	fbb2 f3f3 	udiv	r3, r2, r3
 8003084:	82bb      	strh	r3, [r7, #20]
        break;
 8003086:	e036      	b.n	80030f6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003088:	f7ff fd96 	bl	8002bb8 <HAL_RCC_GetPCLK2Freq>
 800308c:	4603      	mov	r3, r0
 800308e:	005a      	lsls	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	441a      	add	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a0:	82bb      	strh	r3, [r7, #20]
        break;
 80030a2:	e028      	b.n	80030f6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80030ae:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6852      	ldr	r2, [r2, #4]
 80030b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80030ba:	82bb      	strh	r3, [r7, #20]
        break;
 80030bc:	e01b      	b.n	80030f6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80030be:	f7ff fce3 	bl	8002a88 <HAL_RCC_GetSysClockFreq>
 80030c2:	4603      	mov	r3, r0
 80030c4:	005a      	lsls	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	085b      	lsrs	r3, r3, #1
 80030cc:	441a      	add	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d6:	82bb      	strh	r3, [r7, #20]
        break;
 80030d8:	e00d      	b.n	80030f6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	085b      	lsrs	r3, r3, #1
 80030e0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ec:	82bb      	strh	r3, [r7, #20]
        break;
 80030ee:	e002      	b.n	80030f6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	74fb      	strb	r3, [r7, #19]
        break;
 80030f4:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80030f6:	8abb      	ldrh	r3, [r7, #20]
 80030f8:	f023 030f 	bic.w	r3, r3, #15
 80030fc:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030fe:	8abb      	ldrh	r3, [r7, #20]
 8003100:	105b      	asrs	r3, r3, #1
 8003102:	b29b      	uxth	r3, r3
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	b29a      	uxth	r2, r3
 800310a:	897b      	ldrh	r3, [r7, #10]
 800310c:	4313      	orrs	r3, r2
 800310e:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	897a      	ldrh	r2, [r7, #10]
 8003116:	60da      	str	r2, [r3, #12]
 8003118:	e069      	b.n	80031ee <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 800311a:	7dfb      	ldrb	r3, [r7, #23]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d863      	bhi.n	80031e8 <UART_SetConfig+0x2a8>
 8003120:	a201      	add	r2, pc, #4	; (adr r2, 8003128 <UART_SetConfig+0x1e8>)
 8003122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003126:	bf00      	nop
 8003128:	0800314d 	.word	0x0800314d
 800312c:	0800316d 	.word	0x0800316d
 8003130:	0800318d 	.word	0x0800318d
 8003134:	080031e9 	.word	0x080031e9
 8003138:	080031ad 	.word	0x080031ad
 800313c:	080031e9 	.word	0x080031e9
 8003140:	080031e9 	.word	0x080031e9
 8003144:	080031e9 	.word	0x080031e9
 8003148:	080031cd 	.word	0x080031cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681c      	ldr	r4, [r3, #0]
 8003150:	f7ff fd10 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8003154:	4602      	mov	r2, r0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	085b      	lsrs	r3, r3, #1
 800315c:	441a      	add	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	fbb2 f3f3 	udiv	r3, r2, r3
 8003166:	b29b      	uxth	r3, r3
 8003168:	60e3      	str	r3, [r4, #12]
        break;
 800316a:	e040      	b.n	80031ee <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681c      	ldr	r4, [r3, #0]
 8003170:	f7ff fd22 	bl	8002bb8 <HAL_RCC_GetPCLK2Freq>
 8003174:	4602      	mov	r2, r0
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	441a      	add	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	fbb2 f3f3 	udiv	r3, r2, r3
 8003186:	b29b      	uxth	r3, r3
 8003188:	60e3      	str	r3, [r4, #12]
        break;
 800318a:	e030      	b.n	80031ee <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	085b      	lsrs	r3, r3, #1
 8003196:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800319a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	6849      	ldr	r1, [r1, #4]
 80031a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	60d3      	str	r3, [r2, #12]
        break;
 80031aa:	e020      	b.n	80031ee <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681c      	ldr	r4, [r3, #0]
 80031b0:	f7ff fc6a 	bl	8002a88 <HAL_RCC_GetSysClockFreq>
 80031b4:	4602      	mov	r2, r0
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	085b      	lsrs	r3, r3, #1
 80031bc:	441a      	add	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	60e3      	str	r3, [r4, #12]
        break;
 80031ca:	e010      	b.n	80031ee <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6852      	ldr	r2, [r2, #4]
 80031d4:	0852      	lsrs	r2, r2, #1
 80031d6:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6852      	ldr	r2, [r2, #4]
 80031de:	fbb1 f2f2 	udiv	r2, r1, r2
 80031e2:	b292      	uxth	r2, r2
 80031e4:	60da      	str	r2, [r3, #12]
        break;
 80031e6:	e002      	b.n	80031ee <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	74fb      	strb	r3, [r7, #19]
        break;
 80031ec:	bf00      	nop
    }
  }

  return ret;
 80031ee:	7cfb      	ldrb	r3, [r7, #19]

}
 80031f0:	4618      	mov	r0, r3
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd90      	pop	{r4, r7, pc}
 80031f8:	efff69f3 	.word	0xefff69f3
 80031fc:	40013800 	.word	0x40013800
 8003200:	40021000 	.word	0x40021000
 8003204:	40004400 	.word	0x40004400
 8003208:	40004800 	.word	0x40004800

0800320c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	6852      	ldr	r2, [r2, #4]
 800322a:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003232:	430a      	orrs	r2, r1
 8003234:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6812      	ldr	r2, [r2, #0]
 800324a:	6852      	ldr	r2, [r2, #4]
 800324c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003254:	430a      	orrs	r2, r1
 8003256:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	6852      	ldr	r2, [r2, #4]
 800326e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003276:	430a      	orrs	r2, r1
 8003278:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327e:	f003 0308 	and.w	r3, r3, #8
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	6852      	ldr	r2, [r2, #4]
 8003290:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003298:	430a      	orrs	r2, r1
 800329a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	f003 0310 	and.w	r3, r3, #16
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	6892      	ldr	r2, [r2, #8]
 80032b2:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032ba:	430a      	orrs	r2, r1
 80032bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	f003 0320 	and.w	r3, r3, #32
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	6892      	ldr	r2, [r2, #8]
 80032d4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80032dc:	430a      	orrs	r2, r1
 80032de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01a      	beq.n	8003322 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	6852      	ldr	r2, [r2, #4]
 80032f6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800330a:	d10a      	bne.n	8003322 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	6852      	ldr	r2, [r2, #4]
 8003316:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800331e:	430a      	orrs	r2, r1
 8003320:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00a      	beq.n	8003344 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6812      	ldr	r2, [r2, #0]
 8003336:	6852      	ldr	r2, [r2, #4]
 8003338:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003340:	430a      	orrs	r2, r1
 8003342:	605a      	str	r2, [r3, #4]
  }
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af02      	add	r7, sp, #8
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003362:	f7fc ffdf 	bl	8000324 <HAL_GetTick>
 8003366:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	2b08      	cmp	r3, #8
 8003374:	d10e      	bne.n	8003394 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003376:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 f82c 	bl	80033e2 <UART_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e022      	b.n	80033da <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d10e      	bne.n	80033c0 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f816 	bl	80033e2 <UART_WaitOnFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e00c      	b.n	80033da <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2220      	movs	r2, #32
 80033c4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	60f8      	str	r0, [r7, #12]
 80033ea:	60b9      	str	r1, [r7, #8]
 80033ec:	603b      	str	r3, [r7, #0]
 80033ee:	4613      	mov	r3, r2
 80033f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033f2:	e02c      	b.n	800344e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fa:	d028      	beq.n	800344e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d007      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0x30>
 8003402:	f7fc ff8f 	bl	8000324 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	1ad2      	subs	r2, r2, r3
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	429a      	cmp	r2, r3
 8003410:	d91d      	bls.n	800344e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	6812      	ldr	r2, [r2, #0]
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003420:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	6892      	ldr	r2, [r2, #8]
 800342c:	f022 0201 	bic.w	r2, r2, #1
 8003430:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2220      	movs	r2, #32
 8003436:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2220      	movs	r2, #32
 800343e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e00f      	b.n	800346e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69da      	ldr	r2, [r3, #28]
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	401a      	ands	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	429a      	cmp	r2, r3
 800345c:	bf0c      	ite	eq
 800345e:	2301      	moveq	r3, #1
 8003460:	2300      	movne	r3, #0
 8003462:	b2db      	uxtb	r3, r3
 8003464:	461a      	mov	r2, r3
 8003466:	79fb      	ldrb	r3, [r7, #7]
 8003468:	429a      	cmp	r2, r3
 800346a:	d0c3      	beq.n	80033f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08a      	sub	sp, #40	; 0x28
 800347c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800347e:	f107 031c 	add.w	r3, r7, #28
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	605a      	str	r2, [r3, #4]
 8003488:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	611a      	str	r2, [r3, #16]
 8003498:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800349a:	4b34      	ldr	r3, [pc, #208]	; (800356c <MX_ADC1_Init+0xf4>)
 800349c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80034a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80034a2:	4b32      	ldr	r3, [pc, #200]	; (800356c <MX_ADC1_Init+0xf4>)
 80034a4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80034a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80034aa:	4b30      	ldr	r3, [pc, #192]	; (800356c <MX_ADC1_Init+0xf4>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80034b0:	4b2e      	ldr	r3, [pc, #184]	; (800356c <MX_ADC1_Init+0xf4>)
 80034b2:	2201      	movs	r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80034b6:	4b2d      	ldr	r3, [pc, #180]	; (800356c <MX_ADC1_Init+0xf4>)
 80034b8:	2201      	movs	r2, #1
 80034ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80034bc:	4b2b      	ldr	r3, [pc, #172]	; (800356c <MX_ADC1_Init+0xf4>)
 80034be:	2200      	movs	r2, #0
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034c2:	4b2a      	ldr	r3, [pc, #168]	; (800356c <MX_ADC1_Init+0xf4>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034c8:	4b28      	ldr	r3, [pc, #160]	; (800356c <MX_ADC1_Init+0xf4>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034ce:	4b27      	ldr	r3, [pc, #156]	; (800356c <MX_ADC1_Init+0xf4>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80034d4:	4b25      	ldr	r3, [pc, #148]	; (800356c <MX_ADC1_Init+0xf4>)
 80034d6:	2202      	movs	r2, #2
 80034d8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80034da:	4b24      	ldr	r3, [pc, #144]	; (800356c <MX_ADC1_Init+0xf4>)
 80034dc:	2201      	movs	r2, #1
 80034de:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034e0:	4b22      	ldr	r3, [pc, #136]	; (800356c <MX_ADC1_Init+0xf4>)
 80034e2:	2204      	movs	r2, #4
 80034e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80034e6:	4b21      	ldr	r3, [pc, #132]	; (800356c <MX_ADC1_Init+0xf4>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80034ec:	4b1f      	ldr	r3, [pc, #124]	; (800356c <MX_ADC1_Init+0xf4>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034f2:	481e      	ldr	r0, [pc, #120]	; (800356c <MX_ADC1_Init+0xf4>)
 80034f4:	f7fc ff36 	bl	8000364 <HAL_ADC_Init>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80034fe:	f000 f95c 	bl	80037ba <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003506:	f107 031c 	add.w	r3, r7, #28
 800350a:	4619      	mov	r1, r3
 800350c:	4817      	ldr	r0, [pc, #92]	; (800356c <MX_ADC1_Init+0xf4>)
 800350e:	f7fd fc51 	bl	8000db4 <HAL_ADCEx_MultiModeConfigChannel>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8003518:	f000 f94f 	bl	80037ba <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800351c:	2301      	movs	r3, #1
 800351e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003520:	2301      	movs	r3, #1
 8003522:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003524:	2300      	movs	r3, #0
 8003526:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8003528:	2305      	movs	r3, #5
 800352a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003534:	1d3b      	adds	r3, r7, #4
 8003536:	4619      	mov	r1, r3
 8003538:	480c      	ldr	r0, [pc, #48]	; (800356c <MX_ADC1_Init+0xf4>)
 800353a:	f7fd f97d 	bl	8000838 <HAL_ADC_ConfigChannel>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8003544:	f000 f939 	bl	80037ba <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003548:	2302      	movs	r3, #2
 800354a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800354c:	2302      	movs	r3, #2
 800354e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	4619      	mov	r1, r3
 8003554:	4805      	ldr	r0, [pc, #20]	; (800356c <MX_ADC1_Init+0xf4>)
 8003556:	f7fd f96f 	bl	8000838 <HAL_ADC_ConfigChannel>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003560:	f000 f92b 	bl	80037ba <Error_Handler>
  }

}
 8003564:	bf00      	nop
 8003566:	3728      	adds	r7, #40	; 0x28
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	200000a0 	.word	0x200000a0

08003570 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	; 0x28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003590:	d14c      	bne.n	800362c <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003592:	4a28      	ldr	r2, [pc, #160]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 8003594:	4b27      	ldr	r3, [pc, #156]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800359c:	6153      	str	r3, [r2, #20]
 800359e:	4b25      	ldr	r3, [pc, #148]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	4a22      	ldr	r2, [pc, #136]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 80035ac:	4b21      	ldr	r3, [pc, #132]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035b4:	6153      	str	r3, [r2, #20]
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_ADC_MspInit+0xc4>)
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80035c2:	2303      	movs	r3, #3
 80035c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035c6:	2303      	movs	r3, #3
 80035c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ce:	f107 0314 	add.w	r3, r7, #20
 80035d2:	4619      	mov	r1, r3
 80035d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035d8:	f7fe f876 	bl	80016c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80035dc:	4b16      	ldr	r3, [pc, #88]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035de:	4a17      	ldr	r2, [pc, #92]	; (800363c <HAL_ADC_MspInit+0xcc>)
 80035e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80035e2:	4b15      	ldr	r3, [pc, #84]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035e8:	4b13      	ldr	r3, [pc, #76]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035f0:	2280      	movs	r2, #128	; 0x80
 80035f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035f4:	4b10      	ldr	r3, [pc, #64]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80035fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035fc:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 80035fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003602:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003604:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 8003606:	2220      	movs	r2, #32
 8003608:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800360a:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 800360c:	2200      	movs	r2, #0
 800360e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003610:	4809      	ldr	r0, [pc, #36]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 8003612:	f7fd fec2 	bl	800139a <HAL_DMA_Init>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 800361c:	f000 f8cd 	bl	80037ba <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a05      	ldr	r2, [pc, #20]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 8003624:	63da      	str	r2, [r3, #60]	; 0x3c
 8003626:	4a04      	ldr	r2, [pc, #16]	; (8003638 <HAL_ADC_MspInit+0xc8>)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800362c:	bf00      	nop
 800362e:	3728      	adds	r7, #40	; 0x28
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000
 8003638:	200000f4 	.word	0x200000f4
 800363c:	40020008 	.word	0x40020008

08003640 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003646:	4a0c      	ldr	r2, [pc, #48]	; (8003678 <MX_DMA_Init+0x38>)
 8003648:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <MX_DMA_Init+0x38>)
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	6153      	str	r3, [r2, #20]
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <MX_DMA_Init+0x38>)
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	607b      	str	r3, [r7, #4]
 800365c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800365e:	2200      	movs	r2, #0
 8003660:	2100      	movs	r1, #0
 8003662:	200b      	movs	r0, #11
 8003664:	f7fd fe63 	bl	800132e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003668:	200b      	movs	r0, #11
 800366a:	f7fd fe7c 	bl	8001366 <HAL_NVIC_EnableIRQ>

}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	40021000 	.word	0x40021000

0800367c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003682:	4a0f      	ldr	r2, [pc, #60]	; (80036c0 <MX_GPIO_Init+0x44>)
 8003684:	4b0e      	ldr	r3, [pc, #56]	; (80036c0 <MX_GPIO_Init+0x44>)
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800368c:	6153      	str	r3, [r2, #20]
 800368e:	4b0c      	ldr	r3, [pc, #48]	; (80036c0 <MX_GPIO_Init+0x44>)
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003696:	607b      	str	r3, [r7, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800369a:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <MX_GPIO_Init+0x44>)
 800369c:	4b08      	ldr	r3, [pc, #32]	; (80036c0 <MX_GPIO_Init+0x44>)
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a4:	6153      	str	r3, [r2, #20]
 80036a6:	4b06      	ldr	r3, [pc, #24]	; (80036c0 <MX_GPIO_Init+0x44>)
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	683b      	ldr	r3, [r7, #0]

}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	40021000 	.word	0x40021000

080036c4 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  // 
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue, 2);
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 80036dc:	4b10      	ldr	r3, [pc, #64]	; (8003720 <main+0x48>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 facb 	bl	8003c80 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036ea:	f7fc fdc1 	bl	8000270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036ee:	f000 f81f 	bl	8003730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036f2:	f7ff ffc3 	bl	800367c <MX_GPIO_Init>
  MX_DMA_Init();
 80036f6:	f7ff ffa3 	bl	8003640 <MX_DMA_Init>
  MX_ADC1_Init();
 80036fa:	f7ff febd 	bl	8003478 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80036fe:	f000 f9d7 	bl	8003ab0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adcValue, 2);
 8003702:	2202      	movs	r2, #2
 8003704:	4907      	ldr	r1, [pc, #28]	; (8003724 <main+0x4c>)
 8003706:	4808      	ldr	r0, [pc, #32]	; (8003728 <main+0x50>)
 8003708:	f7fc ffbc 	bl	8000684 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("vaule1:%d value2:%d\n\r",adcValue[0],adcValue[1]);
 800370c:	4b05      	ldr	r3, [pc, #20]	; (8003724 <main+0x4c>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	4619      	mov	r1, r3
 8003712:	4b04      	ldr	r3, [pc, #16]	; (8003724 <main+0x4c>)
 8003714:	885b      	ldrh	r3, [r3, #2]
 8003716:	461a      	mov	r2, r3
 8003718:	4804      	ldr	r0, [pc, #16]	; (800372c <main+0x54>)
 800371a:	f000 fa99 	bl	8003c50 <iprintf>
 800371e:	e7f5      	b.n	800370c <main+0x34>
 8003720:	2000000c 	.word	0x2000000c
 8003724:	2000008c 	.word	0x2000008c
 8003728:	200000a0 	.word	0x200000a0
 800372c:	08004bd4 	.word	0x08004bd4

08003730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b090      	sub	sp, #64	; 0x40
 8003734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003736:	f107 0318 	add.w	r3, r7, #24
 800373a:	2228      	movs	r2, #40	; 0x28
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fa7e 	bl	8003c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	2200      	movs	r2, #0
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	605a      	str	r2, [r3, #4]
 800374c:	609a      	str	r2, [r3, #8]
 800374e:	60da      	str	r2, [r3, #12]
 8003750:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003752:	2301      	movs	r3, #1
 8003754:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003756:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800375a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800375c:	2300      	movs	r3, #0
 800375e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003760:	2301      	movs	r3, #1
 8003762:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003764:	2302      	movs	r3, #2
 8003766:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800376c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800376e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003772:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003774:	f107 0318 	add.w	r3, r7, #24
 8003778:	4618      	mov	r0, r3
 800377a:	f7fe f91b 	bl	80019b4 <HAL_RCC_OscConfig>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003784:	f000 f819 	bl	80037ba <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003788:	230f      	movs	r3, #15
 800378a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800378c:	2302      	movs	r3, #2
 800378e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003798:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800379e:	1d3b      	adds	r3, r7, #4
 80037a0:	2102      	movs	r1, #2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fff4 	bl	8002790 <HAL_RCC_ClockConfig>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80037ae:	f000 f804 	bl	80037ba <Error_Handler>
  }
}
 80037b2:	bf00      	nop
 80037b4:	3740      	adds	r7, #64	; 0x40
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037ba:	b480      	push	{r7}
 80037bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80037be:	bf00      	nop
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80037d0:	1d39      	adds	r1, r7, #4
 80037d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037d6:	2201      	movs	r2, #1
 80037d8:	4803      	ldr	r0, [pc, #12]	; (80037e8 <__io_putchar+0x20>)
 80037da:	f7ff fa60 	bl	8002c9e <HAL_UART_Transmit>

  return ch;
 80037de:	687b      	ldr	r3, [r7, #4]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	20000138 	.word	0x20000138

080037ec <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 80037f4:	2300      	movs	r3, #0
 80037f6:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 80037f8:	f107 010f 	add.w	r1, r7, #15
 80037fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003800:	2201      	movs	r2, #1
 8003802:	480a      	ldr	r0, [pc, #40]	; (800382c <__io_getchar+0x40>)
 8003804:	f7ff fad8 	bl	8002db8 <HAL_UART_Receive>

  if (ch == '\r')
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b0d      	cmp	r3, #13
 800380c:	d104      	bne.n	8003818 <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 800380e:	200d      	movs	r0, #13
 8003810:	f7ff ffda 	bl	80037c8 <__io_putchar>
      ch = '\n';
 8003814:	230a      	movs	r3, #10
 8003816:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ffd4 	bl	80037c8 <__io_putchar>
 8003820:	4603      	mov	r3, r0
//  return ch;
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	20000138 	.word	0x20000138

08003830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003836:	4a0f      	ldr	r2, [pc, #60]	; (8003874 <HAL_MspInit+0x44>)
 8003838:	4b0e      	ldr	r3, [pc, #56]	; (8003874 <HAL_MspInit+0x44>)
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	6193      	str	r3, [r2, #24]
 8003842:	4b0c      	ldr	r3, [pc, #48]	; (8003874 <HAL_MspInit+0x44>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	607b      	str	r3, [r7, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800384e:	4a09      	ldr	r2, [pc, #36]	; (8003874 <HAL_MspInit+0x44>)
 8003850:	4b08      	ldr	r3, [pc, #32]	; (8003874 <HAL_MspInit+0x44>)
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003858:	61d3      	str	r3, [r2, #28]
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <HAL_MspInit+0x44>)
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000

08003878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800387c:	bf00      	nop
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003886:	b480      	push	{r7}
 8003888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800388a:	e7fe      	b.n	800388a <HardFault_Handler+0x4>

0800388c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003890:	e7fe      	b.n	8003890 <MemManage_Handler+0x4>

08003892 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003892:	b480      	push	{r7}
 8003894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003896:	e7fe      	b.n	8003896 <BusFault_Handler+0x4>

08003898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800389c:	e7fe      	b.n	800389c <UsageFault_Handler+0x4>

0800389e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800389e:	b480      	push	{r7}
 80038a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038a2:	bf00      	nop
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038b0:	bf00      	nop
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038ba:	b480      	push	{r7}
 80038bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038be:	bf00      	nop
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038cc:	f7fc fd16 	bl	80002fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038d0:	bf00      	nop
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80038d8:	4802      	ldr	r0, [pc, #8]	; (80038e4 <DMA1_Channel1_IRQHandler+0x10>)
 80038da:	f7fd fe04 	bl	80014e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	200000f4 	.word	0x200000f4

080038e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	e00a      	b.n	8003910 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80038fa:	68bc      	ldr	r4, [r7, #8]
 80038fc:	1c63      	adds	r3, r4, #1
 80038fe:	60bb      	str	r3, [r7, #8]
 8003900:	f7ff ff74 	bl	80037ec <__io_getchar>
 8003904:	4603      	mov	r3, r0
 8003906:	b2db      	uxtb	r3, r3
 8003908:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	3301      	adds	r3, #1
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	429a      	cmp	r2, r3
 8003916:	dbf0      	blt.n	80038fa <_read+0x12>
	}

return len;
 8003918:	687b      	ldr	r3, [r7, #4]
}
 800391a:	4618      	mov	r0, r3
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	bd90      	pop	{r4, r7, pc}

08003922 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b086      	sub	sp, #24
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e009      	b.n	8003948 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	60ba      	str	r2, [r7, #8]
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff ff43 	bl	80037c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	3301      	adds	r3, #1
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	429a      	cmp	r2, r3
 800394e:	dbf1      	blt.n	8003934 <_write+0x12>
	}
	return len;
 8003950:	687b      	ldr	r3, [r7, #4]
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
	...

0800395c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003964:	4b11      	ldr	r3, [pc, #68]	; (80039ac <_sbrk+0x50>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d102      	bne.n	8003972 <_sbrk+0x16>
		heap_end = &end;
 800396c:	4b0f      	ldr	r3, [pc, #60]	; (80039ac <_sbrk+0x50>)
 800396e:	4a10      	ldr	r2, [pc, #64]	; (80039b0 <_sbrk+0x54>)
 8003970:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003972:	4b0e      	ldr	r3, [pc, #56]	; (80039ac <_sbrk+0x50>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003978:	4b0c      	ldr	r3, [pc, #48]	; (80039ac <_sbrk+0x50>)
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4413      	add	r3, r2
 8003980:	466a      	mov	r2, sp
 8003982:	4293      	cmp	r3, r2
 8003984:	d907      	bls.n	8003996 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003986:	f000 f931 	bl	8003bec <__errno>
 800398a:	4602      	mov	r2, r0
 800398c:	230c      	movs	r3, #12
 800398e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003990:	f04f 33ff 	mov.w	r3, #4294967295
 8003994:	e006      	b.n	80039a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8003996:	4b05      	ldr	r3, [pc, #20]	; (80039ac <_sbrk+0x50>)
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4413      	add	r3, r2
 800399e:	4a03      	ldr	r2, [pc, #12]	; (80039ac <_sbrk+0x50>)
 80039a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80039a2:	68fb      	ldr	r3, [r7, #12]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000090 	.word	0x20000090
 80039b0:	200001ac 	.word	0x200001ac

080039b4 <_close>:

int _close(int file)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
	return -1;
 80039bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039dc:	605a      	str	r2, [r3, #4]
	return 0;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <_isatty>:

int _isatty(int file)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	return 1;
 80039f4:	2301      	movs	r3, #1
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b085      	sub	sp, #20
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	607a      	str	r2, [r7, #4]
	return 0;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a20:	4a1f      	ldr	r2, [pc, #124]	; (8003aa0 <SystemInit+0x84>)
 8003a22:	4b1f      	ldr	r3, [pc, #124]	; (8003aa0 <SystemInit+0x84>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003a30:	4a1c      	ldr	r2, [pc, #112]	; (8003aa4 <SystemInit+0x88>)
 8003a32:	4b1c      	ldr	r3, [pc, #112]	; (8003aa4 <SystemInit+0x88>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003a3c:	4919      	ldr	r1, [pc, #100]	; (8003aa4 <SystemInit+0x88>)
 8003a3e:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <SystemInit+0x88>)
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <SystemInit+0x8c>)
 8003a44:	4013      	ands	r3, r2
 8003a46:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003a48:	4a16      	ldr	r2, [pc, #88]	; (8003aa4 <SystemInit+0x88>)
 8003a4a:	4b16      	ldr	r3, [pc, #88]	; (8003aa4 <SystemInit+0x88>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003a52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a56:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003a58:	4a12      	ldr	r2, [pc, #72]	; (8003aa4 <SystemInit+0x88>)
 8003a5a:	4b12      	ldr	r3, [pc, #72]	; (8003aa4 <SystemInit+0x88>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a62:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003a64:	4a0f      	ldr	r2, [pc, #60]	; (8003aa4 <SystemInit+0x88>)
 8003a66:	4b0f      	ldr	r3, [pc, #60]	; (8003aa4 <SystemInit+0x88>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003a6e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003a70:	4a0c      	ldr	r2, [pc, #48]	; (8003aa4 <SystemInit+0x88>)
 8003a72:	4b0c      	ldr	r3, [pc, #48]	; (8003aa4 <SystemInit+0x88>)
 8003a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a76:	f023 030f 	bic.w	r3, r3, #15
 8003a7a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003a7c:	4909      	ldr	r1, [pc, #36]	; (8003aa4 <SystemInit+0x88>)
 8003a7e:	4b09      	ldr	r3, [pc, #36]	; (8003aa4 <SystemInit+0x88>)
 8003a80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a82:	4b0a      	ldr	r3, [pc, #40]	; (8003aac <SystemInit+0x90>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003a88:	4b06      	ldr	r3, [pc, #24]	; (8003aa4 <SystemInit+0x88>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a8e:	4b04      	ldr	r3, [pc, #16]	; (8003aa0 <SystemInit+0x84>)
 8003a90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a94:	609a      	str	r2, [r3, #8]
#endif
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	e000ed00 	.word	0xe000ed00
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	f87fc00c 	.word	0xf87fc00c
 8003aac:	ff00fccc 	.word	0xff00fccc

08003ab0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003ab4:	4b14      	ldr	r3, [pc, #80]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ab6:	4a15      	ldr	r2, [pc, #84]	; (8003b0c <MX_USART2_UART_Init+0x5c>)
 8003ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8003aba:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003abc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003ac0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ac2:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ace:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ad6:	220c      	movs	r2, #12
 8003ad8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ada:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ae0:	4b09      	ldr	r3, [pc, #36]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ae6:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003aec:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003af2:	4805      	ldr	r0, [pc, #20]	; (8003b08 <MX_USART2_UART_Init+0x58>)
 8003af4:	f7ff f882 	bl	8002bfc <HAL_UART_Init>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003afe:	f7ff fe5c 	bl	80037ba <Error_Handler>
  }

}
 8003b02:	bf00      	nop
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	20000138 	.word	0x20000138
 8003b0c:	40004400 	.word	0x40004400

08003b10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b18:	f107 0314 	add.w	r3, r7, #20
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a18      	ldr	r2, [pc, #96]	; (8003b90 <HAL_UART_MspInit+0x80>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d129      	bne.n	8003b86 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b32:	4a18      	ldr	r2, [pc, #96]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b34:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b3c:	61d3      	str	r3, [r2, #28]
 8003b3e:	4b15      	ldr	r3, [pc, #84]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4a:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b4c:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b54:	6153      	str	r3, [r2, #20]
 8003b56:	4b0f      	ldr	r3, [pc, #60]	; (8003b94 <HAL_UART_MspInit+0x84>)
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8003b62:	f248 0304 	movw	r3, #32772	; 0x8004
 8003b66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b68:	2302      	movs	r3, #2
 8003b6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b70:	2303      	movs	r3, #3
 8003b72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b74:	2307      	movs	r3, #7
 8003b76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b78:	f107 0314 	add.w	r3, r7, #20
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b82:	f7fd fda1 	bl	80016c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003b86:	bf00      	nop
 8003b88:	3728      	adds	r7, #40	; 0x28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40004400 	.word	0x40004400
 8003b94:	40021000 	.word	0x40021000

08003b98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bd0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003b9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003b9e:	e003      	b.n	8003ba8 <LoopCopyDataInit>

08003ba0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003ba0:	4b0c      	ldr	r3, [pc, #48]	; (8003bd4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003ba2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003ba4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003ba6:	3104      	adds	r1, #4

08003ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003ba8:	480b      	ldr	r0, [pc, #44]	; (8003bd8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003baa:	4b0c      	ldr	r3, [pc, #48]	; (8003bdc <LoopForever+0xe>)
	adds	r2, r0, r1
 8003bac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003bae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003bb0:	d3f6      	bcc.n	8003ba0 <CopyDataInit>
	ldr	r2, =_sbss
 8003bb2:	4a0b      	ldr	r2, [pc, #44]	; (8003be0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003bb4:	e002      	b.n	8003bbc <LoopFillZerobss>

08003bb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003bb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003bb8:	f842 3b04 	str.w	r3, [r2], #4

08003bbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003bbc:	4b09      	ldr	r3, [pc, #36]	; (8003be4 <LoopForever+0x16>)
	cmp	r2, r3
 8003bbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003bc0:	d3f9      	bcc.n	8003bb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bc2:	f7ff ff2b 	bl	8003a1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bc6:	f000 f817 	bl	8003bf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bca:	f7ff fd85 	bl	80036d8 <main>

08003bce <LoopForever>:

LoopForever:
    b LoopForever
 8003bce:	e7fe      	b.n	8003bce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003bd0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003bd4:	08004cc4 	.word	0x08004cc4
	ldr	r0, =_sdata
 8003bd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003bdc:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8003be0:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8003be4:	200001ac 	.word	0x200001ac

08003be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003be8:	e7fe      	b.n	8003be8 <ADC1_2_IRQHandler>
	...

08003bec <__errno>:
 8003bec:	4b01      	ldr	r3, [pc, #4]	; (8003bf4 <__errno+0x8>)
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	2000000c 	.word	0x2000000c

08003bf8 <__libc_init_array>:
 8003bf8:	b570      	push	{r4, r5, r6, lr}
 8003bfa:	4e0d      	ldr	r6, [pc, #52]	; (8003c30 <__libc_init_array+0x38>)
 8003bfc:	4c0d      	ldr	r4, [pc, #52]	; (8003c34 <__libc_init_array+0x3c>)
 8003bfe:	1ba4      	subs	r4, r4, r6
 8003c00:	10a4      	asrs	r4, r4, #2
 8003c02:	2500      	movs	r5, #0
 8003c04:	42a5      	cmp	r5, r4
 8003c06:	d109      	bne.n	8003c1c <__libc_init_array+0x24>
 8003c08:	4e0b      	ldr	r6, [pc, #44]	; (8003c38 <__libc_init_array+0x40>)
 8003c0a:	4c0c      	ldr	r4, [pc, #48]	; (8003c3c <__libc_init_array+0x44>)
 8003c0c:	f000 ffd6 	bl	8004bbc <_init>
 8003c10:	1ba4      	subs	r4, r4, r6
 8003c12:	10a4      	asrs	r4, r4, #2
 8003c14:	2500      	movs	r5, #0
 8003c16:	42a5      	cmp	r5, r4
 8003c18:	d105      	bne.n	8003c26 <__libc_init_array+0x2e>
 8003c1a:	bd70      	pop	{r4, r5, r6, pc}
 8003c1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c20:	4798      	blx	r3
 8003c22:	3501      	adds	r5, #1
 8003c24:	e7ee      	b.n	8003c04 <__libc_init_array+0xc>
 8003c26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c2a:	4798      	blx	r3
 8003c2c:	3501      	adds	r5, #1
 8003c2e:	e7f2      	b.n	8003c16 <__libc_init_array+0x1e>
 8003c30:	08004cbc 	.word	0x08004cbc
 8003c34:	08004cbc 	.word	0x08004cbc
 8003c38:	08004cbc 	.word	0x08004cbc
 8003c3c:	08004cc0 	.word	0x08004cc0

08003c40 <memset>:
 8003c40:	4402      	add	r2, r0
 8003c42:	4603      	mov	r3, r0
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d100      	bne.n	8003c4a <memset+0xa>
 8003c48:	4770      	bx	lr
 8003c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c4e:	e7f9      	b.n	8003c44 <memset+0x4>

08003c50 <iprintf>:
 8003c50:	b40f      	push	{r0, r1, r2, r3}
 8003c52:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <iprintf+0x2c>)
 8003c54:	b513      	push	{r0, r1, r4, lr}
 8003c56:	681c      	ldr	r4, [r3, #0]
 8003c58:	b124      	cbz	r4, 8003c64 <iprintf+0x14>
 8003c5a:	69a3      	ldr	r3, [r4, #24]
 8003c5c:	b913      	cbnz	r3, 8003c64 <iprintf+0x14>
 8003c5e:	4620      	mov	r0, r4
 8003c60:	f000 f9b6 	bl	8003fd0 <__sinit>
 8003c64:	ab05      	add	r3, sp, #20
 8003c66:	9a04      	ldr	r2, [sp, #16]
 8003c68:	68a1      	ldr	r1, [r4, #8]
 8003c6a:	9301      	str	r3, [sp, #4]
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f000 fb7b 	bl	8004368 <_vfiprintf_r>
 8003c72:	b002      	add	sp, #8
 8003c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c78:	b004      	add	sp, #16
 8003c7a:	4770      	bx	lr
 8003c7c:	2000000c 	.word	0x2000000c

08003c80 <setbuf>:
 8003c80:	2900      	cmp	r1, #0
 8003c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c86:	bf0c      	ite	eq
 8003c88:	2202      	moveq	r2, #2
 8003c8a:	2200      	movne	r2, #0
 8003c8c:	f000 b800 	b.w	8003c90 <setvbuf>

08003c90 <setvbuf>:
 8003c90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c94:	461d      	mov	r5, r3
 8003c96:	4b51      	ldr	r3, [pc, #324]	; (8003ddc <setvbuf+0x14c>)
 8003c98:	681e      	ldr	r6, [r3, #0]
 8003c9a:	4604      	mov	r4, r0
 8003c9c:	460f      	mov	r7, r1
 8003c9e:	4690      	mov	r8, r2
 8003ca0:	b126      	cbz	r6, 8003cac <setvbuf+0x1c>
 8003ca2:	69b3      	ldr	r3, [r6, #24]
 8003ca4:	b913      	cbnz	r3, 8003cac <setvbuf+0x1c>
 8003ca6:	4630      	mov	r0, r6
 8003ca8:	f000 f992 	bl	8003fd0 <__sinit>
 8003cac:	4b4c      	ldr	r3, [pc, #304]	; (8003de0 <setvbuf+0x150>)
 8003cae:	429c      	cmp	r4, r3
 8003cb0:	d152      	bne.n	8003d58 <setvbuf+0xc8>
 8003cb2:	6874      	ldr	r4, [r6, #4]
 8003cb4:	f1b8 0f02 	cmp.w	r8, #2
 8003cb8:	d006      	beq.n	8003cc8 <setvbuf+0x38>
 8003cba:	f1b8 0f01 	cmp.w	r8, #1
 8003cbe:	f200 8089 	bhi.w	8003dd4 <setvbuf+0x144>
 8003cc2:	2d00      	cmp	r5, #0
 8003cc4:	f2c0 8086 	blt.w	8003dd4 <setvbuf+0x144>
 8003cc8:	4621      	mov	r1, r4
 8003cca:	4630      	mov	r0, r6
 8003ccc:	f000 f916 	bl	8003efc <_fflush_r>
 8003cd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cd2:	b141      	cbz	r1, 8003ce6 <setvbuf+0x56>
 8003cd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cd8:	4299      	cmp	r1, r3
 8003cda:	d002      	beq.n	8003ce2 <setvbuf+0x52>
 8003cdc:	4630      	mov	r0, r6
 8003cde:	f000 fa6d 	bl	80041bc <_free_r>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	6363      	str	r3, [r4, #52]	; 0x34
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	61a3      	str	r3, [r4, #24]
 8003cea:	6063      	str	r3, [r4, #4]
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	061b      	lsls	r3, r3, #24
 8003cf0:	d503      	bpl.n	8003cfa <setvbuf+0x6a>
 8003cf2:	6921      	ldr	r1, [r4, #16]
 8003cf4:	4630      	mov	r0, r6
 8003cf6:	f000 fa61 	bl	80041bc <_free_r>
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003d00:	f023 0303 	bic.w	r3, r3, #3
 8003d04:	f1b8 0f02 	cmp.w	r8, #2
 8003d08:	81a3      	strh	r3, [r4, #12]
 8003d0a:	d05d      	beq.n	8003dc8 <setvbuf+0x138>
 8003d0c:	ab01      	add	r3, sp, #4
 8003d0e:	466a      	mov	r2, sp
 8003d10:	4621      	mov	r1, r4
 8003d12:	4630      	mov	r0, r6
 8003d14:	f000 f9e6 	bl	80040e4 <__swhatbuf_r>
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	4318      	orrs	r0, r3
 8003d1c:	81a0      	strh	r0, [r4, #12]
 8003d1e:	bb2d      	cbnz	r5, 8003d6c <setvbuf+0xdc>
 8003d20:	9d00      	ldr	r5, [sp, #0]
 8003d22:	4628      	mov	r0, r5
 8003d24:	f000 fa42 	bl	80041ac <malloc>
 8003d28:	4607      	mov	r7, r0
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d14e      	bne.n	8003dcc <setvbuf+0x13c>
 8003d2e:	f8dd 9000 	ldr.w	r9, [sp]
 8003d32:	45a9      	cmp	r9, r5
 8003d34:	d13c      	bne.n	8003db0 <setvbuf+0x120>
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	f043 0302 	orr.w	r3, r3, #2
 8003d40:	81a3      	strh	r3, [r4, #12]
 8003d42:	2300      	movs	r3, #0
 8003d44:	60a3      	str	r3, [r4, #8]
 8003d46:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d4a:	6023      	str	r3, [r4, #0]
 8003d4c:	6123      	str	r3, [r4, #16]
 8003d4e:	2301      	movs	r3, #1
 8003d50:	6163      	str	r3, [r4, #20]
 8003d52:	b003      	add	sp, #12
 8003d54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d58:	4b22      	ldr	r3, [pc, #136]	; (8003de4 <setvbuf+0x154>)
 8003d5a:	429c      	cmp	r4, r3
 8003d5c:	d101      	bne.n	8003d62 <setvbuf+0xd2>
 8003d5e:	68b4      	ldr	r4, [r6, #8]
 8003d60:	e7a8      	b.n	8003cb4 <setvbuf+0x24>
 8003d62:	4b21      	ldr	r3, [pc, #132]	; (8003de8 <setvbuf+0x158>)
 8003d64:	429c      	cmp	r4, r3
 8003d66:	bf08      	it	eq
 8003d68:	68f4      	ldreq	r4, [r6, #12]
 8003d6a:	e7a3      	b.n	8003cb4 <setvbuf+0x24>
 8003d6c:	2f00      	cmp	r7, #0
 8003d6e:	d0d8      	beq.n	8003d22 <setvbuf+0x92>
 8003d70:	69b3      	ldr	r3, [r6, #24]
 8003d72:	b913      	cbnz	r3, 8003d7a <setvbuf+0xea>
 8003d74:	4630      	mov	r0, r6
 8003d76:	f000 f92b 	bl	8003fd0 <__sinit>
 8003d7a:	f1b8 0f01 	cmp.w	r8, #1
 8003d7e:	bf08      	it	eq
 8003d80:	89a3      	ldrheq	r3, [r4, #12]
 8003d82:	6027      	str	r7, [r4, #0]
 8003d84:	bf04      	itt	eq
 8003d86:	f043 0301 	orreq.w	r3, r3, #1
 8003d8a:	81a3      	strheq	r3, [r4, #12]
 8003d8c:	89a3      	ldrh	r3, [r4, #12]
 8003d8e:	6127      	str	r7, [r4, #16]
 8003d90:	f013 0008 	ands.w	r0, r3, #8
 8003d94:	6165      	str	r5, [r4, #20]
 8003d96:	d01b      	beq.n	8003dd0 <setvbuf+0x140>
 8003d98:	f013 0001 	ands.w	r0, r3, #1
 8003d9c:	bf18      	it	ne
 8003d9e:	426d      	negne	r5, r5
 8003da0:	f04f 0300 	mov.w	r3, #0
 8003da4:	bf1d      	ittte	ne
 8003da6:	60a3      	strne	r3, [r4, #8]
 8003da8:	61a5      	strne	r5, [r4, #24]
 8003daa:	4618      	movne	r0, r3
 8003dac:	60a5      	streq	r5, [r4, #8]
 8003dae:	e7d0      	b.n	8003d52 <setvbuf+0xc2>
 8003db0:	4648      	mov	r0, r9
 8003db2:	f000 f9fb 	bl	80041ac <malloc>
 8003db6:	4607      	mov	r7, r0
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d0bc      	beq.n	8003d36 <setvbuf+0xa6>
 8003dbc:	89a3      	ldrh	r3, [r4, #12]
 8003dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dc2:	81a3      	strh	r3, [r4, #12]
 8003dc4:	464d      	mov	r5, r9
 8003dc6:	e7d3      	b.n	8003d70 <setvbuf+0xe0>
 8003dc8:	2000      	movs	r0, #0
 8003dca:	e7b6      	b.n	8003d3a <setvbuf+0xaa>
 8003dcc:	46a9      	mov	r9, r5
 8003dce:	e7f5      	b.n	8003dbc <setvbuf+0x12c>
 8003dd0:	60a0      	str	r0, [r4, #8]
 8003dd2:	e7be      	b.n	8003d52 <setvbuf+0xc2>
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	e7bb      	b.n	8003d52 <setvbuf+0xc2>
 8003dda:	bf00      	nop
 8003ddc:	2000000c 	.word	0x2000000c
 8003de0:	08004c48 	.word	0x08004c48
 8003de4:	08004c68 	.word	0x08004c68
 8003de8:	08004c28 	.word	0x08004c28

08003dec <__sflush_r>:
 8003dec:	898a      	ldrh	r2, [r1, #12]
 8003dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df2:	4605      	mov	r5, r0
 8003df4:	0710      	lsls	r0, r2, #28
 8003df6:	460c      	mov	r4, r1
 8003df8:	d45a      	bmi.n	8003eb0 <__sflush_r+0xc4>
 8003dfa:	684b      	ldr	r3, [r1, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	dc05      	bgt.n	8003e0c <__sflush_r+0x20>
 8003e00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	dc02      	bgt.n	8003e0c <__sflush_r+0x20>
 8003e06:	2000      	movs	r0, #0
 8003e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e0e:	2e00      	cmp	r6, #0
 8003e10:	d0f9      	beq.n	8003e06 <__sflush_r+0x1a>
 8003e12:	2300      	movs	r3, #0
 8003e14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e18:	682f      	ldr	r7, [r5, #0]
 8003e1a:	602b      	str	r3, [r5, #0]
 8003e1c:	d033      	beq.n	8003e86 <__sflush_r+0x9a>
 8003e1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e20:	89a3      	ldrh	r3, [r4, #12]
 8003e22:	075a      	lsls	r2, r3, #29
 8003e24:	d505      	bpl.n	8003e32 <__sflush_r+0x46>
 8003e26:	6863      	ldr	r3, [r4, #4]
 8003e28:	1ac0      	subs	r0, r0, r3
 8003e2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e2c:	b10b      	cbz	r3, 8003e32 <__sflush_r+0x46>
 8003e2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e30:	1ac0      	subs	r0, r0, r3
 8003e32:	2300      	movs	r3, #0
 8003e34:	4602      	mov	r2, r0
 8003e36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e38:	6a21      	ldr	r1, [r4, #32]
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	47b0      	blx	r6
 8003e3e:	1c43      	adds	r3, r0, #1
 8003e40:	89a3      	ldrh	r3, [r4, #12]
 8003e42:	d106      	bne.n	8003e52 <__sflush_r+0x66>
 8003e44:	6829      	ldr	r1, [r5, #0]
 8003e46:	291d      	cmp	r1, #29
 8003e48:	d84b      	bhi.n	8003ee2 <__sflush_r+0xf6>
 8003e4a:	4a2b      	ldr	r2, [pc, #172]	; (8003ef8 <__sflush_r+0x10c>)
 8003e4c:	40ca      	lsrs	r2, r1
 8003e4e:	07d6      	lsls	r6, r2, #31
 8003e50:	d547      	bpl.n	8003ee2 <__sflush_r+0xf6>
 8003e52:	2200      	movs	r2, #0
 8003e54:	6062      	str	r2, [r4, #4]
 8003e56:	04d9      	lsls	r1, r3, #19
 8003e58:	6922      	ldr	r2, [r4, #16]
 8003e5a:	6022      	str	r2, [r4, #0]
 8003e5c:	d504      	bpl.n	8003e68 <__sflush_r+0x7c>
 8003e5e:	1c42      	adds	r2, r0, #1
 8003e60:	d101      	bne.n	8003e66 <__sflush_r+0x7a>
 8003e62:	682b      	ldr	r3, [r5, #0]
 8003e64:	b903      	cbnz	r3, 8003e68 <__sflush_r+0x7c>
 8003e66:	6560      	str	r0, [r4, #84]	; 0x54
 8003e68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e6a:	602f      	str	r7, [r5, #0]
 8003e6c:	2900      	cmp	r1, #0
 8003e6e:	d0ca      	beq.n	8003e06 <__sflush_r+0x1a>
 8003e70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e74:	4299      	cmp	r1, r3
 8003e76:	d002      	beq.n	8003e7e <__sflush_r+0x92>
 8003e78:	4628      	mov	r0, r5
 8003e7a:	f000 f99f 	bl	80041bc <_free_r>
 8003e7e:	2000      	movs	r0, #0
 8003e80:	6360      	str	r0, [r4, #52]	; 0x34
 8003e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e86:	6a21      	ldr	r1, [r4, #32]
 8003e88:	2301      	movs	r3, #1
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	47b0      	blx	r6
 8003e8e:	1c41      	adds	r1, r0, #1
 8003e90:	d1c6      	bne.n	8003e20 <__sflush_r+0x34>
 8003e92:	682b      	ldr	r3, [r5, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0c3      	beq.n	8003e20 <__sflush_r+0x34>
 8003e98:	2b1d      	cmp	r3, #29
 8003e9a:	d001      	beq.n	8003ea0 <__sflush_r+0xb4>
 8003e9c:	2b16      	cmp	r3, #22
 8003e9e:	d101      	bne.n	8003ea4 <__sflush_r+0xb8>
 8003ea0:	602f      	str	r7, [r5, #0]
 8003ea2:	e7b0      	b.n	8003e06 <__sflush_r+0x1a>
 8003ea4:	89a3      	ldrh	r3, [r4, #12]
 8003ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eaa:	81a3      	strh	r3, [r4, #12]
 8003eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eb0:	690f      	ldr	r7, [r1, #16]
 8003eb2:	2f00      	cmp	r7, #0
 8003eb4:	d0a7      	beq.n	8003e06 <__sflush_r+0x1a>
 8003eb6:	0793      	lsls	r3, r2, #30
 8003eb8:	680e      	ldr	r6, [r1, #0]
 8003eba:	bf08      	it	eq
 8003ebc:	694b      	ldreq	r3, [r1, #20]
 8003ebe:	600f      	str	r7, [r1, #0]
 8003ec0:	bf18      	it	ne
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	eba6 0807 	sub.w	r8, r6, r7
 8003ec8:	608b      	str	r3, [r1, #8]
 8003eca:	f1b8 0f00 	cmp.w	r8, #0
 8003ece:	dd9a      	ble.n	8003e06 <__sflush_r+0x1a>
 8003ed0:	4643      	mov	r3, r8
 8003ed2:	463a      	mov	r2, r7
 8003ed4:	6a21      	ldr	r1, [r4, #32]
 8003ed6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ed8:	4628      	mov	r0, r5
 8003eda:	47b0      	blx	r6
 8003edc:	2800      	cmp	r0, #0
 8003ede:	dc07      	bgt.n	8003ef0 <__sflush_r+0x104>
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8003eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ef0:	4407      	add	r7, r0
 8003ef2:	eba8 0800 	sub.w	r8, r8, r0
 8003ef6:	e7e8      	b.n	8003eca <__sflush_r+0xde>
 8003ef8:	20400001 	.word	0x20400001

08003efc <_fflush_r>:
 8003efc:	b538      	push	{r3, r4, r5, lr}
 8003efe:	690b      	ldr	r3, [r1, #16]
 8003f00:	4605      	mov	r5, r0
 8003f02:	460c      	mov	r4, r1
 8003f04:	b1db      	cbz	r3, 8003f3e <_fflush_r+0x42>
 8003f06:	b118      	cbz	r0, 8003f10 <_fflush_r+0x14>
 8003f08:	6983      	ldr	r3, [r0, #24]
 8003f0a:	b90b      	cbnz	r3, 8003f10 <_fflush_r+0x14>
 8003f0c:	f000 f860 	bl	8003fd0 <__sinit>
 8003f10:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <_fflush_r+0x48>)
 8003f12:	429c      	cmp	r4, r3
 8003f14:	d109      	bne.n	8003f2a <_fflush_r+0x2e>
 8003f16:	686c      	ldr	r4, [r5, #4]
 8003f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f1c:	b17b      	cbz	r3, 8003f3e <_fflush_r+0x42>
 8003f1e:	4621      	mov	r1, r4
 8003f20:	4628      	mov	r0, r5
 8003f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f26:	f7ff bf61 	b.w	8003dec <__sflush_r>
 8003f2a:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <_fflush_r+0x4c>)
 8003f2c:	429c      	cmp	r4, r3
 8003f2e:	d101      	bne.n	8003f34 <_fflush_r+0x38>
 8003f30:	68ac      	ldr	r4, [r5, #8]
 8003f32:	e7f1      	b.n	8003f18 <_fflush_r+0x1c>
 8003f34:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <_fflush_r+0x50>)
 8003f36:	429c      	cmp	r4, r3
 8003f38:	bf08      	it	eq
 8003f3a:	68ec      	ldreq	r4, [r5, #12]
 8003f3c:	e7ec      	b.n	8003f18 <_fflush_r+0x1c>
 8003f3e:	2000      	movs	r0, #0
 8003f40:	bd38      	pop	{r3, r4, r5, pc}
 8003f42:	bf00      	nop
 8003f44:	08004c48 	.word	0x08004c48
 8003f48:	08004c68 	.word	0x08004c68
 8003f4c:	08004c28 	.word	0x08004c28

08003f50 <_cleanup_r>:
 8003f50:	4901      	ldr	r1, [pc, #4]	; (8003f58 <_cleanup_r+0x8>)
 8003f52:	f000 b8a9 	b.w	80040a8 <_fwalk_reent>
 8003f56:	bf00      	nop
 8003f58:	08003efd 	.word	0x08003efd

08003f5c <std.isra.0>:
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	b510      	push	{r4, lr}
 8003f60:	4604      	mov	r4, r0
 8003f62:	6003      	str	r3, [r0, #0]
 8003f64:	6043      	str	r3, [r0, #4]
 8003f66:	6083      	str	r3, [r0, #8]
 8003f68:	8181      	strh	r1, [r0, #12]
 8003f6a:	6643      	str	r3, [r0, #100]	; 0x64
 8003f6c:	81c2      	strh	r2, [r0, #14]
 8003f6e:	6103      	str	r3, [r0, #16]
 8003f70:	6143      	str	r3, [r0, #20]
 8003f72:	6183      	str	r3, [r0, #24]
 8003f74:	4619      	mov	r1, r3
 8003f76:	2208      	movs	r2, #8
 8003f78:	305c      	adds	r0, #92	; 0x5c
 8003f7a:	f7ff fe61 	bl	8003c40 <memset>
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <std.isra.0+0x38>)
 8003f80:	6263      	str	r3, [r4, #36]	; 0x24
 8003f82:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <std.isra.0+0x3c>)
 8003f84:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f86:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <std.isra.0+0x40>)
 8003f88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f8a:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <std.isra.0+0x44>)
 8003f8c:	6224      	str	r4, [r4, #32]
 8003f8e:	6323      	str	r3, [r4, #48]	; 0x30
 8003f90:	bd10      	pop	{r4, pc}
 8003f92:	bf00      	nop
 8003f94:	080048e1 	.word	0x080048e1
 8003f98:	08004903 	.word	0x08004903
 8003f9c:	0800493b 	.word	0x0800493b
 8003fa0:	0800495f 	.word	0x0800495f

08003fa4 <__sfmoreglue>:
 8003fa4:	b570      	push	{r4, r5, r6, lr}
 8003fa6:	1e4a      	subs	r2, r1, #1
 8003fa8:	2568      	movs	r5, #104	; 0x68
 8003faa:	4355      	muls	r5, r2
 8003fac:	460e      	mov	r6, r1
 8003fae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003fb2:	f000 f951 	bl	8004258 <_malloc_r>
 8003fb6:	4604      	mov	r4, r0
 8003fb8:	b140      	cbz	r0, 8003fcc <__sfmoreglue+0x28>
 8003fba:	2100      	movs	r1, #0
 8003fbc:	e880 0042 	stmia.w	r0, {r1, r6}
 8003fc0:	300c      	adds	r0, #12
 8003fc2:	60a0      	str	r0, [r4, #8]
 8003fc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003fc8:	f7ff fe3a 	bl	8003c40 <memset>
 8003fcc:	4620      	mov	r0, r4
 8003fce:	bd70      	pop	{r4, r5, r6, pc}

08003fd0 <__sinit>:
 8003fd0:	6983      	ldr	r3, [r0, #24]
 8003fd2:	b510      	push	{r4, lr}
 8003fd4:	4604      	mov	r4, r0
 8003fd6:	bb33      	cbnz	r3, 8004026 <__sinit+0x56>
 8003fd8:	6483      	str	r3, [r0, #72]	; 0x48
 8003fda:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003fdc:	6503      	str	r3, [r0, #80]	; 0x50
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <__sinit+0x58>)
 8003fe0:	4a12      	ldr	r2, [pc, #72]	; (800402c <__sinit+0x5c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6282      	str	r2, [r0, #40]	; 0x28
 8003fe6:	4298      	cmp	r0, r3
 8003fe8:	bf04      	itt	eq
 8003fea:	2301      	moveq	r3, #1
 8003fec:	6183      	streq	r3, [r0, #24]
 8003fee:	f000 f81f 	bl	8004030 <__sfp>
 8003ff2:	6060      	str	r0, [r4, #4]
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	f000 f81b 	bl	8004030 <__sfp>
 8003ffa:	60a0      	str	r0, [r4, #8]
 8003ffc:	4620      	mov	r0, r4
 8003ffe:	f000 f817 	bl	8004030 <__sfp>
 8004002:	2200      	movs	r2, #0
 8004004:	60e0      	str	r0, [r4, #12]
 8004006:	2104      	movs	r1, #4
 8004008:	6860      	ldr	r0, [r4, #4]
 800400a:	f7ff ffa7 	bl	8003f5c <std.isra.0>
 800400e:	2201      	movs	r2, #1
 8004010:	2109      	movs	r1, #9
 8004012:	68a0      	ldr	r0, [r4, #8]
 8004014:	f7ff ffa2 	bl	8003f5c <std.isra.0>
 8004018:	2202      	movs	r2, #2
 800401a:	2112      	movs	r1, #18
 800401c:	68e0      	ldr	r0, [r4, #12]
 800401e:	f7ff ff9d 	bl	8003f5c <std.isra.0>
 8004022:	2301      	movs	r3, #1
 8004024:	61a3      	str	r3, [r4, #24]
 8004026:	bd10      	pop	{r4, pc}
 8004028:	08004c24 	.word	0x08004c24
 800402c:	08003f51 	.word	0x08003f51

08004030 <__sfp>:
 8004030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004032:	4b1c      	ldr	r3, [pc, #112]	; (80040a4 <__sfp+0x74>)
 8004034:	681e      	ldr	r6, [r3, #0]
 8004036:	69b3      	ldr	r3, [r6, #24]
 8004038:	4607      	mov	r7, r0
 800403a:	b913      	cbnz	r3, 8004042 <__sfp+0x12>
 800403c:	4630      	mov	r0, r6
 800403e:	f7ff ffc7 	bl	8003fd0 <__sinit>
 8004042:	3648      	adds	r6, #72	; 0x48
 8004044:	68b4      	ldr	r4, [r6, #8]
 8004046:	6873      	ldr	r3, [r6, #4]
 8004048:	3b01      	subs	r3, #1
 800404a:	d503      	bpl.n	8004054 <__sfp+0x24>
 800404c:	6833      	ldr	r3, [r6, #0]
 800404e:	b133      	cbz	r3, 800405e <__sfp+0x2e>
 8004050:	6836      	ldr	r6, [r6, #0]
 8004052:	e7f7      	b.n	8004044 <__sfp+0x14>
 8004054:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004058:	b16d      	cbz	r5, 8004076 <__sfp+0x46>
 800405a:	3468      	adds	r4, #104	; 0x68
 800405c:	e7f4      	b.n	8004048 <__sfp+0x18>
 800405e:	2104      	movs	r1, #4
 8004060:	4638      	mov	r0, r7
 8004062:	f7ff ff9f 	bl	8003fa4 <__sfmoreglue>
 8004066:	6030      	str	r0, [r6, #0]
 8004068:	2800      	cmp	r0, #0
 800406a:	d1f1      	bne.n	8004050 <__sfp+0x20>
 800406c:	230c      	movs	r3, #12
 800406e:	603b      	str	r3, [r7, #0]
 8004070:	4604      	mov	r4, r0
 8004072:	4620      	mov	r0, r4
 8004074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004076:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800407a:	81e3      	strh	r3, [r4, #14]
 800407c:	2301      	movs	r3, #1
 800407e:	81a3      	strh	r3, [r4, #12]
 8004080:	6665      	str	r5, [r4, #100]	; 0x64
 8004082:	6025      	str	r5, [r4, #0]
 8004084:	60a5      	str	r5, [r4, #8]
 8004086:	6065      	str	r5, [r4, #4]
 8004088:	6125      	str	r5, [r4, #16]
 800408a:	6165      	str	r5, [r4, #20]
 800408c:	61a5      	str	r5, [r4, #24]
 800408e:	2208      	movs	r2, #8
 8004090:	4629      	mov	r1, r5
 8004092:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004096:	f7ff fdd3 	bl	8003c40 <memset>
 800409a:	6365      	str	r5, [r4, #52]	; 0x34
 800409c:	63a5      	str	r5, [r4, #56]	; 0x38
 800409e:	64a5      	str	r5, [r4, #72]	; 0x48
 80040a0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80040a2:	e7e6      	b.n	8004072 <__sfp+0x42>
 80040a4:	08004c24 	.word	0x08004c24

080040a8 <_fwalk_reent>:
 80040a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040ac:	4680      	mov	r8, r0
 80040ae:	4689      	mov	r9, r1
 80040b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80040b4:	2600      	movs	r6, #0
 80040b6:	b914      	cbnz	r4, 80040be <_fwalk_reent+0x16>
 80040b8:	4630      	mov	r0, r6
 80040ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040be:	68a5      	ldr	r5, [r4, #8]
 80040c0:	6867      	ldr	r7, [r4, #4]
 80040c2:	3f01      	subs	r7, #1
 80040c4:	d501      	bpl.n	80040ca <_fwalk_reent+0x22>
 80040c6:	6824      	ldr	r4, [r4, #0]
 80040c8:	e7f5      	b.n	80040b6 <_fwalk_reent+0xe>
 80040ca:	89ab      	ldrh	r3, [r5, #12]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d907      	bls.n	80040e0 <_fwalk_reent+0x38>
 80040d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040d4:	3301      	adds	r3, #1
 80040d6:	d003      	beq.n	80040e0 <_fwalk_reent+0x38>
 80040d8:	4629      	mov	r1, r5
 80040da:	4640      	mov	r0, r8
 80040dc:	47c8      	blx	r9
 80040de:	4306      	orrs	r6, r0
 80040e0:	3568      	adds	r5, #104	; 0x68
 80040e2:	e7ee      	b.n	80040c2 <_fwalk_reent+0x1a>

080040e4 <__swhatbuf_r>:
 80040e4:	b570      	push	{r4, r5, r6, lr}
 80040e6:	460e      	mov	r6, r1
 80040e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ec:	2900      	cmp	r1, #0
 80040ee:	b090      	sub	sp, #64	; 0x40
 80040f0:	4614      	mov	r4, r2
 80040f2:	461d      	mov	r5, r3
 80040f4:	da07      	bge.n	8004106 <__swhatbuf_r+0x22>
 80040f6:	2300      	movs	r3, #0
 80040f8:	602b      	str	r3, [r5, #0]
 80040fa:	89b3      	ldrh	r3, [r6, #12]
 80040fc:	061a      	lsls	r2, r3, #24
 80040fe:	d410      	bmi.n	8004122 <__swhatbuf_r+0x3e>
 8004100:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004104:	e00e      	b.n	8004124 <__swhatbuf_r+0x40>
 8004106:	aa01      	add	r2, sp, #4
 8004108:	f000 fd10 	bl	8004b2c <_fstat_r>
 800410c:	2800      	cmp	r0, #0
 800410e:	dbf2      	blt.n	80040f6 <__swhatbuf_r+0x12>
 8004110:	9a02      	ldr	r2, [sp, #8]
 8004112:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004116:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800411a:	425a      	negs	r2, r3
 800411c:	415a      	adcs	r2, r3
 800411e:	602a      	str	r2, [r5, #0]
 8004120:	e7ee      	b.n	8004100 <__swhatbuf_r+0x1c>
 8004122:	2340      	movs	r3, #64	; 0x40
 8004124:	2000      	movs	r0, #0
 8004126:	6023      	str	r3, [r4, #0]
 8004128:	b010      	add	sp, #64	; 0x40
 800412a:	bd70      	pop	{r4, r5, r6, pc}

0800412c <__smakebuf_r>:
 800412c:	898b      	ldrh	r3, [r1, #12]
 800412e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004130:	079d      	lsls	r5, r3, #30
 8004132:	4606      	mov	r6, r0
 8004134:	460c      	mov	r4, r1
 8004136:	d507      	bpl.n	8004148 <__smakebuf_r+0x1c>
 8004138:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	6123      	str	r3, [r4, #16]
 8004140:	2301      	movs	r3, #1
 8004142:	6163      	str	r3, [r4, #20]
 8004144:	b002      	add	sp, #8
 8004146:	bd70      	pop	{r4, r5, r6, pc}
 8004148:	ab01      	add	r3, sp, #4
 800414a:	466a      	mov	r2, sp
 800414c:	f7ff ffca 	bl	80040e4 <__swhatbuf_r>
 8004150:	9900      	ldr	r1, [sp, #0]
 8004152:	4605      	mov	r5, r0
 8004154:	4630      	mov	r0, r6
 8004156:	f000 f87f 	bl	8004258 <_malloc_r>
 800415a:	b948      	cbnz	r0, 8004170 <__smakebuf_r+0x44>
 800415c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004160:	059a      	lsls	r2, r3, #22
 8004162:	d4ef      	bmi.n	8004144 <__smakebuf_r+0x18>
 8004164:	f023 0303 	bic.w	r3, r3, #3
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	81a3      	strh	r3, [r4, #12]
 800416e:	e7e3      	b.n	8004138 <__smakebuf_r+0xc>
 8004170:	4b0d      	ldr	r3, [pc, #52]	; (80041a8 <__smakebuf_r+0x7c>)
 8004172:	62b3      	str	r3, [r6, #40]	; 0x28
 8004174:	89a3      	ldrh	r3, [r4, #12]
 8004176:	6020      	str	r0, [r4, #0]
 8004178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800417c:	81a3      	strh	r3, [r4, #12]
 800417e:	9b00      	ldr	r3, [sp, #0]
 8004180:	6163      	str	r3, [r4, #20]
 8004182:	9b01      	ldr	r3, [sp, #4]
 8004184:	6120      	str	r0, [r4, #16]
 8004186:	b15b      	cbz	r3, 80041a0 <__smakebuf_r+0x74>
 8004188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800418c:	4630      	mov	r0, r6
 800418e:	f000 fcdf 	bl	8004b50 <_isatty_r>
 8004192:	b128      	cbz	r0, 80041a0 <__smakebuf_r+0x74>
 8004194:	89a3      	ldrh	r3, [r4, #12]
 8004196:	f023 0303 	bic.w	r3, r3, #3
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	81a3      	strh	r3, [r4, #12]
 80041a0:	89a3      	ldrh	r3, [r4, #12]
 80041a2:	431d      	orrs	r5, r3
 80041a4:	81a5      	strh	r5, [r4, #12]
 80041a6:	e7cd      	b.n	8004144 <__smakebuf_r+0x18>
 80041a8:	08003f51 	.word	0x08003f51

080041ac <malloc>:
 80041ac:	4b02      	ldr	r3, [pc, #8]	; (80041b8 <malloc+0xc>)
 80041ae:	4601      	mov	r1, r0
 80041b0:	6818      	ldr	r0, [r3, #0]
 80041b2:	f000 b851 	b.w	8004258 <_malloc_r>
 80041b6:	bf00      	nop
 80041b8:	2000000c 	.word	0x2000000c

080041bc <_free_r>:
 80041bc:	b538      	push	{r3, r4, r5, lr}
 80041be:	4605      	mov	r5, r0
 80041c0:	2900      	cmp	r1, #0
 80041c2:	d045      	beq.n	8004250 <_free_r+0x94>
 80041c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041c8:	1f0c      	subs	r4, r1, #4
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bfb8      	it	lt
 80041ce:	18e4      	addlt	r4, r4, r3
 80041d0:	f000 fce0 	bl	8004b94 <__malloc_lock>
 80041d4:	4a1f      	ldr	r2, [pc, #124]	; (8004254 <_free_r+0x98>)
 80041d6:	6813      	ldr	r3, [r2, #0]
 80041d8:	4610      	mov	r0, r2
 80041da:	b933      	cbnz	r3, 80041ea <_free_r+0x2e>
 80041dc:	6063      	str	r3, [r4, #4]
 80041de:	6014      	str	r4, [r2, #0]
 80041e0:	4628      	mov	r0, r5
 80041e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041e6:	f000 bcd6 	b.w	8004b96 <__malloc_unlock>
 80041ea:	42a3      	cmp	r3, r4
 80041ec:	d90c      	bls.n	8004208 <_free_r+0x4c>
 80041ee:	6821      	ldr	r1, [r4, #0]
 80041f0:	1862      	adds	r2, r4, r1
 80041f2:	4293      	cmp	r3, r2
 80041f4:	bf04      	itt	eq
 80041f6:	681a      	ldreq	r2, [r3, #0]
 80041f8:	685b      	ldreq	r3, [r3, #4]
 80041fa:	6063      	str	r3, [r4, #4]
 80041fc:	bf04      	itt	eq
 80041fe:	1852      	addeq	r2, r2, r1
 8004200:	6022      	streq	r2, [r4, #0]
 8004202:	6004      	str	r4, [r0, #0]
 8004204:	e7ec      	b.n	80041e0 <_free_r+0x24>
 8004206:	4613      	mov	r3, r2
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	b10a      	cbz	r2, 8004210 <_free_r+0x54>
 800420c:	42a2      	cmp	r2, r4
 800420e:	d9fa      	bls.n	8004206 <_free_r+0x4a>
 8004210:	6819      	ldr	r1, [r3, #0]
 8004212:	1858      	adds	r0, r3, r1
 8004214:	42a0      	cmp	r0, r4
 8004216:	d10b      	bne.n	8004230 <_free_r+0x74>
 8004218:	6820      	ldr	r0, [r4, #0]
 800421a:	4401      	add	r1, r0
 800421c:	1858      	adds	r0, r3, r1
 800421e:	4282      	cmp	r2, r0
 8004220:	6019      	str	r1, [r3, #0]
 8004222:	d1dd      	bne.n	80041e0 <_free_r+0x24>
 8004224:	6810      	ldr	r0, [r2, #0]
 8004226:	6852      	ldr	r2, [r2, #4]
 8004228:	605a      	str	r2, [r3, #4]
 800422a:	4401      	add	r1, r0
 800422c:	6019      	str	r1, [r3, #0]
 800422e:	e7d7      	b.n	80041e0 <_free_r+0x24>
 8004230:	d902      	bls.n	8004238 <_free_r+0x7c>
 8004232:	230c      	movs	r3, #12
 8004234:	602b      	str	r3, [r5, #0]
 8004236:	e7d3      	b.n	80041e0 <_free_r+0x24>
 8004238:	6820      	ldr	r0, [r4, #0]
 800423a:	1821      	adds	r1, r4, r0
 800423c:	428a      	cmp	r2, r1
 800423e:	bf04      	itt	eq
 8004240:	6811      	ldreq	r1, [r2, #0]
 8004242:	6852      	ldreq	r2, [r2, #4]
 8004244:	6062      	str	r2, [r4, #4]
 8004246:	bf04      	itt	eq
 8004248:	1809      	addeq	r1, r1, r0
 800424a:	6021      	streq	r1, [r4, #0]
 800424c:	605c      	str	r4, [r3, #4]
 800424e:	e7c7      	b.n	80041e0 <_free_r+0x24>
 8004250:	bd38      	pop	{r3, r4, r5, pc}
 8004252:	bf00      	nop
 8004254:	20000094 	.word	0x20000094

08004258 <_malloc_r>:
 8004258:	b570      	push	{r4, r5, r6, lr}
 800425a:	1ccd      	adds	r5, r1, #3
 800425c:	f025 0503 	bic.w	r5, r5, #3
 8004260:	3508      	adds	r5, #8
 8004262:	2d0c      	cmp	r5, #12
 8004264:	bf38      	it	cc
 8004266:	250c      	movcc	r5, #12
 8004268:	2d00      	cmp	r5, #0
 800426a:	4606      	mov	r6, r0
 800426c:	db01      	blt.n	8004272 <_malloc_r+0x1a>
 800426e:	42a9      	cmp	r1, r5
 8004270:	d903      	bls.n	800427a <_malloc_r+0x22>
 8004272:	230c      	movs	r3, #12
 8004274:	6033      	str	r3, [r6, #0]
 8004276:	2000      	movs	r0, #0
 8004278:	bd70      	pop	{r4, r5, r6, pc}
 800427a:	f000 fc8b 	bl	8004b94 <__malloc_lock>
 800427e:	4a23      	ldr	r2, [pc, #140]	; (800430c <_malloc_r+0xb4>)
 8004280:	6814      	ldr	r4, [r2, #0]
 8004282:	4621      	mov	r1, r4
 8004284:	b991      	cbnz	r1, 80042ac <_malloc_r+0x54>
 8004286:	4c22      	ldr	r4, [pc, #136]	; (8004310 <_malloc_r+0xb8>)
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	b91b      	cbnz	r3, 8004294 <_malloc_r+0x3c>
 800428c:	4630      	mov	r0, r6
 800428e:	f000 fb17 	bl	80048c0 <_sbrk_r>
 8004292:	6020      	str	r0, [r4, #0]
 8004294:	4629      	mov	r1, r5
 8004296:	4630      	mov	r0, r6
 8004298:	f000 fb12 	bl	80048c0 <_sbrk_r>
 800429c:	1c43      	adds	r3, r0, #1
 800429e:	d126      	bne.n	80042ee <_malloc_r+0x96>
 80042a0:	230c      	movs	r3, #12
 80042a2:	6033      	str	r3, [r6, #0]
 80042a4:	4630      	mov	r0, r6
 80042a6:	f000 fc76 	bl	8004b96 <__malloc_unlock>
 80042aa:	e7e4      	b.n	8004276 <_malloc_r+0x1e>
 80042ac:	680b      	ldr	r3, [r1, #0]
 80042ae:	1b5b      	subs	r3, r3, r5
 80042b0:	d41a      	bmi.n	80042e8 <_malloc_r+0x90>
 80042b2:	2b0b      	cmp	r3, #11
 80042b4:	d90f      	bls.n	80042d6 <_malloc_r+0x7e>
 80042b6:	600b      	str	r3, [r1, #0]
 80042b8:	50cd      	str	r5, [r1, r3]
 80042ba:	18cc      	adds	r4, r1, r3
 80042bc:	4630      	mov	r0, r6
 80042be:	f000 fc6a 	bl	8004b96 <__malloc_unlock>
 80042c2:	f104 000b 	add.w	r0, r4, #11
 80042c6:	1d23      	adds	r3, r4, #4
 80042c8:	f020 0007 	bic.w	r0, r0, #7
 80042cc:	1ac3      	subs	r3, r0, r3
 80042ce:	d01b      	beq.n	8004308 <_malloc_r+0xb0>
 80042d0:	425a      	negs	r2, r3
 80042d2:	50e2      	str	r2, [r4, r3]
 80042d4:	bd70      	pop	{r4, r5, r6, pc}
 80042d6:	428c      	cmp	r4, r1
 80042d8:	bf0d      	iteet	eq
 80042da:	6863      	ldreq	r3, [r4, #4]
 80042dc:	684b      	ldrne	r3, [r1, #4]
 80042de:	6063      	strne	r3, [r4, #4]
 80042e0:	6013      	streq	r3, [r2, #0]
 80042e2:	bf18      	it	ne
 80042e4:	460c      	movne	r4, r1
 80042e6:	e7e9      	b.n	80042bc <_malloc_r+0x64>
 80042e8:	460c      	mov	r4, r1
 80042ea:	6849      	ldr	r1, [r1, #4]
 80042ec:	e7ca      	b.n	8004284 <_malloc_r+0x2c>
 80042ee:	1cc4      	adds	r4, r0, #3
 80042f0:	f024 0403 	bic.w	r4, r4, #3
 80042f4:	42a0      	cmp	r0, r4
 80042f6:	d005      	beq.n	8004304 <_malloc_r+0xac>
 80042f8:	1a21      	subs	r1, r4, r0
 80042fa:	4630      	mov	r0, r6
 80042fc:	f000 fae0 	bl	80048c0 <_sbrk_r>
 8004300:	3001      	adds	r0, #1
 8004302:	d0cd      	beq.n	80042a0 <_malloc_r+0x48>
 8004304:	6025      	str	r5, [r4, #0]
 8004306:	e7d9      	b.n	80042bc <_malloc_r+0x64>
 8004308:	bd70      	pop	{r4, r5, r6, pc}
 800430a:	bf00      	nop
 800430c:	20000094 	.word	0x20000094
 8004310:	20000098 	.word	0x20000098

08004314 <__sfputc_r>:
 8004314:	6893      	ldr	r3, [r2, #8]
 8004316:	3b01      	subs	r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	b410      	push	{r4}
 800431c:	6093      	str	r3, [r2, #8]
 800431e:	da09      	bge.n	8004334 <__sfputc_r+0x20>
 8004320:	6994      	ldr	r4, [r2, #24]
 8004322:	42a3      	cmp	r3, r4
 8004324:	db02      	blt.n	800432c <__sfputc_r+0x18>
 8004326:	b2cb      	uxtb	r3, r1
 8004328:	2b0a      	cmp	r3, #10
 800432a:	d103      	bne.n	8004334 <__sfputc_r+0x20>
 800432c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004330:	f000 bb1a 	b.w	8004968 <__swbuf_r>
 8004334:	6813      	ldr	r3, [r2, #0]
 8004336:	1c58      	adds	r0, r3, #1
 8004338:	6010      	str	r0, [r2, #0]
 800433a:	7019      	strb	r1, [r3, #0]
 800433c:	b2c8      	uxtb	r0, r1
 800433e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004342:	4770      	bx	lr

08004344 <__sfputs_r>:
 8004344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004346:	4606      	mov	r6, r0
 8004348:	460f      	mov	r7, r1
 800434a:	4614      	mov	r4, r2
 800434c:	18d5      	adds	r5, r2, r3
 800434e:	42ac      	cmp	r4, r5
 8004350:	d101      	bne.n	8004356 <__sfputs_r+0x12>
 8004352:	2000      	movs	r0, #0
 8004354:	e007      	b.n	8004366 <__sfputs_r+0x22>
 8004356:	463a      	mov	r2, r7
 8004358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800435c:	4630      	mov	r0, r6
 800435e:	f7ff ffd9 	bl	8004314 <__sfputc_r>
 8004362:	1c43      	adds	r3, r0, #1
 8004364:	d1f3      	bne.n	800434e <__sfputs_r+0xa>
 8004366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004368 <_vfiprintf_r>:
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	b09d      	sub	sp, #116	; 0x74
 800436e:	460c      	mov	r4, r1
 8004370:	4617      	mov	r7, r2
 8004372:	9303      	str	r3, [sp, #12]
 8004374:	4606      	mov	r6, r0
 8004376:	b118      	cbz	r0, 8004380 <_vfiprintf_r+0x18>
 8004378:	6983      	ldr	r3, [r0, #24]
 800437a:	b90b      	cbnz	r3, 8004380 <_vfiprintf_r+0x18>
 800437c:	f7ff fe28 	bl	8003fd0 <__sinit>
 8004380:	4b7c      	ldr	r3, [pc, #496]	; (8004574 <_vfiprintf_r+0x20c>)
 8004382:	429c      	cmp	r4, r3
 8004384:	d157      	bne.n	8004436 <_vfiprintf_r+0xce>
 8004386:	6874      	ldr	r4, [r6, #4]
 8004388:	89a3      	ldrh	r3, [r4, #12]
 800438a:	0718      	lsls	r0, r3, #28
 800438c:	d55d      	bpl.n	800444a <_vfiprintf_r+0xe2>
 800438e:	6923      	ldr	r3, [r4, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d05a      	beq.n	800444a <_vfiprintf_r+0xe2>
 8004394:	2300      	movs	r3, #0
 8004396:	9309      	str	r3, [sp, #36]	; 0x24
 8004398:	2320      	movs	r3, #32
 800439a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800439e:	2330      	movs	r3, #48	; 0x30
 80043a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043a4:	f04f 0b01 	mov.w	fp, #1
 80043a8:	46b8      	mov	r8, r7
 80043aa:	4645      	mov	r5, r8
 80043ac:	f815 3b01 	ldrb.w	r3, [r5], #1
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d155      	bne.n	8004460 <_vfiprintf_r+0xf8>
 80043b4:	ebb8 0a07 	subs.w	sl, r8, r7
 80043b8:	d00b      	beq.n	80043d2 <_vfiprintf_r+0x6a>
 80043ba:	4653      	mov	r3, sl
 80043bc:	463a      	mov	r2, r7
 80043be:	4621      	mov	r1, r4
 80043c0:	4630      	mov	r0, r6
 80043c2:	f7ff ffbf 	bl	8004344 <__sfputs_r>
 80043c6:	3001      	adds	r0, #1
 80043c8:	f000 80c4 	beq.w	8004554 <_vfiprintf_r+0x1ec>
 80043cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ce:	4453      	add	r3, sl
 80043d0:	9309      	str	r3, [sp, #36]	; 0x24
 80043d2:	f898 3000 	ldrb.w	r3, [r8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 80bc 	beq.w	8004554 <_vfiprintf_r+0x1ec>
 80043dc:	2300      	movs	r3, #0
 80043de:	f04f 32ff 	mov.w	r2, #4294967295
 80043e2:	9304      	str	r3, [sp, #16]
 80043e4:	9307      	str	r3, [sp, #28]
 80043e6:	9205      	str	r2, [sp, #20]
 80043e8:	9306      	str	r3, [sp, #24]
 80043ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043ee:	931a      	str	r3, [sp, #104]	; 0x68
 80043f0:	2205      	movs	r2, #5
 80043f2:	7829      	ldrb	r1, [r5, #0]
 80043f4:	4860      	ldr	r0, [pc, #384]	; (8004578 <_vfiprintf_r+0x210>)
 80043f6:	f7fb feeb 	bl	80001d0 <memchr>
 80043fa:	f105 0801 	add.w	r8, r5, #1
 80043fe:	9b04      	ldr	r3, [sp, #16]
 8004400:	2800      	cmp	r0, #0
 8004402:	d131      	bne.n	8004468 <_vfiprintf_r+0x100>
 8004404:	06d9      	lsls	r1, r3, #27
 8004406:	bf44      	itt	mi
 8004408:	2220      	movmi	r2, #32
 800440a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800440e:	071a      	lsls	r2, r3, #28
 8004410:	bf44      	itt	mi
 8004412:	222b      	movmi	r2, #43	; 0x2b
 8004414:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004418:	782a      	ldrb	r2, [r5, #0]
 800441a:	2a2a      	cmp	r2, #42	; 0x2a
 800441c:	d02c      	beq.n	8004478 <_vfiprintf_r+0x110>
 800441e:	9a07      	ldr	r2, [sp, #28]
 8004420:	2100      	movs	r1, #0
 8004422:	200a      	movs	r0, #10
 8004424:	46a8      	mov	r8, r5
 8004426:	3501      	adds	r5, #1
 8004428:	f898 3000 	ldrb.w	r3, [r8]
 800442c:	3b30      	subs	r3, #48	; 0x30
 800442e:	2b09      	cmp	r3, #9
 8004430:	d96d      	bls.n	800450e <_vfiprintf_r+0x1a6>
 8004432:	b371      	cbz	r1, 8004492 <_vfiprintf_r+0x12a>
 8004434:	e026      	b.n	8004484 <_vfiprintf_r+0x11c>
 8004436:	4b51      	ldr	r3, [pc, #324]	; (800457c <_vfiprintf_r+0x214>)
 8004438:	429c      	cmp	r4, r3
 800443a:	d101      	bne.n	8004440 <_vfiprintf_r+0xd8>
 800443c:	68b4      	ldr	r4, [r6, #8]
 800443e:	e7a3      	b.n	8004388 <_vfiprintf_r+0x20>
 8004440:	4b4f      	ldr	r3, [pc, #316]	; (8004580 <_vfiprintf_r+0x218>)
 8004442:	429c      	cmp	r4, r3
 8004444:	bf08      	it	eq
 8004446:	68f4      	ldreq	r4, [r6, #12]
 8004448:	e79e      	b.n	8004388 <_vfiprintf_r+0x20>
 800444a:	4621      	mov	r1, r4
 800444c:	4630      	mov	r0, r6
 800444e:	f000 faef 	bl	8004a30 <__swsetup_r>
 8004452:	2800      	cmp	r0, #0
 8004454:	d09e      	beq.n	8004394 <_vfiprintf_r+0x2c>
 8004456:	f04f 30ff 	mov.w	r0, #4294967295
 800445a:	b01d      	add	sp, #116	; 0x74
 800445c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004460:	2b25      	cmp	r3, #37	; 0x25
 8004462:	d0a7      	beq.n	80043b4 <_vfiprintf_r+0x4c>
 8004464:	46a8      	mov	r8, r5
 8004466:	e7a0      	b.n	80043aa <_vfiprintf_r+0x42>
 8004468:	4a43      	ldr	r2, [pc, #268]	; (8004578 <_vfiprintf_r+0x210>)
 800446a:	1a80      	subs	r0, r0, r2
 800446c:	fa0b f000 	lsl.w	r0, fp, r0
 8004470:	4318      	orrs	r0, r3
 8004472:	9004      	str	r0, [sp, #16]
 8004474:	4645      	mov	r5, r8
 8004476:	e7bb      	b.n	80043f0 <_vfiprintf_r+0x88>
 8004478:	9a03      	ldr	r2, [sp, #12]
 800447a:	1d11      	adds	r1, r2, #4
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	9103      	str	r1, [sp, #12]
 8004480:	2a00      	cmp	r2, #0
 8004482:	db01      	blt.n	8004488 <_vfiprintf_r+0x120>
 8004484:	9207      	str	r2, [sp, #28]
 8004486:	e004      	b.n	8004492 <_vfiprintf_r+0x12a>
 8004488:	4252      	negs	r2, r2
 800448a:	f043 0302 	orr.w	r3, r3, #2
 800448e:	9207      	str	r2, [sp, #28]
 8004490:	9304      	str	r3, [sp, #16]
 8004492:	f898 3000 	ldrb.w	r3, [r8]
 8004496:	2b2e      	cmp	r3, #46	; 0x2e
 8004498:	d110      	bne.n	80044bc <_vfiprintf_r+0x154>
 800449a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800449e:	2b2a      	cmp	r3, #42	; 0x2a
 80044a0:	f108 0101 	add.w	r1, r8, #1
 80044a4:	d137      	bne.n	8004516 <_vfiprintf_r+0x1ae>
 80044a6:	9b03      	ldr	r3, [sp, #12]
 80044a8:	1d1a      	adds	r2, r3, #4
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	9203      	str	r2, [sp, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	bfb8      	it	lt
 80044b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80044b6:	f108 0802 	add.w	r8, r8, #2
 80044ba:	9305      	str	r3, [sp, #20]
 80044bc:	4d31      	ldr	r5, [pc, #196]	; (8004584 <_vfiprintf_r+0x21c>)
 80044be:	f898 1000 	ldrb.w	r1, [r8]
 80044c2:	2203      	movs	r2, #3
 80044c4:	4628      	mov	r0, r5
 80044c6:	f7fb fe83 	bl	80001d0 <memchr>
 80044ca:	b140      	cbz	r0, 80044de <_vfiprintf_r+0x176>
 80044cc:	2340      	movs	r3, #64	; 0x40
 80044ce:	1b40      	subs	r0, r0, r5
 80044d0:	fa03 f000 	lsl.w	r0, r3, r0
 80044d4:	9b04      	ldr	r3, [sp, #16]
 80044d6:	4303      	orrs	r3, r0
 80044d8:	9304      	str	r3, [sp, #16]
 80044da:	f108 0801 	add.w	r8, r8, #1
 80044de:	f898 1000 	ldrb.w	r1, [r8]
 80044e2:	4829      	ldr	r0, [pc, #164]	; (8004588 <_vfiprintf_r+0x220>)
 80044e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044e8:	2206      	movs	r2, #6
 80044ea:	f108 0701 	add.w	r7, r8, #1
 80044ee:	f7fb fe6f 	bl	80001d0 <memchr>
 80044f2:	2800      	cmp	r0, #0
 80044f4:	d034      	beq.n	8004560 <_vfiprintf_r+0x1f8>
 80044f6:	4b25      	ldr	r3, [pc, #148]	; (800458c <_vfiprintf_r+0x224>)
 80044f8:	bb03      	cbnz	r3, 800453c <_vfiprintf_r+0x1d4>
 80044fa:	9b03      	ldr	r3, [sp, #12]
 80044fc:	3307      	adds	r3, #7
 80044fe:	f023 0307 	bic.w	r3, r3, #7
 8004502:	3308      	adds	r3, #8
 8004504:	9303      	str	r3, [sp, #12]
 8004506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004508:	444b      	add	r3, r9
 800450a:	9309      	str	r3, [sp, #36]	; 0x24
 800450c:	e74c      	b.n	80043a8 <_vfiprintf_r+0x40>
 800450e:	fb00 3202 	mla	r2, r0, r2, r3
 8004512:	2101      	movs	r1, #1
 8004514:	e786      	b.n	8004424 <_vfiprintf_r+0xbc>
 8004516:	2300      	movs	r3, #0
 8004518:	9305      	str	r3, [sp, #20]
 800451a:	4618      	mov	r0, r3
 800451c:	250a      	movs	r5, #10
 800451e:	4688      	mov	r8, r1
 8004520:	3101      	adds	r1, #1
 8004522:	f898 2000 	ldrb.w	r2, [r8]
 8004526:	3a30      	subs	r2, #48	; 0x30
 8004528:	2a09      	cmp	r2, #9
 800452a:	d903      	bls.n	8004534 <_vfiprintf_r+0x1cc>
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0c5      	beq.n	80044bc <_vfiprintf_r+0x154>
 8004530:	9005      	str	r0, [sp, #20]
 8004532:	e7c3      	b.n	80044bc <_vfiprintf_r+0x154>
 8004534:	fb05 2000 	mla	r0, r5, r0, r2
 8004538:	2301      	movs	r3, #1
 800453a:	e7f0      	b.n	800451e <_vfiprintf_r+0x1b6>
 800453c:	ab03      	add	r3, sp, #12
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	4622      	mov	r2, r4
 8004542:	4b13      	ldr	r3, [pc, #76]	; (8004590 <_vfiprintf_r+0x228>)
 8004544:	a904      	add	r1, sp, #16
 8004546:	4630      	mov	r0, r6
 8004548:	f3af 8000 	nop.w
 800454c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004550:	4681      	mov	r9, r0
 8004552:	d1d8      	bne.n	8004506 <_vfiprintf_r+0x19e>
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	065b      	lsls	r3, r3, #25
 8004558:	f53f af7d 	bmi.w	8004456 <_vfiprintf_r+0xee>
 800455c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800455e:	e77c      	b.n	800445a <_vfiprintf_r+0xf2>
 8004560:	ab03      	add	r3, sp, #12
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	4622      	mov	r2, r4
 8004566:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <_vfiprintf_r+0x228>)
 8004568:	a904      	add	r1, sp, #16
 800456a:	4630      	mov	r0, r6
 800456c:	f000 f888 	bl	8004680 <_printf_i>
 8004570:	e7ec      	b.n	800454c <_vfiprintf_r+0x1e4>
 8004572:	bf00      	nop
 8004574:	08004c48 	.word	0x08004c48
 8004578:	08004c88 	.word	0x08004c88
 800457c:	08004c68 	.word	0x08004c68
 8004580:	08004c28 	.word	0x08004c28
 8004584:	08004c8e 	.word	0x08004c8e
 8004588:	08004c92 	.word	0x08004c92
 800458c:	00000000 	.word	0x00000000
 8004590:	08004345 	.word	0x08004345

08004594 <_printf_common>:
 8004594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004598:	4691      	mov	r9, r2
 800459a:	461f      	mov	r7, r3
 800459c:	688a      	ldr	r2, [r1, #8]
 800459e:	690b      	ldr	r3, [r1, #16]
 80045a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045a4:	4293      	cmp	r3, r2
 80045a6:	bfb8      	it	lt
 80045a8:	4613      	movlt	r3, r2
 80045aa:	f8c9 3000 	str.w	r3, [r9]
 80045ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045b2:	4606      	mov	r6, r0
 80045b4:	460c      	mov	r4, r1
 80045b6:	b112      	cbz	r2, 80045be <_printf_common+0x2a>
 80045b8:	3301      	adds	r3, #1
 80045ba:	f8c9 3000 	str.w	r3, [r9]
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	0699      	lsls	r1, r3, #26
 80045c2:	bf42      	ittt	mi
 80045c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80045c8:	3302      	addmi	r3, #2
 80045ca:	f8c9 3000 	strmi.w	r3, [r9]
 80045ce:	6825      	ldr	r5, [r4, #0]
 80045d0:	f015 0506 	ands.w	r5, r5, #6
 80045d4:	d107      	bne.n	80045e6 <_printf_common+0x52>
 80045d6:	f104 0a19 	add.w	sl, r4, #25
 80045da:	68e3      	ldr	r3, [r4, #12]
 80045dc:	f8d9 2000 	ldr.w	r2, [r9]
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	429d      	cmp	r5, r3
 80045e4:	db29      	blt.n	800463a <_printf_common+0xa6>
 80045e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80045ea:	6822      	ldr	r2, [r4, #0]
 80045ec:	3300      	adds	r3, #0
 80045ee:	bf18      	it	ne
 80045f0:	2301      	movne	r3, #1
 80045f2:	0692      	lsls	r2, r2, #26
 80045f4:	d42e      	bmi.n	8004654 <_printf_common+0xc0>
 80045f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045fa:	4639      	mov	r1, r7
 80045fc:	4630      	mov	r0, r6
 80045fe:	47c0      	blx	r8
 8004600:	3001      	adds	r0, #1
 8004602:	d021      	beq.n	8004648 <_printf_common+0xb4>
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	68e5      	ldr	r5, [r4, #12]
 8004608:	f8d9 2000 	ldr.w	r2, [r9]
 800460c:	f003 0306 	and.w	r3, r3, #6
 8004610:	2b04      	cmp	r3, #4
 8004612:	bf08      	it	eq
 8004614:	1aad      	subeq	r5, r5, r2
 8004616:	68a3      	ldr	r3, [r4, #8]
 8004618:	6922      	ldr	r2, [r4, #16]
 800461a:	bf0c      	ite	eq
 800461c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004620:	2500      	movne	r5, #0
 8004622:	4293      	cmp	r3, r2
 8004624:	bfc4      	itt	gt
 8004626:	1a9b      	subgt	r3, r3, r2
 8004628:	18ed      	addgt	r5, r5, r3
 800462a:	f04f 0900 	mov.w	r9, #0
 800462e:	341a      	adds	r4, #26
 8004630:	454d      	cmp	r5, r9
 8004632:	d11b      	bne.n	800466c <_printf_common+0xd8>
 8004634:	2000      	movs	r0, #0
 8004636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463a:	2301      	movs	r3, #1
 800463c:	4652      	mov	r2, sl
 800463e:	4639      	mov	r1, r7
 8004640:	4630      	mov	r0, r6
 8004642:	47c0      	blx	r8
 8004644:	3001      	adds	r0, #1
 8004646:	d103      	bne.n	8004650 <_printf_common+0xbc>
 8004648:	f04f 30ff 	mov.w	r0, #4294967295
 800464c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004650:	3501      	adds	r5, #1
 8004652:	e7c2      	b.n	80045da <_printf_common+0x46>
 8004654:	18e1      	adds	r1, r4, r3
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	2030      	movs	r0, #48	; 0x30
 800465a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800465e:	4422      	add	r2, r4
 8004660:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004664:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004668:	3302      	adds	r3, #2
 800466a:	e7c4      	b.n	80045f6 <_printf_common+0x62>
 800466c:	2301      	movs	r3, #1
 800466e:	4622      	mov	r2, r4
 8004670:	4639      	mov	r1, r7
 8004672:	4630      	mov	r0, r6
 8004674:	47c0      	blx	r8
 8004676:	3001      	adds	r0, #1
 8004678:	d0e6      	beq.n	8004648 <_printf_common+0xb4>
 800467a:	f109 0901 	add.w	r9, r9, #1
 800467e:	e7d7      	b.n	8004630 <_printf_common+0x9c>

08004680 <_printf_i>:
 8004680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004684:	4617      	mov	r7, r2
 8004686:	7e0a      	ldrb	r2, [r1, #24]
 8004688:	b085      	sub	sp, #20
 800468a:	2a6e      	cmp	r2, #110	; 0x6e
 800468c:	4698      	mov	r8, r3
 800468e:	4606      	mov	r6, r0
 8004690:	460c      	mov	r4, r1
 8004692:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004694:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004698:	f000 80bc 	beq.w	8004814 <_printf_i+0x194>
 800469c:	d81a      	bhi.n	80046d4 <_printf_i+0x54>
 800469e:	2a63      	cmp	r2, #99	; 0x63
 80046a0:	d02e      	beq.n	8004700 <_printf_i+0x80>
 80046a2:	d80a      	bhi.n	80046ba <_printf_i+0x3a>
 80046a4:	2a00      	cmp	r2, #0
 80046a6:	f000 80c8 	beq.w	800483a <_printf_i+0x1ba>
 80046aa:	2a58      	cmp	r2, #88	; 0x58
 80046ac:	f000 808a 	beq.w	80047c4 <_printf_i+0x144>
 80046b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046b4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80046b8:	e02a      	b.n	8004710 <_printf_i+0x90>
 80046ba:	2a64      	cmp	r2, #100	; 0x64
 80046bc:	d001      	beq.n	80046c2 <_printf_i+0x42>
 80046be:	2a69      	cmp	r2, #105	; 0x69
 80046c0:	d1f6      	bne.n	80046b0 <_printf_i+0x30>
 80046c2:	6821      	ldr	r1, [r4, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80046ca:	d023      	beq.n	8004714 <_printf_i+0x94>
 80046cc:	1d11      	adds	r1, r2, #4
 80046ce:	6019      	str	r1, [r3, #0]
 80046d0:	6813      	ldr	r3, [r2, #0]
 80046d2:	e027      	b.n	8004724 <_printf_i+0xa4>
 80046d4:	2a73      	cmp	r2, #115	; 0x73
 80046d6:	f000 80b4 	beq.w	8004842 <_printf_i+0x1c2>
 80046da:	d808      	bhi.n	80046ee <_printf_i+0x6e>
 80046dc:	2a6f      	cmp	r2, #111	; 0x6f
 80046de:	d02a      	beq.n	8004736 <_printf_i+0xb6>
 80046e0:	2a70      	cmp	r2, #112	; 0x70
 80046e2:	d1e5      	bne.n	80046b0 <_printf_i+0x30>
 80046e4:	680a      	ldr	r2, [r1, #0]
 80046e6:	f042 0220 	orr.w	r2, r2, #32
 80046ea:	600a      	str	r2, [r1, #0]
 80046ec:	e003      	b.n	80046f6 <_printf_i+0x76>
 80046ee:	2a75      	cmp	r2, #117	; 0x75
 80046f0:	d021      	beq.n	8004736 <_printf_i+0xb6>
 80046f2:	2a78      	cmp	r2, #120	; 0x78
 80046f4:	d1dc      	bne.n	80046b0 <_printf_i+0x30>
 80046f6:	2278      	movs	r2, #120	; 0x78
 80046f8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80046fc:	496e      	ldr	r1, [pc, #440]	; (80048b8 <_printf_i+0x238>)
 80046fe:	e064      	b.n	80047ca <_printf_i+0x14a>
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004706:	1d11      	adds	r1, r2, #4
 8004708:	6019      	str	r1, [r3, #0]
 800470a:	6813      	ldr	r3, [r2, #0]
 800470c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004710:	2301      	movs	r3, #1
 8004712:	e0a3      	b.n	800485c <_printf_i+0x1dc>
 8004714:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004718:	f102 0104 	add.w	r1, r2, #4
 800471c:	6019      	str	r1, [r3, #0]
 800471e:	d0d7      	beq.n	80046d0 <_printf_i+0x50>
 8004720:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004724:	2b00      	cmp	r3, #0
 8004726:	da03      	bge.n	8004730 <_printf_i+0xb0>
 8004728:	222d      	movs	r2, #45	; 0x2d
 800472a:	425b      	negs	r3, r3
 800472c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004730:	4962      	ldr	r1, [pc, #392]	; (80048bc <_printf_i+0x23c>)
 8004732:	220a      	movs	r2, #10
 8004734:	e017      	b.n	8004766 <_printf_i+0xe6>
 8004736:	6820      	ldr	r0, [r4, #0]
 8004738:	6819      	ldr	r1, [r3, #0]
 800473a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800473e:	d003      	beq.n	8004748 <_printf_i+0xc8>
 8004740:	1d08      	adds	r0, r1, #4
 8004742:	6018      	str	r0, [r3, #0]
 8004744:	680b      	ldr	r3, [r1, #0]
 8004746:	e006      	b.n	8004756 <_printf_i+0xd6>
 8004748:	f010 0f40 	tst.w	r0, #64	; 0x40
 800474c:	f101 0004 	add.w	r0, r1, #4
 8004750:	6018      	str	r0, [r3, #0]
 8004752:	d0f7      	beq.n	8004744 <_printf_i+0xc4>
 8004754:	880b      	ldrh	r3, [r1, #0]
 8004756:	4959      	ldr	r1, [pc, #356]	; (80048bc <_printf_i+0x23c>)
 8004758:	2a6f      	cmp	r2, #111	; 0x6f
 800475a:	bf14      	ite	ne
 800475c:	220a      	movne	r2, #10
 800475e:	2208      	moveq	r2, #8
 8004760:	2000      	movs	r0, #0
 8004762:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004766:	6865      	ldr	r5, [r4, #4]
 8004768:	60a5      	str	r5, [r4, #8]
 800476a:	2d00      	cmp	r5, #0
 800476c:	f2c0 809c 	blt.w	80048a8 <_printf_i+0x228>
 8004770:	6820      	ldr	r0, [r4, #0]
 8004772:	f020 0004 	bic.w	r0, r0, #4
 8004776:	6020      	str	r0, [r4, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d13f      	bne.n	80047fc <_printf_i+0x17c>
 800477c:	2d00      	cmp	r5, #0
 800477e:	f040 8095 	bne.w	80048ac <_printf_i+0x22c>
 8004782:	4675      	mov	r5, lr
 8004784:	2a08      	cmp	r2, #8
 8004786:	d10b      	bne.n	80047a0 <_printf_i+0x120>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	07da      	lsls	r2, r3, #31
 800478c:	d508      	bpl.n	80047a0 <_printf_i+0x120>
 800478e:	6923      	ldr	r3, [r4, #16]
 8004790:	6862      	ldr	r2, [r4, #4]
 8004792:	429a      	cmp	r2, r3
 8004794:	bfde      	ittt	le
 8004796:	2330      	movle	r3, #48	; 0x30
 8004798:	f805 3c01 	strble.w	r3, [r5, #-1]
 800479c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047a0:	ebae 0305 	sub.w	r3, lr, r5
 80047a4:	6123      	str	r3, [r4, #16]
 80047a6:	f8cd 8000 	str.w	r8, [sp]
 80047aa:	463b      	mov	r3, r7
 80047ac:	aa03      	add	r2, sp, #12
 80047ae:	4621      	mov	r1, r4
 80047b0:	4630      	mov	r0, r6
 80047b2:	f7ff feef 	bl	8004594 <_printf_common>
 80047b6:	3001      	adds	r0, #1
 80047b8:	d155      	bne.n	8004866 <_printf_i+0x1e6>
 80047ba:	f04f 30ff 	mov.w	r0, #4294967295
 80047be:	b005      	add	sp, #20
 80047c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047c4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80047c8:	493c      	ldr	r1, [pc, #240]	; (80048bc <_printf_i+0x23c>)
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	f012 0f80 	tst.w	r2, #128	; 0x80
 80047d2:	f100 0504 	add.w	r5, r0, #4
 80047d6:	601d      	str	r5, [r3, #0]
 80047d8:	d001      	beq.n	80047de <_printf_i+0x15e>
 80047da:	6803      	ldr	r3, [r0, #0]
 80047dc:	e002      	b.n	80047e4 <_printf_i+0x164>
 80047de:	0655      	lsls	r5, r2, #25
 80047e0:	d5fb      	bpl.n	80047da <_printf_i+0x15a>
 80047e2:	8803      	ldrh	r3, [r0, #0]
 80047e4:	07d0      	lsls	r0, r2, #31
 80047e6:	bf44      	itt	mi
 80047e8:	f042 0220 	orrmi.w	r2, r2, #32
 80047ec:	6022      	strmi	r2, [r4, #0]
 80047ee:	b91b      	cbnz	r3, 80047f8 <_printf_i+0x178>
 80047f0:	6822      	ldr	r2, [r4, #0]
 80047f2:	f022 0220 	bic.w	r2, r2, #32
 80047f6:	6022      	str	r2, [r4, #0]
 80047f8:	2210      	movs	r2, #16
 80047fa:	e7b1      	b.n	8004760 <_printf_i+0xe0>
 80047fc:	4675      	mov	r5, lr
 80047fe:	fbb3 f0f2 	udiv	r0, r3, r2
 8004802:	fb02 3310 	mls	r3, r2, r0, r3
 8004806:	5ccb      	ldrb	r3, [r1, r3]
 8004808:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800480c:	4603      	mov	r3, r0
 800480e:	2800      	cmp	r0, #0
 8004810:	d1f5      	bne.n	80047fe <_printf_i+0x17e>
 8004812:	e7b7      	b.n	8004784 <_printf_i+0x104>
 8004814:	6808      	ldr	r0, [r1, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	6949      	ldr	r1, [r1, #20]
 800481a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800481e:	d004      	beq.n	800482a <_printf_i+0x1aa>
 8004820:	1d10      	adds	r0, r2, #4
 8004822:	6018      	str	r0, [r3, #0]
 8004824:	6813      	ldr	r3, [r2, #0]
 8004826:	6019      	str	r1, [r3, #0]
 8004828:	e007      	b.n	800483a <_printf_i+0x1ba>
 800482a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800482e:	f102 0004 	add.w	r0, r2, #4
 8004832:	6018      	str	r0, [r3, #0]
 8004834:	6813      	ldr	r3, [r2, #0]
 8004836:	d0f6      	beq.n	8004826 <_printf_i+0x1a6>
 8004838:	8019      	strh	r1, [r3, #0]
 800483a:	2300      	movs	r3, #0
 800483c:	6123      	str	r3, [r4, #16]
 800483e:	4675      	mov	r5, lr
 8004840:	e7b1      	b.n	80047a6 <_printf_i+0x126>
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	1d11      	adds	r1, r2, #4
 8004846:	6019      	str	r1, [r3, #0]
 8004848:	6815      	ldr	r5, [r2, #0]
 800484a:	6862      	ldr	r2, [r4, #4]
 800484c:	2100      	movs	r1, #0
 800484e:	4628      	mov	r0, r5
 8004850:	f7fb fcbe 	bl	80001d0 <memchr>
 8004854:	b108      	cbz	r0, 800485a <_printf_i+0x1da>
 8004856:	1b40      	subs	r0, r0, r5
 8004858:	6060      	str	r0, [r4, #4]
 800485a:	6863      	ldr	r3, [r4, #4]
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	2300      	movs	r3, #0
 8004860:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004864:	e79f      	b.n	80047a6 <_printf_i+0x126>
 8004866:	6923      	ldr	r3, [r4, #16]
 8004868:	462a      	mov	r2, r5
 800486a:	4639      	mov	r1, r7
 800486c:	4630      	mov	r0, r6
 800486e:	47c0      	blx	r8
 8004870:	3001      	adds	r0, #1
 8004872:	d0a2      	beq.n	80047ba <_printf_i+0x13a>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	079b      	lsls	r3, r3, #30
 8004878:	d507      	bpl.n	800488a <_printf_i+0x20a>
 800487a:	2500      	movs	r5, #0
 800487c:	f104 0919 	add.w	r9, r4, #25
 8004880:	68e3      	ldr	r3, [r4, #12]
 8004882:	9a03      	ldr	r2, [sp, #12]
 8004884:	1a9b      	subs	r3, r3, r2
 8004886:	429d      	cmp	r5, r3
 8004888:	db05      	blt.n	8004896 <_printf_i+0x216>
 800488a:	68e0      	ldr	r0, [r4, #12]
 800488c:	9b03      	ldr	r3, [sp, #12]
 800488e:	4298      	cmp	r0, r3
 8004890:	bfb8      	it	lt
 8004892:	4618      	movlt	r0, r3
 8004894:	e793      	b.n	80047be <_printf_i+0x13e>
 8004896:	2301      	movs	r3, #1
 8004898:	464a      	mov	r2, r9
 800489a:	4639      	mov	r1, r7
 800489c:	4630      	mov	r0, r6
 800489e:	47c0      	blx	r8
 80048a0:	3001      	adds	r0, #1
 80048a2:	d08a      	beq.n	80047ba <_printf_i+0x13a>
 80048a4:	3501      	adds	r5, #1
 80048a6:	e7eb      	b.n	8004880 <_printf_i+0x200>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1a7      	bne.n	80047fc <_printf_i+0x17c>
 80048ac:	780b      	ldrb	r3, [r1, #0]
 80048ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048b6:	e765      	b.n	8004784 <_printf_i+0x104>
 80048b8:	08004caa 	.word	0x08004caa
 80048bc:	08004c99 	.word	0x08004c99

080048c0 <_sbrk_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	4c06      	ldr	r4, [pc, #24]	; (80048dc <_sbrk_r+0x1c>)
 80048c4:	2300      	movs	r3, #0
 80048c6:	4605      	mov	r5, r0
 80048c8:	4608      	mov	r0, r1
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	f7ff f846 	bl	800395c <_sbrk>
 80048d0:	1c43      	adds	r3, r0, #1
 80048d2:	d102      	bne.n	80048da <_sbrk_r+0x1a>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	b103      	cbz	r3, 80048da <_sbrk_r+0x1a>
 80048d8:	602b      	str	r3, [r5, #0]
 80048da:	bd38      	pop	{r3, r4, r5, pc}
 80048dc:	200001a8 	.word	0x200001a8

080048e0 <__sread>:
 80048e0:	b510      	push	{r4, lr}
 80048e2:	460c      	mov	r4, r1
 80048e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048e8:	f000 f956 	bl	8004b98 <_read_r>
 80048ec:	2800      	cmp	r0, #0
 80048ee:	bfab      	itete	ge
 80048f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048f2:	89a3      	ldrhlt	r3, [r4, #12]
 80048f4:	181b      	addge	r3, r3, r0
 80048f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048fa:	bfac      	ite	ge
 80048fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80048fe:	81a3      	strhlt	r3, [r4, #12]
 8004900:	bd10      	pop	{r4, pc}

08004902 <__swrite>:
 8004902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004906:	461f      	mov	r7, r3
 8004908:	898b      	ldrh	r3, [r1, #12]
 800490a:	05db      	lsls	r3, r3, #23
 800490c:	4605      	mov	r5, r0
 800490e:	460c      	mov	r4, r1
 8004910:	4616      	mov	r6, r2
 8004912:	d505      	bpl.n	8004920 <__swrite+0x1e>
 8004914:	2302      	movs	r3, #2
 8004916:	2200      	movs	r2, #0
 8004918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800491c:	f000 f928 	bl	8004b70 <_lseek_r>
 8004920:	89a3      	ldrh	r3, [r4, #12]
 8004922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800492a:	81a3      	strh	r3, [r4, #12]
 800492c:	4632      	mov	r2, r6
 800492e:	463b      	mov	r3, r7
 8004930:	4628      	mov	r0, r5
 8004932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004936:	f000 b869 	b.w	8004a0c <_write_r>

0800493a <__sseek>:
 800493a:	b510      	push	{r4, lr}
 800493c:	460c      	mov	r4, r1
 800493e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004942:	f000 f915 	bl	8004b70 <_lseek_r>
 8004946:	1c43      	adds	r3, r0, #1
 8004948:	89a3      	ldrh	r3, [r4, #12]
 800494a:	bf15      	itete	ne
 800494c:	6560      	strne	r0, [r4, #84]	; 0x54
 800494e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004956:	81a3      	strheq	r3, [r4, #12]
 8004958:	bf18      	it	ne
 800495a:	81a3      	strhne	r3, [r4, #12]
 800495c:	bd10      	pop	{r4, pc}

0800495e <__sclose>:
 800495e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004962:	f000 b8d3 	b.w	8004b0c <_close_r>
	...

08004968 <__swbuf_r>:
 8004968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496a:	460e      	mov	r6, r1
 800496c:	4614      	mov	r4, r2
 800496e:	4605      	mov	r5, r0
 8004970:	b118      	cbz	r0, 800497a <__swbuf_r+0x12>
 8004972:	6983      	ldr	r3, [r0, #24]
 8004974:	b90b      	cbnz	r3, 800497a <__swbuf_r+0x12>
 8004976:	f7ff fb2b 	bl	8003fd0 <__sinit>
 800497a:	4b21      	ldr	r3, [pc, #132]	; (8004a00 <__swbuf_r+0x98>)
 800497c:	429c      	cmp	r4, r3
 800497e:	d12a      	bne.n	80049d6 <__swbuf_r+0x6e>
 8004980:	686c      	ldr	r4, [r5, #4]
 8004982:	69a3      	ldr	r3, [r4, #24]
 8004984:	60a3      	str	r3, [r4, #8]
 8004986:	89a3      	ldrh	r3, [r4, #12]
 8004988:	071a      	lsls	r2, r3, #28
 800498a:	d52e      	bpl.n	80049ea <__swbuf_r+0x82>
 800498c:	6923      	ldr	r3, [r4, #16]
 800498e:	b363      	cbz	r3, 80049ea <__swbuf_r+0x82>
 8004990:	6923      	ldr	r3, [r4, #16]
 8004992:	6820      	ldr	r0, [r4, #0]
 8004994:	1ac0      	subs	r0, r0, r3
 8004996:	6963      	ldr	r3, [r4, #20]
 8004998:	b2f6      	uxtb	r6, r6
 800499a:	4298      	cmp	r0, r3
 800499c:	4637      	mov	r7, r6
 800499e:	db04      	blt.n	80049aa <__swbuf_r+0x42>
 80049a0:	4621      	mov	r1, r4
 80049a2:	4628      	mov	r0, r5
 80049a4:	f7ff faaa 	bl	8003efc <_fflush_r>
 80049a8:	bb28      	cbnz	r0, 80049f6 <__swbuf_r+0x8e>
 80049aa:	68a3      	ldr	r3, [r4, #8]
 80049ac:	3b01      	subs	r3, #1
 80049ae:	60a3      	str	r3, [r4, #8]
 80049b0:	6823      	ldr	r3, [r4, #0]
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	6022      	str	r2, [r4, #0]
 80049b6:	701e      	strb	r6, [r3, #0]
 80049b8:	6963      	ldr	r3, [r4, #20]
 80049ba:	3001      	adds	r0, #1
 80049bc:	4298      	cmp	r0, r3
 80049be:	d004      	beq.n	80049ca <__swbuf_r+0x62>
 80049c0:	89a3      	ldrh	r3, [r4, #12]
 80049c2:	07db      	lsls	r3, r3, #31
 80049c4:	d519      	bpl.n	80049fa <__swbuf_r+0x92>
 80049c6:	2e0a      	cmp	r6, #10
 80049c8:	d117      	bne.n	80049fa <__swbuf_r+0x92>
 80049ca:	4621      	mov	r1, r4
 80049cc:	4628      	mov	r0, r5
 80049ce:	f7ff fa95 	bl	8003efc <_fflush_r>
 80049d2:	b190      	cbz	r0, 80049fa <__swbuf_r+0x92>
 80049d4:	e00f      	b.n	80049f6 <__swbuf_r+0x8e>
 80049d6:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <__swbuf_r+0x9c>)
 80049d8:	429c      	cmp	r4, r3
 80049da:	d101      	bne.n	80049e0 <__swbuf_r+0x78>
 80049dc:	68ac      	ldr	r4, [r5, #8]
 80049de:	e7d0      	b.n	8004982 <__swbuf_r+0x1a>
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <__swbuf_r+0xa0>)
 80049e2:	429c      	cmp	r4, r3
 80049e4:	bf08      	it	eq
 80049e6:	68ec      	ldreq	r4, [r5, #12]
 80049e8:	e7cb      	b.n	8004982 <__swbuf_r+0x1a>
 80049ea:	4621      	mov	r1, r4
 80049ec:	4628      	mov	r0, r5
 80049ee:	f000 f81f 	bl	8004a30 <__swsetup_r>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	d0cc      	beq.n	8004990 <__swbuf_r+0x28>
 80049f6:	f04f 37ff 	mov.w	r7, #4294967295
 80049fa:	4638      	mov	r0, r7
 80049fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049fe:	bf00      	nop
 8004a00:	08004c48 	.word	0x08004c48
 8004a04:	08004c68 	.word	0x08004c68
 8004a08:	08004c28 	.word	0x08004c28

08004a0c <_write_r>:
 8004a0c:	b538      	push	{r3, r4, r5, lr}
 8004a0e:	4c07      	ldr	r4, [pc, #28]	; (8004a2c <_write_r+0x20>)
 8004a10:	4605      	mov	r5, r0
 8004a12:	4608      	mov	r0, r1
 8004a14:	4611      	mov	r1, r2
 8004a16:	2200      	movs	r2, #0
 8004a18:	6022      	str	r2, [r4, #0]
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	f7fe ff81 	bl	8003922 <_write>
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	d102      	bne.n	8004a2a <_write_r+0x1e>
 8004a24:	6823      	ldr	r3, [r4, #0]
 8004a26:	b103      	cbz	r3, 8004a2a <_write_r+0x1e>
 8004a28:	602b      	str	r3, [r5, #0]
 8004a2a:	bd38      	pop	{r3, r4, r5, pc}
 8004a2c:	200001a8 	.word	0x200001a8

08004a30 <__swsetup_r>:
 8004a30:	4b32      	ldr	r3, [pc, #200]	; (8004afc <__swsetup_r+0xcc>)
 8004a32:	b570      	push	{r4, r5, r6, lr}
 8004a34:	681d      	ldr	r5, [r3, #0]
 8004a36:	4606      	mov	r6, r0
 8004a38:	460c      	mov	r4, r1
 8004a3a:	b125      	cbz	r5, 8004a46 <__swsetup_r+0x16>
 8004a3c:	69ab      	ldr	r3, [r5, #24]
 8004a3e:	b913      	cbnz	r3, 8004a46 <__swsetup_r+0x16>
 8004a40:	4628      	mov	r0, r5
 8004a42:	f7ff fac5 	bl	8003fd0 <__sinit>
 8004a46:	4b2e      	ldr	r3, [pc, #184]	; (8004b00 <__swsetup_r+0xd0>)
 8004a48:	429c      	cmp	r4, r3
 8004a4a:	d10f      	bne.n	8004a6c <__swsetup_r+0x3c>
 8004a4c:	686c      	ldr	r4, [r5, #4]
 8004a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	0715      	lsls	r5, r2, #28
 8004a56:	d42c      	bmi.n	8004ab2 <__swsetup_r+0x82>
 8004a58:	06d0      	lsls	r0, r2, #27
 8004a5a:	d411      	bmi.n	8004a80 <__swsetup_r+0x50>
 8004a5c:	2209      	movs	r2, #9
 8004a5e:	6032      	str	r2, [r6, #0]
 8004a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a64:	81a3      	strh	r3, [r4, #12]
 8004a66:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6a:	bd70      	pop	{r4, r5, r6, pc}
 8004a6c:	4b25      	ldr	r3, [pc, #148]	; (8004b04 <__swsetup_r+0xd4>)
 8004a6e:	429c      	cmp	r4, r3
 8004a70:	d101      	bne.n	8004a76 <__swsetup_r+0x46>
 8004a72:	68ac      	ldr	r4, [r5, #8]
 8004a74:	e7eb      	b.n	8004a4e <__swsetup_r+0x1e>
 8004a76:	4b24      	ldr	r3, [pc, #144]	; (8004b08 <__swsetup_r+0xd8>)
 8004a78:	429c      	cmp	r4, r3
 8004a7a:	bf08      	it	eq
 8004a7c:	68ec      	ldreq	r4, [r5, #12]
 8004a7e:	e7e6      	b.n	8004a4e <__swsetup_r+0x1e>
 8004a80:	0751      	lsls	r1, r2, #29
 8004a82:	d512      	bpl.n	8004aaa <__swsetup_r+0x7a>
 8004a84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a86:	b141      	cbz	r1, 8004a9a <__swsetup_r+0x6a>
 8004a88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d002      	beq.n	8004a96 <__swsetup_r+0x66>
 8004a90:	4630      	mov	r0, r6
 8004a92:	f7ff fb93 	bl	80041bc <_free_r>
 8004a96:	2300      	movs	r3, #0
 8004a98:	6363      	str	r3, [r4, #52]	; 0x34
 8004a9a:	89a3      	ldrh	r3, [r4, #12]
 8004a9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004aa0:	81a3      	strh	r3, [r4, #12]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	6063      	str	r3, [r4, #4]
 8004aa6:	6923      	ldr	r3, [r4, #16]
 8004aa8:	6023      	str	r3, [r4, #0]
 8004aaa:	89a3      	ldrh	r3, [r4, #12]
 8004aac:	f043 0308 	orr.w	r3, r3, #8
 8004ab0:	81a3      	strh	r3, [r4, #12]
 8004ab2:	6923      	ldr	r3, [r4, #16]
 8004ab4:	b94b      	cbnz	r3, 8004aca <__swsetup_r+0x9a>
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ac0:	d003      	beq.n	8004aca <__swsetup_r+0x9a>
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	4630      	mov	r0, r6
 8004ac6:	f7ff fb31 	bl	800412c <__smakebuf_r>
 8004aca:	89a2      	ldrh	r2, [r4, #12]
 8004acc:	f012 0301 	ands.w	r3, r2, #1
 8004ad0:	d00c      	beq.n	8004aec <__swsetup_r+0xbc>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60a3      	str	r3, [r4, #8]
 8004ad6:	6963      	ldr	r3, [r4, #20]
 8004ad8:	425b      	negs	r3, r3
 8004ada:	61a3      	str	r3, [r4, #24]
 8004adc:	6923      	ldr	r3, [r4, #16]
 8004ade:	b953      	cbnz	r3, 8004af6 <__swsetup_r+0xc6>
 8004ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ae4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004ae8:	d1ba      	bne.n	8004a60 <__swsetup_r+0x30>
 8004aea:	bd70      	pop	{r4, r5, r6, pc}
 8004aec:	0792      	lsls	r2, r2, #30
 8004aee:	bf58      	it	pl
 8004af0:	6963      	ldrpl	r3, [r4, #20]
 8004af2:	60a3      	str	r3, [r4, #8]
 8004af4:	e7f2      	b.n	8004adc <__swsetup_r+0xac>
 8004af6:	2000      	movs	r0, #0
 8004af8:	e7f7      	b.n	8004aea <__swsetup_r+0xba>
 8004afa:	bf00      	nop
 8004afc:	2000000c 	.word	0x2000000c
 8004b00:	08004c48 	.word	0x08004c48
 8004b04:	08004c68 	.word	0x08004c68
 8004b08:	08004c28 	.word	0x08004c28

08004b0c <_close_r>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	4c06      	ldr	r4, [pc, #24]	; (8004b28 <_close_r+0x1c>)
 8004b10:	2300      	movs	r3, #0
 8004b12:	4605      	mov	r5, r0
 8004b14:	4608      	mov	r0, r1
 8004b16:	6023      	str	r3, [r4, #0]
 8004b18:	f7fe ff4c 	bl	80039b4 <_close>
 8004b1c:	1c43      	adds	r3, r0, #1
 8004b1e:	d102      	bne.n	8004b26 <_close_r+0x1a>
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	b103      	cbz	r3, 8004b26 <_close_r+0x1a>
 8004b24:	602b      	str	r3, [r5, #0]
 8004b26:	bd38      	pop	{r3, r4, r5, pc}
 8004b28:	200001a8 	.word	0x200001a8

08004b2c <_fstat_r>:
 8004b2c:	b538      	push	{r3, r4, r5, lr}
 8004b2e:	4c07      	ldr	r4, [pc, #28]	; (8004b4c <_fstat_r+0x20>)
 8004b30:	2300      	movs	r3, #0
 8004b32:	4605      	mov	r5, r0
 8004b34:	4608      	mov	r0, r1
 8004b36:	4611      	mov	r1, r2
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	f7fe ff47 	bl	80039cc <_fstat>
 8004b3e:	1c43      	adds	r3, r0, #1
 8004b40:	d102      	bne.n	8004b48 <_fstat_r+0x1c>
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	b103      	cbz	r3, 8004b48 <_fstat_r+0x1c>
 8004b46:	602b      	str	r3, [r5, #0]
 8004b48:	bd38      	pop	{r3, r4, r5, pc}
 8004b4a:	bf00      	nop
 8004b4c:	200001a8 	.word	0x200001a8

08004b50 <_isatty_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	4c06      	ldr	r4, [pc, #24]	; (8004b6c <_isatty_r+0x1c>)
 8004b54:	2300      	movs	r3, #0
 8004b56:	4605      	mov	r5, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	6023      	str	r3, [r4, #0]
 8004b5c:	f7fe ff46 	bl	80039ec <_isatty>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d102      	bne.n	8004b6a <_isatty_r+0x1a>
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	b103      	cbz	r3, 8004b6a <_isatty_r+0x1a>
 8004b68:	602b      	str	r3, [r5, #0]
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
 8004b6c:	200001a8 	.word	0x200001a8

08004b70 <_lseek_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	4c07      	ldr	r4, [pc, #28]	; (8004b90 <_lseek_r+0x20>)
 8004b74:	4605      	mov	r5, r0
 8004b76:	4608      	mov	r0, r1
 8004b78:	4611      	mov	r1, r2
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	6022      	str	r2, [r4, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f7fe ff3f 	bl	8003a02 <_lseek>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	d102      	bne.n	8004b8e <_lseek_r+0x1e>
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <_lseek_r+0x1e>
 8004b8c:	602b      	str	r3, [r5, #0]
 8004b8e:	bd38      	pop	{r3, r4, r5, pc}
 8004b90:	200001a8 	.word	0x200001a8

08004b94 <__malloc_lock>:
 8004b94:	4770      	bx	lr

08004b96 <__malloc_unlock>:
 8004b96:	4770      	bx	lr

08004b98 <_read_r>:
 8004b98:	b538      	push	{r3, r4, r5, lr}
 8004b9a:	4c07      	ldr	r4, [pc, #28]	; (8004bb8 <_read_r+0x20>)
 8004b9c:	4605      	mov	r5, r0
 8004b9e:	4608      	mov	r0, r1
 8004ba0:	4611      	mov	r1, r2
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	6022      	str	r2, [r4, #0]
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	f7fe fe9e 	bl	80038e8 <_read>
 8004bac:	1c43      	adds	r3, r0, #1
 8004bae:	d102      	bne.n	8004bb6 <_read_r+0x1e>
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	b103      	cbz	r3, 8004bb6 <_read_r+0x1e>
 8004bb4:	602b      	str	r3, [r5, #0]
 8004bb6:	bd38      	pop	{r3, r4, r5, pc}
 8004bb8:	200001a8 	.word	0x200001a8

08004bbc <_init>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	bf00      	nop
 8004bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc2:	bc08      	pop	{r3}
 8004bc4:	469e      	mov	lr, r3
 8004bc6:	4770      	bx	lr

08004bc8 <_fini>:
 8004bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bca:	bf00      	nop
 8004bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bce:	bc08      	pop	{r3}
 8004bd0:	469e      	mov	lr, r3
 8004bd2:	4770      	bx	lr
