// Seed: 3044948659
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_5 = 32'd63
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  input wire _id_5;
  input wire id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_7[id_2 : id_5];
  ;
  final $clog2(18);
  ;
endmodule
