ULARGE_INTEGER	,	V_19
packet_buff_uint	,	V_110
insert_vmid	,	V_115
"\t\t se_ind    is : %u\n"	,	L_45
instance_broadcast_writes	,	V_156
bitfields3	,	V_39
packet_buff	,	V_10
bitfields2	,	V_35
cntl	,	V_85
bitfields5	,	V_43
bitfields4	,	V_58
dev	,	V_2
HSA_DBG_WAVEMODE_BROADCAST_PROCESS	,	V_153
WaveId	,	V_145
ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK	,	V_92
se_broadcast_writes	,	V_155
tc_wb_action_ena	,	V_55
SQ_IND_CMD_CMD_HALT	,	V_162
qpd	,	V_105
MAX_TRAPID	,	V_171
vmid	,	V_87
ordinal1	,	V_116
"Address Low is :"	,	L_17
DBGDEV_TYPE_NODIQ	,	V_194
get_atc_vmid_pasid_mapping_valid	,	V_189
ib_packet	,	V_15
pqm_destroy_queue	,	F_13
"adw_info fields are not valid\n"	,	L_12
pm4__set_config_reg	,	V_107
address_watch_disable	,	V_4
wave_control_execute	,	V_181
pr_err	,	F_4
amdkfd_fence_wait_timeout	,	F_6
data_lo	,	V_67
reg_data	,	V_121
num_watch_points	,	V_103
"\t\t trap id   is: %u\n"	,	L_32
DbgWaveMsg	,	V_136
"\t\t mode      is: %u\n"	,	L_30
dbgdev_unregister_nodiq	,	F_14
"Control atc  is :"	,	L_22
instance_index	,	V_151
"\t\t sh_ind    is : %u\n"	,	L_46
"\t\t msg value is: %u\n"	,	L_33
SIMD	,	V_143
"\t\t wave_id   is : %u\n"	,	L_41
shared_resources	,	V_187
ShaderArray	,	V_148
dbgdev_wave_control_set_registers	,	F_20
watch_mask	,	V_89
dbgdev_address_watch_nodiq	,	F_17
"DIQ Created with queue id: %d\n"	,	L_4
"Address high is :"	,	L_18
pq_packets_size_in_bytes	,	V_18
dst_sel	,	V_65
address_watch_get_offset	,	V_117
rm_packet	,	V_13
HSA_DBG_WAVEOP_TRAP	,	V_169
rollback_packet	,	V_44
"Error getting DIQ\n"	,	L_5
addrLo	,	V_83
"\t\t %30s\n"	,	L_29
uint32_t	,	T_2
i	,	V_101
"register index :"	,	L_15
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_49
p	,	V_183
u	,	V_37
QUEUESTATE__ACTIVE_COMPLETION_PENDING	,	V_46
ib_size	,	V_111
operand	,	V_159
"Killing wave fronts of vmid %d and pasid %d\n"	,	L_50
submit_packet	,	V_69
SQ_IND_CMD_MODE_BROADCAST	,	V_157
address_lo_32b	,	V_59
quad_part	,	V_56
"Control Mask is :"	,	L_19
"\t\t command   is : %u\n"	,	L_36
kgd	,	V_5
first_vmid_to_scan	,	V_185
opcode	,	V_32
HSA_DBG_WAVEOP_DEBUG	,	V_167
pqm	,	V_73
"set reg add high :"	,	L_8
atc	,	V_54
SQ_CMD_BITS	,	V_127
data_sel___release_mem__send_64_bit_data	,	V_62
dbgdev_address_watch_diq	,	F_19
QUEUESTATE__ACTIVE	,	V_68
"acquire_packet_buffer failed\n"	,	L_1
int_sel___release_mem__send_data_after_write_confirm	,	V_64
count	,	V_31
"Add     is :"	,	L_26
HSA_DBG_WAVEOP_KILL	,	V_165
low_part	,	V_38
event_index	,	V_50
"\t\t sbw       is : %u\n"	,	L_47
ops	,	V_28
SQ_IND_CMD_CMD_DEBUG	,	V_168
int_sel	,	V_63
dbgdev_register	,	V_195
reg_sq_cmd	,	V_131
high_part	,	V_41
address_hi	,	V_60
kfd_gtt_sa_allocate	,	F_5
pMsg	,	V_134
gpu_addr	,	V_57
SQ_IND_CMD_CMD_RESUME	,	V_164
get_atc_vmid_pasid_mapping_pasid	,	V_190
kfd_dev	,	V_1
"\t\t%20s %08llx\n"	,	L_25
SQ_IND_CMD_CMD_TRAP	,	V_172
"vmid is :"	,	L_16
ShaderEngine	,	V_150
PM4_TYPE_3	,	V_34
pdbgdev	,	V_191
dbgWave_msg	,	V_135
"\t\t vmid      is: N/A\n"	,	L_34
pm4__release_mem	,	V_12
IT_INDIRECT_BUFFER_PASID	,	V_33
dbgdev_register_diq	,	F_9
mask	,	V_91
dbg_wave_control_info	,	V_125
data_sel	,	V_61
simd_id	,	V_141
"* * * * * * * * * * * * * * * * * *"	,	L_14
address_watch_execute	,	V_106
ADDRESS_WATCH_REG_ADDHIGH_MASK	,	V_94
dbgdev_unregister	,	V_196
queue_properties	,	V_70
ADDRESS_WATCH_CNTL_OFFSET	,	V_114
pdd	,	V_100
aw_reg_add_dword	,	V_109
"\t\t chk_vmid  is : %u\n"	,	L_35
"\t\t queue id  is : %u\n"	,	L_37
HSA_DBG_WAVEMODE_BROADCAST_PROCESS_CU	,	V_158
vmid_shift	,	V_113
packets_vec	,	V_108
mem_obj	,	V_17
dbgdev_register_nodiq	,	F_8
pr_debug	,	F_11
IT_SET_CONFIG_REG	,	V_112
dst_sel___release_mem__memory_controller	,	V_66
uint64_t	,	T_1
kfd_mem_obj	,	V_16
ib_base_hi	,	V_40
HSA_DBG_WAVEOP_RESUME	,	V_163
trap_id	,	V_173
IT_RELEASE_MEM	,	V_47
MAX_WATCH_ADDRESSES	,	V_104
wac_info	,	V_126
"\t\t vm_id     is : %u\n"	,	L_40
dbgdev_wave_control_diq	,	F_21
cpu_ptr	,	V_45
vm_id	,	V_174
event_type	,	V_48
dbgdev_unregister_diq	,	F_15
TCP_WATCH_ADDR_H_BITS	,	V_80
wave_id	,	V_144
SQ_IND_CMD_CMD_KILL	,	V_166
"Didn't find vmid for pasid %d\n"	,	L_51
watch_mode	,	V_97
kfd2kgd	,	V_3
dbg_address_watch_info	,	V_78
kfd_process_device	,	V_99
AMD_CONFIG_REG_BASE	,	V_120
"Killing all process wavefronts\n"	,	L_49
"Failed to create DIQ\n"	,	L_3
bits	,	V_139
kfd_process	,	V_182
index	,	V_86
acquire_packet_buffer	,	V_29
dbgdev_wave_control	,	V_197
ib_packet_buff	,	V_25
cache_policy___release_mem__lru	,	V_53
HsaDbgWaveMsgAMDGen2	,	V_133
"Failed to get pdd for wave control no DIQ\n"	,	L_10
cmd	,	V_161
status	,	V_26
largep	,	V_20
TCP_WATCH_ADDR_L_BITS	,	V_82
ADDRESS_WATCH_REG_CNTL_ATC_BIT	,	V_98
"\t\t ibw       is : %u\n"	,	L_42
HSA_DBG_WAVEMODE_SINGLE	,	V_138
HSA_DBG_WAVEOP_HALT	,	V_160
qid	,	V_72
trapId	,	V_170
"\t\t%20s %p\n"	,	L_23
"\t\t%20s %08x\n"	,	L_6
valid	,	V_124
"\t\t simd id   is : %u\n"	,	L_38
reg_gfx_index	,	V_132
size_in_bytes	,	V_11
SQ_CMD_VMID_OFFSET	,	V_180
dbgdev_address_watch_disable_nodiq	,	F_1
ADDRESS_WATCH_REG_ADDR_HI	,	V_122
SQ_IND_CMD_MODE_SINGLE	,	V_146
KFD_QUEUE_TYPE_DIQ	,	V_74
dbgdev_address_watch_set_registers	,	F_16
pasid	,	V_8
kq	,	V_23
in_reg_gfx_index	,	V_130
DBGDEV_TYPE	,	V_193
EFAULT	,	V_75
kfd_get_process_device_data	,	F_18
reg_offset	,	V_119
dbgdev_address_watch	,	V_198
in_reg_sq_cmd	,	V_128
EINVAL	,	V_27
kfd_dbgdev_init	,	F_26
pqm_create_queue	,	F_10
"Control Mode is :"	,	L_20
rm_state	,	V_24
"\t\t ii        is : %u\n"	,	L_43
queue	,	V_76
"\t\t sebw      is : %u\n"	,	L_44
GRBM_GFX_INDEX_BITS	,	V_129
ib_base_lo	,	V_36
USERCONFIG_REG_BASE	,	V_178
pqm_get_kernel_queue	,	F_12
"Control Vmid is :"	,	L_21
ADDRESS_WATCH_REG_ADDLOW_SHIFT	,	V_95
GRBM_GFX_INDEX	,	V_177
size_t	,	T_3
pm4__indirect_buffer_pasid	,	V_14
mode	,	V_96
pdev	,	V_192
vmid0_address	,	V_9
HSACU	,	V_152
kernel_queue	,	V_22
"Failed to submit IB to DIQ\n"	,	L_27
"Failed to allocate GART memory\n"	,	L_2
queue_id	,	V_77
ADDRESS_WATCH_REG_CNTL	,	V_118
dbgdev_wave_control_nodiq	,	F_22
kfd_gtt_sa_free	,	F_7
"set reg mask :"	,	L_7
event_index___release_mem__end_of_pipe	,	V_51
WaveMsgInfoGen2	,	V_137
sh_index	,	V_147
se_index	,	V_149
IT_SET_UCONFIG_REG	,	V_176
ffs	,	F_24
watch_address	,	V_93
Value	,	V_175
header	,	V_30
ffz	,	F_25
ui32	,	V_142
sh_broadcast_writes	,	V_154
"num_watch_points is invalid\n"	,	L_11
TCP_WATCH_CNTL_BITS	,	V_84
cache_policy	,	V_52
"Add ptr is :"	,	L_24
ADDRESS_WATCH_REG_ADDR_LO	,	V_123
addr	,	V_21
"set reg add low :"	,	L_9
u32All	,	V_88
bitfields	,	V_90
DBGDEV_TYPE_DIQ	,	V_199
process	,	V_102
temp	,	V_184
"\t\t mode      is : %u\n"	,	L_39
adw_info	,	V_79
addrHi	,	V_81
last_vmid_to_scan	,	V_186
"\t\t operand   is: %u\n"	,	L_31
"\t\t vmid      is: %u\n"	,	L_48
WARN_ON	,	F_3
control	,	V_42
"Failed to set wave control registers\n"	,	L_28
dbgdev_wave_reset_wavefronts	,	F_23
dbgdev	,	V_7
check_vmid	,	V_140
kfd_dbgdev	,	V_6
dbgdev_diq_submit_ib	,	F_2
compute_vmid_bitmap	,	V_188
"\t\t%30s\n"	,	L_13
SQ_CMD	,	V_179
properties	,	V_71
