Start time: 03:46:01 on Mar 28,2017
qverilog -f example_05-11_run.f 
-- Compiling module divide_by_two
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   10ns: data_in=0:  EXPECT: data_out = 0, ACTUAL: 0  OK
# At   20ns: data_in=6:  EXPECT: data_out = 3, ACTUAL: 3  OK
# At   30ns: data_in=15:  EXPECT: data_out = 7, ACTUAL: 7  OK
# ** Note: $finish    : example_05-11_testbench.sv(31)
#    Time: 35 ns  Iteration: 0  Instance: /top/test
# End time: 03:46:03 on Mar 28,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
