$date
	Mon Apr 29 19:31:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 32 ! S [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 4 # AluOp [3:0] $end
$var reg 32 $ B [31:0] $end
$scope module dut $end
$var wire 32 % A [31:0] $end
$var wire 4 & AluOp [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( S [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 (
b100 '
b0 &
b1000 %
b100 $
b0 #
b1000 "
b1100 !
$end
#10
b100 !
b100 (
b1000 #
b1000 &
#20
