#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 13 16:33:42 2023
# Process ID: 404296
# Current directory: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/xaui_0_synth_1
# Command line: vivado -log xaui_0.vds -mode batch -messageDb vivado.pb -notrace -source xaui_0.tcl
# Log file: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/xaui_0_synth_1/xaui_0.vds
# Journal file: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/xaui_0_synth_1/vivado.jou
#-----------------------------------------------------------
source xaui_0.tcl -notrace
Command: synth_design -top xaui_0 -part xc7k420tffg1156-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 404311 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.801 ; gain = 195.484 ; free physical = 1419 ; free virtual = 18240
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xaui_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.vhd:98]
INFO: [Synth 8-3491] module 'xaui_0_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:62' bound to instance 'U0' of component 'xaui_0_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.vhd:367]
INFO: [Synth 8-638] synthesizing module 'xaui_0_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:331]
INFO: [Synth 8-3491] module 'xaui_0_cl_clocking' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_clocking.vhd:63' bound to instance 'xaui_cl_clocking_i' of component 'xaui_0_cl_clocking' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'xaui_0_cl_clocking' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_clocking.vhd:69]
INFO: [Synth 8-113] binding component instance 'clk156_bufg_i' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_clocking.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_cl_clocking' (1#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_clocking.vhd:69]
INFO: [Synth 8-3491] module 'xaui_0_cl_resets' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:61' bound to instance 'xaui_cl_resets_i' of component 'xaui_0_cl_resets' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1229]
INFO: [Synth 8-638] synthesizing module 'xaui_0_cl_resets' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_cl_resets' (2#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_cl_resets.vhd:70]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'reset_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1238]
INFO: [Synth 8-638] synthesizing module 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:71]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_ff_synchronizer' (3#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:71]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'signal_detect_0_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1248]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'signal_detect_1_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1256]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'signal_detect_2_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1264]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'signal_detect_3_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1272]
	Parameter c_family bound to: kintex7 - type: string 
	Parameter c_has_mdio bound to: 0 - type: bool 
	Parameter c_is_dxaui bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xaui_v12_2_5_top' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/xaui_v12_2_5/hdl/xaui_v12_2_rfs.vhd:5257' bound to instance 'xaui_0_core' of component 'xaui_v12_2_5_top' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1281]
	Parameter c_family bound to: kintex7 - type: string 
	Parameter c_has_mdio bound to: 0 - type: bool 
	Parameter c_is_dxaui bound to: 0 - type: bool 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:73' bound to instance 'gt_wrapper_i' of component 'xaui_0_gt_wrapper' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'xaui_0_gt_wrapper' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:633]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100010100100010101100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_GT' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:73' bound to instance 'gt0_xaui_0_gt_wrapper_i' of component 'xaui_0_gt_wrapper_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:900]
INFO: [Synth 8-638] synthesizing module 'xaui_0_gt_wrapper_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:228]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 17 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_gt_wrapper_GT' (17#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:228]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_GT' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:73' bound to instance 'gt1_xaui_0_gt_wrapper_i' of component 'xaui_0_gt_wrapper_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:1052]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_GT' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:73' bound to instance 'gt2_xaui_0_gt_wrapper_i' of component 'xaui_0_gt_wrapper_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:1204]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_GT' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_gt.vhd:73' bound to instance 'gt3_xaui_0_gt_wrapper_i' of component 'xaui_0_gt_wrapper_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:1356]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_0_i' to cell 'GTXE2_COMMON' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:1508]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_gt_wrapper' (18#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper.vhd:633]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'rxpmareset_sync0_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1896]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'rxpmareset_sync1_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1930]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'rxpmareset_sync2_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1964]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'rxpmareset_sync3_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:1998]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'plllocked_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:2013]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_ff_synchronizer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ff_synchronizer.vhd:60' bound to instance 'reset_count_done_sync_i' of component 'xaui_0_ff_synchronizer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:2030]
INFO: [Synth 8-3491] module 'xaui_0_reset_counter' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_reset_counter.vhd:62' bound to instance 'reset_counter_i' of component 'xaui_0_reset_counter' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:2080]
INFO: [Synth 8-638] synthesizing module 'xaui_0_reset_counter' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_reset_counter.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_reset_counter' (19#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_reset_counter.vhd:70]
	Parameter NUMBER_OF_LANES bound to: 4 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:69' bound to instance 'txsync_i' of component 'xaui_0_gt_wrapper_tx_sync_manual' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:2179]
INFO: [Synth 8-638] synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:89]
	Parameter NUMBER_OF_LANES bound to: 4 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:144]
INFO: [Synth 8-638] synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:86]
	Parameter INITIALISE bound to: 6'b000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:118]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:128]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:148]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:158]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual_block' (20#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:86]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:152]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:68' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:160]
INFO: [Synth 8-638] synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:84]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' (21#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:84]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:144]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:152]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:68' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:160]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:144]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:152]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:68' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:160]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:144]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_block.vhd:75' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:152]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual_sync_pulse.vhd:68' bound to instance 'xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE' of component 'xaui_0_gt_wrapper_tx_sync_manual_sync_pulse' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_gt_wrapper_tx_sync_manual' (22#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'xaui_0_block' (23#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_block.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'xaui_0' (24#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.vhd:98]
WARNING: [Synth 8-3331] design xaui_gen has unconnected port mdc
WARNING: [Synth 8-3331] design xaui_gen has unconnected port mdio_in
WARNING: [Synth 8-3331] design xaui_gen has unconnected port prtad[4]
WARNING: [Synth 8-3331] design xaui_gen has unconnected port prtad[3]
WARNING: [Synth 8-3331] design xaui_gen has unconnected port prtad[2]
WARNING: [Synth 8-3331] design xaui_gen has unconnected port prtad[1]
WARNING: [Synth 8-3331] design xaui_gen has unconnected port prtad[0]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port mdc
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port mdio_in
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port type_sel[1]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port type_sel[0]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[4]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[3]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[2]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[1]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.238 ; gain = 244.922 ; free physical = 1365 ; free virtual = 18187
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.238 ; gain = 244.922 ; free physical = 1365 ; free virtual = 18186
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xaui_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xaui_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/xaui_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/xaui_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FD => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1712.730 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1107 ; free virtual = 17929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg1156-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1107 ; free virtual = 17929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1107 ; free virtual = 17929
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "extra_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_code_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_code_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_code_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_code_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_terminate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_terminate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_terminate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "deskew_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deskew_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "align_status_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[1]' in module 'sync_state_machine'
INFO: [Synth 8-5546] ROM "enable_align_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sync_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_status_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'txphinitdone_clear_slave_reg' into 'txdone_clear_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_gt_wrapper_tx_sync_manual.vhd:207]
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'xaui_0_gt_wrapper_tx_sync_manual'
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PHASE_ALIGNMENT_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHINIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHALIGN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDLYEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txphinitdone_clear_slave" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uclk_chbond_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uclk_txsync_start_phase_align" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                            00000 |                            00000
          comma_detect_1 |                            00001 |                            00001
          comma_detect_2 |                            00010 |                            00010
          comma_detect_3 |                            00011 |                            00011
         sync_acquired_1 |                            00100 |                            00100
         sync_acquired_2 |                            00101 |                            00101
      sync_acquired_2a_2 |                            00110 |                            00111
         sync_acquired_3 |                            00111 |                            01001
      sync_acquired_3a_2 |                            01000 |                            01011
      sync_acquired_4a_1 |                            01001 |                            01110
      sync_acquired_4a_3 |                            01010 |                            10000
      sync_acquired_3a_1 |                            01011 |                            01010
      sync_acquired_3a_3 |                            01100 |                            01100
      sync_acquired_2a_1 |                            01101 |                            00110
      sync_acquired_2a_3 |                            01110 |                            01000
         sync_acquired_4 |                            01111 |                            01101
      sync_acquired_4a_2 |                            10000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[1]' using encoding 'sequential' in module 'sync_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                        000000001 |                             0000
         wait_phrst_done |                        000000010 |                             0001
                m_phinit |                        000000100 |                             0010
               m_phalign |                        000001000 |                             0011
                 m_dlyen |                        000010000 |                             0100
                s_phinit |                        000100000 |                             0101
               s_phalign |                        001000000 |                             0110
                m_dlyen2 |                        010000000 |                             0111
            phalign_done |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'xaui_0_gt_wrapper_tx_sync_manual'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1096 ; free virtual = 17918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 43    
	   2 Input      5 Bit        Muxes := 1     
	  81 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 29    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 48    
	  13 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xaui_0_cl_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xaui_0_ff_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module tqmsg_capture 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tx_recoder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
Module align_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module k_r_prbs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module tx_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module tx_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module tx 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 8     
Module deskew_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module rx_recoder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module sync_state_machine 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  81 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rx 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module xaui_gen 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xaui_0_reset_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xaui_0_gt_wrapper_tx_sync_manual_sync_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module xaui_0_gt_wrapper_tx_sync_manual 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 3     
Module xaui_0_block 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1096 ; free virtual = 17918
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/txd_is_IDLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/transmitter/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xaui_inst/receiver/retval" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port mdc
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port mdio_in
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port type_sel[1]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port type_sel[0]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[4]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[3]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[2]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[1]
WARNING: [Synth 8-3331] design xaui_v12_2_5_top has unconnected port prtad[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1096 ; free virtual = 17918
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1096 ; free virtual = 17918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/txsync_i/TXDLYEN_reg[3]' (FDRE) to 'U0/txsync_i/TXDLYEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uclk_mgt_rxbuf_reset_reg[3]' (FD) to 'U0/uclk_mgt_rxbuf_reset_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/txsync_i/TXDLYEN_reg[2]' (FDRE) to 'U0/txsync_i/TXDLYEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uclk_mgt_rxbuf_reset_reg[2]' (FD) to 'U0/uclk_mgt_rxbuf_reset_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\txsync_i/TXDLYEN_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/uclk_mgt_rxbuf_reset_reg[1]' (FD) to 'U0/uclk_mgt_rxbuf_reset_reg[0]'
INFO: [Synth 8-3332] Sequential element (txsync_i/TXDLYEN_reg[3]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3332] Sequential element (txsync_i/TXDLYEN_reg[2]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3332] Sequential element (txsync_i/TXDLYEN_reg[1]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3332] Sequential element (uclk_mgt_rxbuf_reset_reg[3]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3332] Sequential element (uclk_mgt_rxbuf_reset_reg[2]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3332] Sequential element (uclk_mgt_rxbuf_reset_reg[1]) is unused and will be removed from module xaui_0_block.
INFO: [Synth 8-3886] merging instance 'U0/xaui_0_core/xaui_inst/type_sel_reg_reg[0]' (FDRE) to 'U0/xaui_0_core/xaui_inst/type_sel_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/xaui_0_core/\xaui_inst/type_sel_reg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (xaui_inst/type_sel_reg_done_reg) is unused and will be removed from module xaui_v12_2_5_top.
WARNING: [Synth 8-3332] Sequential element (xaui_inst/type_sel_reg_reg[1]) is unused and will be removed from module xaui_v12_2_5_top.
WARNING: [Synth 8-3332] Sequential element (xaui_inst/type_sel_reg_reg[0]) is unused and will be removed from module xaui_v12_2_5_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1083 ; free virtual = 17905
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1083 ; free virtual = 17905

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1054 ; free virtual = 17877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1041 ; free virtual = 17864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1025 ; free virtual = 17847
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1025 ; free virtual = 17847

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1025 ; free virtual = 17847
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17847
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |     8|
|3     |GTXE2_CHANNEL |     4|
|4     |GTXE2_COMMON  |     1|
|5     |LUT1          |    53|
|6     |LUT2          |    68|
|7     |LUT3          |   122|
|8     |LUT4          |    80|
|9     |LUT5          |   164|
|10    |LUT6          |   214|
|11    |FD            |    48|
|12    |FDCE          |    13|
|13    |FDPE          |     3|
|14    |FDRE          |   830|
|15    |FDSE          |    98|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                        |Module                                         |Cells |
+------+----------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                             |                                               |  1707|
|2     |  U0                                                            |xaui_0_block                                   |  1707|
|3     |    xaui_0_core                                                 |xaui_v12_2_5_top                               |  1240|
|4     |      xaui_inst                                                 |xaui_gen                                       |  1232|
|5     |        receiver                                                |rx                                             |   583|
|6     |          \G_PCS_SYNC_STATE[0].pcs_sync_state                   |sync_state_machine                             |    41|
|7     |          \G_PCS_SYNC_STATE[1].pcs_sync_state                   |sync_state_machine_30                          |    41|
|8     |          \G_PCS_SYNC_STATE[2].pcs_sync_state                   |sync_state_machine_31                          |    41|
|9     |          \G_PCS_SYNC_STATE[3].pcs_sync_state                   |sync_state_machine_32                          |    41|
|10    |          deskew_state                                          |deskew_state_machine                           |    40|
|11    |          recoder                                               |rx_recoder                                     |   372|
|12    |        transmitter                                             |tx                                             |   627|
|13    |          \G_FILTER_HIGH[4].filter                              |tx_filter                                      |    19|
|14    |          \G_FILTER_HIGH[5].filter                              |tx_filter_23                                   |    21|
|15    |          \G_FILTER_HIGH[6].filter                              |tx_filter_24                                   |    21|
|16    |          \G_FILTER_HIGH[7].filter                              |tx_filter_25                                   |    21|
|17    |          \G_FILTER_LOW[0].filter                               |tx_filter_26                                   |    16|
|18    |          \G_FILTER_LOW[1].filter                               |tx_filter_27                                   |    13|
|19    |          \G_FILTER_LOW[2].filter                               |tx_filter_28                                   |    13|
|20    |          \G_FILTER_LOW[3].filter                               |tx_filter_29                                   |    13|
|21    |          align                                                 |align_counter                                  |    23|
|22    |          k_r_prbs_i                                            |k_r_prbs                                       |    10|
|23    |          recoder                                               |tx_recoder                                     |    80|
|24    |          state_machine                                         |tx_state_machine                               |   115|
|25    |          tqmsg_capture_1                                       |tqmsg_capture                                  |    34|
|26    |    gt_wrapper_i                                                |xaui_0_gt_wrapper                              |    13|
|27    |      gt0_xaui_0_gt_wrapper_i                                   |xaui_0_gt_wrapper_GT                           |     3|
|28    |      gt1_xaui_0_gt_wrapper_i                                   |xaui_0_gt_wrapper_GT_20                        |     3|
|29    |      gt2_xaui_0_gt_wrapper_i                                   |xaui_0_gt_wrapper_GT_21                        |     3|
|30    |      gt3_xaui_0_gt_wrapper_i                                   |xaui_0_gt_wrapper_GT_22                        |     3|
|31    |    plllocked_sync_i                                            |xaui_0_ff_synchronizer                         |     4|
|32    |    reset_count_done_sync_i                                     |xaui_0_ff_synchronizer_0                       |     6|
|33    |    reset_counter_i                                             |xaui_0_reset_counter                           |    22|
|34    |    reset_sync_i                                                |xaui_0_ff_synchronizer_1                       |     3|
|35    |    rxpmareset_sync0_i                                          |xaui_0_ff_synchronizer_2                       |     3|
|36    |    rxpmareset_sync1_i                                          |xaui_0_ff_synchronizer_3                       |     3|
|37    |    rxpmareset_sync2_i                                          |xaui_0_ff_synchronizer_4                       |     3|
|38    |    rxpmareset_sync3_i                                          |xaui_0_ff_synchronizer_5                       |     3|
|39    |    signal_detect_0_sync_i                                      |xaui_0_ff_synchronizer_6                       |     3|
|40    |    signal_detect_1_sync_i                                      |xaui_0_ff_synchronizer_7                       |     3|
|41    |    signal_detect_2_sync_i                                      |xaui_0_ff_synchronizer_8                       |     3|
|42    |    signal_detect_3_sync_i                                      |xaui_0_ff_synchronizer_9                       |     3|
|43    |    txsync_i                                                    |xaui_0_gt_wrapper_tx_sync_manual               |   174|
|44    |      \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE  |xaui_0_gt_wrapper_tx_sync_manual_block         |     6|
|45    |      \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE    |xaui_0_gt_wrapper_tx_sync_manual_block_10      |     8|
|46    |      \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE     |xaui_0_gt_wrapper_tx_sync_manual_sync_pulse    |    14|
|47    |      \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE  |xaui_0_gt_wrapper_tx_sync_manual_block_11      |     6|
|48    |      \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE    |xaui_0_gt_wrapper_tx_sync_manual_block_12      |     6|
|49    |      \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE     |xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_13 |    12|
|50    |      \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE  |xaui_0_gt_wrapper_tx_sync_manual_block_14      |     6|
|51    |      \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE    |xaui_0_gt_wrapper_tx_sync_manual_block_15      |     6|
|52    |      \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE     |xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_16 |    12|
|53    |      \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE  |xaui_0_gt_wrapper_tx_sync_manual_block_17      |     6|
|54    |      \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE    |xaui_0_gt_wrapper_tx_sync_manual_block_18      |     6|
|55    |      \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE     |xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_19 |    12|
|56    |    xaui_cl_clocking_i                                          |xaui_0_cl_clocking                             |     1|
|57    |    xaui_cl_resets_i                                            |xaui_0_cl_resets                               |     3|
+------+----------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1712.730 ; gain = 122.438 ; free physical = 1024 ; free virtual = 17846
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1712.730 ; gain = 647.414 ; free physical = 1024 ; free virtual = 17846
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FD => FDRE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1715.730 ; gain = 559.781 ; free physical = 1018 ; free virtual = 17841
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1747.746 ; gain = 0.000 ; free physical = 1017 ; free virtual = 17841
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 16:34:11 2023...
