#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 22 12:17:30 2019
# Process ID: 22763
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1
# Command line: vivado -log bin2grey_four_2_input_xor_gate_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bin2grey_four_2_input_xor_gate_0_0.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1/bin2grey_four_2_input_xor_gate_0_0.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bin2grey_four_2_input_xor_gate_0_0.tcl -notrace
Command: synth_design -top bin2grey_four_2_input_xor_gate_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22806 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.629 ; gain = 83.887 ; free physical = 1700 ; free virtual = 11508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bin2grey_four_2_input_xor_gate_0_0' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.srcs/sources_1/bd/bin2grey/ip/bin2grey_four_2_input_xor_gate_0_0/synth/bin2grey_four_2_input_xor_gate_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'four_2_input_xor_gate' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.srcs/sources_1/bd/bin2grey/ipshared/fb88/src/four_2_input_xor_gate.v:8]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'four_2_input_xor_gate' (1#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.srcs/sources_1/bd/bin2grey/ipshared/fb88/src/four_2_input_xor_gate.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bin2grey_four_2_input_xor_gate_0_0' (2#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.srcs/sources_1/bd/bin2grey/ip/bin2grey_four_2_input_xor_gate_0_0/synth/bin2grey_four_2_input_xor_gate_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.254 ; gain = 127.512 ; free physical = 1712 ; free virtual = 11521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.254 ; gain = 127.512 ; free physical = 1711 ; free virtual = 11520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1392.258 ; gain = 135.516 ; free physical = 1710 ; free virtual = 11519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.266 ; gain = 143.523 ; free physical = 1710 ; free virtual = 11519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module four_2_input_xor_gate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1554 ; free virtual = 11364
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.367 ; gain = 243.625 ; free physical = 1555 ; free virtual = 11365
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.375 ; gain = 243.625 ; free physical = 1555 ; free virtual = 11365
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1584.391 ; gain = 339.215 ; free physical = 1517 ; free virtual = 11327
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1/bin2grey_four_2_input_xor_gate_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.918 ; gain = 409.527 ; free physical = 1140 ; free virtual = 10951
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.srcs/sources_1/bd/bin2grey/ip/bin2grey_four_2_input_xor_gate_0_0/bin2grey_four_2_input_xor_gate_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1/bin2grey_four_2_input_xor_gate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bin2grey_four_2_input_xor_gate_0_0_utilization_synth.rpt -pb bin2grey_four_2_input_xor_gate_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1997.918 ; gain = 0.000 ; free physical = 1141 ; free virtual = 10952
INFO: [Common 17-206] Exiting Vivado at Tue Jan 22 12:18:26 2019...
