[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC7A200T-2SBG484I production of XILINX from the text:DS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 1Xilinx is creating an environment where em ployees, customers, and partners feel we lcome and included. To that end, we’re\nremoving noninclusive language from our products and related collateral. We’ve la unched an internal initiative to remove\nlanguage that could exclude people or rein force historical biases, including terms embe dded in our software and IPs. You may st ill\nfind examples of non-inclusive language in our older products as we work to make th ese changes and align wi th evolving industry\nstandards. Follow this link for more information.Introduction\nArtix®-7 FPGAs are available in -3, -2, -1, -1LI, and -2L \nspeed grades, with -3 having the highest performance. The \nArtix-7 FPGAs predominantly oper ate at a 1.0V core voltage. \nThe -1LI and -2L devices are screened for lower maximum static power and can operate at lower core voltages for lower dynamic power than the -1 and -2 devices, \nrespectively. The -1LI de vices operate only at \nV\nCCINT =VCCBRAM = 0.95V and have the same speed \nspecifications as the -1 speed grade. The -2L devices can operate at either of two V\nCCINT voltages, 0.9V and 1.0V and \nare screened for lower maxi mum static power. When \noperated at VCCINT = 1.0V, the speed specification of a -2L \ndevice is the same as the -2 speed grade. When operated at V\nCCINT = 0.9V, the -2L static and dynamic power is reduced.\nArtix-7 FPGA DC and AC characteristics are specified in \ncommercial, extended, industrial, expanded (-1Q), and military (-1M) temperature ra nges. Except the operating \ntemperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1M speed grade military device are the same as for a -1C speed \ngrade commercial device). However, only selected speed grades and/or devices are available in each temperature range. For example, -1M is only available in the defense-grade Artix-7Q family and -1Q is only available in XA Artix-7 FPGAs.\nAll supply voltage and junction temperature specifications \nare representative of worst-ca se conditions. The parameters \nincluded are common to popular designs and typical applications.\nAvailable device and package combinations can be found in :\n•7 Series FPGAs Overview  (DS180 )\n•Defense-Grade 7 Series FPGAs Overview  (DS185 )\n•XA Artix-7 FPGAs Overview  (DS197 )\nThis Artix-7 FPGA data sheet, part of an overall set of \ndocumentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/\ndocumentation .\nDC CharacteristicsArtix‐7 FPGAs Data Sheet:\nDC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 Product Specification\nTable  1: Absolute Maximum Ratings(1)\nSymbol Description Min Max Units\nFPGA Logic\nVCCINTInternal supply voltage –0.5 1.1 V\nVCCAUXAuxiliary supply voltage –0.5 2.0 V\nVCCBRAM Supply voltage for the block RAM memories –0.5 1.1 V\nVCCOOutput drivers supply voltage for HR I/O banks –0.5 3.6 V\nVREFInput reference voltage –0.5 2.0 V\nVIN(2)(3)(4)I/O input voltage –0.4 VCCO+0 . 5 5 V\nI/O input voltage (when VCCO= 3.3V) for VREF and differential I/O standards \nexcept TMDS_33(5)–0.4 2.625 V\nVCCBATTKey memory battery backup supply –0.5 2.0 V\nGTP Transceiver\nVMGTAVCC Analog supply voltage for the GTP tran smitter and receiver circuits –0.5 1.1 V\nVMGTAVTT Analog supply voltage for the GTP transmitter and receiver termination circuits –0.5 1.32 V\nVMGTREFCLK Reference clock absolute input voltage –0.5 1.32 V\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 2 VIN Receiver (RXP/RXN) and Transmitter (TXP /TXN) absolute input voltage –0.5 1.26 V\nIDCIN-FLOAT DC input current for receiver input pins DC coupled RX termination = floating – 14 mA\nIDCIN-MGTAVTT DC input current for receiver input pins DC coupled RX termination = VMGTAVTT– 12 mA\nIDCIN-GND DC input current for receiver input pins DC coupled RX termination = GND – 6.5 mA\nIDCOUT-FLOAT DC output current for transmitter pins DC coupled RX termination = floating – 14 mA\nIDCOUT-MGTAVTT DC output current for transmitter pins DC coupled RX termination = VMGTAVTT– 12 mA\nXADC\nVCCADCXADC supply relative to GNDADC –0.5 2.0 V\nVREFPXADC reference input relative to GNDADC –0.5 2.0 V\nTemperature\nTSTGStorage temperature (ambient) –65 150 °C\nTSOLMaximum soldering temperature for Pb/Sn component bodies(6)–+ 2 2 0 ° C\nMaximum soldering temperature for Pb-free component bodies(6) –+ 2 6 0 ° C\nTjMaximum junction temperature(6) –+ 1 2 5 ° C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other c onditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\n2. The lower absolute voltage specification always applies.\n3. For I/O operation, refer to 7 Series FPGAs SelectIO Resources User Guide  (UG471 ).\n4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 .\n5. See Table 9  for TMDS_33 specifications.\n6. For soldering guidelines and thermal considerations, see 7 Series FPGA Packaging and Pinout Specification  (UG475 ).\nTable  2: Recommended Operating Conditions(1)(2)\nSymbol Description Min Typ Max Units\nFPGA Logic\nVCCINT(3)For -3, -2, -2LE (1.0V), -1, -1Q, -1M dev ices: internal supply voltage 0.95 1.00 1.05 V\nFor -1LI (0.95V) devices: internal supply voltage 0.92 0.95 0.98 V\nFor -2LE (0.9V) devices: internal supply voltage 0.87 0.90 0.93 V\nVCCAUX Auxiliary supply voltage 1.71 1.80 1.89 V\nVCCBRAM(3)For -3, -2, -2LE (1.0V), -2LE (0.9V), -1, -1Q, -1M devices: block RAM supply \nvoltage0.95 1.00 1.05 V\nFor -1LI (0.95V) devices: block RAM supply voltage 0.92 0.95 0.98 V\nVCCO(4)(5)Supply voltage for HR I/O banks 1.14 – 3.465 V\nVIN(6)I/O input voltage –0.20 – VCCO+0 . 2 0 V\nI/O input voltage (when VCCO= 3.3V) for VREF and differential I/O standards \nexcept TMDS_33(7)–0.20 – 2.625 V\nIIN(8) Maximum current through any pin in a powered or unpowered bank when \nforward biasing the clamp diode.–– 1 0m A\nVCCBATT(9) Battery voltage 1.0 – 1.89 V\nGTP Transceiver\nVMGTAVCC(10)Analog supply voltage for the GTP transmitt er and receiver circuits 0.97 1.0 1.03 V\nVMGTAVTT(10)Analog supply voltage for the GTP transmitter and receiver termination circuits 1.17 1.2 1.23 V\nXADCTable  1: Absolute Maximum Ratings(1) (Cont’d)\nSymbol Description Min Max Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 3 VCCADC XADC supply relative to GNDADC 1.71 1.80 1.89 V\nVREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nTemperature\nTjJunction temperature operating range for commercial (C) temperature devices 0 – 85 °C\nJunction temperature operating range for extended (E) temperature devices 0 – 100 °C\nJunction temperature operating range for in dustrial (I) temperature devices –40 – 100 °C\nJunction temperature operating range for expanded (Q) temperature devices –40 – 125 °C\nJunction temperature operating range for m ilitary (M) temperature devices –55 – 125 °C\nNotes: \n1. All voltages are relative to ground.\n2. For the design of the power distribution system consult 7 Series FPGAs PCB Design and Pin Planning Guide  (UG483 ).\n3. If VCCINT  and VCCBRAM  are operating at the same voltage, VCCINT  and VCCBRAM  should be connected to the same supply.\n4. Configuration data is retained even if VCCO drops to 0V.\n5. Includes VCCO of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.3V at ±5%.\n6. The lower absolute voltage specification always applies.7. See Table 9  for TMDS_33 specifications.\n8. A total of 200 mA per bank should not be exceeded.\n9. V\nCCBATT  is required only when using bitstream encryp tion. If battery is not used, connect VCCBATT  to either ground or VCCAUX .\n10. Each voltage listed requires the filter circuit described in 7 Series FPGAs GTP Transceiver User Guide  (UG482 ).\nTable  3: DC Characteristics Over Re commended Operating Conditions\nSymbol Description Min Typ(1)Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data might be lost) 0.75 – – V\nVDRI Data retention VCCAUX  voltage (below which configur ation data might be lost) 1.5 – – V\nIREF VREF leakage current per pin – – 15 µA\nIL Input or output leakage current per pin (sample-tested) – – 15 µA\nCIN(2)Die input capacitance at the pad – – 8 pF\nIRPUPad pull-up (when selected) @ VIN=0 V ,  VCCO=3 . 3 V 9 0 – 3 3 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=2 . 5 V 6 8 – 2 5 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 8 V 3 4 – 2 2 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 5 V 2 3 – 1 5 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 2 V 1 2 – 1 2 0 µ A\nIRPD Pad pull-down (when selected) @ VIN=3 . 3 V 6 8 – 3 3 0 µ A\nICCADC Analog supply current, analog circ uits in powered up state – – 25 mA\nIBATT(3) Battery supply current – – 150 nA\nRIN_TERM(4)Thevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_40)28 40 55 \uf057\nThevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_50)35 50 65 \uf057\nThevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_60)44 60 83 \uf057Table  2: Recommended Operating Conditions(1)(2) (Cont’d)\nSymbol Description Min Typ Max Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 4n Temperature diode ideality factor – 1.010 – –\nr Temperature diode series resistance – 2 – \uf057\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. This measurement represents the die capacitance at the pad, not including the package.\n3. Maximum value specified for worst case process at 25°C.4. Termination resistance to a V\nCCO/2 level.\nTable  4: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks(1)(2)\nAC Voltage Overshoot % of UI @–55°C to 125°C AC  Voltage Undershoot % of UI @–55°C to 125°C\nVCCO+ 0.55 100–0.40 100\n–0.45 61.7\n–0.50 25.8–0.55 11.0\nV\nCCO+ 0.60 46.6 –0.60 4.77\nVCCO+ 0.65 21.2 –0.65 2.10\nVCCO+ 0.70 9.75 –0.70 0.94\nVCCO+ 0.75 4.55 –0.75 0.43\nVCCO+ 0.80 2.15 –0.80 0.20\nVCCO+ 0.85 1.02 –0.85 0.09\nVCCO+ 0.90 0.49 –0.90 0.04\nVCCO+ 0.95 0.24 –0.95 0.02\nNotes: \n1. A total of 200 mA per bank should not be exceeded.\n2. The peak voltage of the overshoot or undershoot, and the duration above VCCO+ 0.20V or below GND – 0.20V, must not exceed the values \nin this table.Table  3: DC Characteristics Over Re commended Operating Conditions (Cont’d)\nSymbol Description Min Typ(1)Max Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 5Table  5: Typical Quiescent Supply Current\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2 -2LE -1 -1LI -2LE\nICCINTQ Quiescent VCCINT  supply current XC7A12T 48 48 48 48 43 38 mA\nXC7A15T 95 95 95 95 58 66 mAXC7A25T 48 48 48 48 43 38 mA\nXC7A35T 95 95 95 95 58 66 mA\nXC7A50T 95 95 95 95 58 66 mAXC7A75T 155 155 155 155 96 108 mA\nXC7A100T 155 155 155 155 96 108 mA\nXC7A200T 328 328 328 328 203 232 mAXA7A12T N/A 48 N/A 48 N/A N/A mA\nXA7A15T N/A 95 N/A 95 N/A N/A mA\nXA7A25T N/A 48 N/A 48 N/A N/A mAXA7A35T N/A 95 N/A 95 N/A N/A mA\nXA7A50T N/A 95 N/A 95 N/A N/A mA\nXA7A75T N/A 155 N/A 155 N/A N/A mAXA7A100T N/A 155 N/A 155 N/A N/A mA\nXQ7A50T N/A 95 N/A 95 58 N/A mA\nXQ7A100T N/A 155 N/A 155 96 N/A mAXQ7A200T N/A 328 N/A 328 203 N/A mA\nI\nCCOQ Quiescent VCCO supply current XC7A12T 1 1 1 1 1 1 mA\nX C 7 A 1 5 T 111111 m AX C 7 A 2 5 T 111111 m A\nX C 7 A 3 5 T 111111 m A\nX C 7 A 5 0 T 111111 m AX C 7 A 7 5 T 444444 m A\nXC7A100T 4 4 4 4 4 4 mA\nXC7A200T 5 5 5 5 5 5 mAXA7A12T N/A 1 N/A 1 N/A N/A mA\nXA7A15T N/A 1 N/A 1 N/A N/A mA\nXA7A25T N/A 1 N/A 1 N/A N/A mAXA7A35T N/A 1 N/A 1 N/A N/A mA\nXA7A50T N/A 1 N/A 1 N/A N/A mA\nXA7A75T N/A 4 N/A 4 N/A N/A mAXA7A100T N/A 4 N/A 4 N/A N/A mAXQ7A50T N/A 1 N/A 1 1 N/A mA\nXQ7A100T N/A 4 N/A 4 4 N/A mA\nXQ7A200T N/A 5 N/A 5 5 N/A mA\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 6ICCAUXQ Quiescent VCCAUX  supply current XC7A12T 13 13 13 13 13 13 mA\nXC7A15T 22 22 22 22 19 22 mA\nXC7A25T 13 13 13 13 13 13 mAXC7A35T 22 22 22 22 19 22 mAXC7A50T 22 22 22 22 19 22 mA\nXC7A75T 36 36 36 36 32 36 mA\nXC7A100T 36 36 36 36 32 36 mAXC7A200T 73 73 73 73 65 73 mA\nXA7A12T N/A 13 N/A 13 N/A N/A mA\nXA7A15T N/A 22 N/A 22 N/A N/A mAXA7A25T N/A 13 N/A 13 N/A N/A mA\nXA7A35T N/A 22 N/A 22 N/A N/A mA\nXA7A50T N/A 22 N/A 22 N/A N/A mAXA7A75T N/A 36 N/A 36 N/A N/A mA\nXA7A100T N/A 36 N/A 36 N/A N/A mA\nXQ7A50T N/A 22 N/A 22 19 N/A mAXQ7A100T N/A 36 N/A 36 32 N/A mA\nXQ7A200T N/A 73 N/A 73 65 N/A mATable  5: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2 -2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 7ICCBRAMQ Quiescent VCCBRAM  supply current XC7A12T 1 1 1 1 1 1 mA\nX C 7 A 1 5 T 222212 m A\nX C 7 A 2 5 T 111111 m AX C 7 A 3 5 T 222212 m AX C 7 A 5 0 T 222212 m A\nX C 7 A 7 5 T 444424 m A\nXC7A100T 4 4 4 4 2 4 mAXC7A200T 11 11 11 11 6 11 mA\nXA7A12T N/A 1 N/A 1 N/A N/A mA\nXA7A15T N/A 2 N/A 2 N/A N/A mAXA7A25T N/A 1 N/A 1 N/A N/A mA\nXA7A35T N/A 2 N/A 2 N/A N/A mA\nXA7A50T N/A 2 N/A 2 N/A N/A mAXA7A75T N/A 4 N/A 4 N/A N/A mA\nXA7A100T N/A 4 N/A 4 N/A N/A mA\nXQ7A50T N/A 2 N/A 2 1 N/A mAXQ7A100T N/A 4 N/A 4 2 N/A mA\nXQ7A200T N/A 11 N/A 11 6 N/A mA\nNotes: \n1. Typical values are specified at nominal voltage, 85°C junction temperature (Tj) with single-ended SelectIO resources.\n2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power ) to estimate static power consumption for \nconditions other than those specified.Table  5: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2 -2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 8Power‐On/Off Power Supply Sequencing\nThe recommended power-on sequence is VCCINT , VCCBRAM , VCCAUX , and VCCO to achieve minimum cu rrent draw and ensure \nthat the I/Os are 3-stated at power-on. The recommended power-off se quence is the reverse of the power-on sequence. If \nVCCINT  and VCCBRAM  have the same recommended voltage levels then both can be powered by the same supply and ramped \nsimultaneously. If VCCAUX  and VCCO have the same recommended voltage levels then both can be powered by the same \nsupply and ramped simultaneously.\nFor VCCO voltages of 3.3V in HR I/O banks and configuration bank 0:\n• The voltage difference between VCCO and VCCAUX  must not exceed 2.625V for longer than TVCCO2VCCAUX  for each \npower-on/off cycle to maintain device reliability levels.\n•T h e  TVCCO2VCCAUX  time can be allocated in any percentage  between the power-on  and power-off ramps.\nThe recommended power-on sequence  to achieve minimum current draw for the GTP transceivers is VCCINT , VMGTAVCC , \nVMGTAVTT  OR VMGTAVCC , VCCINT , VMGTAVTT . Both VMGTAVCC  and VCCINT  can be ramped simultaneously. The recommended \npower-off sequence is the reverse of the power- on sequence to achieve minimum current draw.\nIf these recommended sequences are not met, current drawn from VMGTAVTT  can be higher than spec ifications during power-\nup and power-down.\n•W h e n  VMGTAVTT  is powered before VMGTAVCC  and VMGTAVTT –VMGTAVCC >1 5 0  m V  a n d  VMGTAVCC <0 . 7 V ,  t h e  VMGTAVTT  \ncurrent draw can increase by 460 mA per transceiver during VMGTAVCC  ramp up. The duration of the current draw can be \nup to 0.3 x TMGTAVCC  (ramp time from GND to 90% of VMGTAVCC ). The reverse is true for power-down.\n•W h e n  VMGTAVTT  is powered before VCCINT  and VMGTAVTT –VCCINT > 150 mV and VCCINT <0 . 7 V ,  t h e  VMGTAVTT  current \ndraw can increase by 50 mA per transceiver during VCCINT  ramp up. The duration of th e current draw can be up to \n0.3 x TVCCINT  (ramp time from GND to 90% of VCCINT ). The reverse is true for power-down.\nThere is no recommended sequence for supplies not shown.Table 6  shows the minimum current, in addition to I\nCCQ, that is required by Artix-7 devices for proper power-on and \nconfiguration. If the current minimums shown in Table 5  and Table 6  are met, the device powers on after all four supplies \nhave passed through their power-on re set threshold voltages. The FPGA must not be configured until after VCCINT  is applied.\nOnce initialized and configured, use the Xilinx Power Estima tor (XPE) tools to estimate current drain on these supplies.\nTable  6: Power-On Current for Artix-7 Devices\nDevice ICCINTMIN ICCAUXMIN ICCOMIN ICCBRAMMIN Units\nXC7A12T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A15T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A25T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A35T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A50T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A75T ICCINTQ +1 7 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A100T ICCINTQ +1 7 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXC7A200T ICCINTQ +3 4 0 ICCAUXQ +5 0 ICCOQ + 40 mA per bank ICCBRAMQ +8 0 m A\nXA7A12T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A15T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A25T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A35T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A50T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A75T ICCINTQ +1 7 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXA7A100T ICCINTQ +1 7 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXQ7A50T ICCINTQ +1 2 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 9DC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended \noperating conditions at the VOL and VOH test points. Only selected standards are te sted. These are chosen to ensure that all \nstandards meet their specifications. The sele cted standards are tested at a minimum VCCO with the respective VOL and VOH \nvoltage levels shown. Other standards are sample tested.XQ7A100T ICCINTQ +1 7 0 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCBRAMQ +6 0 m A\nXQ7A200T ICCINTQ +3 4 0 ICCAUXQ +5 0 ICCOQ + 40 mA per bank ICCBRAMQ +8 0 m A\nTable  7: Power Supply Ramp Time\nSymbol Description Conditions Min Max Units\nTVCCINT Ramp time from GND to 90% of VCCINT 0.2 50 ms\nTVCCO Ramp time from GND to 90% of VCCO 0.2 50 ms\nTVCCAUX Ramp time from GND to 90% of VCCAUX 0.2 50 ms\nTVCCBRAM Ramp time from GND to 90% of VCCBRAM 0.2 50 ms\nTVCCO2VCCAUX Allowed time per power cycle for VCCO – VCCAUX  \uf03e\uf0202.625V TJ = 125°C(1) –3 0 0\nms TJ = 100°C(1) –5 0 0\nTJ = 85°C(1)–8 0 0\nTMGTAVCC Ramp time from GND to 90% of VMGTAVCC 0.2 50 ms\nTMGTAVTT Ramp time from GND to 90% of VMGTAVTT 0.2 50 ms\nNotes: \n1. Based on 240,000 power cycles with nominal VCCO of 3.3V or 36,500 power cycles with worst case VCCO of 3.465V.\nTable  8: SelectIO DC Input and Output Levels(1)(2)\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA, Max mA, Min\nHSTL_I –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 8.00 –8.00\nHSTL_I_18 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 8.00 –8.00\nHSTL_II –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 16.00 –16.00\nHSTL_II_18 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 16.00 –16.00\nHSUL_12 –0.300 VREF– 0.130 VREF+ 0.130 VCCO+ 0.300 20% VCCO 80% VCCO 0.10 –0.10\nLVCMOS12 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 3 Note 3\nLVCMOS15 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 25% VCCO 75% VCCO Note 4 Note 4\nLVCMOS18 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.450 VCCO–0 . 4 5 0 Note 5 Note 5\nLVCMOS25 –0.300 0.7 1.700 VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 4 Note 4\nLVCMOS33 –0.300 0.8 2.000 3.450 0.400 VCCO–0 . 4 0 0 Note 4 Note 4\nLVTTL –0.300 0.8 2.000 3.450 0.400 2.400 Note 5 Note 5\nMOBILE_DDR –0.300 20% VCCO 80% VCCO VCCO+ 0.300 10% VCCO 90% VCCO 0.10 –0.10\nPCI33_3 –0.400 30% VCCO 50% VCCO VCCO+ 0.500 10% VCCO 90% VCCO 1.50 –0.50\nSSTL135 –0.300 VREF– 0.090 VREF+ 0.090 VCCO+0 . 3 0 0 VCCO/ 2–0 . 1 5 0 VCCO/2 + 0.150 13.00 –13.00\nSSTL135_R –0.300 VREF– 0.090 VREF+ 0.090 VCCO+0 . 3 0 0 VCCO/ 2–0 . 1 5 0 VCCO/2 + 0.150 8.90 –8.90\nSSTL15 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+0 . 3 0 0 VCCO/ 2–0 . 1 7 5 VCCO/2 + 0.175 13.00 –13.00Table  6: Power-On Current for Artix-7 Devices (Cont’d)\nDevice ICCINTMIN ICCAUXMIN ICCOMIN ICCBRAMMIN Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 10SSTL15_R –0.300 VREF– 0.100 VREF+ 0.100 VCCO+0 . 3 0 0 VCCO/ 2–0 . 1 7 5 VCCO/2 + 0.175 8.90 –8.90\nSSTL18_I –0.300 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 0 0 VCCO/ 2–0 . 4 7 0 VCCO/2 + 0.470 8.00 –8.00\nSSTL18_II –0.300 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 0 0 VCCO/ 2–0 . 6 0 0 VCCO/2 + 0.600 13.40 –13.40\nNotes: \n1. Tested according to relevant specifications.\n2. 3.3V and 2.5V standards are only supported in HR I/O banks.3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.\n4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.\n5. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.6. For detailed interface specific DC voltage levels, see 7 Series FPGAs SelectIO Resources User Guide  (UG471\n).\nTable  9: Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOCM(3)VOD(4)\nV, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max\nBLVDS_25 0.300 1.200 1.425 0.100 – – – 1.250  – Note 5\nMINI_LVDS_25 0.300 1.200 VCCAUX 0.200 0.400 0.600 1.000 1.200 1.400 0.300 0.450 0.600\nPPDS_25 0.200 0.900 VCCAUX 0.100 0.250 0.400 0.500 0.950 1.400 0.100 0.250 0.400\nRSDS_25 0.300 0.900 1.500 0.100 0.350 0.600 1.000 1.200 1.400 0.100 0.350 0.600\nTMDS_33 2.700 2.965 3.230 0.150 0.675 1.200 VCCO–0.405 VCCO–0.300 VCCO–0.190 0.400 0.600 0.800\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q – Q ).\n3. VOCM is the output common mode voltage.\n4. VOD is the output differential voltage (Q – Q ).\n5. VOD for BLVDS will vary significantly depending on topology and loading.\nTable  10: Complementary Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOL(3)VOH(4)IOL IOH\nV, Min V,Typ V, Max V,Min V, Max V, Max V, Min mA, Max mA, Min\nDIFF_HSTL_I 0.300 0.750 1.125 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_I_18 0.300 0. 900 1.425 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_II 0.300 0.75 0 1.125 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSTL_II_18 0.300 0.900 1.425 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSUL_12 0.300 0.600 0.850 0.100 – 20% VCCO 80% VCCO 0.100 –0.100\nDIFF_MOBILE_DDR 0.300 0.900 1.425 0.100 – 10% VCCO 90% VCCO 0.100 –0.100\nDIFF_SSTL135 0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 13.0 –13.0\nDIFF_SSTL135_R 0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 8.9 –8.9\nDIFF_SSTL15 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 13.0 –13.0\nDIFF_SSTL15_R 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 8.9 –8.9\nDIFF_SSTL18_I 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.470 (VCCO/2) + 0.470 8.00 –8.00Table  8: SelectIO DC Input and Output Levels(1)(2) (Cont’d)\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA, Max mA, Min\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 11LVDS DC Specifications (LVDS_25)DIFF_SSTL18_II 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.600 (VCCO/2) + 0.600 13.4 –13.4\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q – Q ).\n3. VOL is the single-ended low-output voltage.\n4. VOH is the single-ended high-output voltage.\nTable  11: LVDS_25 DC Specifications(1)\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.375 2.500 2.625 V\nVOH Output High Voltage for Q and Q RT = 100\uf057 across Q and Q  signals – – 1.675 V\nVOL Output Low Voltage for Q and Q RT = 100\uf057 across Q and Q  signals 0.700 – – V\nVODIFF Differential Output Voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g hRT = 100\uf057 across Q and Q  signals 247 350 600 mV\nVOCM Output Common-Mode Voltage RT = 100\uf057 across Q and Q  signals 1.000 1.250 1.425 V\nVIDIFF Differential Input Voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g h100 350 600 mV\nVICM Input Common-Mode Voltage 0.300 1.200 1.500 V\nNotes: \n1. Differential inputs for LVDS_25 can be placed in banks with VCCO levels that are different from the required level for outputs. Consult the \n7 Series FPGAs SelectIO Resources User Guide  (UG471 ) for more information.Table  10: Complementary Differential SelectIO DC Input and Output Levels (Cont’d)\nI/O StandardVICM(1)VID(2)VOL(3)VOH(4)IOL IOH\nV, Min V,Typ V, Max V,Min V, Max V, Max V, Min mA, Max mA, Min\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 12AC Switching Characteristics\nAll values represented in this data sheet are based on the speed specifications from the ISE® Design Suite and \nVivado® Design Suite as outlined in Table 12 .\nSwitching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or \nProduction. Each designatio n is defined as follows:\nAdvance Product SpecificationThese specifications are based on simulations only and are typi cally available soon after device design specifications are \nfrozen. Although speed grades with this designation are considered relatively stab le and conservative, some under-reporting \nmight still occur.\nPreliminary Produc t Specification\nThese specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with \nthis designation are intended to give a be tter indication of the expected performanc e of production silicon. The probability \nof under-reporting delays is greatly reduced as compared to Advance data.\nProduction Product SpecificationThese specifications are released once enough production silicon of a particular device family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subs equent changes. Typi cally, the slowest \nspeed grades transition to Production before faster speed grades.\nTesting of AC Switching Characteristics\nInternal timing parameters are derived from measuring inte rnal test patterns. All AC switching characteristics are \nrepresentative of worst-case supply volt age and junction temperature conditions.\nFor more specific, more precise, and worst-case guaranteed data , use the values reported by th e static timing analyzer and \nback-annotate to the simulation net list. Unless ot herwise noted, values apply to all Artix-7 FPGAs.Table  12: Artix-7 FPGA Speed Specification Version By Device\nVersion In: Typical VCCINTDevice\nISE 14.7 Vivado 2018.2 ( Table 2 )\nN/A 1.22 1.0V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T\nN/A 1.22 0.95V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T, XC7A100T, \nXC7A200T\nN/A 1.14 0.9V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T\n1.10 1.22 1.0V XC7A100T, XC7A200T\n1.07 1.14 0.9V XC7A100T, XC7A200T\nN/A 1.15 1.0V XA7A12T, XA7A15T, XA725T, XA7A35T, XA7A50T, XA7A75T\n1.07 1.15 1.0V XA7A100T\n1.06 1.11 1.0V XQ7A100T, XQ7A200T\nN/A 1.11 1.0V XQ7A50T\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 13Speed Grade Designations\nSince individual family members are prod uced at different times, the migration from one category to another depends \ncompletely on the status of the fabrication process for each device. Table 13  correlates the current st atus of each Artix-7 \ndevice on a per speed grade basis.\nProduction Silicon and Software Status\nIn some cases, a particular family memb er (and speed grade) is released to production before a speed specification is \nreleased with the correct label (Advance, Preliminary, Producti on). Any labeling discrepancies are corrected in subsequent \nspeed specification releases.\nTable 14  lists the production released Arti x-7 device, speed grade, and the minimum corresponding supported speed \nspecification version and software revision s. The software and speed specifications listed are the minimum releases required \nfor production. All subsequent releases of software and speed specifications are valid.Table  13: Artix-7 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC7A12T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A15T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A25T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A35T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A50T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A75T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)XC7A100T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXC7A200T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)\nXA7A12T -2I, -1I, and -1Q\nXA7A15T -2I, -1I, and -1Q\nXA7A25T -2I, -1I, and -1Q\nXA7A35T -2I, -1I, and -1Q\nXA7A50T -2I, -1I, and -1Q\nXA7A75T -2I, -1I, and -1Q\nXA7A100T -2I, -1I, and -1Q\nXQ7A50T -2I, -1I, -1LI (0.95V), and -1M\nXQ7A100T -2I, -1I, -1LI (0.95V), and -1M\nXQ7A200T -2I, -1I, -1LI (0.95V), and -1M\nTable  14: Artix-7 Device Production Software and Speed Specification Release\nDeviceSpeed Grade\n1.0V 0.95V 0.9V\n-3 -2 -2LE -1 -1Q -1M -1LI -2LE\nXC7A12T Vivado tools \n2018.2 v1.22Vivado tools 2017.4 v1.20 N/A N/A Vivado tools \n2017.4 v1.20Vivado tools \n2018.1 v1.14\nXC7A15T Vivado tools 2014.4 v1.14 N/A N/A Vivado tools \n2014.4 v1.14Vivado tools \n2014.4 v1.10\nXC7A25T Vivado tools \n2018.2 v1.22Vivado tools 2017.4 v1.20 N/A N/A Vivado tools \n2017.4 v1.20Vivado tools \n2018.1 v1.14\nXC7A35T Vivado tools 2013.4 v1.11 N/A N/A Vivado tools \n2014.4 v1.14Vivado tools \n2013.4 v1.08\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 14Selecting the Correct Speed Grade and Voltage in the Vivado Tools\nIt is important to select the correct devi ce speed grade and voltage in the Vivado to ols for the device that you are selecting.\nTo select the 1.0V speed specificatio ns in the Vivado tools, select the Artix-7 , XA Artix-7 , or Defense Grade Artix-7Q  \nsub-family, and then select the part name that is the devi ce name followed by the pack age name followed by the speed \ngrade. For example, select the xc7a100tfgg676-3  part name for the XC7A100T device in  the FGG676 package and -3 (1.0V) \nspeed grade or select the xc7a100tfgg676-2L  part name for the XC7A100T device in  the FGG676 package and -2LE (1.0V) \nspeed grade.\nTo select the -1LI (0.95V) speed specifications in the Vivado tools, select the Artix-7  sub-family and then select the part \nname that is the device name followed by an “i” followed by  the package name followed by the speed grade. For example, \nselect the xc7a100tifgg676-1L  part name for the XC7A100T device in the FGG676 package and -1LI (0.95V) speed grade. \nThe -1LI (0.95V) speed specifications  are not supported in the ISE tools.\nTo select the -2LE (0.9V) speed specific ations in the Vivado tools, select the Artix-7 Low Voltage  sub-family and then select \nthe part name that is the devi ce name followed by an “l”  followed by the package name followed by the speed grade. For \nexample, select the xc7a100tlfgg676-2L  part name for the XC7A100T device in the FGG676 package and -2LE (0.9V) speed \ngrade.XC7A50T Vivado tools 2013.4 v1.11 N/A N/A Vivado tools \n2014.4 v1.14Vivado tools \n2013.4 v1.08\nXC7A75T Vivado tools 2013.3 v1.10 N/A N/A Vivado tools \n2014.4 v1.14Vivado tools \n2013.3 v1.07\nXC7A100T ISE tools 14.4 or Vi vado tools 2012.4 with the \n14.4/2012.4 device pack v1.07N/A N/A Vivado tools \n2014.4 v1.14ISE tools 14.5 \nor Vivado \ntools 2013.1 \nv1.05XC7A200T ISE tools 14.4 or Vi vado tools 2012.4 with the \n14.4/2012.4 device pack v1.07N/A N/A Vivado tools \n2014.4 v1.14\nXA7A12T N/A Vivado tools \n2018.1 v1.15N/A Vivado tools 2018.1 v1.15 N/A N/A N/A\nXA7A15T N/A Vivado tools \n2014.4 v1.14N/A Vivado tools 2014.4 v1.14 N/A N/A N/A\nXA7A25T N/A Vivado tools \n2018.1 v1.15N/A Vivado tools 2018.1 v1.15 N/A N/A N/A\nXA7A35T N/A Vivado tools \n2014.1 v1.09N/A Vivado tools 2014.1 v1.09 N/A N/A N/A\nXA7A50T N/A Vivado tools \n2014.1 v1.09N/A Vivado tools 2014.1 v1.09 N/A N/A N/A\nXA7A75T N/A Vivado tools \n2014.1 v1.09N/A Vivado tools 2014.1 v1.09 N/A N/A N/A\nXA7A100T N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.05N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.05ISE tools 14.6 \nor Vivado tools \n2013.2 v1.06N/A N/A N/A\nXQ7A50T N/A Vivado tools \n2014.2 v1.08N/A Vivado tools \n2014.2 v1.08N/A Vivado tools \n2014.2 v1.08Vivado tools \n2015.4 v1.11N/A\nXQ7A100T N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.04N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.04N/A ISE tools 14.6 \nor Vivado tools \n2013.2 v1.05Vivado tools \n2015.4 v1.11N/A\nXQ7A200T N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.04N/A ISE tools 14.5 \nor Vivado tools \n2013.1 v1.04N/A ISE tools 14.6 \nor Vivado tools \n2013.2 v1.05Vivado tools \n2015.4 v1.11N/ATable  14: Artix-7 Device Production Software and Speed Specification Release (Cont’d)\nDeviceSpeed Grade\n1.0V 0.95V 0.9V\n-3 -2 -2LE -1 -1Q -1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 15A similar part naming co nvention applies to the speed specifications selection in the ISE tools for supported devices. See \nTable 14  for the subset of 7 series FP GAs supported in the ISE tools.\nPerformance Characteristics\nThis section provides the performance characteristics of some common function s and designs implemented in Artix-7 \ndevices. The numbers reported here are wors t-case values; they have al l been fully characterized. These values are subject to \nthe same guidelines as the AC Switching Characteristics, page 12 .\nTable  15: Networking Applications Interface Performances\nDescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nSDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) 680 680 600 600 600 Mb/s\nDDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) 1250 1250 950 950 950 Mb/s\nSDR LVDS receiver (SFI-4.1)(1)680 680 600 600 600 Mb/s\nDDR LVDS receiver (SPI-4.2)(1)1250 1250 950 950 950 Mb/s\nNotes: \n1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms domina te \ndeterministic performance.\nTable  16: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator(1)(2)\nMemory StandardSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\n4:1 Memory Controllers\nDDR3 1066(3) 800 800 667 800 800 Mb/s\nDDR3L 800 800 667 N/A 667 667 Mb/sDDR2 800 800 667 533 667 667 Mb/s\n2:1 Memory Controllers\nDDR3 800 700 620 620 620 620 Mb/sDDR3L 800 700 620 N/A 620 620 Mb/sDDR2 800 700 620 533 620 620 Mb/s\nLPDDR2 667 667 533 400 533 533 Mb/s\nNotes: \n1. VREF tracking is required. For more information, see 7 Series FPGAs Memory Interface Solutions User Guide  (UG586 ).\n2. When using the internal VREF, the maximum data rate is 800 Mb/s (400 MHz).\n3. The maximum PHY rate is 800 Mb/s in the CPG238 package.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 16IOB Pad Input/Output/3 ‐State\nTable 17  summarizes the values of standard-specific data input dela y adjustments, output delays terminating at pads (based \non standard) and 3-state delays.\n•TIOPI is described as the delay from IOB pad through the inpu t buffer to the I-pin of an IOB pad. The delay varies \ndepending on the capability of the SelectIO input buffer.\n•TIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies \ndepending on the capability of the SelectIO output buffer. \n•TIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an  IOB pad, when 3-state is \ndisabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM \ntermination turn-on time is always faster than TIOTP when the INTERMDISABLE pin is used.\nTable  17: IOB High Range (HR) Sw itching Characteristics\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE\nLVTTL_S4 1.26 1.34 1.41 1.53 1.41 1.58 3.80 3.93 4.18 4.18 4.18 4.41 3.82 3.96 4.20 4.20 4.20 4.05 ns\nLVTTL_S8 1.26 1.34 1.41 1.53 1.41 1.58 3.54 3.66 3.92 3.92 3.92 4.15 3.56 3.69 3.93 3.93 3.93 3.78 ns\nLVTTL_S12 1.26 1.34 1.41 1.53 1.41 1.58 3.52 3.65 3.90 3.90 3.90 4.13 3.54 3.68 3.91 3.91 3.91 3.77 ns\nLVTTL_S16 1.26 1.34 1.41 1.53 1.41 1.58 3.07 3.19 3.45 3.45 3.45 3.68 3.09 3.22 3.46 3.46 3.46 3.31 nsLVTTL_S24 1.26 1.34 1.41 1.53 1.41 1.58 3.29 3.41 3.67 3.67 3.67 3.90 3.31 3.44 3.68 3.68 3.68 3.53 ns\nLVTTL_F4 1.26 1.34 1.41 1.53 1.41 1.58 3.26 3.38 3.64 3.64 3.64 3.86 3.28 3.41 3.65 3.65 3.65 3.50 ns\nLVTTL_F8 1.26 1.34 1.41 1.53 1.41 1.58 2.74 2.87 3.12 3.12 3.12 3.35 2.76 2.90 3.13 3.13 3.13 2.99 nsLVTTL_F12 1.26 1.34 1.41 1.53 1.41 1.58 2.73 2.85 3.10 3.10 3.10 3.33 2.74 2.88 3.12 3.12 3.12 2.97 ns\nLVTTL_F16 1.26 1.34 1.41 1.53 1.41 1.58 2.56 2.68 2.93 2.93 2.93 3.16 2.57 2.71 2.95 2.95 2.95 2.80 ns\nLVTTL_F24 1.26 1.34 1.41 1.53 1.41 1.58 2.52 2.65 2.90 3.23 2.90 3.22 2.54 2.68 2.91 3.24 2.91 2.86 nsLVDS_25 0.73 0.81 0.88 0.89 0.88 0.90 1.29 1.41 1.67 1.67 1.67 1.86 1.31 1.44 1.68 1.68 1.68 1.50 ns\nMINI_LVDS_25 0.73 0.81 0.88 0.89 0.88 0.90 1.27 1.40 1.65 1.65 1.65 1.88 1.29 1.43 1.66 1.66 1.66 1.52 ns\nBLVDS_25 0.73 0.81 0.88 0.88 0.88 0.90 1.84 1.96 2.21 2.76 2.21 2.44 1.85 1.99 2.23 2.77 2.23 2.08 ns\nRSDS_25 (point \nto point)0.73 0.81 0.88 0.89 0.88 0.90 1.27 1.40 1.65 1.65 1.65 1.88 1.29 1.43 1.66 1.66 1.66 1.52 ns\nPPDS_25 0.73 0.81 0.88 0.89 0.88 0.90 1.29 1.41 1.67 1.67 1.67 1.88 1.31 1.44 1.68 1.68 1.68 1.52 ns\nTMDS_33 0.73 0.81 0.88 0.92 0.88 0.90 1.41 1.54 1.79 1.79 1.79 1.99 1.43 1.57 1.80 1.80 1.80 1.63 nsPCI33_3 1.24 1.32 1.39 1.52 1.39 1.57 3.10 3.22 3.48 3.48 3.48 3.71 3.12 3.25 3.49 3.49 3.49 3.34 ns\nHSUL_12_S 0.67 0.75 0.82 0.88 0.82 0.87 1.81 1.93 2.18 2.18 2.18 2.41 1.82 1.96 2.20 2.20 2.20 2.05 ns\nHSUL_12_F 0.67 0.75 0.82 0.88 0.82 0.87 1.29 1.41 1.67 1.67 1.67 1.90 1.31 1.44 1.68 1.68 1.68 1.53 nsDIFF_HSUL_\n12_S0.68 0.76 0.83 0.86 0.83 0.88 1.81 1.93 2.18 2.18 2.18 2.21 1.82 1.96 2.20 2.20 2.20 1.84 ns\nDIFF_HSUL_\n12_F0.68 0.76 0.83 0.86 0.83 0.88 1.29 1.41 1.67 1.67 1.67 1.79 1.31 1.44 1.68 1.68 1.68 1.42 ns\nMOBILE_\nDDR_S0.76 0.84 0.91 0.91 0.91 0.96 1.68 1.80 2.06 2.06 2.06 2.24 1.70 1.83 2.07 2.07 2.07 1.88 ns\nMOBILE_\nDDR_F0.76 0.84 0.91 0.91 0.91 0.96 1.38 1.51 1.76 1.76 1.76 1.97 1.40 1.54 1.77 1.77 1.77 1.61 ns\nDIFF_MOBILE_\nDDR_S0.70 0.78 0.85 0.85 0.85 0.87 1.70 1.82 2.07 2.07 2.07 2.24 1.71 1.85 2.09 2.09 2.09 1.88 ns\nDIFF_MOBILE_\nDDR_F0.70 0.78 0.85 0.85 0.85 0.87 1.45 1.57 1.82 1.82 1.82 2.00 1.46 1.60 1.84 1.84 1.84 1.64 ns\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 17HSTL_I_S 0.67 0.75 0.82 0.86 0.82 0.87 1.62 1.74 1.99 1.99 1.99 2.19 1.63 1.77 2.01 2.01 2.01 1.83 ns\nHSTL_II_S 0.65 0.73 0.80 0.86 0.80 0.85 1.41 1.54 1.79 1.79 1.79 1.99 1.43 1.57 1.80 1.81 1.80 1.63 ns\nHSTL_I_18_S 0.67 0.75 0.82 0.88 0.82 0.87 1.29 1.41 1.67 1.67 1.67 1.86 1.31 1.44 1.68 1.68 1.68 1.50 nsHSTL_II_18_S 0.66 0.75 0.81 0.88 0.81 0.87 1.41 1.54 1.79 1.79 1.79 1.97 1.43 1.57 1.80 1.80 1.80 1.61 ns\nDIFF_HSTL_I_S 0.68 0.76 0.83 0.86 0.83 0.85 1.59 1.71 1.96 1.96 1.96 2.13 1.60 1.74 1.98 1.98 1.98 1.77 ns\nDIFF_HSTL_\nII_S0.68 0.76 0.83 0.86 0.83 0.85 1.51 1.63 1.88 1.88 1.88 2.07 1.52 1.66 1.90 1.90 1.90 1.70 ns\nDIFF_HSTL_\nI_18_S0.71 0.79 0.86 0.86 0.86 0.87 1.38 1.51 1.76 1.76 1.76 1.96 1.40 1.54 1.77 1.77 1.77 1.59 ns\nDIFF_HSTL_\nII_18_S0.70 0.78 0.85 0.88 0.85 0.87 1.46 1.58 1.84 1.84 1.84 2.00 1.48 1.61 1.85 1.85 1.85 1.64 ns\nHSTL_I_F 0.67 0.75 0.82 0.86 0.82 0.87 1.10 1.22 1.48 1.49 1.48 1.69 1.12 1.25 1.49 1.51 1.49 1.33 ns\nHSTL_II_F 0.65 0.73 0.80 0.86 0.80 0.85 1.12 1.24 1.49 1.49 1.49 1.71 1.13 1.27 1.51 1.51 1.51 1.34 ns\nHSTL_I_18_F 0.67 0.75 0.82 0.88 0.82 0.87 1.13 1.26 1.51 1.54 1.51 1.72 1.15 1.29 1.52 1.56 1.52 1.36 ns\nHSTL_II_18_F 0.66 0.75 0.81 0.88 0.81 0.87 1.12 1.24 1.49 1.51 1.49 1.71 1.13 1.27 1.51 1.52 1.51 1.34 nsDIFF_HSTL_I_F 0.68 0.76 0.83 0.86 0.83 0.85 1.18 1.30 1.56 1.56 1.56 1.77 1.20 1.33 1.57 1.57 1.57 1.41 ns\nDIFF_HSTL_\nII_F0.68 0.76 0.83 0.86 0.83 0.85 1.21 1.33 1.59 1.59 1.59 1.77 1.23 1.36 1.60 1.60 1.60 1.41 ns\nDIFF_HSTL_\nI_18_F0.71 0.79 0.86 0.86 0.86 0.87 1.21 1.33 1.59 1.59 1.59 1.77 1.23 1.36 1.60 1.60 1.60 1.41 ns\nDIFF_HSTL_\nII_18_F0.70 0.78 0.85 0.88 0.85 0.87 1.21 1.33 1.59 1.59 1.59 1.77 1.23 1.36 1.60 1.60 1.60 1.41 ns\nLVCMOS33_S4 1.26 1.34 1.41 1.52 1.41 1.62 3.80 3.93 4.18 4.18 4.18 4.41 3.82 3.96 4.20 4.20 4.20 4.05 ns\nLVCMOS33_S8 1.26 1.34 1.41 1.52 1.41 1.62 3.52 3.65 3.90 3.90 3.90 4.13 3.54 3.68 3.91 3.91 3.91 3.77 nsLVCMOS33_S12 1.26 1.34 1.41 1.52 1.41 1.62 3.09 3.21 3.46 3.46 3.46 3.69 3.10 3.24 3.48 3.48 3.48 3.33 ns\nLVCMOS33_S16 1.26 1.34 1.41 1.52 1.41 1.62 3.40 3.52 3.77 3.78 3.77 4.00 3.42 3.55 3.79 3.79 3.79 3.64 ns\nLVCMOS33_F4 1.26 1.34 1.41 1.52 1.41 1.62 3.26 3.38 3.64 3.64 3.64 3.86 3.28 3.41 3.65 3.65 3.65 3.50 ns\nLVCMOS33_F8 1.26 1.34 1.41 1.52 1.41 1.62 2.74 2.87 3.12 3.12 3.12 3.35 2.76 2.90 3.13 3.13 3.13 2.99 ns\nLVCMOS33_F12 1.26 1.34 1.41 1.52 1.41 1.62 2.56 2.68 2.93 2.93 2.93 3.16 2.57 2.71 2.95 2.95 2.95 2.80 nsLVCMOS33_F16 1.26 1.34 1.41 1.52 1.41 1.62 2.56 2.68 2.93 3.06 2.93 3.16 2.57 2.71 2.95 3.07 2.95 2.80 ns\nLVCMOS25_S4 1.12 1.20 1.27 1.38 1.27 1.43 3.13 3.26 3.51 3.51 3.51 3.72 3.15 3.29 3.52 3.52 3.52 3.36 ns\nLVCMOS25_S8 1.12 1.20 1.27 1.38 1.27 1.43 2.88 3.01 3.26 3.26 3.26 3.49 2.90 3.04 3.27 3.27 3.27 3.13 nsLVCMOS25_S12 1.12 1.20 1.27 1.38 1.27 1.43 2.48 2.60 2.85 2.85 2.85 3.08 2.49 2.63 2.87 2.87 2.87 2.72 ns\nLVCMOS25_S16 1.12 1.20 1.27 1.38 1.27 1.43 2.82 2.94 3.20 3.20 3.20 3.43 2.84 2.97 3.21 3.21 3.21 3.06 ns\nLVCMOS25_F4 1.12 1.20 1.27 1.38 1.27 1.43 2.74 2.87 3.12 3.12 3.12 3.35 2.76 2.90 3.13 3.13 3.13 2.99 nsLVCMOS25_F8 1.12 1.20 1.27 1.38 1.27 1.43 2.18 2.30 2.56 2.56 2.56 2.79 2.20 2.33 2.57 2.57 2.57 2.42 ns\nLVCMOS25_F12 1.12 1.20 1.27 1.38 1.27 1.43 2.16 2.29 2.54 2.54 2.54 2.77 2.18 2.32 2.55 2.56 2.55 2.41 ns\nLVCMOS25_F16 1.12 1.20 1.27 1.38 1.27 1.43 2.01 2.13 2.39 2.63 2.39 2.61 2.03 2.16 2.40 2.65 2.40 2.25 nsLVCMOS18_S4 0.74 0.83 0.89 0.97 0.89 0.94 1.62 1.74 1.99 1.99 1.99 2.19 1.63 1.77 2.01 2.01 2.01 1.83 ns\nLVCMOS18_S8 0.74 0.83 0.89 0.97 0.89 0.94 2.18 2.30 2.56 2.56 2.56 2.79 2.20 2.33 2.57 2.57 2.57 2.42 ns\nLVCMOS18_S12 0.74 0.83 0.89 0.97 0.89 0.94 2.18 2.30 2.56 2.56 2.56 2.79 2.20 2.33 2.57 2.57 2.57 2.42 nsTable  17: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 18LVCMOS18_S16 0.74 0.83 0.89 0.97 0.89 0.94 1.52 1.65 1.90 1.90 1.90 2.13 1.54 1.68 1.91 1.91 1.91 1.77 ns\nLVCMOS18_S24 0.74 0.83 0.89 0.97 0.89 0.94 1.60 1.72 1.98 2.40 1.98 2.21 1.62 1.75 1.99 2.41 1.99 1.84 ns\nLVCMOS18_F4 0.74 0.83 0.89 0.97 0.89 0.94 1.45 1.57 1.82 1.82 1.82 2.05 1.46 1.60 1.84 1.84 1.84 1.69 nsLVCMOS18_F8 0.74 0.83 0.89 0.97 0.89 0.94 1.68 1.80 2.06 2.06 2.06 2.29 1.70 1.83 2.07 2.07 2.07 1.92 ns\nLVCMOS18_F12 0.74 0.83 0.89 0.97 0.89 0.94 1.68 1.80 2.06 2.06 2.06 2.29 1.70 1.83 2.07 2.07 2.07 1.92 ns\nLVCMOS18_F16 0.74 0.83 0.89 0.97 0.89 0.94 1.40 1.52 1.77 1.78 1.77 2.00 1.42 1.55 1.79 1.79 1.79 1.64 nsLVCMOS18_F24 0.74 0.83 0.89 0.97 0.89 0.94 1.34 1.46 1.71 2.28 1.71 1.94 1.35 1.49 1.73 2.29 1.73 1.58 ns\nLVCMOS15_S4 0.77 0.86 0.93 0.96 0.93 0.98 2.05 2.18 2.43 2.43 2.43 2.50 2.07 2.21 2.45 2.45 2.45 2.14 ns\nLVCMOS15_S8 0.77 0.86 0.93 0.96 0.93 0.98 2.09 2.21 2.46 2.46 2.46 2.69 2.10 2.24 2.48 2.48 2.48 2.33 nsLVCMOS15_S12 0.77 0.86 0.93 0.96 0.93 0.98 1.59 1.71 1.96 1.96 1.96 2.19 1.60 1.74 1.98 1.98 1.98 1.83 ns\nLVCMOS15_S16 0.77 0.86 0.93 0.96 0.93 0.98 1.59 1.71 1.96 1.96 1.96 2.19 1.60 1.74 1.98 1.98 1.98 1.83 ns\nLVCMOS15_F4 0.77 0.86 0.93 0.96 0.93 0.98 1.85 1.97 2.23 2.23 2.23 2.27 1.87 2.00 2.24 2.24 2.24 1.91 nsLVCMOS15_F8 0.77 0.86 0.93 0.96 0.93 0.98 1.60 1.72 1.98 1.98 1.98 2.21 1.62 1.75 1.99 1.99 1.99 1.84 ns\nLVCMOS15_F12 0.77 0.86 0.93 0.96 0.93 0.98 1.35 1.47 1.73 1.73 1.73 1.96 1.37 1.50 1.74 1.74 1.74 1.59 ns\nLVCMOS15_F16 0.77 0.86 0.93 0.96 0.93 0.98 1.34 1.46 1.71 2.07 1.71 1.94 1.35 1.49 1.73 2.09 1.73 1.58 nsLVCMOS12_S4 0.87 0.95 1.02 1.19 1.02 1.08 2.57 2.69 2.95 2.95 2.95 3.18 2.59 2.72 2.96 2.96 2.96 2.81 ns\nLVCMOS12_S8 0.87 0.95 1.02 1.19 1.02 1.08 2.09 2.21 2.46 2.46 2.46 2.69 2.10 2.24 2.48 2.48 2.48 2.33 ns\nLVCMOS12_S12 0.87 0.95 1.02 1.19 1.02 1.08 1.79 1.91 2.17 2.17 2.17 2.40 1.81 1.94 2.18 2.18 2.18 2.03 nsLVCMOS12_F4 0.87 0.95 1.02 1.19 1.02 1.08 1.98 2.10 2.35 2.35 2.35 2.58 1.99 2.13 2.37 2.37 2.37 2.22 ns\nLVCMOS12_F8 0.87 0.95 1.02 1.19 1.02 1.08 1.54 1.66 1.92 1.92 1.92 2.15 1.56 1.69 1.93 1.93 1.93 1.78 ns\nLVCMOS12_F12 0.87 0.95 1.02 1.19 1.02 1.08 1.38 1.51 1.76 1.76 1.76 1.97 1.40 1.54 1.77 1.77 1.77 1.61 nsSSTL135_S 0.67 0.75 0.82 0.88 0.82 0.87 1.35 1.47 1.73 1.73 1.73 1.93 1.37 1.50 1.74 1.74 1.74 1.56 ns\nSSTL15_S 0.60 0.68 0.75 0.75 0.75 0.80 1.30 1.43 1.68 1.71 1.68 1.88 1.32 1.46 1.69 1.73 1.69 1.52 ns\nSSTL18_I_S 0.67 0.75 0.82 0.86 0.82 0.87 1.67 1.79 2.04 2.04 2.04 2.24 1.68 1.82 2.06 2.06 2.06 1.88 ns\nSSTL18_II_S 0.67 0.75 0.82 0.88 0.82 0.85 1.31 1.43 1.68 1.68 1.68 1.91 1.32 1.46 1.70 1.70 1.70 1.55 ns\nDIFF_SSTL135_\nS0.68 0.76 0.83 0.88 0.83 0.87 1.35 1.47 1.73 1.73 1.73 1.93 1.37 1.50 1.74 1.74 1.74 1.56 ns\nDIFF_SSTL15_\nS0.68 0.76 0.83 0.88 0.83 0.87 1.30 1.43 1.68 1.71 1.68 1.88 1.32 1.46 1.69 1.73 1.69 1.52 ns\nDIFF_SSTL18\n_I_S0.71 0.79 0.86 0.88 0.86 0.87 1.68 1.80 2.06 2.06 2.06 2.24 1.70 1.83 2.07 2.07 2.07 1.88 ns\nDIFF_SSTL18\n_II_S0.71 0.79 0.86 0.88 0.86 0.87 1.38 1.51 1.76 1.76 1.76 1.94 1.40 1.54 1.77 1.77 1.77 1.58 nsTable  17: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 19Table 18  specifies the values of TIOTPHZ  and TIOIBUFDISABLE . TIOTPHZ  is described as the delay from the T pin to the IOB pad through the \noutput buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). TIOIBUFDISABLE is described as the IOB delay from \nIBUFDISABLE to O output. In HR  I/O banks, the internal IN_TERM terminatio n turn-off time is always faster than TIOTPHZ  when the \nINTERMDISABLE pin is used.\nI/O Standard Adjustment Measurement Methodology\nInput Delay Measurements\nTable 19  shows the test setup parameters used for measuring input delay.SSTL135_F 0.67 0.75 0.82 0.88 0.82 0.87 1.12 1.24 1.49 1.49 1.49 1.71 1.13 1.27 1.51 1.51 1.51 1.34 ns\nSSTL15_F 0.60 0.68 0.75 0.75 0.75 0.80 1.07 1.19 1.45 1.45 1.45 1.68 1.09 1.22 1.46 1.46 1.46 1.31 ns\nSSTL18_I_F 0.67 0.75 0.82 0.86 0.82 0.87 1.12 1.24 1.49 1.53 1.49 1.72 1.13 1.27 1.51 1.54 1.51 1.36 nsSSTL18_II_F 0.67 0.75 0.82 0.88 0.82 0.85 1.12 1.24 1.49 1.51 1.49 1.71 1.13 1.27 1.51 1.52 1.51 1.34 ns\nDIFF_SSTL135\n_F0.68 0.76 0.83 0.88 0.83 0.87 1.12 1.24 1.49 1.49 1.49 1.71 1.13 1.27 1.51 1.51 1.51 1.34 ns\nDIFF_SSTL15_F 0.68 0.76 0.83 0.88 0.83 0.87 1.07 1.19 1.45 1.45 1.45 1.68 1.09 1.22 1.46 1.46 1.46 1.31 ns\nDIFF_SSTL18_I\n_F0.71 0.79 0.86 0.88 0.86 0.87 1.23 1.35 1.60 1.60 1.60 1.80 1.24 1.38 1.62 1.62 1.62 1.44 ns\nDIFF_SSTL18_II\n_F0.71 0.79 0.86 0.88 0.86 0.87 1.21 1.33 1.59 1.59 1.59 1.79 1.23 1.36 1.60 1.60 1.60 1.42 ns\nTable  18: IOB 3-state Output Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTIOTPHZ T input to pad high-impedance 2.06 2.19 2.37 2.37 2.37 2.03 ns\nTIOIBUFDISABLE IBUF turn-on time from IBUFDISABLE to O \noutput2.11 2.30 2.60 2.60 2.60 2.17 ns\nTable  19: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1)VH(1)VMEAS\n(3)(5)VREF\n(2)(4)\nLVCMOS, 1.2V LVCMOS12 0.1 1.1 0.6 –\nLVCMOS, 1.5V LVCMOS15 0.1 1.4 0.75 –\nLVCMOS, 1.8V LVCMOS18 0.1 1.7 0.9 –\nLVCMOS, 2.5V LVCMOS25 0.1 2.4 1.25 –LVCMOS, 3.3V LVCMOS33 0.1 3.2 1.65 –LVTTL, 3.3V LVTTL 0.1 3.2 1.65 –\nMOBILE_DDR, 1.8V MOBILE_DDR 0.1 1.7 0.9 –\nPCI33, 3.3V PCI33_3 0.1 3.2 1.65 –HSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 V\nREF–0 . 5 VREF+0 . 5 VREF 0.60Table  17: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE -3-2/\n-2LE-1-1Q/\n-1M-1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 20HSTL, Class I & II, 1.5V HSTL_I, HSTL_II VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 8 VREF+0 . 8 VREF 0.90\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL (Stub Terminated Transceiver Logic), 1.2V SSTL12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL, 1.35V SSTL135, SSTL135_R VREF– 0.575 VREF+ 0.575 VREF 0.675\nSSTL, 1.5V SSTL15, SSTL15_R VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 8 VREF+0 . 8 VREF 0.90\nDIFF_MOBILE_DDR, 1.8V DIFF_MO BILE_DDR 0.9 – 0.125 0.9 + 0.125 0(5)–\nDIFF_HSTL, Class I, 1.2V DI FF_HSTL_I_12 0.6 – 0.125 0.6 + 0.125 0(5)–\nDIFF_HSTL, Class I & II,1.5V DIFF_HSTL_I, \nDIFF_HSTL_II0.75 – 0.125 0.75 + 0.125 0(5) –\nDIFF_HSTL, Class I & II, 1.8V DIFF_HSTL_I_18, \nDIFF_HSTL_II_180.9 – 0.125 0.9 + 0.125 0(5)–\nDIFF_HSUL, 1.2V DIFF_HSUL _12 0.6 – 0.125 0.6 + 0.125 0(5) –\nDIFF_SSTL135/DIF F_SSTL135_R, 1.35V DIFF_SSTL135, \nDIFF_SSTL135_R0.675 – 0.125 0.675 + 0.125 0(5)–\nDIFF_SSTL15/DIFF _SSTL15_R, 1.5V DIFF_SSTL15, \nDIFF_SSTL15_R0.75 – 0.125 0.75 + 0.125 0(5) –\nDIFF_SSTL18_I/DI FF_SSTL18_II, 1.8V DIFF_SSTL18_I, \nDIFF_SSTL18_II0.9 – 0.125 0.9 + 0.125 0(5) –\nLVDS_25, 2.5V LVDS_2 5 1.2 – 0.125 1.2 + 0.125 0(5)–\nBLVDS_25, 2.5V BLVDS_25 1.25 – 0.125 1.25 + 0.125 0(5) –\nMINI_LVDS_25, 2.5V MINI_LVDS _25 1.25 – 0.125 1.25 + 0.125 0(5) –\nPPDS_25 PPDS_25 1.25 – 0.125 1.25 + 0.125 0(5)–\nRSDS_25 RSDS_25 1.25 – 0.125 1.25 + 0.125 0(5) –\nTMDS_33 TMDS_33 3 – 0.125 3 + 0.125 0(5) –\nNotes: \n1. Input waveform switches between VLand VH.\n2. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF \nvalues listed are typical.\n3. Input voltage level from which measurement starts.\n4. This is an input voltage reference that bears no relation to the VREF / VMEAS  parameters found in IBIS models and/or noted in Figure 1 .\n5. The value given is the differential input voltage.Table  19: Input Delay Measurement Methodology (Cont’d)\nDescription I/O Standard Attribute VL(1)VH(1)VMEAS\n(3)(5)VREF\n(2)(4)\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 21Output Delay Measurements\nOutput delays are measured with short output traces. Standard  termination was used for all testing. The propagation delay \nof the trace is characterized separately and subtracted from the final measurement,  and is therefore not included in the \ngeneralized test setups shown in Figure 1  and Figure 2 .\nParameters VREF, RREF, CREF, and VMEAS  fully describe the test conditions for each I/O standard. The most accurate prediction \nof propagation delay in any given application can be obtained through IBIS simulation, using this method:\n1. Simulate the output driver of choice into the generalized test setup using values from Table 20 .\n2. Record the time to VMEAS .\n3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance \nvalue to represent the load.\n4. Record the time to VMEAS .\n5. Compare the results of step 2  and step 4 . The increase or decrease in delay yiel ds the actual propagation delay of the \nPCB trace.X-Ref Target - Figure 1\nFigure 1: Single-Ended Test Setup\nX-Ref Target - Figure 2\nFigure 2: Differential Test Setup\nTable  20: Output Delay Measurement Methodology\nDescription I/O Standard AttributeRREF \n(\uf057)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVCMOS, 1.2V LVCMOS12 1M 0 0.6 0\nLVCMOS, 1.5V LVCMOS15 1M 0 0.75 0\nLVCMOS, 1.8V LVCMOS18 1M 0 0.9 0\nLVCMOS, 2.5V LVCMOS25 1M 0 1.25 0LVCMOS, 3.3V LVCMOS33 1M 0 1.65 0\nLVTTL, 3.3V LVTTL 1M 0 1.65 0\nPCI33, 3.3V PCI33_3 25 10 1.65 0VREF\nRREF\nVMEAS\n(Voltage Level When T aking \nDelay Measurement)\nCREF \n(Probe Capacitance)FPGA O utput\nDS181_04_090514\nRREF VMEAS+\n–CREFFPGA O utput\nDS181_05_090514\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 22HSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 50 0 VREF 0.6\nHSTL, Class I, 1.5V HSTL_I 50 0 VREF 0.75\nHSTL, Class II, 1.5V HSTL_II 25 0 VREF 0.75\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 50 0 VREF 0.6\nSSTL12, 1.2V SSTL12 50 0 VREF 0.6\nSSTL135/SSTL135_R, 1.35V SSTL135, SSTL135_R 50 0 VREF 0.675\nSSTL15/SSTL15_R, 1.5V SSTL15, SSTL15_R 50 0 VREF 0.75\nSSTL (Stub Series Terminated Logic), \nClass I & Class II, 1.8VSSTL18_I, SSTL18_II 50 0 VREF 0.9\nDIFF_MOBILE_DDR, 1.8V DIFF_MOBILE_DDR 50 0 VREF 0.9\nDIFF_HSTL, Class I, 1.2V DIFF_HSTL_I_12 50 0 VREF 0.6\nDIFF_HSTL, Class I & II, 1.5V DIFF_HSTL_I, DIFF_HSTL_II 50 0 VREF 0.75\nDIFF_HSTL, Class I & II, 1.8V DIFF _HSTL_I_18, DIFF_HSTL_II_18 50 0 VREF 0.9\nDIFF_HSUL_12, 1.2V DIFF_HSUL_12 50 0 VREF 0.6\nDIFF_SSTL135/DIFF_SST L135_R, 1.35V DIFF_SSTL135, DIFF_SSTL135_R 50 0 VREF 0.675\nDIFF_SSTL15/DIFF_ SSTL15_R, 1.5V DIFF_SSTL1 5, DIFF_SSTL15_R 50 0 VREF 0.75\nDIFF_SSTL18, Class I & II, 1.8V DI FF_SSTL18_I, DIFF_SSTL18_II 50 0 VREF 0.9\nLVDS, 2.5V LVDS_25 100 0 0(2) 0\nBLVDS (Bus LVDS), 2.5V BLVDS_25 100 0 0(2) 0\nMini LVDS, 2.5V MINI_LVDS_25 100 0 0(2)0\nPPDS_25 PPDS_25 100 0 0(2) 0\nRSDS_25 RSDS_25 100 0 0(2) 0\nTMDS_33 TMDS_33 50 0 0(2)3.3\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF.\n2. The value given is the differential output voltage.Table  20: Output Delay Measurement Methodology (Cont’d)\nDescription I/O Standard AttributeRREF \n(\uf057)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 23Input/Output Logic Switching Characteristics\n Table  21: ILOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSetup/Hold\nTICE1CK /\nTICKCE1CE1 pin setup/hold with respect to CLK0.48/0.02 0.54/0.02 0. 76/0.02 0.76/0.02 0.76/0.02 0.50/–0.07 ns\nT\nISRCK /\nTICKSRSR pin setup/hold with respect to CLK0.60/0.01 0.70/0.01 1. 13/0.01 1.13/0.01 1.13/0.01 0.88/–0.35 ns\nT\nIDOCK /\nTIOCKDD pin setup/hold with respect to CLK without Delay0.01/0.27 0.01/0.29 0. 01/0.33 0.01/0.33 0.01/0.33 0.01/0.33 ns\nT\nIDOCKD /\nTIOCKDDDDLY pin setup/hold with respect to CLK (using IDELAY)0.02/0.27 0.02/0.29 0. 02/0.33 0.02/0.33 0.02/0.33 0.01/0.33 ns\nCombinatorial\nT\nIDI D pin to O pin propagation delay, no \nDelay0.11 0.11 0.13 0.13 0.13 0.14 ns\nTIDID DDLY pin to O pin propagation delay \n(using IDELAY)0.11 0.12 0.14 0.14 0.14 0.15 ns\nSequential Delays\nTIDLO D pin to Q1 pin using flip-flop as a \nlatch without Delay0.41 0.44 0.51 0.51 0.51 0.54 ns\nTIDLOD DDLY pin to Q1 pin using flip-flop as \na latch (using IDELAY)0.41 0.44 0.51 0.51 0.51 0.55 ns\nTICKQ CLK to Q outputs 0.53 0.57 0.66 0.66 0.66 0.71 ns\nTRQ_\nILOGICSR pin to OQ/TQ out 0.96 1.08 1.32 1.32 1.32 1.32 ns\nTGSRQ_\nILOGICGlobal set/reset to Q outputs 7.60 7.60 10.51 10.51 10.51 11.39 ns\nSet/Reset\nTRPW_\nILOGICMinimum pulse width, SR inputs 0.61 0.72 0.72 0.72 0.72 0.72 ns, Min\nTable  22: OLOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSetup/Hold\nTODCK /\nTOCKDD1/D2 pins setup/hold with respect to CLK0.67/–0.11 0.71/–0.11 0.84/–0.11 0.84/–0.06 0. 84/–0.11 0.64/0.03 ns\nT\nOOCECK /\nTOCKOCEOCE pin setup/hold with respect to CLK0.32/0.58 0.34/0.58 0.51/0.58 0 .51/0.58 0.51/0.58 0.28/0.01 ns\nT\nOSRCK /\nTOCKSRSR pin setup/hold with respect to CLK0.37/0.21 0.44/0.21 0.80/0.21 0 .80/0.21 0.80/0. 21 0.62/–0.25 ns\nT\nOTCK /\nTOCKTT1/T2 pins setup/hold with respect to CLK0.69/–0.14 0.73/–0.14 0.89/–0.14 0.89/–0.11 0. 89/–0.14 0.66/0.02 ns\nT\nOTCECK /\nTOCKTCETCE pin setup/hold with respect to CLK0.32/0.01 0.34/0.01 0.51/0.01 0 .51/0.10 0.51/0.01 0.24/0.05 ns\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 24Input Serializer/Deserializer Switching Characteristics\n Combinatorial\nTODQ D1 to OQ out or T1 to TQ out 0.83 0.96 1.16 1.16 1.16 1.36 ns\nSequential DelaysT\nOCKQ CLK to OQ/TQ out 0.47 0. 49 0.56 0.56 0.56 0.63 ns\nTRQ_OLOGIC SR pin to OQ/TQ out 0.72 0.80 0.95 0.95 0.95 1.12 ns\nTGSRQ_OLOGIC Global set/reset to Q outputs 7.60 7.60 10.51 10.51 10.51 11.39 ns\nSet/ResetT\nRPW_OLOGIC Minimum pulse width, SR inputs 0 .64 0.74 0.74 0.74 0.74 0.74 ns, \nMin\nTable  23: ISERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSetup/Hold for Control Lines\nTISCCK_BITSLIP /\nTISCKC_BITSLIPBITSLIP pin setup/hold with respect to CLKDIV0.01/0.14 0.02/0.15 0.02/0.17 0. 02/0.17 0.02/0.17 0.02/0.21 ns\nT\nISCCK_CE  /\nTISCKC_CE(2)CE pin setup/hold with respect to \nCLK (for CE1)0.45/–0.01 0.50/–0.01 0.72/–0.01 0.72/–0.01 0. 72/–0.01 0.45/–0.11 ns\nTISCCK_CE2  /\nTISCKC_CE2(2)CE pin setup/hold with respect to \nCLKDIV (for CE2)–0.10/0.33 –0.10/0.36 –0 .10/0.40 –0.10/0.40 –0.10/0.40 –0.17/0.40 ns\nSetup/Hold fo r Data Lines\nTISDCK_D /\nTISCKD_DD pin setup/hold with respect to CLK–0.02/0.12 –0.02/0.14 –0 .02/0.17 –0.02/0.17 –0.02/0.17 –0.04/0.19 ns\nT\nISDCK_DDLY /\nTISCKD_DDLYDDLY pin setup/hold with respect to CLK (using IDELAY)\n(1)–0.02/0.12 –0.02/0.14 –0 .02/0.17 –0.02/0.17 –0.02/0.17 –0.03/0.19 ns\nTISDCK_D_DDR /\nTISCKD_D_DDRD pin setup/hold with respect to CLK at DDR mode–0.02/0.12 –0.02/0.14 –0 .02/0.17 –0.02/0.17 –0.02/0.17 –0.04/0.19 ns\nT\nISDCK_DDLY_DDR / \nTISCKD_DDLY_DDRDDLY pin setup/hold with respect \nto CLK at DDR mode (using IDELAY)\n(1)0.12/0.12 0.14/0.14 0.17/0.17 0. 17/0.17 0.17/0.17 0.19/0.19 ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 0 .53 0.54 0.66 0.66 0.66 0.67 ns\nPropagation Delays\nTISDO_DO D input to DO output pin 0.11 0.11 0.13 0.13 0.13 0.14 ns\nNotes: \n1. Recorded at 0 tap value.\n2. TISCCK_CE2  and TISCKC_CE2  are reported as TISCCK_CE /TISCKC_CE  in the timing report.Table  22: OLOGIC Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 25Output Serializer/Deserializer Switching Characteristics\nTable  24: OSERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSetup/Hold \nTOSDCK_D /\nTOSCKD_DD input setup/hold with respect to CLKDIV0.42/0.03 0.45/0.03 0. 63/0.03 0.63/0.08 0.63 /0.03 0.44/–0.02 ns\nT\nOSDCK_T /\nTOSCKD_T(1)T input setup/hold with respect to \nCLK0.69/–0.13 0.73/–0.13 0.88/–0.13 0 .88/–0.13 0.88/–0.13 0.66/–0.25 ns\nTOSDCK_T2 /\nTOSCKD_T2(1)T input setup/hold with respect to \nCLKDIV0.31/–0.13 0.34/–0.13 0.39/–0.13 0 .39/–0.13 0.39/–0.13 0.46/–0.25 ns\nTOSCCK_OCE /\nTOSCKC_OCEOCE input setup/hold with respect to CLK0.32/0.58 0.34/0.58 0. 51/0.58 0.51/0.58 0.51 /0.58 0.28/–0.04 ns\nT\nOSCCK_S SR (reset) input setup with respect \nto CLKDIV0.47 0.52 0.85 0.85 0.85 0.70 ns\nTOSCCK_TCE /\nTOSCKC_TCETCE input setup/hold with respect to CLK0.32/0.01 0.34/0.01 0. 51/0.01 0.51/0.10 0.51 /0.01 0.24/0.00 ns\nSequential Delays\nT\nOSCKO_OQ Clock to out from CLK to OQ 0.40 0.42 0.48 0.48 0.48 0.54 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.47 0.49 0.56 0.56 0.56 0.63 ns\nCombinatorialT\nOSDO_TTQ T input to TQ Out 0.83 0.92 1.11 1.11 1.11 1.18 ns\nNotes: \n1. TOSDCK_T2  and TOSCKD_T2  are reported as TOSDCK_T /TOSCKD_T  in the timing report.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 26Input/Output Delay Switching Characteristics\nTable  25: Input/Output Delay Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nIDELAYCTRL\nTDLYCCO_RDY Reset to ready for IDELAYCTRL 3.67 3.67 3.67 3.67 3.67 3.67 µs\nFIDELAYCTRL_REF Attribute REFCLK \nfrequency = 200.00(1)200.00 200.00 200.00 200.00 200.00 200.00 MHz\nAttribute REFCLK \nfrequency = 300.00(1)300.00 300.00 300.00 300.00 300.00 300.00 MHz\nAttribute REFCLK \nfrequency = 400.00(1)400.00 400.00 N/A N/A N/A N/A MHz\nIDELAYCTRL_REF_\nPRECISIONREFCLK precision ±10 ±10 ±10 ±10 ±10 ±10 MHz\nTIDELAYCTRL_RPW Minimum Reset pulse width 59.28 59.28 59.28 59.28 59.28 59.28 ns\nIDELAY\nTIDELAYRESOLUTION IDELAY chain delay resolution 1/(32 x 2 x FREF)µ s\nTIDELAYPAT_JITPattern dependent period jitter in \ndelay chain for clock pattern.(2)000000 p s\nper tap\nPattern dependent period jitter in \ndelay chain for random data \npattern (PRBS 23)(3)±5 ±5 ±5 ±5 ±5 ±5 ps\nper tap\nPattern dependent period jitter in \ndelay chain for random data \npattern (PRBS 23)(4)±9 ±9 ±9 ±9 ±9 ±9 ps\nper tap\nTIDELAY_CLK_MAX Maximum frequency of CLK input \nto IDELAY680.00 680.00 600.00 600.00 600.00 520.00 MHz\nTIDCCK_CE / \nTIDCKC_CECE pin setup/hold with respect to C for IDELAY0.12/0.11 0.16/0.13 0 .21/0.16 0.21/0.16 0. 21/0.16 0.14/0.16 ns\nT\nIDCCK_INC / \nTIDCKC_INCINC pin setup/hold with respect to C for IDELAY0.12/0.16 0.14/0.18 0 .16/0.22 0.16/0.23 0. 16/0.22 0.10/0.23 ns\nT\nIDCCK_RST / \nTIDCKC_RSTRST pin setup/hold with respect to C for IDELAY0.15/0.09 0.16/0.11 0 .18/0.14 0.18/0.14 0. 18/0.14 0.22/0.19 ns\nT\nIDDO_IDATAIN Propagation delay through \nIDELAYNote 5 Note 5 Note 5 Note 5 Note 5 Note 5 ps\nNotes: \n1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.\n2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.\n3. When HIGH_PERFORMANCE mode is set to TRUE.\n4. When HIGH_PERFORMANCE mode is set to FALSE.5. Delay depends on IDELAY tap setting. See the timing report for actual values.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 27Table  26: IO_FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nIO_FIFO Clock to Out Delays\nTOFFCKO_DO RDCLK to Q outputs 0.55 0.60 0.68 0.68 0.68 0.81 ns\nTCKO_FLAGS Clock to IO_FIFO flags 0. 55 0.61 0.77 0.77 0.77 0.79 ns\nSetup/Hold\nTCCK_D /TCKC_D D inputs to WRCLK 0.47/ 0.02 0.51/0.02 0.58/0.02 0.5 8/0.18 0.58/0.02 0.76/0.09 ns\nTIFFCCK_WREN / \nTIFFCKC_WRENWREN to WRCLK 0.42/–0.01 0.47/–0.01 0. 53/–0.01 0.53/–0.01 0.53 /–0.01 0.70/–0.05 ns\nTOFFCCK_RDEN / \nTOFFCKC_RDENRDEN to RDCLK 0.53/0.02 0. 58/0.02 0.66/0.02 0.66/0. 02 0.66/0.02 0.79/–0.02 ns\nMinimum Pulse Width\nTPWH_IO_FIFO RESET, RDCLK, WRCLK 1.62 2.15 2.15 2.15 2.15 2.15 ns\nTPWL_IO_FIFO RESET, RDCLK, WRCLK 1.62 2.15 2.15 2.15 2.15 2.15 ns\nMaximum Frequency\nFMAX RDCLK and WRCLK 266.67 200.00 200.00 200.00 200.00 200.00 MHz\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 28CLB Switching Characteristics\nTable  27: CLB Switching Ch aracteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nCombinatorial Delays\nTILO An – Dn LUT address to A 0.10 0.11 0.13 0.13 0.13 0.15 ns, Max\nTILO_2 An – Dn LUT address to \nAMUX/CMUX0.27 0.30 0.36 0.36 0.36 0.41 ns, Max\nTILO_3 An – Dn LUT address to BMUX_A 0.42 0.46 0.55 0.55 0.55 0.65 ns, Max\nTITO An – Dn inputs to A – D Q outputs 0.94 1.05 1.27 1.27 1.27 1.51 ns, Max\nTAXA AX inputs to AMUX output 0.62 0.69 0.84 0.84 0.84 1.01 ns, Max\nTAXB AX inputs to BMUX output 0.58 0.66 0.83 0.83 0.83 0.98 ns, Max\nTAXC AX inputs to CMUX output 0.60 0.68 0.82 0.82 0.82 0.98 ns, Max\nTAXD AX inputs to DMUX output 0.68 0.75 0.90 0.90 0.90 1.08 ns, Max\nTBXB BX inputs to BMUX output 0.51 0.57 0.69 0.69 0.69 0.82 ns, Max\nTBXD BX inputs to DMUX output 0.62 0.69 0.82 0.82 0.82 0.99 ns, Max\nTCXC CX inputs to CMUX output 0.42 0.48 0.58 0.58 0.58 0.69 ns, Max\nTCXD CX inputs to DMUX output 0.53 0.59 0.71 0.71 0.71 0.86 ns, Max\nTDXD DX inputs to DMUX output 0.52 0.58 0.70 0.70 0.70 0.84 ns, Max\nSequential Delays\nTCKO Clock to AQ – DQ outputs 0.40 0.44 0.53 0.53 0.53 0.62 ns, Max\nTSHCKO Clock to AMUX – DMUX outputs 0.47 0.53 0.66 0.66 0.66 0.73 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTAS/TAHAN – DN input to CLK on A – D \nflip-flops0.07/0.12 0.09/0.14 0.11/ 0.18 0.11/0. 28 0.11/0.18 0.11/0.22 ns, Min\nTDICK/ \nTCKDIAX–DX input to CLK on A – D \nflip-flops0.06/0.19 0.07/0.21 0.09/ 0.26 0.09/0. 35 0.09/0.26 0.09/0.33 ns, Min\nAX–DX input through MUXs and/or \ncarry logic to  CLK on A – D \nflip-flops0.59/0.08 0.66/0.09 0.81/ 0.11 0.81/0. 20 0.81/0.11 0.97/0.15 ns, Min\nTCECK_CLB /\nTCKCE_CLBCE input to CLK on A – D flip-flops 0.15 /0.00 0.17/0.00 0.21/0. 01 0.21/0.13 0.21/0.01 0.34/–0.01 ns, Min\nTSRCK / \nTCKSRSR input to CLK on A – D flip-flops 0.38 /0.03 0.43/0.04 0.53/0. 05 0.53/0.18 0.53/0.05 0.62/0.19 ns, Min\nSet/Reset\nTSRMIN SR input minimum pulse width 0.52 0.78 1.04 1.04 1.04 0.95 ns, Min\nTRQ Delay from SR input to AQ – DQ \nflip-flops0.53 0.59 0.71 0.71 0.71 0.83 ns, Max\nTCEO Delay from CE input to AQ – DQ \nflip-flops0.52 0.58 0.70 0.70 0.70 0.83 ns, Max\nFTOG Toggle frequency (for export \ncontrol)1412 1286 1098 1098 1098 1098 MHz\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 29CLB Distributed RAM Switching Characteristics (SLICEM Only)\nCLB Shift Register Switching Characteristics (SLICEM Only)Table  28: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSequential Delays\nTSHCKO Clock to A – B outputs 0.98 1.09 1.32 1.32 1.32 1.54 ns, Max\nTSHCKO_1 Clock to AMUX – BMUX outputs 1.37 1.53 1.86 1.86 1.86 2.18 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTDS_LRAM / \nTDH_LRAMA – D inputs to CLK 0.54/0.28 0.60/0.30 0.72 /0.35 0.72/0.37 0.72/0. 35 0.96/0.40 ns, Min\nTAS_LRAM / \nTAH_LRAMAddress An inputs to clock 0 .27/0.55 0.30/0.60 0.37/0.70 0.37/ 0.71 0.37/0.70 0. 43/0.71 ns, Min\nAddress An inputs through MUXs \nand/or carry logic to clock0.69/0.18 0.77/0.21 0.94/0.26 0.94/ 0.35 0.94/0.26 1. 11/0.31 ns, Min\nTWS_LRAM / \nTWH_LRAMWE input to clock 0.38/0. 10 0.43/0.12 0.53/0.17 0.53/0. 17 0.53/0.17 0.62/ 0.13 ns, Min\nTCECK_LRAM /\nTCKCE_LRAMCE input to CLK 0.39/0.10 0.44/0.11 0.53/0.17 0.53/0.17 0.53/0.17 0.63/ 0.12 ns, Min\nClock CLK\nTMPW_LRAM Minimum pulse width 1.05 1.1 31 . 2 51 . 2 51 . 2 51 . 6 1 n s ,  M i n\nTMCP Minimum clock period 2.10 2.26 2.50 2.50 2.50 3.21 ns, Min\nNotes: \n1. TSHCKO  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.\nTable  29: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSequential Delays\nTREG Clock to A – D outputs 1.19 1.33 1.61 1.61 1.61 1.89 ns, Max\nTREG_MUX Clock to AMUX – DMUX output 1.58 1.77 2.15 2.15 2.15 2.53 ns, Max\nTREG_M31 Clock to DMUX output via M31 \noutput1.12 1.23 1.46 1.46 1.46 1.68 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTWS_SHFREG /\nTWH_SHFREGWE input 0.37/0.10 0.41/0.12 0.51/ 0.17 0.51/0.17 0.51/0.17 0.59/0.13 ns, Min\nTCECK_SHFREG /\nTCKCE_SHFREGCE input to CLK 0.37/0.10 0.42/0.11 0.52/ 0.17 0.52/0.17 0.52/0.17 0.60/0.12 ns, Min\nTDS_SHFREG /\nTDH_SHFREGA – D inputs to CLK 0.33/0.34 0.37/0.37 0.44/ 0.43 0.44/0.44 0.44/0.43 0.54/0.55 ns, Min\nClock CLK\nTMPW_SHFREG Minimum pulse width 0.77 0.86 0.98 0.98 0.98 1.22 ns, Min\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 30Block RAM and FIFO Switching Characteristics\nTable  30: Block RAM and FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nBlock RAM and FIFO Clock-to-Out Delays\nTRCKO_DO and \nTRCKO_DO_REG(1)Clock CLK to DOUT \noutput (without output \nregister)(2)(3)1.85 2.13 2.46 2.46 2.46 2.87 ns, Max\nClock CLK to DOUT \noutput (with output \nregister)(4)(5)0.64 0.74 0.89 0.89 0.89 1.02 ns, Max\nTRCKO_DO_ECC and\nTRCKO_DO_ECC_REGClock CLK to DOUT \noutput with ECC (without \noutput register)(2)(3)2.77 3.04 3.84 3.84 3.84 5.30 ns, Max\nClock CLK to DOUT \noutput with ECC (with \noutput register)(4)(5)0.73 0.81 0.94 0.94 0.94 1.11 ns, Max\nTRCKO_DO_CASCOUT  and\nTRCKO_DO_CASCOUT_REGClock CLK to DOUT \noutput with cascade \n(without output register)(2)2.61 2.88 3.30 3.30 3.30 3.76 ns, Max\nClock CLK to DOUT \noutput with cascade (with \noutput register)(4)1.16 1.28 1.46 1.46 1.46 1.56 ns, Max\nTRCKO_FLAGS Clock CLK to FIFO flags \noutputs(6)0.76 0.87 1.05 1.05 1.05 1.14 ns, Max\nTRCKO_POINTERS Clock CLK to FIFO \npointers outputs(7)0.94 1.02 1.15 1.15 1.15 1.30 ns, Max\nTRCKO_PARITY_ECC Clock CLK to ECCPARITY \nin ECC encode only mode0.78 0.85 0.94 0.94 0.94 1.10 ns, Max\nTRCKO_SDBIT_ECC  and\nTRCKO_SDBIT_ECC_REGClock CLK to BITERR \n(without output register)2.56 2.81 3.55 3.55 3.55 4.90 ns, Max\nClock CLK to BITERR \n(with output register)0.68 0.76 0.89 0.89 0.89 1.05 ns, Max\nTRCKO_RDADDR_ECC and \nTRCKO_RDADDR_ECC_REGClock CLK to RDADDR output with ECC (without \noutput register)0.75 0.88 1.07 1.07 1.07 1.15 ns, Max\nClock CLK to RDADDR \noutput with ECC (with \noutput register)0.84 0.93 1.08 1.08 1.08 1.29 ns, Max\nSetup and Hold Times Before/After Clock CLK\nT\nRCCK_ADDRA /\nTRCKC_ADDRAADDR inputs(8)0.45/0.31 0.49/0.33 0.57 /0.36 0.57/0.52 0.57/0.36 0.77/0.45 ns, Min\nTRDCK_DI_WF_NC /\nTRCKD_DI_WF_NCData input setup/hold time when block RAM is \nconfigured in WRITE_FIRST or NO_CHANGE mode\n(9)0.58/0.60 0.65/0.63 0.74 /0.67 0.74/0.67 0.74/0.67 0.92/0.76 ns, Min\nTRDCK_DI_RF /\nTRCKD_DI_RFData input setup/hold time when block RAM is configured in \nREAD_FIRST mode\n(9)0.20/0.29 0.22/0.34 0.25 /0.41 0.25/0.50 0.25/0.41 0.29/0.38 ns, Min\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 31TRDCK_DI_ECC /\nTRCKD_DI_ECCDIN inputs with block RAM ECC in standard mode\n(9)0.50/0.43 0.55/0.46 0.63 /0.50 0.63/0.50 0.63/0.50 0.78/0.54 ns, Min\nTRDCK_DI_ECCW /\nTRCKD_DI_ECCWDIN inputs with block RAM ECC encode only\n(9)0.93/0.43 1.02/0.46 1.17 /0.50 1.17/0.50 1.17/0.50 1.38/0.48 ns, Min\nTRDCK_DI_ECC_FIFO /\nTRCKD_DI_ECC_FIFODIN inputs with FIFO ECC in standard mode\n(9)1.04/0.56 1.15/0.59 1.32 /0.64 1.32/0.64 1.32/0.64 1.55/0.77 ns, Min\nTRCCK_INJECTBITERR /\nTRCKC_INJECTBITERRInject single/double bit error in ECC mode0.58/0.35 0.64/0.37 0.74 /0.40 0.74/0.52 0.74/0.40 0.92/0.48 ns, Min\nT\nRCCK_EN /TRCKC_EN Block RAM enable (EN) \ninput0.35/0.20 0.39/0.21 0.45 /0.23 0.45/0.41 0.45/0.23 0.57/0.26 ns, Min\nTRCCK_REGCE /\nTRCKC_REGCECE input of output register 0.24/0.15 0.29/0.15 0.36 /0.16 0.36/0.39 0.36/0.16 0.40/0.19 ns, Min\nTRCCK_RSTREG /\nTRCKC_RSTREGSynchronous RSTREG input0.29/0.07 0.32/0.07 0.35 /0.07 0.35/0.17 0.35/0.07 0.41/0.07 ns, Min\nT\nRCCK_RSTRAM /\nTRCKC_RSTRAMSynchronous RSTRAM input0.32/0.42 0.34/0.43 0.36 /0.46 0.36/0.57 0.36/0.46 0.40/0.47 ns, Min\nT\nRCCK_WEA /\nTRCKC_WEAWrite enable (WE) input (block RAM only)0.44/0.18 0.48/0.19 0.54 /0.20 0.54/0.42 0.54/0.20 0.64/0.23 ns, Min\nT\nRCCK_WREN /\nTRCKC_WRENWREN FIFO inputs 0.46/0.30 0.46/0.35 0.47/0.43 0.47/0.43 0.47/0.43 0.77/0.44 ns, Min\nTRCCK_RDEN /\nTRCKC_RDENRDEN FIFO inputs 0.42/0.30 0.43/0.35 0.43/0.43 0.43/0.62 0.43/0.43 0.71/0.50 ns, Min\nReset Delays\nTRCO_FLAGS Reset RST to FIFO \nflags/pointers(10)0.90 0.98 1.10 1.10 1.10 1.25 ns, Max\nTRREC_RST /\nTRREM_RSTFIFO reset recovery and removal timing\n(11)1.87/–0.81 2.07/–0.81 2. 37/–0.81 2.37/–0.58 2.37/ –0.81 2.44/–0.71 ns, Max\nMaximum Frequency\nFMAX_BRAM_WF_NC Block RAM (write first and \nno change modes) when \nnot in SDP RF mode509.68 460.83 388.20 388.20 388.20 315.66 MHz\nFMAX_BRAM_RF_\nPERFORMANCEBlock RAM (read first, \nperformance mode) when \nin SDP RF mode but no address overlap between \nport A and port B509.68 460.83 388.20 388.20 388.20 315.66 MHz\nF\nMAX_BRAM_RF_\nDELAYED_WRITEBlock RAM (read first, \ndelayed write mode) when \nin SDP RF mode and \nthere is possibility of overlap between port A \nand port B addresses447.63 404.53 339.67 339.67 339.67 268.96 MHzTable  30: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 32FMAX_CAS_WF_NC Block RAM cascade (write \nfirst, no change mode) \nwhen cascade but not in RF mode467.07 418.59 345.78 345.78 345.78 273.30 MHz\nF\nMAX_CAS_RF_\nPERFORMANCEBlock RAM cascade (read \nfirst, performance mode) \nwhen in cascade with RF mode and no possibility of \naddress overlap/one port \nis disabled467.07 418.59 345.78 345.78 345.78 273.30 MHz\nF\nMAX_CAS_RF_\nDELAYED_WRITEWhen in cascade RF \nmode and there is a \npossibility of address overlap between port A \nand port B405.35 362.19 297.35 297.35 297.35 226.60 MHz\nF\nMAX_FIFO FIFO in all modes without \nECC509.68 460.83 388.20 388.20 388.20 315.66 MHz\nFMAX_ECC Block RAM and FIFO in \nECC configuration410.34 365.10 297.53 297.53 297.53 215.38 MHz\nNotes:  \n1. The timing report shows all of these parameters as TRCKO_DO . \n2. TRCKO_DOR includes TRCKO_DOW , TRCKO_DOPR , and TRCKO_DOPW  as well as the B port equivalent timing parameters. \n3. These parameters also apply to synchronous FIFO with DO_REG = 0.\n4. TRCKO_DO  includes TRCKO_DOP as well as the B port equivalent timing parameters.\n5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.6. T\nRCKO_FLAGS  includes the following parameters: TRCKO_AEMPTY , TRCKO_AFULL , TRCKO_EMPTY , TRCKO_FULL , TRCKO_RDERR , TRCKO_WRERR.\n7. TRCKO_POINTERS  includes both TRCKO_RDCOUNT  and TRCKO_WRCOUNT.\n8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted) . Otherwise, block RAM data corruption is possible.\n9. These parameters include both A and B inputs as well as the parity inputs of A and B.\n10. TRCO_FLAGS  includes the following flags: AEMPTY, AFULL, EM PTY, FULL, RDERR, WRER R, RDCOUNT, and WRCOUNT.\n11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock e dges of the \nslowest clock (WRCLK or RDCLK). Table  30: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 33DSP48E1 Switching Characteristics\nTable  31: DSP48E1 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSetup and Hold Times of Data/Control Pins to the Input Register Clock\nTDSPDCK_A_AREG / \nTDSPCKD_A_AREGA input to A register CLK 0.26/\n0.120.30/\n0.130.37/\n0.140.37/\n0.280.37/\n0.140.45/\n0.14ns\nTDSPDCK_B_BREG /\nTDSPCKD_B_BREGB input to B register CLK 0.33/\n0.150.38/\n0.160.45/\n0.180.45/\n0.250.45/\n0.180.60/\n0.19ns\nTDSPDCK_C_CREG /\nTDSPCKD_C_CREGC input to C register CLK 0.17/\n0.170.20/\n0.190.24/\n0.210.24/\n0.260.24/\n0.210.34/\n0.29ns\nTDSPDCK_D_DREG /\nTDSPCKD_D_DREGD input to D register CLK 0.25/\n0.250.32/\n0.270.42/\n0.270.42/\n0.420.42/\n0.270.54/\n0.23ns\nTDSPDCK_ACIN_AREG /\nTDSPCKD_ACIN_AREGACIN input to A register CLK 0.23/\n0.120.27/\n0.130.32/\n0.140.32/\n0.170.32/\n0.140.36/\n0.14ns\nTDSPDCK_BCIN_BREG /\nTDSPCKD_BCIN_BREGBCIN input to B register CLK 0.25/\n0.150.29/\n0.160.36/\n0.180.36/\n0.180.36/\n0.180.41/\n0.19ns\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nTDSPDCK_ {A, B}_MREG_MULT / \nTDSPCKD_{A, B}_MREG_MULT{A, B} input to M register CLK using multiplier2.40/\n–0.012.76/\n–0.013.29/\n–0.013.29/\n–0.013.29/\n–0.014.31/\n–0.07ns\nT\nDSPDCK_ {A, D}_ADREG / \nTDSPCKD_{A, D}_ADREG{A, D} input to AD register CLK 1.29/\n–0.021.48/\n–0.021.76/\n–0.021.76/\n–0.021.76/\n–0.022.29/\n–0.27ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_{A, B}_PREG_MULT / \nTDSPCKD_{A, B} _PREG_MULT{A, B} input to P register CLK \nusing multiplier4.02/\n–0.284.60/\n–0.285.48/\n–0.285.48/\n–0.285.48/\n–0.286.95/\n–0.48ns\nTDSPDCK_D_PREG_MULT / \nTDSPCKD_D_PREG_MULTD input to P register CLK using \nmultiplier3.93/\n–0.734.50/\n–0.735.35/\n–0.735.35/\n–0.735.35/\n–0.736.73/\n–1.68ns\nTDSPDCK_{A, B} _PREG /\nTDSPCKD_{A, B} _PREGA or B input to P register CLK \nnot using multiplier1.73/\n–0.281.98/\n–0.282.35/\n–0.282.35/\n–0.282.35/\n–0.282.80/\n–0.48ns\nTDSPDCK_C_PREG / \nTDSPCKD_C_PREGC input to P register CLK not \nusing multiplier1.54/\n–0.261.76/\n–0.262.10/\n–0.262.10/\n–0.262.10/\n–0.262.54/\n–0.45ns\nTDSPDCK_PCIN_PREG / TDSPCKD_PCIN_PREGPCIN input to P register CLK 1.32/\n–0.151.51/\n–0.151.80/\n–0.151.80/\n–0.151.80/\n–0.152.13/\n–0.25ns\nSetup and Hold Times of the CE Pins\nTDSPDCK_{CEA;CEB}_{AREG;BREG} / \nTDSPCKD_{CEA;CEB}_{AREG;BREG}{CEA; CEB} input to {A; B} \nregister CLK0.35/\n0.060.42/\n0.080.52/\n0.110.52/\n0.110.52/\n0.110.64/\n0.11ns\nTDSPDCK_CEC_CREG / \nTDSPCKD_CEC_CREGCEC input to C register CLK 0.28/\n0.100.34/\n0.110.42/\n0.130.42/\n0.130.42/\n0.130.49/\n0.16ns\nTDSPDCK_CED_DREG / \nTDSPCKD_CED_DREGCED input to D register CLK 0.36/\n–0.030.43/\n–0.030.52/\n–0.030.52/\n–0.030.52/\n–0.030.68/\n0.14ns\nTDSPDCK_CEM_MREG / \nTDSPCKD_CEM_MREGCEM input to M register CLK 0.17/\n0.180.21/\n0.200.27/\n0.230.27/\n0.230.27/\n0.230.45/\n0.29ns\nTDSPDCK_CEP_PREG / \nTDSPCKD_CEP_PREGCEP input to P register CLK 0.36/\n0.010.43/\n0.010.53/\n0.010.53/\n0.010.53/\n0.010.63/\n0.00ns\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 34Setup and Hold Times of the RST Pins\nTDSPDCK_{RSTA; RSTB}_{AREG; BREG} / \nTDSPCKD_{RSTA; RSTB}_{AREG; BREG}{RSTA, RSTB} input to {A, B} \nregister CLK0.41/\n0.110.46/\n0.130.55/\n0.150.55/\n0.240.55/\n0.150.63/\n0.40ns\nTDSPDCK_RSTC_CREG / \nTDSPCKD_RSTC_CREGRSTC input to C register CLK 0.07/\n0.100.08/\n0.110.09/\n0.120.09/\n0.250.09/\n0.120.13/\n0.11ns\nTDSPDCK_RSTD_DREG / \nTDSPCKD_RSTD_DREGRSTD input to D register CLK 0.44/\n0.070.50/\n0.080.59/\n0.090.59/\n0.090.59/\n0.090.67/\n0.08ns\nTDSPDCK_RSTM_MREG / \nTDSPCKD_RSTM_MREGRSTM input to M register CLK 0.21/\n0.220.23/\n0.240.27/\n0.280.27/\n0.280.27/\n0.280.28/\n0.35ns\nTDSPDCK_RSTP_PREG / \nTDSPCKD_RSTP_PREGRSTP input to P register CLK 0.27/\n0.010.30/\n0.010.35/\n0.010.35/\n0.030.35/\n0.010.43/\n0.00ns\nCombinatorial Delays from Input Pins to Output Pins\nTDSPDO_A_CARRYOUT_MULT A input to CARRYOUT output \nusing multiplier3.79 4.35 5.18 5.18 5.18 6.61 ns\nTDSPDO_D_P_MULT D input to P output using \nmultiplier3.72 4.26 5.07 5.07 5.07 6.41 ns\nTDSPDO_B_P B input to P output not using \nmultiplier1.53 1.75 2.08 2.08 2.08 2.48 ns\nTDSPDO_C_P C input to P output 1.33 1.53 1.82 1.82 1.82 2.22 ns\nCombinatorial Delays from Input Pins to Cascading Output Pins\nTDSPDO_{A; B}_{ACOUT; BCOUT} {A, B} input to {ACOUT, BCOUT} \noutput0.55 0.63 0.74 0.74 0.74 0.87 ns\nTDSPDO_{A, B}_CARRYCASCOUT_MULT {A, B} input to \nCARRYCASCOUT output using \nmultiplier4.06 4.65 5.54 5.54 5.54 7.03 ns\nTDSPDO_D_CARR YCASCOUT_MULT D input to CARRYCASCOUT \noutput using multiplier3.97 4.54 5.40 5.40 5.40 6.81 ns\nTDSPDO_{A, B}_CARRYCASCOUT {A, B} input to \nCARRYCASCOUT output not \nusing multiplier1.77 2.03 2.41 2.41 2.41 2.88 ns\nTDSPDO_C_CARRYCASCOUT C input to CARRYCASCOUT \noutput1.58 1.81 2.15 2.15 2.15 2.62 ns\nCombinatorial Delays from Cascading Input Pins to All Output Pins\nTDSPDO_ACIN_P_MULT ACIN input to P output using \nmultiplier3.65 4.19 5.00 5.00 5.00 6.40 ns\nTDSPDO_ACIN_P ACIN input to P output not using \nmultiplier1.37 1.57 1.88 1.88 1.88 2.44 ns\nTDSPDO_ACIN_ACOUT ACIN input to ACOUT output 0.38 0.44 0.53 0.53 0.53 0.63 ns\nTDSPDO_ACIN_CAR RYCASCOUT_MULT ACIN input to \nCARRYCASCOUT output using multiplier3.90 4.47 5.33 5.33 5.33 6.79 ns\nT\nDSPDO_ACIN_CARRYCASCOUT ACIN input to \nCARRYCASCOUT output not \nusing multiplier1.61 1.85 2.21 2.21 2.21 2.84 ns\nTDSPDO_PCIN_P PCIN input to P output 1. 11 1.28 1.52 1.52 1.52 1.82 ns\nTDSPDO_PCIN_CARRYCASCOUT PCIN input to \nCARRYCASCOUT output1.36 1.56 1.85 1.85 1.85 2.21 nsTable  31: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 35Clock to Outs from Output Re gister Clock to Output Pins\nTDSPCKO_P_PREG CLK PREG to P output 0.33 0.37 0.44 0.44 0.44 0.54 ns\nTDSPCKO_CARRYCASCOUT_PREG CLK PREG to \nCARRYCASCOUT output0.52 0.59 0.69 0.69 0.69 0.84 ns\nClock to Outs from Pipeline Register Clock to Output Pins\nTDSPCKO_P_MREG CLK MREG to P output 1.68 1.93 2.31 2.31 2.31 2.73 ns\nTDSPCKO_CARRYCASCOUT_MREG CLK MREG to \nCARRYCASCOUT output1.92 2.21 2.64 2.64 2.64 3.12 ns\nTDSPCKO_P_ADREG_MULT CLK ADREG to P output using \nmultiplier2.72 3.10 3.69 3.69 3.69 4.60 ns\nTDSPCKO_CARRYCASCOUT_ADREG_\nMULTCLK ADREG to \nCARRYCASCOUT output using \nmultiplier2.96 3.38 4.02 4.02 4.02 4.99 ns\nClock to Outs from Input Re gister Clock to Output Pins\nTDSPCKO_P_AREG_MULT CLK AREG to P output using \nmultiplier3.94 4.51 5.37 5.37 5.37 6.84 ns\nTDSPCKO_P_BREG CLK BREG to P output not using \nmultiplier1.64 1.87 2.22 2.22 2.22 2.65 ns\nTDSPCKO_P_CREG CLK CREG to P output not \nusing multiplier1.69 1.93 2.30 2.30 2.30 2.81 ns\nTDSPCKO_P_DREG_MULT CLK DREG to P output using \nmultiplier3.91 4.48 5.32 5.32 5.32 6.77 ns\nClock to Outs from Input Register  Clock to Cascadi ng Output Pins\nTDSPCKO_{ACOUT; BCOUT}_{AREG; \nBREG}CLK (ACOUT, BCOUT) to {A,B} \nregister output0.64 0.73 0.87 0.87 0.87 1.02 ns\nTDSPCKO_CARRYCASCOUT_{AREG, \nBREG}_MULTCLK (AREG, BREG) to \nCARRYCASCOUT output using \nmultiplier4.19 4.79 5.70 5.70 5.70 7.24 ns\nTDSPCKO_CARRYCASCOUT_ BREG CLK BREG to \nCARRYCASCOUT output not \nusing multiplier1.88 2.15 2.55 2.55 2.55 3.04 ns\nTDSPCKO_CARRYCASCOUT_ \nDREG_MULTCLK DREG to \nCARRYCASCOUT output using \nmultiplier4.16 4.76 5.65 5.65 5.65 7.17 ns\nTDSPCKO_CARRYCASCOUT_ CREG CLK CREG to \nCARRYCASCOUT output1.94 2.21 2.63 2.63 2.63 3.20 ns\nMaximum Frequency\nFMAX With all registers used 628.93 550.66 464.25 464.25 464.25 363.77 MHz\nFMAX_PATDET With pattern detector 531.63 465.77 392.93 392.93 392.93 310.08 MHz\nFMAX_MULT_NOMREG Two register multiply without \nMREG349.28 305.62 257.47 257.47 257.47 210.44 MHz\nFMAX_MULT_NOMREG_PATDET Two register multiply without \nMREG with pattern detect317.26 277.62 233.92 233.92 233.92 191.28 MHz\nFMAX_PREADD_MULT_NOADREG Without ADREG 397.30 346.26 290.44 290.44 290.44 223.26 MHz\nFMAX_PREADD_MULT_NOADREG_\nPATDETWithout ADREG with pattern \ndetect397.30 346.26 290.44 290.44 290.44 223.26 MHzTable  31: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 36Clock Buffers and NetworksFMAX_NOPIPELINEREG Without pipeline registers \n(MREG, ADREG)260.01 227.01 190.69 190.69 190.69 150.13 MHz\nFMAX_NOPIPELINEREG_PATDET Without pipeline registers \n(MREG, ADREG) with pattern detect241.72 211.15 177.43 177.43 177.43 140.10 MHz\nTable  32: Global Clock Switching Charac teristics (Including BUFGCTRL)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTBCCCK_CE / \nTBCCKC_CE(1)CE pins setup/hold 0.12/0.39 0.13/0.40 0. 16/0.41 0.16/0.83 0. 16/0.41 0.31/0.67 ns\nTBCCCK_S / \nTBCCKC_S(1)S pins setup/hold 0.12/0.3 9 0.13/0.40 0.16/0.41 0.16/ 0.83 0.16/0.41 0.31/0.67 ns\nTBCCKO_O(2) BUFGCTRL delay from I0/I1 to O 0.08 0.09 0.10 0.10 0.10 0.14 ns\nMaximum Frequency\nFMAX_BUFG Global clock tree (BUFG) 628.00 628.00 464.00 464.00 464.00 394.00 MHz\nNotes: \n1. TBCCCK_CE  and TBCCKC_CE  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These \nparameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold time s are \noptional; only needing to be satisfied if device operation requires simulation matc hes on a cycle-for-cycle basis when switchin g between \nclocks.\n2. TBGCKO_O  (BUFG delay from I0 to O) values are the same as TBCCKO_O  values.\nTable  33: Input/Output Clock Switching Characteristics (BUFIO)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTBIOCKO_O Clock to out delay from I to O 1.11 1.26 1.54 1.54 1.54 1.56 ns\nMaximum Frequency\nFMAX_BUFIO I/O clock tree (BUFIO) 680.00 680.00 600.00 600.00 600.00 600.00 MHz\nTable  34: Regional Clock Buffer Swit ching Characteristics (BUFR)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTBRCKO_O Clock to out delay from I to O 0.64 0.76 0.99 0.99 0.99 1.24 ns\nTBRCKO_O_BYPClock to out delay from I to O with \nDivide Bypass attribute set0.34 0.39 0.52 0.52 0.52 0.72 ns\nTBRDO_O Propagation delay from CLR to O 0.81 0.85 1.09 1.09 1.09 0.96 nsTable  31: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 37Maximum Frequency\nFMAX_BUFR(1)Regional clock tree (BUFR) 420.00 375.00 315.00 315.00 315.00 315.00 MHz\nNotes: \n1. The maximum input frequency to the BUFR and BUFMR is the BUFIO FMAX frequency.\nTable  35: Horizontal Clock Buffer Swit ching Characteristics (BUFH)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTBHCKO_O BUFH delay from I to O 0.10 0.11 0.13 0.13 0.13 0.16 ns\nTBHCCK_CE / \nTBHCKC_CECE pin setup and hold0.19/0.13 0.22/0.15 0 .28/0.21 0.28/0.42 0.28/0.21 0.35/0.25 ns\nMaximum Frequency\nFMAX_BUFH Horizontal clock buffer (BUFH) 62 8.00 628.00 464.00 464.00 464.00 394.00 MHz\nTable  36: Duty Cycle Distortion and Clock-Tree Skew\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nTDCD_CLK Global clock tree duty-cycle \ndistortion(1)All 0.20 0.20 0.20 N/A 0.20 0.25 ns\nTCKSKEW Global clock tree skew(2) XC7A12T 0.26 0.26 0.26 N/A 0.26 0.33 ns\nXC7A15T 0.26 0.26 0.26 N/A 0.26 0.33 ns\nXC7A25T 0.26 0.26 0.26 N/A 0.26 0.33 nsXC7A35T 0.26 0.26 0.26 N/A 0.26 0.33 ns\nXC7A50T 0.26 0.26 0.26 N/A 0.26 0.33 ns\nXC7A75T 0.27 0.33 0.36 N/A 0.36 0.48 nsXC7A100T 0.27 0.33 0.36 N/A 0.36 0.48 ns\nXC7A200T 0.40 0.48 0.54 N/A 0.54 0.69 ns\nXA7A12T N/A 0.26 0.26 0.26 N/A N/A nsXA7A15T N/A 0.26 0.26 0.26 N/A N/A ns\nXA7A25T N/A 0.26 0.26 0.26 N/A N/A ns\nXA7A35T N/A 0.26 0.26 0.26 N/A N/A nsXA7A50T N/A 0.26 0.26 0.26 N/A N/A ns\nXA7A75T N/A 0.33 0.36 0.36 N/A N/A ns\nXA7A100T N/A 0.33 0.36 0.36 N/A N/A nsXQ7A50T N/A 0.26 0.26 0.26 0.26 N/A nsXQ7A100T N/A 0.33 0.36 0.36 0.36 N/A ns\nXQ7A200T N/A 0.48 0.54 0.54 0.54 N/A ns\nT\nDCD_BUFIO I/O clock tree duty cycle distortion All 0.14 0.14 0.14 0.14 0.14 0.14 nsTable  34: Regional Clock Buffer Switch ing Characteristics (BUFR) (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 38MMCM Switching CharacteristicsTBUFIOSKEW I/O clock tree skew across one \nclock regionAll 0.03 0.03 0.03 0.03 0.03 0.03 ns\nTDCD_BUFR Regional clock tree duty cycle \ndistortionAll 0.18 0.18 0.18 0.18 0.18 0.18 ns\nNotes: \n1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS  can be used to \ncalculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.\n2. The TCKSKEW  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree \nskew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer \ntools to evaluate clock skew specific to your application.\nTable  37: MMCM Specification\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nMMCM_FINMAX Maximum input clock frequency 800.00 800.00 800.00 800.00 800.00 MHz\nMMCM_FINMIN Minimum input clock frequency 10.00 10.00 10.00 10.00 10.00 MHz\nMMCM_FINJITTER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nMMCM_FINDUTY Allowable input duty cycle: \n10—49 MHz25 25 25 25 25 %\nAllowable input duty cycle: \n50—199 MHz30 30 30 30 30 %\nAllowable input duty cycle: \n200—399 MHz35 35 35 35 35 %\nAllowable input duty cycle: \n400—499 MHz40 40 40 40 40 %\nAllowable input duty cycle: > 500 MHz 45 45 45 45 45 %\nMMCM_FMIN_PSCLK Minimum dynamic phase-shift clock \nfrequency0.01 0.01 0.01 0.01 0.01 MHz\nMMCM_FMAX_PSCLK Maximum dynamic phase-shift clock \nfrequency550.00 500.00 450.00 450.00 450.00 MHz\nMMCM_FVCOMIN Minimum MMCM VCO frequency 600.00 600.00 600.00 600.00 600.00 MHz\nMMCM_FVCOMAX Maximum MMCM VCO frequency 1600.00 1440.00 1200.00 1200.00 1200.00 MHz\nMMCM_FBANDWIDTH Low MMCM bandwidth at typical(1) 1.00 1.00 1.00 1.00 1.00 MHz\nHigh MMCM bandwidth at typical(1) 4.00 4.00 4.00 4.00 4.00 MHz\nMMCM_TSTATPHAOFFSET Static phase offset of the MMCM \noutputs(2)0.12 0.12 0.12 0.12 0.12 ns\nMMCM_TOUTJITTER MMCM output jitter Note 3\nMMCM_TOUTDUTY MMCM output clock duty-cycle \nprecision(4)0.20 0.20 0.20 0.20 0.25 ns\nMMCM_TLOCKMAX MMCM maximum lock time 100.00 100.00 100.00 100.00 100.00 µs\nMMCM_FOUTMAX MMCM maximum output frequency 8 00.00 800.00 800.00 800.00 800.00 MHz\nMMCM_FOUTMIN MMCM minimum output frequency(5)(6)4.69 4.69 4.69 4.69 4.69 MHzTable  36: Duty Cycle Distortion and Clock-Tree Skew (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1Q/-1M -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 39MMCM_TEXTFDVAR External clock feedback variation < 20% of clock input period or 1 ns Max\nMMCM_RSTMINPULSE Minimum reset pulse width 5.00 5.00 5.00 5.00 5.00 ns\nMMCM_FPFDMAX Maximum frequency at the phase \nfrequency detector550.00 500.00 450.00 450.00 450.00 MHz\nMMCM_FPFDMIN Minimum frequency at the phase \nfrequency detector10.00 10.00 10.00 10.00 10.00 MHz\nMMCM_TFBDELAY Maximum delay in the feedback path 3 ns Max or one CLKIN cycle\nMMCM Switching Characteristics Setup and Hold\nTMMCMDCK_PSEN /\nTMMCMCKD_PSENSetup and hold of phase-shift enable 1.04/0. 00 1.04/0.00 1.04/0.00 1 .04/0.00 1.04/0.00 ns\nTMMCMDCK_PSINCDEC /\nTMMCMCKD_PSINCDECSetup and hold of phase-shift increment/decrement1.04/0.00 1.04/0.00 1.04/0 .00 1.04/0.00 1.04/0.00 ns\nT\nMMCMCKO_PSDONE Phase shift clock-to-out of PSDONE 0.59 0.68 0.81 0.81 0.78 ns\nDynamic Reconfiguration Port (DRP ) for MMCM Before  and After DCLK\nTMMCMDCK_DADDR /\nTMMCMCKD_DADDRDADDR setup/hold 1.25/0.15 1.40/0.15 1.63 /0.15 1.63/0.15 1.43/0.00 ns, Min\nTMMCMDCK_DI /\nTMMCMCKD_DIDI setup/hold 1.25/0.15 1.40/0.15 1. 63/0.15 1.63/0.15 1.43/0.00 ns, Min\nTMMCMDCK_DEN /\nTMMCMCKD_DENDEN setup/hold 1.76/0.00 1.97/0.00 2.29 /0.00 2.29/0.00 2.40/0.00 ns, Min\nTMMCMDCK_DWE /\nTMMCMCKD_DWEDWE setup/hold 1.25/0.15 1.40/0.15 1.63 /0.15 1.63/0.15 1.43/0.00 ns, Min\nTMMCMCKO_DRDY CLK to out of DRDY 0.65 0.72 0.99 0.99 0.99 ns, Max\nFDCK DCLK frequency 200.00 200.00 200.00 200.00 100.00 MHz, Max\nNotes: \n1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequen cies.\n2. The static offset is measured between any MMCM outputs with identical phase.\n3. Values for this parameter are available in the Clocking Wizard.\nSee http://www.xilinx.c om/products/intell ectual-property/cl ocking_wizard.htm .\n4. Includes global clock buffer.5. Calculated as F\nVCO/128 assuming output duty cycle is 50%.\n6. When CLKOUT4_CASCADE = TRUE, MMCM_FOUTMIN  is 0.036 MHz.Table  37: MMCM Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 40PLL Switching Characteristics\nTable  38: PLL Specification\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nPLL_FINMAX Maximum input clock frequency 800.00 800.00 800.00 800.00 800.00 MHz\nPLL_FINMIN Minimum input clock frequency 19.00 19.00 19.00 19.00 19.00 MHz\nPLL_FINJITTER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nPLL_FINDUTY Allowable input duty cycle: 19—49 MHz 25 25 25 25 25 %\nAllowable input duty cycle: 50—199 MHz 30 30 30 30 30 %Allowable input duty cycle: 200—399 MHz 35 35 35 35 35 %\nAllowable input duty cycle: 400—499 MHz 40 40 40 40 40 %\nAllowable input duty cycle: >500 MHz 45 45 45 45 45 %\nPLL_F\nVCOMIN Minimum PLL VCO frequency 800.00 800.00 800.00 800.00 800.00 MHz\nPLL_FVCOMAX Maximum PLL VCO frequency 2133.00 1866.00 1600.00 1600.00 1600.00 MHz\nPLL_FBANDWIDTH Low PLL bandwidth at typical(1)1.00 1.00 1.00 1.00 1.00 MHz\nHigh PLL bandwidth at typical(1) 4.00 4.00 4.00 4.00 4.00 MHz\nPLL_TSTATPHAOFFSET Static phase offset of the PLL outputs(2) 0.12 0.12 0.12 0.12 0.12 ns\nPLL_TOUTJITTER PLL output jitter Note 3\nPLL_TOUTDUTY PLL output clock duty-cycle precision(4) 0.20 0.20 0.20 0.20 0.25 ns\nPLL_TLOCKMAX PLL maximum lock time 100.00 100.00 100.00 100.00 100.00 µs\nPLL_FOUTMAX PLL maximum output frequency 8 00.00 800.00 800.00 800.00 800.00 MHz\nPLL_FOUTMIN PLL minimum output frequency(5) 6.25 6.25 6.25 6.25 6.25 MHz\nPLL_TEXTFDVAR External clock feedback variation < 20% of clock input period or 1 ns Max\nPLL_RSTMINPULSE Minimum reset pulse width 5.00 5.00 5.00 5.00 5.00 ns\nPLL_FPFDMAX Maximum frequency at the phase \nfrequency detector550.00 500.00 450.00 450.00 450.00 MHz\nPLL_FPFDMIN Minimum frequency at the phase \nfrequency detector19.00 19.00 19.00 19.00 19.00 MHz\nPLL_TFBDELAY Maximum delay in the feedback path 3 ns Max or one CLKIN cycle\nDynamic Reconfiguration Port (DRP ) for PLL Before  and After DCLK\nTPLLDCK_DADDR /\nTPLLCKD_DADDRSetup and hold of D address 1.25/0.15 1.40/ 0.15 1.63/0.15 1.63/0.15 1.43/0.00 ns, Min\nTPLLDCK_DI / \nTPLLCKD_DISetup and hold of D input 1.25/0.15 1.40/ 0.15 1.63/0.15 1.63/0.15 1.43/0.00 ns, Min\nTPLLDCK_DEN /\nTPLLCKD_DENSetup and hold of D enable 1.76/0.00 1.97/ 0.00 2.29/0.00 2.29/0.00 2.40/0.00 ns, Min\nTPLLDCK_DWE /\nTPLLCKD_DWESetup and hold of D write enable 1.25/0.15 1 .40/0.15 1.63/0.15 1.63/ 0.15 1.43/0.00 ns, Min\nTPLLCKO_DRDY CLK to out of DRDY 0.65 0.72 0.99 0.99 0.99 ns, Max\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 41Device Pin ‐to‐Pin Output Parameter GuidelinesFDCK DCLK frequency 200.00 200.00 200.00 200.00 100.00 MHz, Max\nNotes: \n1. The PLL does not filter typical spread-spectrum input clocks  because they are usually far below the bandwidth filter frequenc ies.\n2. The static offset is measured between any PLL outputs with identical phase.3. Values for this parameter are available in the Clocking Wizard.\nSee http://www.xilinx.c om/products/intell ectual-property/cl ocking_wizard.htm\n.\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\nTable  39: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Near Clock Region)(1)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, without  MMCM/PLL.\nTICKOF Clock-capable clock input and OUTFF at \npins/banks closest to the BUFGs without  \nMMCM/PLL (near clock region)(2)XC7A12T 4.97 5.55 6.44 N/A 6.44 7.38 ns\nXC7A15T 5.10 5.70 6.61 N/A 6.61 7.56 nsXC7A25T 4.97 5.55 6.44 N/A 6.44 7.38 ns\nXC7A35T 5.10 5.70 6.61 N/A 6.61 7.56 ns\nXC7A50T 5.10 5.70 6.61 N/A 6.61 7.56 nsXC7A75T 5.14 5.74 6.72 N/A 6.72 7.62 ns\nXC7A100T 5.14 5.74 6.72 N/A 6.72 7.62 ns\nXC7A200T 5.47 6.11 7.16 N/A 7.16 8.08 nsXA7A12T N/A 5.55 6.44 6.44 N/A N/A ns\nXA7A15T N/A 5.70 6.61 6.61 N/A N/A ns\nXA7A25T N/A 5.55 6.44 6.44 N/A N/A nsXA7A35T N/A 5.70 6.61 6.61 N/A N/A nsXA7A50T N/A 5.70 6.61 6.61 N/A N/A ns\nXA7A75T N/A 5.74 6.72 6.72 N/A N/A ns\nXA7A100T N/A 5.74 6.72 6.72 N/A N/A nsXQ7A50T N/A 5.70 6.61 6.61 6.61 N/A ns\nXQ7A100T N/A 5.74 6.72 6.72 6.72 N/A ns\nXQ7A200T N/A 6.11 7.16 7.16 7.16 N/A ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview section of 7 Series FPGA Packaging and Pinout Specification  (UG475 ).Table  38: PLL Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 42Table  40: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Far Clock Region)(1)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, without  MMCM/PLL.\nTICKOFFAR Clock-capable clock input and OUTFF \nat pins/banks farthest from the BUFGs  \nwithout  MMCM/PLL (far clock region)(2)XC7A12T 4.97 5.55 6.44 N/A 6.44 7.38 ns\nXC7A15T 5.10 5.70 6.61 N/A 6.61 7.57 ns\nXC7A25T 4.97 5.55 6.44 N/A 6.44 7.38 nsXC7A35T 5.10 5.70 6.61 N/A 6.61 7.57 ns\nXC7A50T 5.10 5.70 6.61 N/A 6.61 7.57 ns\nXC7A75T 5.38 6.01 7.02 N/A 7.02 7.94 nsXC7A100T 5.38 6.01 7.02 N/A 7.02 7.94 ns\nXC7A200T 6.17 6.89 8.05 N/A 8.05 9.03 ns\nXA7A12T N/A 5.55 6.44 6.44 N/A N/A nsXA7A15T N/A 5.70 6.61 6.61 N/A N/A ns\nXA7A25T N/A 5.55 6.44 6.44 N/A N/A ns\nXA7A35T N/A 5.70 6.61 6.61 N/A N/A nsXA7A50T N/A 5.70 6.61 6.61 N/A N/A ns\nXA7A75T N/A 6.01 7.02 7.02 N/A N/A ns\nXA7A100T N/A 6.01 7.02 7.02 N/A N/A nsXQ7A50T N/A 5.70 6.61 6.61 6.61 N/A ns\nXQ7A100T N/A 6.01 7.02 7.02 7.02 N/A ns\nXQ7A200T N/A 6.89 8.05 8.05 8.05 N/A ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview section of 7 Series FPGA Packaging and Pinout Specification  (UG475 ).\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 43Table  41: Clock-Capable Clock Input to Output Delay With MMCM\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, with MMCM.\nTICKOFMMCMCC Clock-capable clock input and \nOUTFF with MMCMXC7A12T 1.00 1.00 1.00 N/A 1.00 1.78 ns\nXC7A15T 1.00 1.00 1.00 N/A 1.00 1.78 ns\nXC7A25T 1.00 1.00 1.00 N/A 1.00 1.78 ns\nXC7A35T 1.00 1.00 1.00 N/A 1.00 1.78 nsXC7A50T 1.00 1.00 1.00 N/A 1.00 1.78 ns\nXC7A75T 1.00 1.00 1.00 N/A 1.00 1.79 ns\nXC7A100T 1.00 1.00 1.00 N/A 1.00 1.79 nsXC7A200T 1.01 1.02 1.04 N/A 1.04 1.84 ns\nXA7A12T N/A 1.00 1.00 1.00 N/A N/A ns\nXA7A15T N/A 1.00 1.00 1.00 N/A N/A nsXA7A25T N/A 1.00 1.00 1.00 N/A N/A ns\nXA7A35T N/A 1.00 1.00 1.00 N/A N/A ns\nXA7A50T N/A 1.00 1.00 1.00 N/A N/A nsXA7A75T N/A 1.00 1.00 1.00 N/A N/A ns\nXA7A100T N/A 1.00 1.00 1.00 N/A N/A ns\nXQ7A50T N/A 1.00 1.00 1.00 1.00 N/A nsXQ7A100T N/A 1.00 1.00 1.00 1.00 N/A ns\nXQ7A200T N/A 1.02 1.04 1.04 1.04 N/A ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. MMCM output jitter is already included in the timing calculation.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 44Table  42: Clock-Capable Clock Input to Output Delay With PLL\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, with PLL.\nTICKOFPLLCC Clock-capable clock input and \nOUTFF with PLLXC7A12T 0.83 0.83 0.83 N/A 0.83 1.38 ns\nXC7A15T 0.82 0.82 0.82 N/A 0.82 1.39 ns\nXC7A25T 0.83 0.83 0.83 N/A 0.83 1.38 ns\nXC7A35T 0.82 0.82 0.82 N/A 0.82 1.39 nsXC7A50T 0.82 0.82 0.82 N/A 0.82 1.39 ns\nXC7A75T 0.82 0.82 0.82 N/A 0.82 1.40 ns\nXC7A100T 0.82 0.82 0.82 N/A 0.82 1.40 nsXC7A200T 0.81 0.81 0.81 N/A 0.81 1.45 ns\nXA7A12T N/A 0.83 0.83 0.83 N/A N/A ns\nXA7A15T N/A 0.82 0.82 0.82 N/A N/A nsXA7A25T N/A 0.83 0.83 0.83 N/A N/A ns\nXA7A35T N/A 0.82 0.82 0.82 N/A N/A ns\nXA7A50T N/A 0.82 0.82 0.82 N/A N/A nsXA7A75T N/A 0.82 0.82 0.82 N/A N/A ns\nXA7A100T N/A 0.82 0.82 0.82 N/A N/A ns\nXQ7A50T N/A 0.82 0.82 0.82 0.82 N/A nsXQ7A100T N/A 0.82 0.82 0.82 0.82 N/A ns\nXQ7A200T N/A 0.81 0.81 0.81 0.81 N/A ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is already included in the timing calculation.\nTable  43: Pin-to-Pin, Clock-to-Out using BUFIO\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Delay us ing Output Flip-Flop, Fast Slew Rate, with BUFIO.\nTICKOFCS Clock to out of I/O clock 5.01 5.61 6.64 6.64 6.64 7.32 ns\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 45Device Pin ‐to‐Pin Input Parameter Guidelines\nAll devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.\nTable  44: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSFD / \nTPHFDFull delay (legacy delay or default delay)global clock input and \nIFF\n(2) without \nMMCM/PLL with ZHOLD_DELAY on HR \nI/O banksXC7A12T 2.49/–0.37 2.67/–0.37 3.12/ –0.37 N/A 3.12/–0. 37 5.13/–0.54 ns\nXC7A15T 2.47/–0.29 2.65/–0.29 3.10/ –0.29 N/A 3.10/–0. 29 5.10/–0.44 ns\nXC7A25T 2.49/–0.37 2.67/–0.37 3.12/ –0.37 N/A 3.12/–0. 37 5.13/–0.54 ns\nXC7A35T 2.47/–0.29 2.65/–0.29 3.10/ –0.29 N/A 3.10/–0. 29 5.10/–0.44 ns\nXC7A50T 2.47/–0.29 2.65/–0.29 3.10/ –0.29 N/A 3.10/–0. 29 5.10/–0.44 ns\nXC7A75T 2.69/–0.34 2.89/–0.34 3.34/ –0.34 N/A 3.34/–0. 34 5.66/–0.51 ns\nXC7A100T 2.69/–0.34 2.89/–0.34 3.3 4/–0.34 N/A 3.34/–0. 34 5.66/–0.51 ns\nXC7A200T 3.03/–0.36 3.27/–0.36 3.7 9/–0.36 N/A 3.79/–0. 36 6.66/–0.55 ns\nXA7A12T N/A 2.67/–0.37 3.12/ –0.37 3.12/–0.37 N/A N/A ns\nXA7A15T N/A 2.65/–0.29 3.10/ –0.29 3.10/–0.29 N/A N/A ns\nXA7A25T N/A 2.67/–0.37 3.12/ –0.37 3.12/–0.37 N/A N/A ns\nXA7A35T N/A 2.65/–0.29 3.10/ –0.29 3.10/–0.29 N/A N/A ns\nXA7A50T N/A 2.65/–0.29 3.10/ –0.29 3.10/–0.29 N/A N/A ns\nXA7A75T N/A 2.89/–0.34 3.34/ –0.34 3.34/–0.34 N/A N/A ns\nXA7A100T N/A 2.89/–0.34 3.34/ –0.34 3.34/–0.34 N/A N/A ns\nXQ7A50T N/A 2.65/–0.29 3.10/–0. 29 3.10/–0.29 3.10/–0.29 N/A ns\nXQ7A100T N/A 2.89/–0.34 3.34/–0. 34 3.34/–0.34 3.34/–0.34 N/A ns\nXQ7A200T N/A 3.27/–0.36 3.79/–0. 36 3.79/–0.36 3.79/–0.36 N/A ns\nNotes: \n1. Setup and hold times are measured over worst case conditions (p rocess, voltage, temperature). Setup time is measured relative  to the global \nclock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the gl obal clock input \nsignal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 46Table  45: Clock-Capable Clock Input Setup and Hold With MMCM\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSMMCMCC / \nTPHMMCMCCNo delay clock-capable clock input \nand IFF\n(2) with \nMMCMXC7A12T 2.37/–0.61 2.69/ –0.61 3.21/–0.61 N/A 3.21/ –0.61 2.00/–0.47 ns\nXC7A15T 2.46/–0.62 2.80/ –0.62 3.35/–0.62 N/A 3.35/ –0.62 2.14/–0.48 ns\nXC7A25T 2.37/–0.61 2.69/ –0.61 3.21/–0.61 N/A 3.21/ –0.61 2.00/–0.47 ns\nXC7A35T 2.46/–0.62 2.80/ –0.62 3.35/–0.62 N/A 3.35/ –0.62 2.14/–0.48 ns\nXC7A50T 2.46/–0.62 2.80/ –0.62 3.35/–0.62 N/A 3.35/ –0.62 2.14/–0.48 ns\nXC7A75T 2.47/–0.62 2.81/ –0.62 3.36/–0.62 N/A 3.36/ –0.62 2.15/–0.48 ns\nXC7A100T 2.47/–0.62 2.81/–0.62 3.36/ –0.62 N/A 3.36/–0.62 2.15/–0.48 ns\nXC7A200T 2.59/–0.63 2.95/–0.63 3.52/ –0.63 N/A 3.52/–0.63 2.32/–0.51 ns\nXA7A12T N/A 2.69/–0.61 3.21/–0.61 3.21/–0.61 N/A N/A ns\nXA7A15T N/A 2.80/–0.62 3.35/–0.62 3.35/–0.62 N/A N/A nsXA7A25T N/A 2.69/–0.61 3.21/–0.61 3.21/–0.61 N/A N/A ns\nXA7A35T N/A 2.80/–0.62 3.35/–0.62 3.35/–0.62 N/A N/A ns\nXA7A50T N/A 2.80/–0.62 3.35/–0.62 3.35/–0.62 N/A N/A nsXA7A75T N/A 2.81/–0.62 3.36/–0.62 3.36/–0.62 N/A N/A ns\nXA7A100T N/A 2.81/–0.62 3.36/–0 .62 3.36/–0.62 N/A N/A ns\nXQ7A50T N/A 2.80/–0.62 3.35/–0.6 2 3.35/–0.62 3.35/–0.62 N/A ns\nXQ7A100T N/A 2.81/–0. 62 3.36/–0.62 3.36/–0.62 3.36/–0.62 N/A ns\nXQ7A200T N/A 2.95/–0. 63 3.52/–0.63 3.52/–0.63 3.52/–0.63 N/A ns\nNotes: \n1. Setup and hold times are measured over worst case conditions (pro cess, voltage, temperature). Setup time is measured relative  to the \nglobal clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the global \nclock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 47Table  46: Clock-Capable Clock Input Setup and Hold With PLL\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nInput Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard.(1)\nTPSPLLCC / \nTPHPLLCCNo delay clock-capable clock input and IFF\n(2) \nwith PLLXC7A12T 2.68/–0.19 3.04/–0.19 3.64 /–0.19 N/A 3.64/–0.19 2.32/–0.57 ns\nXC7A15T 2.77/–0.20 3.15/–0.20 3.77/ –0.20 N/A 3.77/–0.20 2.46/–0.59 ns\nXC7A25T 2.68/–0.19 3.04/–0.19 3.64 /–0.19 N/A 3.64/–0.19 2.32/–0.57 ns\nXC7A35T 2.77/–0.20 3.15/–0.20 3.77/ –0.20 N/A 3.77/–0.20 2.46/–0.59 ns\nXC7A50T 2.77/–0.20 3.15/–0.20 3.77/ –0.20 N/A 3.77/–0.20 2.46/–0.59 ns\nXC7A75T 2.78/–0.20 3.15/–0.20 3.78/ –0.20 N/A 3.78/–0.20 2.47/–0.59 ns\nXC7A100T 2.78/–0.20 3.15/–0.20 3.78/ –0.20 N/A 3.78/–0.20 2.47/–0.59 ns\nXC7A200T 2.91/–0.21 3.29/–0.21 3.94/ –0.21 N/A 3.94/–0.21 2.64/–0.62 ns\nXA7A12T N/A 3.04/–0.19 3.64/–0.19 3.64/–0.19 N/A N/A ns\nXA7A15T N/A 3.15/–0.20 3.77/–0.20 3.77/–0.20 N/A N/A nsXA7A25T N/A 3.04/–0.19 3.64/–0.19 3.64/–0.19 N/A N/A ns\nXA7A35T N/A 3.15/–0.20 3.77/–0.20 3.77/–0.20 N/A N/A ns\nXA7A50T N/A 3.15/–0.20 3.77/–0.20 3.77/–0.20 N/A N/A nsXA7A75T N/A 3.15/–0.20 3.78/–0.20 3.78/–0.20 N/A N/A ns\nXA7A100T N/A 3.15/–0.20 3.78/ –0.20 3.78/–0.20 N/A N/A ns\nXQ7A50T N/A 3.15/–0.20 3.77/–0.2 0 3.77/–0.20 3.77/–0.20 N/A ns\nXQ7A100T N/A 3.15/–0.20 3.78/–0 .20 3.78/–0.20 3. 78/–0.20 N/A ns\nXQ7A200T N/A 3.29/–0.21 3.94/–0 .21 3.94/–0.21 3. 94/–0.21 N/A ns\nNotes: \n1. Setup and hold times are measured over worst case conditions (pro cess, voltage, temperature). Setup time is measured relative  to the \nglobal clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the global \nclock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nTable  47: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nInput Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard.\nTPSCS /TPHCS Setup and hold of I/O clock –0.38/1.31 –0.38/1 .46 –0.38/1.76 –0.38/1.76 –0.38/1.76 –0.16/1.89 ns\nTable  48: Sample Window\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nTSAMP Sampling error at receiver pins(1)0.59 0.64 0.70 0.70 0.70 0.70 ns\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 48Additional Package Parameter Guidelines\nThe parameters in this section provide the necessary values fo r calculating timing budgets for Artix-7 FPGA clock transmitter \nand receiver data-valid windows.TSAMP_BUFIO Sampling error at receiver pins using \nBUFIO(2)0.35 0.40 0.46 0.46 0.46 0.46 ns\nNotes: \n1. This parameter indicates the total sampling error of the Arti x-7 FPGAs DDR input registers, measured across voltage, temperat ure, and \nprocess. The characterization methodology uses the MMCM to captur e the DDR input registers’ edges of operation. These measureme nts \ninclude:- CLK0 MMCM jitter - MMCM accuracy (phase offset)- MMCM phase shift resolutionThese measurements do not include package or clock tree skew.\n2. This parameter indicates the total sampling error of the Arti x-7 FPGAs DDR input registers, measured across voltage, temperat ure, and \nprocess. The characterization methodology us es the BUFIO clock network and IDELAY to  capture the DDR input registers’ edges of \noperation. These measurements do not include package or clock tree skew.\nTable  49: Package Skew\nSymbol Description Device Package Value Units\nTPKGSKEW Package skew(1) XC7A12T CPG238 55 ps\nCSG325 76 ps\nXC7A15T CPG236 48 ps\nCSG324 104 ps\nCSG325 142 ps\nFTG256 98 ps\nFGG484 97 ps\nXC7A25T CPG238 55 ps\nCSG325 76 ps\nXC7A35T CPG236 48 ps\nCSG324 104 ps\nCSG325 142 ps\nFTG256 98 ps\nFGG484 97 ps\nXC7A50T CPG236 48 ps\nCSG324 104 ps\nCSG325 142 ps\nFTG256 98 ps\nFGG484 97 ps\nXC7A75T CSG324 113 ps\nFTG256 120 ps\nFGG484 144 ps\nFGG676 153 psTable  48: Sample Window (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1Q -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 49TPKGSKEW Package skew(1)XC7A100T CSG324 113 ps\nFTG256 120 ps\nFGG484 144 ps\nFGG676 153 ps\nXC7A200T SBG484 111 ps\nFBG484 109 ps\nFBG676 121 ps\nFFG1156 151 ps\nXA7A12T CSG325 76 ps\nCPG238 55 ps\nXA7A15T CPG236 48 ps\nCSG324 104 ps\nCSG325 142 ps\nXA7A25T CSG325 76 ps\nCPG238 55 ps\nXA7A35T CPG236 48 ps\nCSG324 104 psCSG325 142 ps\nXA7A50T CPG236 48 ps\nCSG324 104 psCSG325 142 ps\nXA7A75T CSG324 113 ps\nFGG484 144 ps\nXA7A100T CSG324 113 ps\nFGG484 144 ps\nXQ7A50T CS325 142 ps\nFG484 97 ps\nXQ7A100T CS324 113 ps\nFG484 144 ps\nXQ7A200T RS484 111 ps\nRB484 109 ps\nRB676 121 ps\nNotes: \n1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay  from die \npad to ball.\n2. Package delay information is available for these device/package combinations. This information can be used to deskew the pack age.Table  49: Package Skew (Cont’d)\nSymbol Description Device Package Value Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 50GTP Transceiver Specifications\nGTP Transceiver DC Input and Output Levels\nTable 50  summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult 7 Series FPGAs GTP \nTransceiver User Guide  (UG482 ) for further details.\n Table  50: GTP Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPOUTDifferential peak-t o-peak output \nvoltage(1)Transmitter output swing is set to maximum setting1000 – – mV\nV\nCMOUTDCDC common mode output \nvoltageEquation based VMGTAVTT –D VPPOUT /4 mV\nROUT Differential output resistance – 100 – \uf057\nVCMOUTAC Common mode output voltage: AC coupled 1/2 VMGTAVTT mV\nTOSKEWTransmitter output pair (TXP and TXN) intra-pair skew\n(FF, FB, SB packages)– – 10 ps\nTransmitter output pair (TXP and TXN) intra-pair skew\n(FG, FT, CS, CP packages)– – 12 ps\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled 150 – 2000 mV\nVIN Single-ended input voltage(2) DC coupled VMGTAVTT = 1.2V –200 –  VMGTAVTT mV\nVCMIN Common mode input voltage DC coupled VMGTAVTT = 1.2V – 2/3 VMGTAVTT –m V\nRIN Differential input resistance – 100 – \uf057\nCEXT Recommended external AC coupling capacitor(3) – 100 – nF\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in 7 Series FPGAs GTP Transceiver User Guide  \n(UG482 ) and can result in values lower than reported in this table.\n2. Voltage measured at the pin referenced to ground.\n3. Other values can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 3\nFigure 3: Single-Ended Peak -to-Peak Voltage\nX-Ref Target - Figure 4\nFigure 4: Differential Peak-to-Peak Voltage0+V P\nN\nds181_01_062014Single-Ended\nPeak-to-Pe ak  \nVoltage\n0 +V \n–V  \n \nP–N\nds181_02_062014Differenti al\nPeak-to-Pe ak\nVoltage\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 51Note: In Figure 4 , differential peak-to-peak voltage = si ngle-ended peak-to-peak voltage x 2.\nTable 51  summarizes the DC specifications of the clock input of the GTP transceiver. Consult 7 Series FPGAs GTP Transceiver \nUser Guide  (UG482 ) for further details.\nGTP Transceiver Switching Characteristics\nConsult 7 Series FPGAs GTP Transceiver User Guide  (UG482 ) for further information.Table  51: GTP Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 350 – 2000 mV\nRIN Differential input resistance – 100 – \uf057\nCEXT Required external AC coupling capacitor – 100 – nF\nTable  52: GTP Transceiver Performance\nSymbol DescriptionOutput \nDividerSpeed Grade\nUnits-3 (1.0V)-2 (1.0V)\n-2LE (1.0V)-1 (1.0V)\n-1LI (0.95V)\n-1Q (1.0V)\n-1M (1.0V)-2LE (0.9V)\nPackage Type\nFF\nFB\nSBFG\nFT\nCS\nCPFF\nFB\nSB\nRB\nRSFG\nFT\nCS\nCPFF\nFB\nSB\nRB\nRSFG\nFT\nCS\nCPFF\nFB\nSBFG\nFT\nCS\nCP\nFGTPMAX Maximum GTP transceiver data rate 6. 6 6.25 6.6 6.25 3.75 3.75 3.75 3.75 Gb/s\nFGTPMIN Minimum GTP transceiver data rate 0.500 0. 500 0.500 0.500 0.500 0.500 0.500 0.500 Gb/s\nFGTPRANGE PLL line rate range1 3.2–6.6 3.2–6.6 3.2–3.75 3.2–3.75 Gb/s\n2 1.6–3.3 1.6–3.3 1.6–3.2 1.6–3.2 Gb/s\n4 0.8–1.65 0.8–1.65 0.8–1.6 0.8–1.6 Gb/s8 0.5–0.825 0.5–0.825 0.5–0.8 0.5–0.8 Gb/s\nF\nGTPPLLRANGE GTP transceiver PLL frequency \nrange1.6–3.3 1.6–3.3 1.6–3.3 1.6–3.3 GHz\nTable  53: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nFGTPDRPCLK GTPDRPCLK maximum frequency 175 175 156 156 125 MHz\nTable  54: GTP Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range 60 – 660 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle Tr ansceiver PLL only 40 – 60 %\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 52 \nX-Ref Target - Figure 5\nFigure 5: Reference Clock Timing Parameters\nTable  55: GTP Transceiver PLL/Lock Time Adaptation\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nTLOCK Initial PLL lock – – 1 ms\nTDLOCKClock recovery phase acquisition and \nadaptation time.After the PLL is locked to the \nreference clock, this is the time it \ntakes to lock the clock data recovery (CDR) to the data \npresent at the input.– 50,000 2.3 x10\n6 UI\nTable  56: GTP Transceiver User Clock Switching Characteristics(1)\nSymbol Description ConditionsSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nFTXOUT TXOUTCLK maximum frequency 412.500 412.500 234.375 234.375 234.375 MHz\nFRXOUT RXOUTCLK maximum frequency 412.500 412.500 234.375 234.375 234.375 MHz\nFTXIN TXUSRCLK maximum frequency 16-bit data path 412.500 412.500 234.375 234.375 234.375 MHz\nFRXIN RXUSRCLK maximum frequency 16-bit data pa th 412.500 412.500 234.375 234.375 234.375 MHz\nFTXIN2 TXUSRCLK2 maximum frequency 16-bit data pa th 412.500 412.500 234.375 234.375 234.375 MHz\nFRXIN2 RXUSRCLK2 maximum frequency 16-bit data pa th 412.500 412.500 234.375 234.375 234.375 MHz\nNotes: \n1. Clocking must be implemented as described in 7 Series FPGAs GTP Transceiver User Guide  (UG482 ).ds181_03_06281180% \n20% \nT FCLK T RCLK \nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 53 Table  57: GTP Transceiver Transmitter Switching Characteristics\nSymbol Description Cond ition Min Typ Max Units\nFGTPTX Serial data rate range 0.500 – FGTPMAX Gb/s\nTRTX TX rise time 20%–80% – 50 – ps\nTFTX TX fall time 80%–20% – 50 – ps\nTLLSKEW TX lane-to-lane skew(1)– – 500 ps\nVTXOOBVDPP Electrical idle amplitude – – 20 mV\nTTXOOBTRANSITION Electrical idle transition time – – 140 ns\nTJ6.6 Total Jitter(2)(3)\n6.6 Gb/s– – 0.30 UI\nDJ6.6 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ5.0 Total Jitter(2)(3)\n5.0 Gb/s– – 0.30 UI\nDJ5.0 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ4.25 Total Jitter(2)(3)\n4.25 Gb/s– – 0.30 UI\nDJ4.25 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ3.75 Total Jitter(2)(3)\n3.75 Gb/s– – 0.30 UI\nDJ3.75 Deterministic Jitter(2)(3) – – 0.15 UI\nTJ3.2 Total Jitter(2)(3)\n3.20 Gb/s(4)–– 0 . 2 U I\nDJ3.2 Deterministic Jitter(2)(3) –– 0 . 1 U I\nTJ3.2L Total Jitter(2)(3)\n3.20 Gb/s(5)– – 0.32 UI\nDJ3.2L Deterministic Jitter(2)(3) – – 0.16 UI\nTJ2.5 Total Jitter(2)(3)\n2.5 Gb/s(6)– – 0.20 UI\nDJ2.5 Deterministic Jitter(2)(3) – – 0.08 UI\nTJ1.25 Total Jitter(2)(3)\n1.25 Gb/s(7)– – 0.15 UI\nDJ1.25 Deterministic Jitter(2)(3) – – 0.06 UI\nTJ500 Total Jitter(2)(3)\n500 Mb/s–– 0 . 1 U I\nDJ500 Deterministic Jitter(2)(3) – – 0.03 UI\nNotes: \n1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad ).\n2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinat ions.\n3. All jitter values are based on a bit-error ratio of 1e-12.\n4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.\n5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.\n6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 54Table  58: GTP Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTPRX Serial data rate RX oversampler not enabled 0.500 – FGTPMAX Gb/s\nTRXELECIDLE Time for RXELECIDLE to respond to loss or restoration of data – 10 – ns\nRXOOBVDPP OOB detect threshold peak-to-peak 60 – 150 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 kHz–5000 – 5000 ppm\nRXRL Run length (CID) – – 512 UI\nRXPPMTOL Data/REFCLK PPM offset tolerance –1250 – 1250 ppm\nSJ Jitter Tolerance(2)\nJT_SJ6.6 Sinusoidal Jitter(3) 6.6 Gb/s 0.44 – – UI\nJT_SJ5.0 Sinusoidal Jitter(3) 5.0 Gb/s 0.44 – – UI\nJT_SJ4.25 Sinusoidal Jitter(3)4.25 Gb/s 0.44 – – UI\nJT_SJ3.75 Sinusoidal Jitter(3) 3.75 Gb/s 0.44 – – UI\nJT_SJ3.2 Sinusoidal Jitter(3) 3.2 Gb/s(4) 0.45 – – UI\nJT_SJ3.2L Sinusoidal Jitter(3) 3.2 Gb/s(5) 0.45 – – UI\nJT_SJ2.5 Sinusoidal Jitter(3) 2.5 Gb/s(6) 0.5 – – UI\nJT_SJ1.25 Sinusoidal Jitter(3) 1.25 Gb/s(7) 0.5 – – UI\nJT_SJ500 Sinusoidal Jitter(3) 500 Mb/s 0.4 – – UI\nSJ Jitter Tolerance with Stressed Eye(2)\nJT_TJSE3.2Total Jitter with Stressed Eye(8)3.2 Gb/s 0.70 – – UI\nJT_TJSE6.6 6.6 Gb/s 0.70 – – UI\nJT_SJSE3.2 Sinusoidal Jitter with Stressed \nEye(8)3.2 Gb/s 0.1 – – UI\nJT_SJSE6.6 6.6 Gb/s 0.1 – – UI\nNotes: \n1. Using RXOUT_DIV = 1, 2, and 4.\n2. All jitter values are based on a bit error ratio of 1e–12.\n3. The frequency of the injected sinusoidal jitter is 10 MHz.\n4. PLL frequency at 3.2 GHz and RXOUT_DIV = 2.5. PLL frequency at 1.6 GHz and RXOUT_DIV = 1.\n6. PLL frequency at 2.5 GHz and RXOUT_DIV = 2.\n7. PLL frequency at 2.5 GHz and RXOUT_DIV = 4.8. Composite jitter.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 55GTP Transceiver Protocol Jitter Characteristics\nFor Table 59  through Table 63 , the 7 Series FPGAs GTP Transceiver User Guide  (UG482 ) contains recommended settings for \noptimal usage of protocol specific characteristics.\nTable  59: Gigabit Ethernet Protocol Characteristics\nDescription Line Rate  (Mb/s) Min Max Units\nGigabit Ethernet Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 1250 – 0.24 UI\nGigabit Ethernet Receiver High Frequency Jitter Tolerance\nTotal receiver jitter tolerance 1250 0.749 – UI\nTable  60: XAUI Protocol Characteristics\nDescription Line Rate (Mb/s) Min Max Units\nXAUI Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 3125 – 0.35 UI\nXAUI Receiver High Freq uency Jitter Tolerance\nTotal receiver jitter tolerance 3125 0.65 – UI\nTable  61: PCI Express Protocol Characteristics(1)\nStandard Description Line Rate (Mb/s) Min Max Units\nPCI Express Transmitter Jitter Generation\nPCI Express Gen 1 Total transmitter jitter 2500 – 0.25 UI\nPCI Express Gen 2 Total transmitter jitter 5000 – 0.25 UI\nPCI Express Receiver High Frequency Jitter Tolerance\nPCI Express Gen 1 Total receiver jitter tolerance 2500 0.65 – UI\nPCI Express Gen 2(2)Receiver inherent timing error\n50000.40 – UI\nReceiver inherent deterministic timing error 0.30 – UI\nNotes: \n1. Tested per card electromechanical (CEM) methodology.\n2. Using common REFCLK.\nTable  62: CEI-6G Protocol Characteristics\nDescription Line Rate (M b/s) Interface Min Max Units\nCEI-6G Transmitter Jitter Generation\nTotal transmitter jitter(1) 4976–6375 CEI-6G-SR – 0.3 UI\nCEI-6G Receiver High Fr equency Jitter Tolerance\nTotal receiver jitter tolerance(1) 4976–6375 CEI-6G-SR 0.6 – UI\nNotes: \n1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 56 \nIntegrated Interface Block for PCI Expr ess Designs Switching Characteristics\nMore information and documentat ion on solutions for PCI Express designs can be found at: \nwww.xilinx.com/products/te chnology/pci-express.htmlTable  63: CPRI Protocol Characteristics\nDescription Line Rate (Mb/s) Min Max Units\nCPRI Transmitter Jitter Generation\nTotal transmitter jitter614.4 – 0.35 UI\n1228.8 – 0.35 UI\n2457.6 – 0.35 UI\n3072.0 – 0.35 UI4915.2 – 0.3 UI6144.0 – 0.3 UI\nCPRI Receiver Frequency Jitter Tolerance\nTotal receiver jitter tolerance614.4 0.65 – UI\n1228.8 0.65 – UI2457.6 0.65 – UI\n3072.0 0.65 – UI\n4915.2\n(1)0.60 – UI\n6144.0(1) 0.60 – UI\nNotes: \n1. Tested to CEI-6G-SR.\nTable  64: Maximum Performance for PCI Express Designs\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nFPIPECLK Pipe clock maximum frequency 250. 00 250.00 250.00 250.00 250.00 MHz\nFUSERCLK User clock maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nFUSERCLK2 User clock 2 maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nFDRPCLK DRP clock maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nNotes: \n1. Refer to PG054 , 7 Series FPGAs Integrated Block for PCI Express Product Guide  for specific supported core configurations.\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 57XADC Specifications\nTable  65: XADC Specifications\nParameter Symbol Comments/Conditions Min Typ Max Units\nVCCADC = 1.8V ± 5%, VREFP = 1.25V, VREFN = 0V, ADCCLK = 26 MHz, –55°C \uf0a3Tj\uf0a3125°C, Typical values at Tj=+40°C\nADC Accuracy(1)\nResolution 12 – – Bits\nIntegral Nonlinearity(2)INL –40°C \uf0a3Tj\uf0a3100°C – – ±2 LSBs\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±3 LSBs\nDifferential Nonlinearity DNL No missing codes, guaranteed monotonic – – ±1 LSBs\nOffset Error Unipolar –40°C \uf0a3Tj\uf0a3100°C – – ±8 LSBs\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±12 LSBs\nBipolar –55°C \uf0a3Tj\uf0a3125°C – – ±4 LSBs\nGain Error –– ± 0 . 5 %\nOffset Matching – – 4 LSBs\nGain Matching –– 0 . 3 %\nSample Rate –– 1 M S / s\nSignal to Noise Ratio(2)SNR FSAMPLE = 500KS/s, FIN=2 0k H z 6 0 – – d B\nRMS Code Noise External 1.25V reference – – 2 LSBs\nOn-chip reference – 3 – LSBs\nTotal Harmonic Distortion(2)THD FSAMPLE = 500KS/s, FIN=2 0k H z 7 0 – – d B\nAnalog Inputs(3)\nADC Input Ranges Unipolar operation 0 – 1 V\nBipolar operation –0.5 – +0.5 V\nUnipolar common mode range (FS input) 0 – +0.5 V\nBipolar common mode range (FS input) +0.5 – +0.6 V\nMaximum External Channel Input Ranges Adjacent analog channels set within these \nranges should not corrupt measurements on \nadjacent channels–0.1 – VCCADC V\nAuxiliary Channel Full \nResolution BandwidthFRBW 250 – – kHz\nOn-Chip Sensors\nTemperature Sensor Error –40°C \uf0a3Tj\uf0a3100°C – – ±4 °C\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±6 °C\nSupply Sensor Error –40°C \uf0a3Tj\uf0a3100°C – – ±1 %\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±2 %\nConversion Rate(4)\nConversion Time - Continuous tCONV Number of ADCCLK cycles 26 – 32 Cycles\nConversion Time - Event tCONV Number of CLK cycles – – 21 Cycles\nDRP Clock Frequency DCLK DRP clock frequency 8 – 250 MHz\nADC Clock Frequency ADCCLK Derived from DCLK 1 – 26 MHz\nDCLK Duty Cycle 40 – 60 %\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 58Configuration Switching CharacteristicsXADC Reference(5)\nExternal Reference VREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nOn-Chip Reference Ground VREFP  pin to AGND,\n–40°C\uf0a3Tj\uf0a3100°C1.2375 1.25 1.2625 V\nGround VREFP  pin to AGND, \n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C1.225 1.25 1.275 V\nNotes: \n1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when  this feature \nis enabled.\n2. Only specified for bitstream option XADCEnhancedLinearity = ON.\n3. See the ADC chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter  (UG480 ) for a \ndetailed description.\n4. See the Timing chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter  (UG480 ) for a \ndetailed description.\n5. Any variation in the reference voltage from the nominal VREFP  = 1.25V and VREFN  = 0V will result in a deviation from the ideal transfer \nfunction. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for  external \nratiometric type applications allowing reference to vary by ±4% is permitted.\nTable  66: Configuration Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nPower-up Timing Characteristics\nTPL(1)Program latency 5.00 5.00 5.00 5.00 5.00 ms, Max\nTPOR(1) Power-on reset (50 ms ramp rate time) 10/50 10/50 10/50 10/50 10/50 ms, Min/Max\nPower-on reset (1 ms ramp rate time) 10/35 10/35 10/35 10/35 10/35 ms, Min/Max\nTPROGRAM Program pulse width 250.00 250.00 250.00 250.00 250.00 ns, Min\nCCLK Output (Master Mode)\nTICCK Master CCLK output delay 150.00 150.00 150.00 150.00 150.00 ns, Min\nTMCCKL Master CCLK clock Low time duty cycl e 40/60 40/60 40/60 40/60 40/60 %, Min/Max\nTMCCKH Master CCLK clock High time duty cycle 40/60 40/60 40/60 40/60 40/60 %, Min/Max\nFMCCK Master CCLK frequency 100.00 100.0 0 100.00 100.00 70.00 MHz, Max\nMaster CCLK frequency for AES encrypted x16 50.00 50.00 50.00 50.00 35.00 MHz, Max\nFMCCK_START Master CCLK frequency at start of conf iguration 3.00 3.00 3.00 3.00 3.00 MHz, Typ\nFMCCKTOL Frequency tolerance, master mode with respect \nto nominal CCLK±50 ±50 ±50 ±50 ±50 %, Max\nCCLK Input (Slave Modes)\nTSCCKL Slave CCLK clock minimum Low time 2.50 2.50 2.50 2.50 2.50 ns, Min\nTSCCKH Slave CCLK clock minimum High time 2.50 2.50 2.50 2.50 2.50 ns, Min\nFSCCK Slave CCLK frequency 100.00 100.00 100.00 100.00 70.00 MHz, Max\nEMCCLK Input (Master Mode)\nTEMCCKL External master CCLK Low time 2.50 2.50 2.50 2.50 2.50 ns, Min\nTEMCCKH External master CCLK High time 2.50 2.50 2.50 2.50 2.50 ns, Min\nFEMCCK External master CCLK frequency 100.00 100.00 100.00 100.00 70.00 MHz, MaxTable  65: XADC Specifications (Cont’d)\nParameter Symbol Comments/Conditions Min Typ Max Units\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 59Internal Configuration Access Port\nFICAPCK Internal configurati on access port (ICAPE2) \nclock frequency100.00 100.00 100.00 100.00 70.00 MHz, Max\nMaster/Slave Serial Mode  Programming Switching\nTDCCK /\nTCCKDDIN setup/hold 4.00/0.00 4.00/0.00 4. 00/0.00 4.00/0.00 5.00/0.00 ns, Min\nTCCO DOUT clock to out 8.00 8.00 8.00 8.00 9.00 ns, Max\nSelectMAP Mode Programming Switching\nTSMDCCK /\nTSMCCKDD[31:00] setup/hold 4.00/0.00 4.00/0. 00 4.00/0.00 4.00/0.00 4.50/0.00 ns, Min\nTSMCSCCK /\nTSMCCKCSCSI_B setup/hold 4.00/0.00 4.00/0.00 4.00/0.00 4.00/0.00 5.00/0.00 ns, Min\nTSMWCCK /\nTSMCCKWRDWR_B setup/hold 10.00/0.00 10.00/0.00 10.00/0.00 10.00/0.00 12.00/0.00 ns, Min\nTSMCKCSO CSO_B clock to out (330 \uf057 pull-up resistor \nrequired)7.00 7.00 7.00 7.00 8.00 ns, Max\nTSMCO D[31:00] clock to out in readback 8.00 8.00 8.00 8.00 10.00 ns, Max\nFRBCCK Readback frequency 100.00 100.00 100.00 100.00 70.00 MHz, Max\nBoundary-Scan Port Ti ming Specifications\nTTAPTCK /\nTTCKTAPTMS and TDI setup/hold 3.00/2.00 3.00/2 .00 3.00/2.00 3.00/2. 00 3.00/2.00 ns, Min\nTTCKTDO TCK falling edge to TDO output 7.00 7.00 7.00 7.00 8.50 ns, Max\nFTCK TCK frequency 66.00 66.00 66.00 66.00 50.00 MHz, Max\nBPI Flash Master Mode Programming Switching\nTBPICCO(2) A[28:00], RS[1:0], FC S_B, FOE_B, FWE_B, \nADV_B clock to out8.50 8.50 8.50 8.50 10.00 ns, Max\nTBPIDCC /\nTBPICCDD[15:00] setup/hold 4.00/0.00 4.00/0. 00 4.00/0.00 4.00/0.00 4.50/0.00 ns, Min\nSPI Flash Master Mode Programming Switching\nTSPIDCC /\nTSPICCDD[03:00] setup/hold 3.00/0.00 3.00/0. 00 3.00/0.00 3.00/0.00 3.00/0.00 ns, Min\nTSPICCM MOSI clock to out 8.00 8 .00 8.00 8.00 9.00 ns, Max\nTSPICCFC FCS_B clock to out 8.00 8 .00 8.00 8.00 9.00 ns, Max\nSTARTUPE2 Ports\nTUSRCCLKO STARTUPE2 USRCCLKO input to CCLK output 0.50/6 .00 0.50/6.70 0.50/7.50 0 .50/7.50 0. 50/7.50 ns, \nMin/Max\nFCFGMCLK STARTUPE2 CFGMCLK output frequency 6 5.00 65.00 65.00 65.00 65.00 MHz, Typ\nFCFGMCLKTOL STARTUPE2 CFGMCLK output frequency \ntolerance±50 ±50 ±50 ±50 ±50 %, MaxTable  66: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 60eFUSE Programming Conditions\nTable 67  lists the programming conditions specifically for eFUSE. For more information, see 7 Series FPGA Configuration User \nGuide  (UG470 ).\nRevision History\nThe following table shows the revi sion history for this document:Device DNA Access Port\nFDNACK DNA access port (DNA_PORT) 100.00 100.00 100.00 100.00 70.00 MHz, Max\nNotes: \n1. To support longer delays in configuration, use the design solutions described in 7 Series FPGA Configuration User Guide  (UG470 ).\n2. Only during configuration, the last edge is determi ned by a weak pull-up/pull-down resistor in the I/O.\nTable  67: eFUSE Programming Conditions(1)\nSymbol Description Min Typ Max Units\nIFS VCCAUX  supply current – – 115 mA\nTj Temperature range 15 – 125 °C\nNotes: \n1. The FPGA must not be configured during eFUSE programming.\nDate Version Description\n09/26/2011 1.0 Initial Xilinx release.\n11/07/2011 1.1 Revised the VOCM specification in Table 11 . Updated the AC Switching Characteristics  based upon the \nISE 13.3 software v1.02 speed specific ation throughout document including Table 13  and Table 14 . \nAdded MMCM_TFBDELAY  while adding MMCM_ to the symbol names of a few specifications in \nTable 37  and PLL to the symbol names in Table 38 . In Table 39  through Table 46 , updated the pin-to-\npin description with the SSTL15 st andard. Updated units in Table 46.\n02/13/2012 1.2 Updated the Artix-7 fam ily of devices listed throughout the entire data sheet. Updated the AC Switching \nCharacteristics  based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 \nfor the -2L speed grade.\nUpdated summary description on page 1 . In Table 2 , revised VCCO for the 3.3V HR I/O banks and \nupdated Tj. Updated the notes in Table 5 . Added MGTAVCC a nd MGTAVTT power supply ramp times \nto Table 7 . Rearranged Table 8 , added Mobile_DDR, HSTL_I_18 , HSTL_II_18, HSUL_12, \nSSTL135_R, SSTL15_R, and SSTL12 and re moved DIFF_SSTL135,  DIFF_SSTL18_I, \nDIFF_SSTL18_II, DIFF_HSTL_ I, and DIFF_HSTL_II. Added Table 9  and Table 10 . Revised the \nspecifications in Table 11 . Revised VIN in Table 50 . Updated the eFUSE Programming Conditions  \nsection and removed the endurance ta ble. Added the  table. Revised FTXIN and FRXIN in Table 56 . \nRevised ICCADC  and updated Note 1  in Table 65 . Revised DDR LVDS trans mitter data width in \nTable 15 . Removed notes from Table 27  as they are no longer applicable. Updated specifications in \nTable 66 . Updated Note 1  in Table 36 .Table  66: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LI -2LE\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 6106/01/2012 1.3 Reorganized entire data sheet including adding Table 43  and Table 47 .\nUpdated TSOL in Table 1 . Updated IBATT and added RIN_TERM  to Table 3 . Updated Power-On/Off Power \nSupply Sequencing  section with regards to GTP transceivers. In Table 8 , updated many parameters \nincluding SSTL135 and SSTL135_R. Removed VOX column and added DIFF_HSUL_12 to Table 10 . \nUpdated VOL in Table 11 . Updated Table 15  and removed notes 2 and 3. Updated Table 16 .\nUpdated the AC Switching Characteristics  based upon the ISE 14.1 software v1.03 for the -3, -2, -2L \n(1.0V), -1, and v1.01 for the -2L (0.9V) spe ed specifications thro ughout the document.\nIn Table 30 , updated Reset Delays  section including Note 10  and Note 11 . In Table 56 , replaced \nFTXOUT  with FGLK. Updated many of the XADC specifications in Table 65  and added Note 2 . Updated \nand moved Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK  section from \nTable 66  to Table 37  and Table 38 .\n09/20/2012 1.4 In Table 1 , updated the descriptions, changed VIN and Note 2 , and added Note 4 . In Table 2 , changed \ndescriptions and notes. Updated parameters in Table 3 . Added Table 4 . Revised the Power-On/Off \nPower Supply Sequencing  section. Updated standards  and specifications in Table 8 , Table 9 , and \nTable 10 . Removed the XC7A350T device from data sheet.\nUpdated the AC Switching Characteristics  section to the ISE 14.2 speed specifications throughout the \ndocument. Updated the IOB Pad Input/Output/3-State  discussion and changed Table 18  by adding \nTIOIBUFDISABLE . Removed many of the combinator ial delay specifications and TCINCK /TCKCIN  from \nTable 27 .Changed FPFDMAX  conditions in Table 37  and Table 38 . Updated the GTP Transceiver \nSpecifications  section, moved the GTP Transceiver DC characteristics section to the overall DC \nCharacteristics  section, and added the GTP Transceiver Protocol Jitter Characteristics  section. In \nTable 65 , updated Note 1 . In Table 66 , updated TPOR. \n02/01/2013 1.5 Updated the AC Switching Characteristics  based upon the 14.4/2012.4 device pack for ISE 14.4 and \nVivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0 V), -1 speed specificatio ns, and v1.05 for the -2L \n(0.9V) speed specifications throughout the document. Production changes to Table 13  and Table 14  \nfor -3, -2, -2L (1.0V), -1 speed specifications.\nRevised IDCIN and IDCOUT  and added Note 5 in Table 1 . Added Note 2  to Table 2 . Updated Table 5 . \nAdded minimum current specifications to Table 6 . Removed SSTL12 and HSTL_I_12 from Table 8 . \nRemoved DIFF_SSTL12 from Table 10 . Updated Table 13 . Added a 2:1 memory controller section to \nTable 16 . Updated Note 1  in Table 34 . Revised Table 36 . Updated Note 1  and Note 2  in Table 49 .\nUpdated DVPPIN  in Table 50 . Updated VIDIFF in Table 51 . Removed TLOCK  and TPHASE  and revised \nFGCLK  in Table 54 . Updated TDLOCK  in Table 55 . Updated Table 56 . In Table 57 , updated TRTX, TFTX, \nVTXOOBVDPP , and revised Note 1  through Note 7 . In Table 58 , updated RXSST and RXPPMTOL and \nrevised Note 4  through Note 7 . In Table 63 , revised and added Note 1 .\nRevised the maximum external channel input ranges in Table 65 . In Table 66 , revised FMCCK and \nadded the Internal Configuration Access Port  section.\n04/17/2013 1.6 Updated the AC Switching Characteristics  based upon v1.07 of the ISE 14.5 and Vivado 2013.1 for the \n-3, -2, -2L (1.0V), and -1 speed specifications, and v1.05 for the -2L (0.9V)  speed specifications. \nProduction changes to Table 13  and Table 14  for -2L (0.9V) speed specifications.\nIn Table 1 , revised VIN (I/O input voltage) to match values in Table 4  and combined Note 4  with old Note \n5 and then added new Note 5 . Revised VIN description, removed Note 10, and added Note 7  in Table 2 . \nUpdated first 3 rows in Table 4 . Also revised PCI33_3 voltage minimum in Table 8  to match values in \nTable 1  and Table 4 . Added Note 1  to Table 11 . Removed Note 1 from Table 14 . Updated Table 16  title. \nThroughout the data sheet ( Table 28 , Table 29 , and Table 44 ) removed the obvious note “A Zero “0” \nHold Time listing indicates no hold time or a negative hold time.”\n09/04/2013 1.7 Added new Artix-7 devices (XC7 A35T, XC7A50T, and XC7A75T) throughout. In Table 1 , updated IDCIN \nand IDCOUT for cases when floating, at VMGTAVTT , or GND. Added back Note 1 to Table 14 . Added CPG \npackage to Table 50  and Table 52 .\n11/27/2013 1.8 Added automotive and ex panded temperature range Artix-7 devices throughout. Added -1M and -1Q \nspeed grades throughout. Added reference to 7 Series FPGAs Overview , Defense-Grade 7 Series \nFPGAs Overview , and XA Artix-7 FPGAs Overview  in Introduction . In Table 2 , added junction \ntemperature operating ranges  for expanded (Q) and mili tary (M) device s, and added Note 3 . In Table 3 , \nremoved commercial (C), indu strial (I), and extended (E) from descriptions of RIN_TERM . Updated \ntemperature ranges in Table 4 . Removed notes from Table 6 . Added TJ = 125°C to Conditions column \nfor TVCCO2VCCAUX  in Table 7 . In AC Switching Characteristics , updated first paragraph, added \nTable 12 , and added -1Q/-1M speed grades to other tables in this section. In Table 52 , added RB and \nRS packages, and updated FGTPMAX . In Table 65 , updated ADC Accuracy, On-Chip Sensors, XADC \nReference sections and notes. Added TUSRCCLKO and FDNACK to Table 66 .Date Version Description\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 6201/07/2014 1.9 In Table 13 , promoted all XC7A75T speed grades from Advance to Produc tion and all XQ7A50T speed \ngrades from Preliminary to Advance. In Table 14 , inserted “Vivado tools 2013.3” for the production \nXC7A75T speed grades.\n01/23/2014 1.10 Updated the AC Switching Characteristics  based upon ISE 14.7 and Vivado 2013.4. Updated Note 5  \nin Table 2 . Removed pad pull-down @ VIN=1 . 8 V  f o r  IRPD in Table 3 . Added Note 2  to Table 4 . \nRemoved XQ7A50T from Table 12 , Table 13 , and Table 14 . In Table 13 , changed speed grades for XA \nArtix-7 FPGAs and defense-grade Ar tix-7Q family from -2 to -2I and -1 to -1I, and moved all speed \ngrades of XA7A100T, and -1I and -2I speed grades of  XQ7A100T from Preliminary to Production. In \nTable 14 , updated production software for XA7A100T and XQ7A100T. Added HSUL_12_F, \nDIFF_HSUL_12_F, MOBILE_DDR_S, MOBILE_DDR_F , DIFF_MOBILE_DDR_S, and \nDIFF_MOBILE_DDR_F to Table 17 . Removed introductory text in Device Pin-to-Pin Output Parameter \nGuidelines .\n03/04/2014 1.11 Updated Note 2  in Table 4 . In Table 13 , moved XQ7A100T -1M speed grade from Preliminary to \nProduction. In Table 14 , added production software for XQ7A100T -1M speed grade.\n03/28/2014 1.12 In Table 5 , added ICCINTQ , ICCOQ , ICCAUXQ , and ICCBRAMQ  values for XC7A35T, XC7A50T, XA7A35T, \nXA7A50T, and XQ7A50T devices. In Table 6 , added power-on current values for XC7A35T, XC7A50T, \nXA7A35T, XA7A50T, and XQ7A50T devices. In Table 12 , added row for XC7A35T, XC7A50T, and \nXC7A75T devices. In Table 13 , moved all speed grades of XC7A35T and XC7A50T devices from \nAdvance to Production, and added XQ7A50T. In Table 14 , added XQ7A50T and production software \nfor XC7A35T and XC7A50T -3, -2, -2L (1.0V), -1, and -2L (0.9V) speed grades. For FIDELAYCTRL_REF \nin Table 25 , updated REFCLK frequency of 300 MHz, added REFCLK frequency of 400 MHz, and \nupdated Note 1 . In Table 36 , added TCKSKEW  data for XC7A35T and XC7A50T devices. In Table 39 , \nupdated TICKOF data for -1 and -2L (0.9V) speed grades  of XC7A35T and XC7A50T devices. In \nTable 40 , updated TICKOFFAR data for -1 and -2L (0.9V) speed grades of XC7A35T and XC7A50T \ndevices. In Table 41 , added TICKOFMMCMCC  data for -2L (0.9V) speed grade of XC7A35T and \nXC7A50T devices. In Table 42 , added TICKOFPLLCC  data for -2L (0.9V) speed grade of XC7A35T and \nXC7A50T devices. In Table 44 , updated TPSFD /TPHFD data for -2/-2L, -1, and -2L (0.9V) speed grades \nof XC7A35T and XC7A50T devices. In Table 45 , updated TPSMMCMCC /TPHMMCMCC data for -1 and -2L \n(0.9V) speed grades of XC7A35T and XC7A50T devices. In Table 46 , updated TPSPLLCC /TPHPLLCC \ndata for -1 and -2L (0.9V) speed gra des of XC7A35T and XC7A50T devices. In Table 49 , added \npackage skew values for XC7A35T, XC7A50T , XA7A35T, XA7A50T, and XQ7A50T devices.\n05/13/2014 1.13 In AC Switching Characteristics , updated to Vivado 2014.1. In Table 12 , updated Vivado 2014.1 \nversion numbers and consolidated rows. In Table 13 , moved all XA7A75T speed grades from Advance \nto Preliminary and all XQ7A200T speed grades  from Preliminary to Production. In Table 14 , added \nproduction software for XQ7A200T -2, -1, and -1M speed grades. Added timing data for XA7A35T, XA7A50T, XA7A75T, and XQ7A50T devices to Table 39 , Table 40 , Table 41 , Table 42 , Table 44 , \nTable 45 , and Table 46 .\n07/01/2014 1.14 Updated Note 2  in Table 4  per the customer notice XCN14014\n: 7 Series FPGA and Zynq-7000 AP SoC \nI/O Undershoot Voltage Data Sheet Update . In Power-On/Off Power Supply Sequencing , added \nsentence about there being no recommended  sequence for supplies not shown. In AC Switching \nCharacteristics , updated to Vivado 2014.2. In Table 12 , added row for XQ7A50T. In Table 13 , moved \nall XQ7A50T speed grades from Advance to Production. In Table 14 , added production software for \nXQ7A50T -2, -1, and -1M speed grades. In Table 36 , added TCKSKEW values for XA7A35T, XA7A50T, \nand XQ7A50T. Updated description of TICKOF in Table 39  and added Note 2 . Updated description of \nTICKOFFAR in Table 40  and added Note 2 . In Table 50 , moved DVPPOUT  value of 1000 mV from Max to \nMin column, updated VIN DC parameter description, and added Note 2 . Added “peak-to-peak” to labels \nin Figure 3  and Figure 4 . Added note after Figure 4 . Added Note 1  to Table 64 . In Table 66 , replaced \nUSRCCLK Output with STARTUPE2 Ports and added FCFGMCLK and FCFGMCLKTOL .\n09/23/2014 1.15 Removed 3.3V as descriptor of HR I/O banks throughout. Updated Note 3  in Table 5 . In Table 13 , \nmoved all XA7A35T and XA7A50T speed grades from Advance to Production, and all XA7A75T speed \ngrades from Preliminar y to Production. In Table 14 , added production software for XA7A35T, XA7A50T, \nand XA7A75T -2, -1, and -1Q speed grades, and removed Note 2. Added I/O Standard Adjustment \nMeasurement Methodology .\n10/09/2014 1.16 Added XC7A15T and XA7A15T devices.  Added -1LI speed grade throughout. Updated Introduction . \nAdded -1LI (0.95V) to description of VCCINT  and VCCBRAM  in Table 2 . Updated Note 1  and added \nNote 2  to Table 14 .Date Version Description\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 6311/19/2014 1.17 Replaced -2L speed grade with - 2LE throughout. Updated descriptions of VCCINT  and VCCBRAM  in\nTable 2 . Updated the AC Switching Characteristics  based upon Vivado 2014.4. In Table 12 , updated \nVivado software version and added a row for VCCINT = 0.95V. In Table 13 , moved all speed grades for\nall devices from Advance to Production. In Table 14 , added Vivado 2014.4 software version to -1LI \n(0.95V) speed grade column for commercial devices and applicable speed grades for XC7A15T and \nXA7A15T devices, and removed table notes . Added Selecting the Correct Speed Grade and Voltage \nin the Vivado Tools . In Table 16 , moved LPDDR2 row to end of 2: 1 Memory Controllers section. \nUpdated speed grade heading row in Table 52 .\n03/18/2015 1.18 In Table 11 , changed maximum VICM value from 1.425V to 1.500V. Removed LVDS 1.8V standard from \nTable 19  and Table 20 . Removed minimum sample rate specification from Table 65 .\n09/24/2015 1.19 Updated first paragraph in Introduction . Assigned quiescent supply currents to -1LI speed grade \nArtix-7Q devices in Table 5 . In Table 14 , changed -1LI speed grade Artix-7Q device cells from N/A to \nblank and added Note 1 . Removed DIFF_SSTL12 standard from Table 19  and Table 20 . Changed -1LI \nspeed grade Artix-7Q device cells from N/A to blank in Table 36 , Table 39 , Table 40 , Table 41 , Table 42 , \nTable 44 , Table 45 , and Table 46 . Added SBV484, FBV484, FBV676, and FFV1156 packages to \nTable 49 . Removed Pb-free G suffix from packages in Table 50  and Table 52 .\n11/24/2015 1.20 In AC Switching Characteristics , updated to Vivado 2015.4. In Table 13 , added -1LI (0.95V) speed \ngrade to Production column for XQ 7A50T, XQ7A100T, and XQ7A200T. In Table 14 , removed table note \nand added Vivado 2015.4 software version to -1 LI (0.95V) speed grade column for XQ7A50T, \nXQ7A100T, and XQ7A200T. In Table 36 , added TCKSKEW  for XQ7A50T, XQ7A100T, and XQ7A200T\nat -1LI (0.95V) speed grade. Updated devi ce pin-to-pin output parameter tables ( Table 39  to Table 42 ) \nand input parameter tables ( Table 44  to Table 46 ) for XQ7A50T, XQ7A100T,  and XQ7A200T at -1LI \n(0.95V) speed grade.\n09/27/2016 1.21 Added XC7A12T and XC7A25T devices. Updated the AC Switching Characteristics  based upon \nVivado 2016.3. In Table 19 , updated VMEAS  values for LVCMOS 3.3V, LVTTL 3.3V, and PCI33 3.3V,\nand removed note 1. Removed LV DCI_15, HSLVDCI_15, LVDCI_15, and HSLVDCI_18 I/O standards \nfrom Table 20 .\n04/13/2017 1.22 Added 1.35V to Note 5  in Table 2 . Updated the AC Switching Characteristics  based upon Vivado \n2016.4. In Table 13 , added -2LE (0.9V) speed grade to Advance column for XC7A12T and XC7A25T. \nIn Table 25 , changed TIDELAYRESOLUTION  units from ps to µs. In Table 36 , updated TCKSKEW  for\nXC7A12T and XC7A25T devices at -2LE (0.9V) sp eed grade. Updated device pin-to-pin output \nparameter tables ( Table 39  to Table 42 ) and input parameter tables ( Table 44  to Table 46 ) for XC7A12T \nand XC7A25T devices at -2LE (0.9V) spe ed grade. Removed SBV484, FBV484, FBV676, and \nFFV1156 packages from Table 49  per the customer notice XCN16022 : Cross-ship of Lead-free Bump \nand Substrates in Lead-free (FFG/FBG/SBG) Packages .\n12/21/2017 1.23 Updated the AC Switching Characteristics  based upon Vivado 2017.4. For XC7A12T and XC7A25T in \nTable 13 , moved -3 and -2LE (0.9V) speed grades to Pr eliminary column and -2, -1, and -1LI (0.95V) \nspeed grades to Production column. In Table 14 , added Vivado 2017.4 software version to -2, -2LE, -1, \nand -1LI (0.95V) speed grade colu mns for XC7A12T and XC7A25T. In Table 44 , updated TPSFD / TPHFD\nfor XC7A12T and XC7A25T at -3, -2/-2LE, -1 and -1LI (0.95V) speed grades. In Table 46 , updated \nTPSPLLCC  for XC7A12T and XC7A25T at -1 and -1LI (0.95V) speed grades. In Table 49 , added\npackage skew values for XC7A12T and XC7A25T.\n04/04/2018 1.24 Added XA7A12T and XA7A25T devices. Updated the AC Switching Characteristics  based upon \nVivado 2018.1. In Table 13 , for XC7A12T and XC7A25T moved -2LE (0.9V) speed grade to Production \ncolumn and added XA7A12T and XA7A25T with -2I, -1 I, and -1Q speed grades in Production column. \nAdded Note 3  to Table 16 .\n06/18/2018 1.25 Updated the AC Switching Characteristics  based upon Vivado 2018.2. In Table 13 , for XC7A12T and \nXC7A25T moved -3 speed grade to Production. In Table 14 , added Vivado 2018.2 software version to \n-3 speed grade for XC7A12T and XC7A25T and removed note.\n03/23/2021 1.26 Replaced D with DDLY in description of TISDCK_DDLY_DDR /TISCKD_DDLY_DDR  in Table 23 .\n02/10/2022 1.27 Added -2LE (1.0V) speed gr ade for XC7A12T and XC7A25T devices to Table 13 .Date Version Description\nSend Feedback\nArtix-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS181 (v1.27) February 10, 2022 www.xilinx.com\nProduct Specification 64Notice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are ma de available “AS IS” and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICUL AR PURPOSE; and (2) Xilinx sh all not be liable (whether in\ncontract or tort, including negligence, or und er any other theory of liability) for any loss or damage of any kind or nature re lated to, arising\nunder, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,  incidental, or\nconsequential loss or damage (including loss  of data, profits, goodwill, or any type of  loss or damage suffered as a result of any action\nbrought by a third party) even if such damage or loss was reas onably foreseeable or Xilinx had been advised of the possibility of the same.\nXilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. Y ou may not\nreproduce, modify, distribute, or publicly  display the Materials without prior writte n consent. Certain pr oducts are subject to  the terms and\nconditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos ; IP cores\nmay be subject to warranty and su pport terms contained in a license issued to you by Xilinx. Xilinx products are not designed o r intended\nto be fail-safe or for use in any application requiring fail-safe  performance; you assume sole risk and liability for use of Xi linx products in\nsuch critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICATIONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS\nOR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICL E (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR\nREDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL,\nPRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETYPURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT\nONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.\n© Copyright 2011–2022 Xilinx, Inc. Xilinx, th e Xilinx logo, Alveo, Artix, ISE, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vi vado, Zynq,\nand other designated brands included herein are trademarks of  Xilinx in the United States and other countries. All other\ntrademarks are the property of their respective owners.\nSend Feedback\n'}]
!==============================================================================!
### Component Summary: XC7A200T-2SBG484I

#### Key Specifications:
- **Voltage Ratings:**
  - VCCINT (Core Voltage): 1.0V (typical)
  - VCCAUX (Auxiliary Voltage): 1.8V (typical)
  - VCCBRAM (Block RAM Voltage): 1.0V (typical)
  - VCCO (Output Drivers Voltage): 1.14V to 3.465V
- **Current Ratings:**
  - Quiescent Supply Current (VCCINT): 328 mA (at 1.0V)
  - Quiescent Supply Current (VCCAUX): 73 mA
  - Quiescent Supply Current (VCCO): 5 mA
- **Power Consumption:**
  - Typical power consumption varies based on configuration and usage.
- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Military: -55°C to 125°C
- **Package Type:**
  - BGA (Ball Grid Array), specifically SBG484
- **Special Features:**
  - Integrated DSP slices, block RAM, and high-speed transceivers.
  - Supports various I/O standards including LVDS, SSTL, and HSTL.
  - Configurable via JTAG and other programming interfaces.
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **XC7A200T-2SBG484I** is a member of the Xilinx Artix-7 FPGA family, designed for high-performance applications requiring low power consumption. It features a large number of logic cells, DSP slices, and block RAM, making it suitable for a wide range of applications. The device operates at a core voltage of 1.0V and supports various I/O standards, allowing for flexibility in interfacing with other components.

#### Typical Applications:
- **Signal Processing:** The integrated DSP slices enable efficient processing of digital signals, making it ideal for applications in telecommunications and audio processing.
- **Data Acquisition:** The FPGA can be used in systems that require high-speed data acquisition and processing, such as industrial automation and instrumentation.
- **Embedded Systems:** With its low power consumption and high integration, the XC7A200T is suitable for embedded applications in consumer electronics and automotive systems.
- **Networking:** The high-speed transceivers support various communication protocols, making it suitable for networking applications, including Ethernet and PCI Express.
- **Control Systems:** The FPGA can be utilized in control systems for robotics, automotive, and aerospace applications due to its reconfigurability and processing capabilities.

This summary provides a comprehensive overview of the XC7A200T-2SBG484I FPGA, highlighting its key specifications, features, and typical applications.