// Seed: 713998387
module module_0;
  tri1 [!  -1 : 1] id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    output supply1 _id_0,
    input tri id_1
);
  logic [id_0 : "" |  -1  ==  -1] id_3 = 1'b0;
  assign id_3 = !id_3 & id_3;
  assign id_0 = id_3;
  wire id_4;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  module_0 modCall_1 ();
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout supply0 id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_28;
  assign id_15 = -1'b0;
endmodule
