

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 02:24:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      256|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      174|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      174|      328|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_231_p2   |         +|   0|  0|  49|          42|          22|
    |add_ln13_2_fu_237_p2   |         +|   0|  0|  49|          42|          22|
    |add_ln13_fu_225_p2     |         +|   0|  0|  49|          42|          22|
    |add_ln32_3_fu_186_p2   |         +|   0|  0|  28|          21|           1|
    |i_fu_165_p2            |         +|   0|  0|  28|          21|           1|
    |icmp_ln32_1_fu_192_p2  |      icmp|   0|  0|  15|          21|           2|
    |icmp_ln32_fu_159_p2    |      icmp|   0|  0|  15|          21|          21|
    |select_ln32_fu_198_p3  |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 256|         212|         114|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_V_fu_72                |   9|          2|   21|         42|
    |phi_mul21_fu_64          |   9|          2|   42|         84|
    |phi_mul23_fu_60          |   9|          2|   42|         84|
    |phi_mul_fu_68            |   9|          2|   42|         84|
    |ret_fu_56                |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  171|        342|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_V_fu_72                |  21|   0|   21|          0|
    |phi_mul21_fu_64          |  42|   0|   42|          0|
    |phi_mul23_fu_60          |  42|   0|   42|          0|
    |phi_mul_fu_68            |  42|   0|   42|          0|
    |ret_fu_56                |  21|   0|   21|          0|
    |trunc_ln1559_reg_347     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 174|   0|  174|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|tmpx_V_address0  |  out|   21|   ap_memory|                               tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                               tmpx_V|         array|
|tmpx_V_q0        |   in|    8|   ap_memory|                               tmpx_V|         array|
|x_x0_V_address0  |  out|   19|   ap_memory|                               x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_we0       |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_d0        |  out|    8|   ap_memory|                               x_x0_V|         array|
|x_x1_V_address0  |  out|   19|   ap_memory|                               x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_we0       |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_d0        |  out|    8|   ap_memory|                               x_x1_V|         array|
|x_x2_V_address0  |  out|   19|   ap_memory|                               x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_we0       |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_d0        |  out|    8|   ap_memory|                               x_x2_V|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

