// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2024 Rockchip Electronics Co., Ltd.
 *
 */

&hdptxphy {
	#clock-cells = <0>;
};

&vop {
	clocks = <&cru ACLK_VOP>,
		 <&cru HCLK_VOP>,
		 <&cru DCLK_VP0>,
		 <&cru DCLK_VP1>,
		 <&cru DCLK_VP2>,
		 <&hdptxphy>;
	clock-names = "aclk",
		      "hclk",
		      "dclk_vp0",
		      "dclk_vp1",
		      "dclk_vp2",
		      "pll_hdmiphy0";
};

&tsadc {
	#address-cells = <1>;
	#size-cells = <0>;

	tsadc@0 {
		reg = <0>;
		nvmem-cells = <&soc_tsadc_trim_l>, <&soc_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
	tsadc@1 {
		reg = <1>;
		nvmem-cells = <&bigcore_tsadc_trim_l>, <&bigcore_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
	tsadc@2 {
		reg = <2>;
		nvmem-cells = <&litcore_tsadc_trim_l>, <&litcore_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
	tsadc@3 {
		reg = <3>;
		nvmem-cells = <&ddr_tsadc_trim_l>, <&ddr_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
	tsadc@4 {
		reg = <4>;
		nvmem-cells = <&npu_tsadc_trim_l>, <&npu_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
	tsadc@5 {
		reg = <5>;
		nvmem-cells = <&gpu_tsadc_trim_l>, <&gpu_tsadc_trim_h>;
		nvmem-cell-names = "trim_l", "trim_h";
	};
};

&otp {
	bigcore_tsadc_trim_l: bigcore-tsadc-trim-l@24 {
		reg = <0x24 0x1>;
	};
	bigcore_tsadc_trim_h: bigcore-tsadc-trim-h@25 {
		reg = <0x25 0x1>;
		bits = <0 2>;
	};
	litcore_tsadc_trim_l: litcore-tsadc-trim-l@26 {
		reg = <0x26 0x1>;
	};
	litcore_tsadc_trim_h: litcore-tsadc-trim-h@27 {
		reg = <0x27 0x1>;
		bits = <0 2>;
	};
	ddr_tsadc_trim_l: ddr-tsadc-trim-l@28 {
		reg = <0x28 0x1>;
	};
	ddr_tsadc_trim_h: ddr-tsadc-trim-h@29 {
		reg = <0x29 0x1>;
		bits = <0 2>;
	};
	npu_tsadc_trim_l: npu-tsadc-trim-l@2a {
		reg = <0x2a 0x1>;
	};
	npu_tsadc_trim_h: npu-tsadc-trim-h@2b {
		reg = <0x2b 0x1>;
		bits = <0 2>;
	};
	gpu_tsadc_trim_l: gpu-tsadc-trim-l@2c {
		reg = <0x2c 0x1>;
	};
	gpu_tsadc_trim_h: gpu-tsadc-trim-h@2d {
		reg = <0x2d 0x1>;
		bits = <0 2>;
	};
	soc_tsadc_trim_l: soc-tsadc-trim-l@64 {
		reg = <0x64 0x1>;
	};
	soc_tsadc_trim_h: soc-tsadc-trim-h@65 {
		reg = <0x65 0x1>;
		bits = <0 2>;
	};
};

