# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_3.srcs/sim_1/bd/design_tb_sim1/ipshared/8713/hdl" --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_3.srcs/sources_1/new/axis_ema.v" \

sv xil_defaultlib  --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_3.srcs/sim_1/bd/design_tb_sim1/ipshared/8713/hdl" --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0_pkg.sv" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0.sv" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0_pkg.sv" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib  --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_3.srcs/sim_1/bd/design_tb_sim1/ipshared/8713/hdl" --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/ip/design_tb_sim2_axis_ema_0_0/sim/design_tb_sim2_axis_ema_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_tb_sim2/sim/design_tb_sim2.v" \
"../../../../project_3.srcs/sim_2/bd/design_tb_sim2/hdl/design_tb_sim2_wrapper.v" \

sv xil_defaultlib  --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_3.srcs/sim_1/bd/design_tb_sim1/ipshared/8713/hdl" --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_3.srcs/sim_2/new/tb_sim2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
