// Seed: 641275438
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  reg id_3;
  initial begin
    id_3 <= 1;
    id_3 <= 1;
    id_3 <= id_3;
  end
endmodule
