Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Mon Mar 27 15:27:08 2023
| Host             : i80r7node1 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file top_kc705_power_routed.rpt -pb top_kc705_power_summary_routed.pb -rpx top_kc705_power_routed.rpx
| Design           : top_kc705
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.601        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.424        |
| Device Static (W)        | 0.177        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        6 |       --- |             --- |
| Slice Logic              |     0.034 |    98830 |       --- |             --- |
|   LUT as Logic           |     0.030 |    56222 |    203800 |           27.59 |
|   CARRY4                 |     0.003 |     3066 |     50950 |            6.02 |
|   LUT as Distributed RAM |    <0.001 |     3130 |     64000 |            4.89 |
|   Register               |    <0.001 |    22341 |    407600 |            5.48 |
|   F7/F8 Muxes            |    <0.001 |     6103 |    203800 |            2.99 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |      447 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       208 |            0.48 |
|   LUT as Shift Register  |     0.000 |        2 |     64000 |           <0.01 |
| Signals                  |     0.042 |    73539 |       --- |             --- |
| Block RAM                |     0.151 |      204 |       445 |           45.84 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| PLL                      |     0.053 |        1 |        10 |           10.00 |
| I/O                      |     0.005 |       45 |       500 |            9.00 |
| Static Power             |     0.177 |          |           |                 |
| Total                    |     0.601 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.326 |       0.249 |      0.077 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.118 |       0.089 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.021 |       0.013 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+------------------------+-----------------+
| Clock           | Domain                 | Constraint (ns) |
+-----------------+------------------------+-----------------+
| clkfbout        | pll0/xv7.pll0/clkfbout |             5.0 |
| clkout0         | pll0/xv7.pll0/clkout0  |            25.0 |
| i_sclk_p        | i_sclk_p               |             5.0 |
| i_swjtag_clktck | i_jtag_tck             |          1000.0 |
+-----------------+------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top_kc705                     |     0.424 |
|   clkrot90                    |     0.053 |
|     xl7.v1                    |     0.053 |
|   iclk0                       |     0.004 |
|     xil0.x1                   |     0.004 |
|   pll0                        |     0.109 |
|     xv7.pll0                  |     0.109 |
|   soc0                        |     0.257 |
|     boot0                     |     0.001 |
|     dmregs0                   |     0.001 |
|     eth0_ena.mac0             |     0.009 |
|       eth64                   |     0.008 |
|     gptmr0                    |     0.001 |
|     group0                    |     0.144 |
|       cpuslotx[0].cpux.river0 |     0.141 |
|       l2_dis.l2dummy0         |     0.002 |
|     img0                      |     0.002 |
|       axi0                    |     0.001 |
|     pnp0                      |     0.001 |
|     sram0                     |     0.092 |
|       tech0                   |     0.092 |
+-------------------------------+-----------+


