Running: /CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/student2/sgoban/coe758/VGA/VGA_isim_beh.exe -prj /home/student2/sgoban/coe758/VGA/VGA_beh.prj work.VGA 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/student2/sgoban/coe758/VGA/VGA.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121488 KB
Fuse CPU Usage: 930 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity vga
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/student2/sgoban/coe758/VGA/VGA_isim_beh.exe
Fuse Memory Usage: 1218256 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 250 ms
