Analysis & Elaboration report for IITB_RISC23
Sat May  6 23:37:04 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |main
  5. Parameter Settings for User Entity Instance: regfile:rf
  6. Parameter Settings for User Entity Instance: instr_mem:i_mem
  7. Parameter Settings for User Entity Instance: ALU_2:alu1
  8. Parameter Settings for User Entity Instance: Stage4_Exec:ex
  9. Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU2
 10. Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU3
 11. Parameter Settings for User Entity Instance: MEM_STAGE:m_acc
 12. Parameter Settings for User Entity Instance: MEM_STAGE:m_acc|data_mem:mem
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "Stage4_Exec:ex|ALU_2:ALU3"
 15. Port Connectivity Checks: "ALU_2:alu1"
 16. Port Connectivity Checks: "RefAdd:RAR1"
 17. Port Connectivity Checks: "pipe_reg:PReg5"
 18. Port Connectivity Checks: "pipe_reg:PReg4"
 19. Port Connectivity Checks: "pipe_reg:PReg3"
 20. Port Connectivity Checks: "pipe_reg:PReg2"
 21. Port Connectivity Checks: "pipe_reg:PReg1"
 22. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat May  6 23:37:04 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_RISC23                                 ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; operand_width  ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:rf ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; operand_width  ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:i_mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; operand_width  ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_2:alu1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; operand_width  ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; operand_width  ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_STAGE:m_acc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; operand_width  ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_STAGE:m_acc|data_mem:mem ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; main               ; IITB_RISC23        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Stage4_Exec:ex|ALU_2:ALU3"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; alu_cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_2:alu1"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_j        ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "RefAdd:RAR1"     ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; refadd_in ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg5"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; pr_wr           ; Input ; Info     ; Stuck at VCC ;
; data_in[95..84] ; Input ; Info     ; Stuck at GND ;
; data_in[82..80] ; Input ; Info     ; Stuck at GND ;
; data_in[15..0]  ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg4"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; pr_wr            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[95..85] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[82..80] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg3" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; pr_wr ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg2"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data_in[95..85] ; Input ; Info     ; Stuck at GND ;
; data_in[79..48] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg1"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[95..48]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[95..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May  6 23:36:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhdl
    Info (12022): Found design unit 1: mux4to1-working File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/mux4to1.vhdl Line: 12
    Info (12023): Found entity 1: mux4to1 File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/mux4to1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-working File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/mux2to1.vhd Line: 12
    Info (12023): Found entity 1: mux2to1 File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/mux2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Stage4_Exec.vhdl
    Info (12022): Found design unit 1: Stage4_Exec-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 28
    Info (12023): Found entity 1: Stage4_Exec File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instr_mem.vhdl
    Info (12022): Found design unit 1: instr_mem-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/instr_mem.vhdl Line: 15
    Info (12023): Found entity 1: instr_mem File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/instr_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhdl
    Info (12022): Found design unit 1: data_mem-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/data_mem.vhdl Line: 19
    Info (12023): Found entity 1: data_mem File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/data_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ALU_2.vhdl
    Info (12022): Found design unit 1: ALU_2-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 36
    Info (12023): Found entity 1: ALU_2 File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file Flags.vhd
    Info (12022): Found design unit 1: carry_flag-behav File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Flags.vhd Line: 13
    Info (12022): Found design unit 2: zero_flag-behav File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Flags.vhd Line: 47
    Info (12023): Found entity 1: carry_flag File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Flags.vhd Line: 6
    Info (12023): Found entity 2: zero_flag File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Flags.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhdl
    Info (12022): Found design unit 1: regfile-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 25
    Info (12023): Found entity 1: regfile File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Write_Back.vhd
    Info (12022): Found design unit 1: Write_Back-WB File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Write_Back.vhd Line: 21
    Info (12023): Found entity 1: Write_Back File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Write_Back.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Register_Read.vhd
    Info (12022): Found design unit 1: Register_Read-RR File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 35
    Info (12023): Found entity 1: Register_Read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file RefAdd.vhd
    Info (12022): Found design unit 1: RefAdd-king File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/RefAdd.vhd Line: 14
    Info (12023): Found entity 1: RefAdd File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/RefAdd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file MEM_STAGE.vhd
    Info (12022): Found design unit 1: MEM_STAGE-Structural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/MEM_STAGE.vhd Line: 34
    Info (12023): Found entity 1: MEM_STAGE File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/MEM_STAGE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Complementor.vhd
    Info (12022): Found design unit 1: Complementor-doit File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Complementor.vhd Line: 10
    Info (12023): Found entity 1: Complementor File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Complementor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-behav File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 24
    Info (12023): Found entity 1: main File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Stage2_WithoutHazards.vhd
    Info (12022): Found design unit 1: Stage2_WithoutHazards-behav File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 21
    Info (12023): Found entity 1: Stage2_WithoutHazards File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg.vhd
    Info (12022): Found design unit 1: pipe_reg-behavioural File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/pipe_reg.vhd Line: 14
    Info (12023): Found entity 1: pipe_reg File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/pipe_reg.vhd Line: 4
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at main.vhd(260): used explicit default value for signal "RefAdd_in" because signal was never assigned a value File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 260
Warning (10540): VHDL Signal Declaration warning at main.vhd(269): used explicit default value for signal "PR_Write" because signal was never assigned a value File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 269
Warning (10492): VHDL Process Statement warning at main.vhd(411): signal "Mem_hzd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 411
Warning (10492): VHDL Process Statement warning at main.vhd(413): signal "pc_wr_ex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 413
Warning (10492): VHDL Process Statement warning at main.vhd(415): signal "pc_wr_rr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 415
Info (12128): Elaborating entity "pipe_reg" for hierarchy "pipe_reg:PReg1" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 293
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 299
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR0" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR1" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR2" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR3" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR4" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR5" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR6" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(26): object "sR7" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 26
Warning (10492): VHDL Process Statement warning at regfile.vhdl(41): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/regfile.vhdl Line: 41
Info (12128): Elaborating entity "RefAdd" for hierarchy "RefAdd:RAR1" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 300
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:i_mem" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 301
Warning (10036): Verilog HDL or VHDL warning at instr_mem.vhdl(17): object "sData" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/instr_mem.vhdl Line: 17
Warning (10542): VHDL Variable Declaration warning at instr_mem.vhdl(20): used initial value expression for variable "Data" because variable was never assigned a value File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/instr_mem.vhdl Line: 20
Info (12128): Elaborating entity "ALU_2" for hierarchy "ALU_2:alu1" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 303
Warning (10542): VHDL Variable Declaration warning at ALU_2.vhdl(96): used initial value expression for variable "ALU_CND" because variable was never assigned a value File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 96
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_C", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_Cout", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_Z", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_Z" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_Cout" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[0]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[1]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[2]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[3]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[4]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[5]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[6]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[7]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[8]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[9]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[10]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[11]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[12]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[13]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[14]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[15]" at ALU_2.vhdl(95) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/ALU_2.vhdl Line: 95
Info (12128): Elaborating entity "Stage2_WithoutHazards" for hierarchy "Stage2_WithoutHazards:id" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 304
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(37): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 37
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(57): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 57
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(59): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 59
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(63): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 63
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(93): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 93
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(95): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 95
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(99): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(116): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 116
Warning (10631): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(32): inferring latch(es) for signal or variable "ct2", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Warning (10631): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(32): inferring latch(es) for signal or variable "ct1", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct1[0]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct1[1]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct1[2]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct2[0]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct2[1]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (10041): Inferred latch for "stage_proc:ct2[2]" at Stage2_WithoutHazards.vhd(32) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage2_WithoutHazards.vhd Line: 32
Info (12128): Elaborating entity "Register_Read" for hierarchy "Register_Read:reg_read" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 305
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "jlr_hazard", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "A_R3", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "B_R3", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "C_R3", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "RR_RefAdd_in", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "RR_RefAdd_E", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "PC_R3", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(50): inferring latch(es) for signal or variable "PC_in", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_in[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "PC_R3[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_E" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RR_RefAdd_in[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "C_R3[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "B_R3[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[3]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[4]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[5]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[6]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[7]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[8]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[9]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[10]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[11]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[12]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[13]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[14]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "A_R3[15]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A2[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A2[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A2[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A1[0]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A1[1]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "RF_A1[2]" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (10041): Inferred latch for "jlr_hazard" at Register_Read.vhd(50) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 50
Info (12128): Elaborating entity "Complementor" for hierarchy "Register_Read:reg_read|Complementor:C1" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Register_Read.vhd Line: 46
Info (12128): Elaborating entity "Stage4_Exec" for hierarchy "Stage4_Exec:ex" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 306
Warning (10541): VHDL Signal Declaration warning at Stage4_Exec.vhdl(18): used implicit default value for signal "PC_R4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 18
Warning (10540): VHDL Signal Declaration warning at Stage4_Exec.vhdl(67): used explicit default value for signal "ALU3_Cin" because signal was never assigned a value File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 67
Warning (10036): Verilog HDL or VHDL warning at Stage4_Exec.vhdl(67): object "ALU3_Cout" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 67
Warning (10036): Verilog HDL or VHDL warning at Stage4_Exec.vhdl(67): object "ALU3_Z" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 67
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(345): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 345
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(363): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 363
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(381): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 381
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(395): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 395
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "Instr_R4", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "A_R4", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU2_A", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU2_B", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU2_J", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "PC_WR", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU2_Cin", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "C_WR", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "Z_WR", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "C_R4", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "branch_hazard", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU_out", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "B_R4", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU3_A", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU3_B", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable "ALU3_J", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_J[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_J[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_B[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU3_A[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "B_R4[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU_out[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "branch_hazard" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_R4[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "Z_WR" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "C_WR" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_Cin" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "PC_WR" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_J[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_J[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_B[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "ALU2_A[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[0]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[1]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[2]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[3]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[4]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[5]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[6]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[7]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[8]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[9]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[10]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[11]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "A_R4[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "Instr_R4[12]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "Instr_R4[13]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "Instr_R4[14]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (10041): Inferred latch for "Instr_R4[15]" at Stage4_Exec.vhdl(77) File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 77
Info (12128): Elaborating entity "carry_flag" for hierarchy "Stage4_Exec:ex|carry_flag:cf" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 72
Info (12128): Elaborating entity "zero_flag" for hierarchy "Stage4_Exec:ex|zero_flag:zf" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Stage4_Exec.vhdl Line: 73
Info (12128): Elaborating entity "MEM_STAGE" for hierarchy "MEM_STAGE:m_acc" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 308
Info (12128): Elaborating entity "data_mem" for hierarchy "MEM_STAGE:m_acc|data_mem:mem" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/MEM_STAGE.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at data_mem.vhdl(21): object "sData" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/data_mem.vhdl Line: 21
Warning (10492): VHDL Process Statement warning at data_mem.vhdl(31): signal "mem_add_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/data_mem.vhdl Line: 31
Info (12128): Elaborating entity "mux2to1" for hierarchy "MEM_STAGE:m_acc|mux2to1:mux" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/MEM_STAGE.vhd Line: 63
Info (12128): Elaborating entity "Write_Back" for hierarchy "Write_Back:wb" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 310
Warning (10036): Verilog HDL or VHDL warning at Write_Back.vhd(30): object "condcode" assigned a value but never read File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Write_Back.vhd Line: 30
Warning (10492): VHDL Process Statement warning at Write_Back.vhd(39): signal "ctr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Write_Back.vhd Line: 39
Warning (10631): VHDL Process Statement warning at Write_Back.vhd(28): inferring latch(es) for signal or variable "ctr", which holds its previous value in one or more paths through the process File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/Write_Back.vhd Line: 28
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:mux0" File: /home/shreyas/Documents/IITB/sem4/EE_309_Project/main.vhd Line: 313
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Sat May  6 23:37:04 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


