Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu.qsys --block-symbol-file --output-directory=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading spw_babasu/spw_babasu.qsys
Progress: Reading input file
Progress: Adding AUTOSTART [altera_avalon_pio 17.1]
Progress: Parameterizing module AUTOSTART
Progress: Adding CURRENTSTATE [altera_avalon_pio 17.1]
Progress: Parameterizing module CURRENTSTATE
Progress: Adding DATA_I [altera_avalon_pio 17.1]
Progress: Parameterizing module DATA_I
Progress: Adding DATA_O [altera_avalon_pio 17.1]
Progress: Parameterizing module DATA_O
Progress: Adding FLAGS [altera_avalon_pio 17.1]
Progress: Parameterizing module FLAGS
Progress: Adding LINK_DISABLE [altera_avalon_pio 17.1]
Progress: Parameterizing module LINK_DISABLE
Progress: Adding LINK_START [altera_avalon_pio 17.1]
Progress: Parameterizing module LINK_START
Progress: Adding RD_DATA [altera_avalon_pio 17.1]
Progress: Parameterizing module RD_DATA
Progress: Adding RX_EMPTY [altera_avalon_pio 17.1]
Progress: Parameterizing module RX_EMPTY
Progress: Adding SPILL_ENABLE [altera_avalon_pio 17.1]
Progress: Parameterizing module SPILL_ENABLE
Progress: Adding TICK_IN [altera_avalon_pio 17.1]
Progress: Parameterizing module TICK_IN
Progress: Adding TICK_OUT [altera_avalon_pio 17.1]
Progress: Parameterizing module TICK_OUT
Progress: Adding TIME_IN [altera_avalon_pio 17.1]
Progress: Parameterizing module TIME_IN
Progress: Adding TIME_OUT [altera_avalon_pio 17.1]
Progress: Parameterizing module TIME_OUT
Progress: Adding TX_CLK_DIV [altera_avalon_pio 17.1]
Progress: Parameterizing module TX_CLK_DIV
Progress: Adding TX_FULL [altera_avalon_pio 17.1]
Progress: Parameterizing module TX_FULL
Progress: Adding WR_DATA [altera_avalon_pio 17.1]
Progress: Parameterizing module WR_DATA
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_babasu.CURRENTSTATE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.DATA_O: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.FLAGS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.RX_EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TICK_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TIME_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TX_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_babasu.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_babasu.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_babasu.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_babasu.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_babasu.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_babasu.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: spw_babasu.pll_0: Able to implement PLL with user settings
Warning: spw_babasu.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu.qsys --synthesis=VERILOG --output-directory=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading spw_babasu/spw_babasu.qsys
Progress: Reading input file
Progress: Adding AUTOSTART [altera_avalon_pio 17.1]
Progress: Parameterizing module AUTOSTART
Progress: Adding CURRENTSTATE [altera_avalon_pio 17.1]
Progress: Parameterizing module CURRENTSTATE
Progress: Adding DATA_I [altera_avalon_pio 17.1]
Progress: Parameterizing module DATA_I
Progress: Adding DATA_O [altera_avalon_pio 17.1]
Progress: Parameterizing module DATA_O
Progress: Adding FLAGS [altera_avalon_pio 17.1]
Progress: Parameterizing module FLAGS
Progress: Adding LINK_DISABLE [altera_avalon_pio 17.1]
Progress: Parameterizing module LINK_DISABLE
Progress: Adding LINK_START [altera_avalon_pio 17.1]
Progress: Parameterizing module LINK_START
Progress: Adding RD_DATA [altera_avalon_pio 17.1]
Progress: Parameterizing module RD_DATA
Progress: Adding RX_EMPTY [altera_avalon_pio 17.1]
Progress: Parameterizing module RX_EMPTY
Progress: Adding SPILL_ENABLE [altera_avalon_pio 17.1]
Progress: Parameterizing module SPILL_ENABLE
Progress: Adding TICK_IN [altera_avalon_pio 17.1]
Progress: Parameterizing module TICK_IN
Progress: Adding TICK_OUT [altera_avalon_pio 17.1]
Progress: Parameterizing module TICK_OUT
Progress: Adding TIME_IN [altera_avalon_pio 17.1]
Progress: Parameterizing module TIME_IN
Progress: Adding TIME_OUT [altera_avalon_pio 17.1]
Progress: Parameterizing module TIME_OUT
Progress: Adding TX_CLK_DIV [altera_avalon_pio 17.1]
Progress: Parameterizing module TX_CLK_DIV
Progress: Adding TX_FULL [altera_avalon_pio 17.1]
Progress: Parameterizing module TX_FULL
Progress: Adding WR_DATA [altera_avalon_pio 17.1]
Progress: Parameterizing module WR_DATA
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_babasu.CURRENTSTATE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.DATA_O: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.FLAGS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.RX_EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TICK_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TIME_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.TX_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_babasu.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_babasu.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_babasu.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_babasu.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_babasu.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_babasu.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_babasu.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: spw_babasu.pll_0: Able to implement PLL with user settings
Warning: spw_babasu.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: spw_babasu: Generating spw_babasu "spw_babasu" for QUARTUS_SYNTH
Info: AUTOSTART: Starting RTL generation for module 'spw_babasu_AUTOSTART'
Info: AUTOSTART:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_AUTOSTART --dir=/tmp/alt7579_6743825634803815919.dir/0002_AUTOSTART_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0002_AUTOSTART_gen//spw_babasu_AUTOSTART_component_configuration.pl  --do_build_sim=0  ]
Info: AUTOSTART: Done RTL generation for module 'spw_babasu_AUTOSTART'
Info: AUTOSTART: "spw_babasu" instantiated altera_avalon_pio "AUTOSTART"
Info: CURRENTSTATE: Starting RTL generation for module 'spw_babasu_CURRENTSTATE'
Info: CURRENTSTATE:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_CURRENTSTATE --dir=/tmp/alt7579_6743825634803815919.dir/0003_CURRENTSTATE_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0003_CURRENTSTATE_gen//spw_babasu_CURRENTSTATE_component_configuration.pl  --do_build_sim=0  ]
Info: CURRENTSTATE: Done RTL generation for module 'spw_babasu_CURRENTSTATE'
Info: CURRENTSTATE: "spw_babasu" instantiated altera_avalon_pio "CURRENTSTATE"
Info: DATA_I: Starting RTL generation for module 'spw_babasu_DATA_I'
Info: DATA_I:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_DATA_I --dir=/tmp/alt7579_6743825634803815919.dir/0004_DATA_I_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0004_DATA_I_gen//spw_babasu_DATA_I_component_configuration.pl  --do_build_sim=0  ]
Info: DATA_I: Done RTL generation for module 'spw_babasu_DATA_I'
Info: DATA_I: "spw_babasu" instantiated altera_avalon_pio "DATA_I"
Info: DATA_O: Starting RTL generation for module 'spw_babasu_DATA_O'
Info: DATA_O:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_DATA_O --dir=/tmp/alt7579_6743825634803815919.dir/0005_DATA_O_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0005_DATA_O_gen//spw_babasu_DATA_O_component_configuration.pl  --do_build_sim=0  ]
Info: DATA_O: Done RTL generation for module 'spw_babasu_DATA_O'
Info: DATA_O: "spw_babasu" instantiated altera_avalon_pio "DATA_O"
Info: FLAGS: Starting RTL generation for module 'spw_babasu_FLAGS'
Info: FLAGS:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_FLAGS --dir=/tmp/alt7579_6743825634803815919.dir/0006_FLAGS_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0006_FLAGS_gen//spw_babasu_FLAGS_component_configuration.pl  --do_build_sim=0  ]
Info: FLAGS: Done RTL generation for module 'spw_babasu_FLAGS'
Info: FLAGS: "spw_babasu" instantiated altera_avalon_pio "FLAGS"
Info: RX_EMPTY: Starting RTL generation for module 'spw_babasu_RX_EMPTY'
Info: RX_EMPTY:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_RX_EMPTY --dir=/tmp/alt7579_6743825634803815919.dir/0007_RX_EMPTY_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0007_RX_EMPTY_gen//spw_babasu_RX_EMPTY_component_configuration.pl  --do_build_sim=0  ]
Info: RX_EMPTY: Done RTL generation for module 'spw_babasu_RX_EMPTY'
Info: RX_EMPTY: "spw_babasu" instantiated altera_avalon_pio "RX_EMPTY"
Info: SPILL_ENABLE: Starting RTL generation for module 'spw_babasu_SPILL_ENABLE'
Info: SPILL_ENABLE:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_SPILL_ENABLE --dir=/tmp/alt7579_6743825634803815919.dir/0008_SPILL_ENABLE_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0008_SPILL_ENABLE_gen//spw_babasu_SPILL_ENABLE_component_configuration.pl  --do_build_sim=0  ]
Info: SPILL_ENABLE: Done RTL generation for module 'spw_babasu_SPILL_ENABLE'
Info: SPILL_ENABLE: "spw_babasu" instantiated altera_avalon_pio "SPILL_ENABLE"
Info: TIME_IN: Starting RTL generation for module 'spw_babasu_TIME_IN'
Info: TIME_IN:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_TIME_IN --dir=/tmp/alt7579_6743825634803815919.dir/0009_TIME_IN_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0009_TIME_IN_gen//spw_babasu_TIME_IN_component_configuration.pl  --do_build_sim=0  ]
Info: TIME_IN: Done RTL generation for module 'spw_babasu_TIME_IN'
Info: TIME_IN: "spw_babasu" instantiated altera_avalon_pio "TIME_IN"
Info: TIME_OUT: Starting RTL generation for module 'spw_babasu_TIME_OUT'
Info: TIME_OUT:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_TIME_OUT --dir=/tmp/alt7579_6743825634803815919.dir/0010_TIME_OUT_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0010_TIME_OUT_gen//spw_babasu_TIME_OUT_component_configuration.pl  --do_build_sim=0  ]
Info: TIME_OUT: Done RTL generation for module 'spw_babasu_TIME_OUT'
Info: TIME_OUT: "spw_babasu" instantiated altera_avalon_pio "TIME_OUT"
Info: TX_CLK_DIV: Starting RTL generation for module 'spw_babasu_TX_CLK_DIV'
Info: TX_CLK_DIV:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_babasu_TX_CLK_DIV --dir=/tmp/alt7579_6743825634803815919.dir/0011_TX_CLK_DIV_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7579_6743825634803815919.dir/0011_TX_CLK_DIV_gen//spw_babasu_TX_CLK_DIV_component_configuration.pl  --do_build_sim=0  ]
Info: TX_CLK_DIV: Done RTL generation for module 'spw_babasu_TX_CLK_DIV'
Info: TX_CLK_DIV: "spw_babasu" instantiated altera_avalon_pio "TX_CLK_DIV"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "spw_babasu" instantiated altera_hps "hps_0"
Info: pll_0: "spw_babasu" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spw_babasu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "spw_babasu" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: LINK_START_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LINK_START_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: LINK_START_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LINK_START_s1_agent"
Info: LINK_START_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "LINK_START_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: LINK_START_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "LINK_START_s1_burst_adapter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spw_babasu: Done "spw_babasu" with 32 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
