#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on 周二 四月 1 10:04:40 2014
#FPGA Part  xc7k160t-ffg676-2


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
16,B12,ddr3_dq[0],SSTL15,INOUT,FAST,,
16,B11,ddr3_dq[1],SSTL15,INOUT,FAST,,
16,B10,ddr3_dq[2],SSTL15,INOUT,FAST,,
16,A10,ddr3_dq[3],SSTL15,INOUT,FAST,,
16,B15,ddr3_dq[4],SSTL15,INOUT,FAST,,
16,A15,ddr3_dq[5],SSTL15,INOUT,FAST,,
16,A13,ddr3_dq[6],SSTL15,INOUT,FAST,,
16,A12,ddr3_dq[7],SSTL15,INOUT,FAST,,
15,B16,ddr3_dq[8],SSTL15,INOUT,FAST,,
15,A18,ddr3_dq[9],SSTL15,INOUT,FAST,,
15,A19,ddr3_dq[10],SSTL15,INOUT,FAST,,
15,C19,ddr3_dq[11],SSTL15,INOUT,FAST,,
15,B19,ddr3_dq[12],SSTL15,INOUT,FAST,,
15,C17,ddr3_dq[13],SSTL15,INOUT,FAST,,
15,C18,ddr3_dq[14],SSTL15,INOUT,FAST,,
15,D15,ddr3_dq[15],SSTL15,INOUT,FAST,,
16,D14,ddr3_addr[13],SSTL15,OUT,FAST,,
16,H9,ddr3_addr[12],SSTL15,OUT,FAST,,
16,H8,ddr3_addr[11],SSTL15,OUT,FAST,,
16,G10,ddr3_addr[10],SSTL15,OUT,FAST,,
16,G9,ddr3_addr[9],SSTL15,OUT,FAST,,
16,J11,ddr3_addr[8],SSTL15,OUT,FAST,,
16,J10,ddr3_addr[7],SSTL15,OUT,FAST,,
16,H14,ddr3_addr[6],SSTL15,OUT,FAST,,
16,G14,ddr3_addr[5],SSTL15,OUT,FAST,,
16,H12,ddr3_addr[4],SSTL15,OUT,FAST,,
16,F9,ddr3_addr[3],SSTL15,OUT,FAST,,
16,F8,ddr3_addr[2],SSTL15,OUT,FAST,,
16,D9,ddr3_addr[1],SSTL15,OUT,FAST,,
16,D8,ddr3_addr[0],SSTL15,OUT,FAST,,
16,A9,ddr3_ba[2],SSTL15,OUT,FAST,,
16,A8,ddr3_ba[1],SSTL15,OUT,FAST,,
16,C9,ddr3_ba[0],SSTL15,OUT,FAST,,
16,B9,ddr3_ras_n,SSTL15,OUT,FAST,,
16,G11,ddr3_cas_n,SSTL15,OUT,FAST,,
16,F10,ddr3_we_n,SSTL15,OUT,FAST,,
16,D10,ddr3_reset_n,LVCMOS15,OUT,FAST,,
16,F14,ddr3_cke[0],SSTL15,OUT,FAST,,
16,F13,ddr3_odt[0],SSTL15,OUT,FAST,,
16,E10,ddr3_cs_n[0],SSTL15,OUT,FAST,,
16,C14,ddr3_dm[0],SSTL15,OUT,FAST,,
15,C16,ddr3_dm[1],SSTL15,OUT,FAST,,
16,B14,ddr3_dqs_p[0],DIFF_SSTL15,INOUT,FAST,P,ddr3_dqs_n[0]
16,A14,ddr3_dqs_n[0],DIFF_SSTL15,INOUT,FAST,N,ddr3_dqs_p[0]
15,B17,ddr3_dqs_p[1],DIFF_SSTL15,INOUT,FAST,P,ddr3_dqs_n[1]
15,A17,ddr3_dqs_n[1],DIFF_SSTL15,INOUT,FAST,N,ddr3_dqs_p[1]
16,J13,ddr3_ck_p[0],DIFF_SSTL15,OUT,FAST,P,ddr3_ck_n[0]
16,H13,ddr3_ck_n[0],DIFF_SSTL15,OUT,FAST,N,ddr3_ck_p[0]
