\doxysubsubsubsection{PWR CSR Register alias address }
\hypertarget{group___p_w_r___c_s_r__register__alias}{}\label{group___p_w_r___c_s_r__register__alias}\index{PWR CSR Register alias address@{PWR CSR Register alias address}}
Collaboration diagram for PWR CSR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_s_r__register__alias}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{EWUP\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}{CSR\+\_\+\+EWUP\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{EWUP\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r___c_s_r__register__alias_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}\index{PWR CSR Register alias address@{PWR CSR Register alias address}!CSR\_EWUP\_BB@{CSR\_EWUP\_BB}}
\index{CSR\_EWUP\_BB@{CSR\_EWUP\_BB}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CSR\_EWUP\_BB}{CSR\_EWUP\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0} 
\#define CSR\+\_\+\+EWUP\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{EWUP\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00380}{380}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}\index{PWR CSR Register alias address@{PWR CSR Register alias address}!EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}}
\index{EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{EWUP\_BIT\_NUMBER}{EWUP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9} 
\#define EWUP\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00379}{379}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

