<profile>

<section name = "Vivado HLS Report for 'GEMM_3D_float_1'" level="0">
<item name = "Date">Tue Dec  3 18:02:27 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention_4th.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.510 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1985, 1985, 19.850 us, 19.850 us, 1985, 1985, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- GEMM_3D_FLOAT_LOOP_1">1984, 1984, 248, -, -, 8, no</column>
<column name=" + GEMM_3D_FLOAT_LOOP_3">246, 246, 41, -, -, 6, no</column>
<column name="  ++ GEMM_3D_FLOAT_LOOP_4">39, 39, 13, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 80, 0, 1717, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 142, -</column>
<column name="Register">-, -, 2691, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 36, 2, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1192_10_fu_1110_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_11_fu_1132_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_12_fu_1179_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_13_fu_1201_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_14_fu_1213_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_15_fu_1225_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_1_fu_787_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_2_fu_834_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_3_fu_856_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_4_fu_903_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_5_fu_925_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_6_fu_972_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_7_fu_994_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_8_fu_1041_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_9_fu_1063_p2">*, 5, 0, 29, 40, 40</column>
<column name="mul_ln1192_fu_775_p2">*, 5, 0, 29, 40, 40</column>
<column name="add_ln1116_fu_717_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln1117_fu_748_p2">+, 0, 0, 57, 9, 9</column>
<column name="add_ln1192_10_fu_1099_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_11_fu_1145_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_12_fu_1168_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_13_fu_1238_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_14_fu_1261_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_15_fu_1283_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_16_fu_1306_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_2_fu_823_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_3_fu_869_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_4_fu_892_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_5_fu_938_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_6_fu_961_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_7_fu_1007_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_8_fu_1030_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_9_fu_1076_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln1192_fu_800_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln203_fu_687_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln238_fu_673_p2">+, 0, 0, 12, 3, 1</column>
<column name="add_ln240_fu_753_p2">+, 0, 0, 15, 5, 6</column>
<column name="i_fu_609_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln1116_fu_631_p2">-, 0, 0, 15, 7, 7</column>
<column name="sub_ln1117_fu_742_p2">-, 0, 0, 57, 9, 9</column>
<column name="sub_ln203_fu_661_p2">-, 0, 0, 15, 7, 7</column>
<column name="icmp_ln236_fu_603_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln238_fu_667_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln240_fu_697_p2">icmp, 0, 0, 11, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="i_0_reg_570">9, 2, 4, 8</column>
<column name="k_0_0_reg_581">9, 2, 3, 6</column>
<column name="l_0_0_0_reg_592">9, 2, 6, 12</column>
<column name="output_0_V_address0">15, 3, 6, 18</column>
<column name="output_0_V_d0">15, 3, 40, 120</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1116_reg_1360">8, 0, 8, 0</column>
<column name="add_ln1117_reg_1365">9, 0, 9, 0</column>
<column name="add_ln238_reg_1342">3, 0, 3, 0</column>
<column name="add_ln240_reg_1370">6, 0, 6, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="i_0_reg_570">4, 0, 4, 0</column>
<column name="i_reg_1324">4, 0, 4, 0</column>
<column name="input_1_0_0_V_load_reg_1451">40, 0, 40, 0</column>
<column name="input_1_10_0_V_loa_reg_1746">40, 0, 40, 0</column>
<column name="input_1_11_0_V_loa_reg_1756">40, 0, 40, 0</column>
<column name="input_1_12_0_V_loa_reg_1781">40, 0, 40, 0</column>
<column name="input_1_13_0_V_loa_reg_1791">40, 0, 40, 0</column>
<column name="input_1_14_0_V_loa_reg_1801">40, 0, 40, 0</column>
<column name="input_1_15_0_V_loa_reg_1811">40, 0, 40, 0</column>
<column name="input_1_1_0_V_load_reg_1461">40, 0, 40, 0</column>
<column name="input_1_2_0_V_load_reg_1506">40, 0, 40, 0</column>
<column name="input_1_3_0_V_load_reg_1516">40, 0, 40, 0</column>
<column name="input_1_4_0_V_load_reg_1561">40, 0, 40, 0</column>
<column name="input_1_5_0_V_load_reg_1571">40, 0, 40, 0</column>
<column name="input_1_6_0_V_load_reg_1616">40, 0, 40, 0</column>
<column name="input_1_7_0_V_load_reg_1626">40, 0, 40, 0</column>
<column name="input_1_8_0_V_load_reg_1671">40, 0, 40, 0</column>
<column name="input_1_9_0_V_load_reg_1681">40, 0, 40, 0</column>
<column name="input_2_0_V_load_reg_1456">40, 0, 40, 0</column>
<column name="input_2_10_V_load_reg_1751">40, 0, 40, 0</column>
<column name="input_2_11_V_load_reg_1761">40, 0, 40, 0</column>
<column name="input_2_12_V_load_reg_1786">40, 0, 40, 0</column>
<column name="input_2_13_V_load_reg_1796">40, 0, 40, 0</column>
<column name="input_2_14_V_load_reg_1806">40, 0, 40, 0</column>
<column name="input_2_15_V_load_reg_1816">40, 0, 40, 0</column>
<column name="input_2_1_V_load_reg_1466">40, 0, 40, 0</column>
<column name="input_2_2_V_load_reg_1511">40, 0, 40, 0</column>
<column name="input_2_3_V_load_reg_1521">40, 0, 40, 0</column>
<column name="input_2_4_V_load_reg_1566">40, 0, 40, 0</column>
<column name="input_2_5_V_load_reg_1576">40, 0, 40, 0</column>
<column name="input_2_6_V_load_reg_1621">40, 0, 40, 0</column>
<column name="input_2_7_V_load_reg_1631">40, 0, 40, 0</column>
<column name="input_2_8_V_load_reg_1676">40, 0, 40, 0</column>
<column name="input_2_9_V_load_reg_1686">40, 0, 40, 0</column>
<column name="k_0_0_reg_581">3, 0, 3, 0</column>
<column name="l_0_0_0_reg_592">6, 0, 6, 0</column>
<column name="mul_ln1192_10_reg_1766">56, 0, 56, 0</column>
<column name="mul_ln1192_11_reg_1776">56, 0, 56, 0</column>
<column name="mul_ln1192_12_reg_1821">56, 0, 56, 0</column>
<column name="mul_ln1192_13_reg_1831">56, 0, 56, 0</column>
<column name="mul_ln1192_14_reg_1836">56, 0, 56, 0</column>
<column name="mul_ln1192_15_reg_1841">56, 0, 56, 0</column>
<column name="mul_ln1192_1_reg_1501">56, 0, 56, 0</column>
<column name="mul_ln1192_2_reg_1546">56, 0, 56, 0</column>
<column name="mul_ln1192_3_reg_1556">56, 0, 56, 0</column>
<column name="mul_ln1192_4_reg_1601">56, 0, 56, 0</column>
<column name="mul_ln1192_5_reg_1611">56, 0, 56, 0</column>
<column name="mul_ln1192_6_reg_1656">56, 0, 56, 0</column>
<column name="mul_ln1192_7_reg_1666">56, 0, 56, 0</column>
<column name="mul_ln1192_8_reg_1731">56, 0, 56, 0</column>
<column name="mul_ln1192_9_reg_1741">56, 0, 56, 0</column>
<column name="mul_ln1192_reg_1491">56, 0, 56, 0</column>
<column name="output_0_V_addr_reg_1352">6, 0, 6, 0</column>
<column name="output_0_V_load_reg_1496">40, 0, 40, 0</column>
<column name="sext_ln1116_1_reg_1375">64, 0, 64, 0</column>
<column name="sext_ln1116_reg_1329">8, 0, 8, 0</column>
<column name="sub_ln203_reg_1334">6, 0, 7, 1</column>
<column name="tmp_77_reg_1551">40, 0, 40, 0</column>
<column name="tmp_79_reg_1606">40, 0, 40, 0</column>
<column name="tmp_81_reg_1661">40, 0, 40, 0</column>
<column name="tmp_83_reg_1736">40, 0, 40, 0</column>
<column name="tmp_85_reg_1771">40, 0, 40, 0</column>
<column name="tmp_87_reg_1826">40, 0, 40, 0</column>
<column name="tmp_90_reg_1846">40, 0, 40, 0</column>
<column name="trunc_ln708_s_reg_1851">40, 0, 40, 0</column>
<column name="zext_ln1117_reg_1403">9, 0, 64, 55</column>
<column name="zext_ln203_12_reg_1347">3, 0, 9, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, GEMM_3D_float.1, return value</column>
<column name="input_1_0_0_V_address0">out, 5, ap_memory, input_1_0_0_V, array</column>
<column name="input_1_0_0_V_ce0">out, 1, ap_memory, input_1_0_0_V, array</column>
<column name="input_1_0_0_V_q0">in, 40, ap_memory, input_1_0_0_V, array</column>
<column name="input_1_1_0_V_address0">out, 5, ap_memory, input_1_1_0_V, array</column>
<column name="input_1_1_0_V_ce0">out, 1, ap_memory, input_1_1_0_V, array</column>
<column name="input_1_1_0_V_q0">in, 40, ap_memory, input_1_1_0_V, array</column>
<column name="input_1_2_0_V_address0">out, 5, ap_memory, input_1_2_0_V, array</column>
<column name="input_1_2_0_V_ce0">out, 1, ap_memory, input_1_2_0_V, array</column>
<column name="input_1_2_0_V_q0">in, 40, ap_memory, input_1_2_0_V, array</column>
<column name="input_1_3_0_V_address0">out, 5, ap_memory, input_1_3_0_V, array</column>
<column name="input_1_3_0_V_ce0">out, 1, ap_memory, input_1_3_0_V, array</column>
<column name="input_1_3_0_V_q0">in, 40, ap_memory, input_1_3_0_V, array</column>
<column name="input_1_4_0_V_address0">out, 5, ap_memory, input_1_4_0_V, array</column>
<column name="input_1_4_0_V_ce0">out, 1, ap_memory, input_1_4_0_V, array</column>
<column name="input_1_4_0_V_q0">in, 40, ap_memory, input_1_4_0_V, array</column>
<column name="input_1_5_0_V_address0">out, 5, ap_memory, input_1_5_0_V, array</column>
<column name="input_1_5_0_V_ce0">out, 1, ap_memory, input_1_5_0_V, array</column>
<column name="input_1_5_0_V_q0">in, 40, ap_memory, input_1_5_0_V, array</column>
<column name="input_1_6_0_V_address0">out, 5, ap_memory, input_1_6_0_V, array</column>
<column name="input_1_6_0_V_ce0">out, 1, ap_memory, input_1_6_0_V, array</column>
<column name="input_1_6_0_V_q0">in, 40, ap_memory, input_1_6_0_V, array</column>
<column name="input_1_7_0_V_address0">out, 5, ap_memory, input_1_7_0_V, array</column>
<column name="input_1_7_0_V_ce0">out, 1, ap_memory, input_1_7_0_V, array</column>
<column name="input_1_7_0_V_q0">in, 40, ap_memory, input_1_7_0_V, array</column>
<column name="input_1_8_0_V_address0">out, 5, ap_memory, input_1_8_0_V, array</column>
<column name="input_1_8_0_V_ce0">out, 1, ap_memory, input_1_8_0_V, array</column>
<column name="input_1_8_0_V_q0">in, 40, ap_memory, input_1_8_0_V, array</column>
<column name="input_1_9_0_V_address0">out, 5, ap_memory, input_1_9_0_V, array</column>
<column name="input_1_9_0_V_ce0">out, 1, ap_memory, input_1_9_0_V, array</column>
<column name="input_1_9_0_V_q0">in, 40, ap_memory, input_1_9_0_V, array</column>
<column name="input_1_10_0_V_address0">out, 5, ap_memory, input_1_10_0_V, array</column>
<column name="input_1_10_0_V_ce0">out, 1, ap_memory, input_1_10_0_V, array</column>
<column name="input_1_10_0_V_q0">in, 40, ap_memory, input_1_10_0_V, array</column>
<column name="input_1_11_0_V_address0">out, 5, ap_memory, input_1_11_0_V, array</column>
<column name="input_1_11_0_V_ce0">out, 1, ap_memory, input_1_11_0_V, array</column>
<column name="input_1_11_0_V_q0">in, 40, ap_memory, input_1_11_0_V, array</column>
<column name="input_1_12_0_V_address0">out, 5, ap_memory, input_1_12_0_V, array</column>
<column name="input_1_12_0_V_ce0">out, 1, ap_memory, input_1_12_0_V, array</column>
<column name="input_1_12_0_V_q0">in, 40, ap_memory, input_1_12_0_V, array</column>
<column name="input_1_13_0_V_address0">out, 5, ap_memory, input_1_13_0_V, array</column>
<column name="input_1_13_0_V_ce0">out, 1, ap_memory, input_1_13_0_V, array</column>
<column name="input_1_13_0_V_q0">in, 40, ap_memory, input_1_13_0_V, array</column>
<column name="input_1_14_0_V_address0">out, 5, ap_memory, input_1_14_0_V, array</column>
<column name="input_1_14_0_V_ce0">out, 1, ap_memory, input_1_14_0_V, array</column>
<column name="input_1_14_0_V_q0">in, 40, ap_memory, input_1_14_0_V, array</column>
<column name="input_1_15_0_V_address0">out, 5, ap_memory, input_1_15_0_V, array</column>
<column name="input_1_15_0_V_ce0">out, 1, ap_memory, input_1_15_0_V, array</column>
<column name="input_1_15_0_V_q0">in, 40, ap_memory, input_1_15_0_V, array</column>
<column name="input_2_0_V_address0">out, 8, ap_memory, input_2_0_V, array</column>
<column name="input_2_0_V_ce0">out, 1, ap_memory, input_2_0_V, array</column>
<column name="input_2_0_V_q0">in, 40, ap_memory, input_2_0_V, array</column>
<column name="input_2_1_V_address0">out, 8, ap_memory, input_2_1_V, array</column>
<column name="input_2_1_V_ce0">out, 1, ap_memory, input_2_1_V, array</column>
<column name="input_2_1_V_q0">in, 40, ap_memory, input_2_1_V, array</column>
<column name="input_2_2_V_address0">out, 8, ap_memory, input_2_2_V, array</column>
<column name="input_2_2_V_ce0">out, 1, ap_memory, input_2_2_V, array</column>
<column name="input_2_2_V_q0">in, 40, ap_memory, input_2_2_V, array</column>
<column name="input_2_3_V_address0">out, 8, ap_memory, input_2_3_V, array</column>
<column name="input_2_3_V_ce0">out, 1, ap_memory, input_2_3_V, array</column>
<column name="input_2_3_V_q0">in, 40, ap_memory, input_2_3_V, array</column>
<column name="input_2_4_V_address0">out, 8, ap_memory, input_2_4_V, array</column>
<column name="input_2_4_V_ce0">out, 1, ap_memory, input_2_4_V, array</column>
<column name="input_2_4_V_q0">in, 40, ap_memory, input_2_4_V, array</column>
<column name="input_2_5_V_address0">out, 8, ap_memory, input_2_5_V, array</column>
<column name="input_2_5_V_ce0">out, 1, ap_memory, input_2_5_V, array</column>
<column name="input_2_5_V_q0">in, 40, ap_memory, input_2_5_V, array</column>
<column name="input_2_6_V_address0">out, 8, ap_memory, input_2_6_V, array</column>
<column name="input_2_6_V_ce0">out, 1, ap_memory, input_2_6_V, array</column>
<column name="input_2_6_V_q0">in, 40, ap_memory, input_2_6_V, array</column>
<column name="input_2_7_V_address0">out, 8, ap_memory, input_2_7_V, array</column>
<column name="input_2_7_V_ce0">out, 1, ap_memory, input_2_7_V, array</column>
<column name="input_2_7_V_q0">in, 40, ap_memory, input_2_7_V, array</column>
<column name="input_2_8_V_address0">out, 8, ap_memory, input_2_8_V, array</column>
<column name="input_2_8_V_ce0">out, 1, ap_memory, input_2_8_V, array</column>
<column name="input_2_8_V_q0">in, 40, ap_memory, input_2_8_V, array</column>
<column name="input_2_9_V_address0">out, 8, ap_memory, input_2_9_V, array</column>
<column name="input_2_9_V_ce0">out, 1, ap_memory, input_2_9_V, array</column>
<column name="input_2_9_V_q0">in, 40, ap_memory, input_2_9_V, array</column>
<column name="input_2_10_V_address0">out, 8, ap_memory, input_2_10_V, array</column>
<column name="input_2_10_V_ce0">out, 1, ap_memory, input_2_10_V, array</column>
<column name="input_2_10_V_q0">in, 40, ap_memory, input_2_10_V, array</column>
<column name="input_2_11_V_address0">out, 8, ap_memory, input_2_11_V, array</column>
<column name="input_2_11_V_ce0">out, 1, ap_memory, input_2_11_V, array</column>
<column name="input_2_11_V_q0">in, 40, ap_memory, input_2_11_V, array</column>
<column name="input_2_12_V_address0">out, 8, ap_memory, input_2_12_V, array</column>
<column name="input_2_12_V_ce0">out, 1, ap_memory, input_2_12_V, array</column>
<column name="input_2_12_V_q0">in, 40, ap_memory, input_2_12_V, array</column>
<column name="input_2_13_V_address0">out, 8, ap_memory, input_2_13_V, array</column>
<column name="input_2_13_V_ce0">out, 1, ap_memory, input_2_13_V, array</column>
<column name="input_2_13_V_q0">in, 40, ap_memory, input_2_13_V, array</column>
<column name="input_2_14_V_address0">out, 8, ap_memory, input_2_14_V, array</column>
<column name="input_2_14_V_ce0">out, 1, ap_memory, input_2_14_V, array</column>
<column name="input_2_14_V_q0">in, 40, ap_memory, input_2_14_V, array</column>
<column name="input_2_15_V_address0">out, 8, ap_memory, input_2_15_V, array</column>
<column name="input_2_15_V_ce0">out, 1, ap_memory, input_2_15_V, array</column>
<column name="input_2_15_V_q0">in, 40, ap_memory, input_2_15_V, array</column>
<column name="output_0_V_address0">out, 6, ap_memory, output_0_V, array</column>
<column name="output_0_V_ce0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_we0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_d0">out, 40, ap_memory, output_0_V, array</column>
<column name="output_0_V_q0">in, 40, ap_memory, output_0_V, array</column>
</table>
</item>
</section>
</profile>
