<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- Created with Inkscape (http://www.inkscape.org/) -->

<svg
   xmlns:dc="http://purl.org/dc/elements/1.1/"
   xmlns:cc="http://creativecommons.org/ns#"
   xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
   xmlns:svg="http://www.w3.org/2000/svg"
   xmlns="http://www.w3.org/2000/svg"
   xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
   xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"
   width="446.01727mm"
   height="170.56148mm"
   viewBox="0 0 446.01727 170.56148"
   version="1.1"
   id="svg8"
   inkscape:version="0.92.4 (unknown)"
   sodipodi:docname="Func-02-anim.svg">
  <defs
     id="defs2">
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="marker2645"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         id="path2643"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         id="path906"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Send"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Send"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         id="path912"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="matrix(-0.3,0,0,-0.3,0.69,0)"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-3"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-6"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-5"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-3"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="marker2645-6"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path2643-2"
         style="fill:#ffffff;fill-opacity:1;fill-rule:evenodd;stroke:#ffffff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-1"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-2"
         style="fill:#ffffff;fill-opacity:1;fill-rule:evenodd;stroke:#ffffff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-9"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-36"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-92"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-0"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="marker2645-2"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path2643-28"
         style="fill:#ffffff;fill-opacity:1;fill-rule:evenodd;stroke:#ffffff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="marker2645-62"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         id="path2643-6"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-9-1"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-36-8"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-7"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         id="path906-9"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Send-6"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Send">
      <path
         inkscape:connector-curvature="0"
         transform="matrix(-0.3,0,0,-0.3,0.69,0)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#0000ff;fill-opacity:1;fill-rule:evenodd;stroke:#0000ff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path967" />
    </marker>
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Mend-15"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend">
      <path
         inkscape:connector-curvature="0"
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path961" />
    </marker>
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Send-7"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Send">
      <path
         transform="matrix(-0.3,0,0,-0.3,0.69,0)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#0000ff;fill-opacity:1;fill-rule:evenodd;stroke:#0000ff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path967-9"
         inkscape:connector-curvature="0" />
    </marker>
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Send-6-3"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Send">
      <path
         inkscape:connector-curvature="0"
         transform="matrix(-0.3,0,0,-0.3,0.69,0)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#0000ff;fill-opacity:1;fill-rule:evenodd;stroke:#0000ff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path967-0" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-3-4"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-6-7"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-3-4-4"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-6-7-5"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
    <marker
       inkscape:stockid="Arrow2Mend"
       orient="auto"
       refY="0"
       refX="0"
       id="Arrow2Mend-3-4-4-3"
       style="overflow:visible"
       inkscape:isstock="true">
      <path
         inkscape:connector-curvature="0"
         id="path906-6-7-5-6"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         transform="scale(-0.6)" />
    </marker>
  </defs>
  <sodipodi:namedview
     id="base"
     pagecolor="#ffffff"
     bordercolor="#666666"
     borderopacity="1.0"
     inkscape:pageopacity="0.0"
     inkscape:pageshadow="2"
     inkscape:zoom="0.33223215"
     inkscape:cx="689.2956"
     inkscape:cy="299.91462"
     inkscape:document-units="mm"
     inkscape:current-layer="layer2"
     showgrid="false"
     inkscape:snap-global="true"
     inkscape:window-width="1920"
     inkscape:window-height="1052"
     inkscape:window-x="0"
     inkscape:window-y="0"
     inkscape:window-maximized="1"
     fit-margin-top="0"
     fit-margin-left="0"
     fit-margin-right="0"
     fit-margin-bottom="0"
     showguides="true"
     inkscape:guide-bbox="true" />
  <metadata
     id="metadata5">
    <rdf:RDF>
      <cc:Work
         rdf:about="">
        <dc:format>image/svg+xml</dc:format>
        <dc:type
           rdf:resource="http://purl.org/dc/dcmitype/StillImage" />
        <dc:title></dc:title>
      </cc:Work>
    </rdf:RDF>
  </metadata>
  <g
     inkscape:groupmode="layer"
     id="layer4"
     inkscape:label="back"
     transform="translate(112.8736,307.93561)"
     style="display:inline">
    <rect
       style="fill:#ffffff;fill-opacity:1;stroke:none;stroke-width:0.88557792;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect866"
       width="446.01727"
       height="170.56148"
       x="-112.8736"
       y="-307.93561"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer2"
     inkscape:label="off"
     transform="translate(112.8736,307.93561)"
     style="display:inline">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0"
       width="73.880577"
       height="99.83844"
       x="-46.928112"
       y="-265.96155"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -33.132754,-224.36953 c -0.32328,-1.05144 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.79509 -4.57916,-4.84652 z"
       id="path827-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -23.710234,-255.16701 3.91872,4.75841 27.5630697,-0.30841 c 0,0 6.3844303,-4.84653 5.9881503,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 4.3020757,-222.1481 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.5107503,-4.64204 6.3202503,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.94267 -0.28022,0.65424 -4.1408703,4.42396 -5.1682903,4.51742 -1.02743,0.0935 -3.2491,-1.52188 -3.79839,-2.95969 z"
       id="path831-75"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -23.282864,-221.96118 c 1.2362,-0.32828 24.3350897,-0.27213 25.5141397,-0.0132 1.17905,0.25901 3.69098,2.60475 3.73504,4.03742 0.0441,1.43268 -2.5978,3.21634 -3.65454,3.87722 -1.05673,0.66089 -25.1854297,0.57278 -25.9779797,0.17624 -0.79255,-0.39654 -3.96275,-3.30444 -3.96275,-4.27375 0,-0.96931 3.10988,-3.47572 4.34609,-3.804 z"
       id="path852-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -35.246224,-212.47352 c 0.59379,-1.17401 4.6232,-4.31781 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.89455 2.90601,2.90791 0.17612,1.01336 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.04846 z"
       id="path854-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -30.314804,-183.79089 c 1.61542,-0.75825 27.6143497,-0.94786 28.5757797,-0.52872 0.96143002,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37763998,3.21633 -3.39033998,3.39257 -1.01271002,0.17624 -33.59526972,1.23366 -34.51990972,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -1.4308143,-186.831 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.3647 1.41802,0.12838 3.7361003,2.7416 4.1719803,3.92548 0.43588,1.18388 -3.1489603,32.34785 -5.7042003,32.42351 -2.55526,0.0757 -6.24172998,-5.16795 -6.8471,-6.95128 z"
       id="path858-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -23.282864,-221.96114 c 1.2362,-0.32828 24.3350897,-0.27214 25.5141397,-0.0132 1.17905,0.25901 3.69098,2.60476 3.73504,4.03743 0.0441,1.43267 -2.5978,3.21633 -3.65454,3.87722 -1.05673,0.66088 -25.1854297,0.57277 -25.9779797,0.17623 -0.79255,-0.39654 -3.96275,-3.30445 -3.96275,-4.27375 0,-0.96931 3.10988,-3.47572 4.34609,-3.804 z"
       id="path852-9-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3"
       width="73.880577"
       height="99.83844"
       x="26.952475"
       y="-265.96155"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 40.747826,-224.36952 c -0.32328,-1.05144 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.79509 -4.57916,-4.84652 z"
       id="path827-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 50.170346,-255.167 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 78.182656,-222.14809 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.94267 -0.28022,0.65424 -4.14087,4.42396 -5.16829,4.51742 -1.02743,0.0935 -3.2491,-1.52188 -3.79839,-2.95969 z"
       id="path831-75-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 50.597716,-221.96117 c 1.2362,-0.32828 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.25901 3.69098,2.60475 3.73504,4.03742 0.0441,1.43268 -2.5978,3.21634 -3.65454,3.87722 -1.05673,0.66089 -25.18543,0.57279 -25.97798,0.17624 -0.79255,-0.39654 -3.96275,-3.30444 -3.96275,-4.27374 0,-0.96932 3.10988,-3.47573 4.34609,-3.80401 z"
       id="path852-9-56"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 38.634356,-212.47351 c 0.59379,-1.17401 4.6232,-4.31781 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.89455 2.90601,2.90791 0.17612,1.01336 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.04846 z"
       id="path854-2-29"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 43.565776,-183.79088 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 72.449766,-186.83099 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.3647 1.41802,0.12838 3.7361,2.7416 4.17198,3.92548 0.43588,1.18388 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93"
       width="73.880577"
       height="99.83844"
       x="100.83306"
       y="-265.96155"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 114.62842,-224.36954 c -0.32328,-1.05144 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.79509 -4.57916,-4.84652 z"
       id="path827-2-60"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 124.05094,-255.16702 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 152.06325,-222.14811 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.94267 -0.28022,0.65424 -4.14087,4.42396 -5.16829,4.51742 -1.02743,0.0935 -3.2491,-1.52188 -3.79839,-2.95969 z"
       id="path831-75-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 124.47831,-221.96119 c 1.2362,-0.32828 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.25902 3.69098,2.60476 3.73504,4.03742 0.0441,1.43268 -2.5978,3.21635 -3.65454,3.87722 -1.05673,0.66089 -25.18543,0.57279 -25.97798,0.17625 -0.79255,-0.39655 -3.96275,-3.30445 -3.96275,-4.27375 0,-0.96931 3.10988,-3.47573 4.34609,-3.804 z"
       id="path852-9-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 112.51495,-212.47353 c 0.59379,-1.17401 4.6232,-4.31781 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.89455 2.90601,2.90791 0.17612,1.01336 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.04846 z"
       id="path854-2-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.44637,-183.7909 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 146.33036,-186.83101 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.3647 1.41802,0.12838 3.7361,2.7416 4.17198,3.92548 0.43588,1.18388 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0"
       width="73.880577"
       height="99.83844"
       x="174.71364"
       y="-265.96155"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 188.509,-224.36953 c -0.32328,-1.05144 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.79509 -4.57916,-4.84652 z"
       id="path827-2-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 197.93152,-255.16701 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98814,-5.94802 -0.39627,-1.10149 -2.0254,-1.89454 -2.0254,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.94383,-222.1481 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49074,1.93159 0.21794,0.65425 -4.20312,28.28842 -4.48332,28.94267 -0.28022,0.65424 -4.14087,4.42396 -5.16829,4.51742 -1.02743,0.0935 -3.2491,-1.52188 -3.79839,-2.95969 z"
       id="path831-75-3-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 198.35889,-221.96118 c 1.2362,-0.32828 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.259 3.69098,2.60474 3.73504,4.03742 0.0441,1.43267 -2.5978,3.21633 -3.65454,3.87722 -1.05673,0.66088 -25.18543,0.57278 -25.97798,0.17623 -0.79255,-0.39653 -3.96275,-3.30444 -3.96275,-4.27374 0,-0.96932 3.10988,-3.47572 4.34609,-3.80401 z"
       id="path852-9-56-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 186.39553,-212.47352 c 0.59379,-1.17401 4.6232,-4.31781 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.89455 2.90601,2.90791 0.17612,1.01336 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.04846 z"
       id="path854-2-29-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.32695,-183.79089 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 220.21094,-186.831 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.3647 1.41802,0.12838 3.7361,2.7416 4.17198,3.92548 0.43588,1.18388 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer1"
     inkscape:label="num-0"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740845,83.566078 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501279 -3.03811,3.392569 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163365,52.768599 3.918721,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714645,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787509 c -0.54927,-1.43782 4.38994,-27.44724 4.63903,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.65424 -4.14087,4.42396 -5.1683,4.517419 -1.02743,0.0935 -3.24909,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-35"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974429 c 1.2362,-0.328279 24.335095,-0.272129 25.514145,-0.0132 1.17905,0.259012 3.69098,2.604752 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216342 -3.65454,3.87722 -1.05673,0.66089 -25.185435,0.572781 -25.977985,0.176239 -0.79255,-0.396539 -3.96275,-3.304439 -3.96275,-4.273748 0,-0.969312 3.10988,-3.47572 4.34609,-3.803999 z"
       id="path852-9-62"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627375,95.462088 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361867 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013359 -4.6232,28.726691 -5.28365,29.784111 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048462 z"
       id="path854-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558795,124.14472 c 1.61542,-0.75825 27.614355,-0.94786 28.575785,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595275,1.23366 -34.519915,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033009 0.37361,-0.747721 2.56717,-3.493091 3.9852,-3.364701 1.41802,0.128378 3.7361,2.741599 4.17197,3.92548 0.43588,1.18388 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974469 c 1.2362,-0.328279 24.335095,-0.27214 25.514145,-0.0132 1.17905,0.259011 3.69098,2.60476 3.73504,4.037431 0.0441,1.432671 -2.5978,3.21633 -3.65454,3.87722 -1.05673,0.660879 -25.185435,0.57277 -25.977985,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475721 4.34609,-3.804 z"
       id="path852-9-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304451 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846522 z"
       id="path827-2-6-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768609 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78752 c -0.54927,-1.43782 4.38994,-27.447241 4.63902,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.51742 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97444 c 1.2362,-0.328282 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.259009 3.69098,2.604749 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216338 -3.65454,3.87722 -1.05673,0.660889 -25.18543,0.572789 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.30444 -3.96275,-4.273741 0,-0.969319 3.10988,-3.475728 4.34609,-3.804009 z"
       id="path852-9-56-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462099 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361871 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907912 0.17612,1.013359 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048461 z"
       id="path854-2-29-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128379 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56607 c -0.32328,-1.051441 5.10753,-28.638571 5.5038,-28.991041 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083109 -0.3091,0.50128 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846518 z"
       id="path827-2-60-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768589 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447239 4.63902,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654241 -4.14087,4.423961 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974419 c 1.2362,-0.32828 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.259022 3.69098,2.604762 3.73504,4.03742 0.0441,1.432681 -2.5978,3.216352 -3.65454,3.87722 -1.05673,0.660892 -25.18543,0.572791 -25.97798,0.176249 -0.79255,-0.396549 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475731 4.34609,-3.803999 z"
       id="path852-9-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462081 c 0.59379,-1.174012 4.6232,-4.317813 5.85606,-4.361871 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048459 z"
       id="path854-2-1-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.747721 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183881 -3.14896,32.347851 -5.7042,32.423511 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.566078 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501279 -3.03811,3.392569 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-6-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768599 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787509 c -0.54928,-1.43782 4.38994,-27.44724 4.63901,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.28842 -4.48331,28.942671 -0.28022,0.65424 -4.14089,4.42396 -5.16829,4.517419 -1.02743,0.0935 -3.24911,-1.521881 -3.79838,-2.95969 z"
       id="path831-75-3-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272129 25.51414,-0.0132 1.17906,0.259001 3.69099,2.604741 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216331 -3.65453,3.87722 -1.05674,0.660882 -25.18544,0.572781 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.27374 0,-0.96932 3.10988,-3.47572 4.34609,-3.80401 z"
       id="path852-9-56-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361867 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013359 -4.6232,28.726691 -5.28365,29.784111 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048462 z"
       id="path854-2-29-9-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033009 0.37359,-0.747721 2.56715,-3.493091 3.98518,-3.364701 1.41804,0.128378 3.7361,2.741599 4.17198,3.92548 0.43587,1.18388 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer3"
     inkscape:label="num-1"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740845,83.566078 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501279 -3.03811,3.392569 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163365,52.768599 3.918721,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714645,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787509 c -0.54927,-1.43782 4.38994,-27.44724 4.63903,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.65424 -4.14087,4.42396 -5.1683,4.517419 -1.02743,0.0935 -3.24909,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-31"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974429 c 1.2362,-0.328279 24.335095,-0.272129 25.514145,-0.0132 1.17905,0.259012 3.69098,2.604752 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216342 -3.65454,3.87722 -1.05673,0.66089 -25.185435,0.572781 -25.977985,0.176239 -0.79255,-0.396539 -3.96275,-3.304439 -3.96275,-4.273748 0,-0.969312 3.10988,-3.47572 4.34609,-3.803999 z"
       id="path852-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627375,95.462088 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361867 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013359 -4.6232,28.726691 -5.28365,29.784111 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048462 z"
       id="path854-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558795,124.14472 c 1.61542,-0.75825 27.614355,-0.94786 28.575785,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595275,1.23366 -34.519915,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033009 0.37361,-0.747721 2.56717,-3.493091 3.9852,-3.364701 1.41802,0.128378 3.7361,2.741599 4.17197,3.92548 0.43588,1.18388 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974469 c 1.2362,-0.328279 24.335095,-0.27214 25.514145,-0.0132 1.17905,0.259011 3.69098,2.60476 3.73504,4.037431 0.0441,1.432671 -2.5978,3.21633 -3.65454,3.87722 -1.05673,0.660879 -25.185435,0.57277 -25.977985,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475721 4.34609,-3.804 z"
       id="path852-9-5-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304451 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846522 z"
       id="path827-2-6-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768609 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78752 c -0.54927,-1.43782 4.38994,-27.447241 4.63902,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.51742 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97444 c 1.2362,-0.328282 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.259009 3.69098,2.604749 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216338 -3.65454,3.87722 -1.05673,0.660889 -25.18543,0.572789 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.30444 -3.96275,-4.273741 0,-0.969319 3.10988,-3.475728 4.34609,-3.804009 z"
       id="path852-9-56-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462099 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361871 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907912 0.17612,1.013359 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048461 z"
       id="path854-2-29-63"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128379 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56607 c -0.32328,-1.051441 5.10753,-28.638571 5.5038,-28.991041 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083109 -0.3091,0.50128 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846518 z"
       id="path827-2-60-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768589 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447239 4.63902,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654241 -4.14087,4.423961 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974419 c 1.2362,-0.32828 24.33509,-0.27213 25.51414,-0.0132 1.17905,0.259022 3.69098,2.604762 3.73504,4.03742 0.0441,1.432681 -2.5978,3.216352 -3.65454,3.87722 -1.05673,0.660892 -25.18543,0.572791 -25.97798,0.176249 -0.79255,-0.396549 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475731 4.34609,-3.803999 z"
       id="path852-9-6-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462081 c 0.59379,-1.174012 4.6232,-4.317813 5.85606,-4.361871 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048459 z"
       id="path854-2-1-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.03301 0.3736,-0.747721 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183881 -3.14896,32.347851 -5.7042,32.423511 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.566078 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501279 -3.03811,3.392569 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-6-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768599 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787509 c -0.54928,-1.43782 4.38994,-27.44724 4.63901,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.28842 -4.48331,28.942671 -0.28022,0.65424 -4.14089,4.42396 -5.16829,4.517419 -1.02743,0.0935 -3.24911,-1.521881 -3.79838,-2.95969 z"
       id="path831-75-3-7-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272129 25.51414,-0.0132 1.17906,0.259001 3.69099,2.604741 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216331 -3.65453,3.87722 -1.05674,0.660882 -25.18544,0.572781 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.27374 0,-0.96932 3.10988,-3.47572 4.34609,-3.80401 z"
       id="path852-9-56-5-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361867 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013359 -4.6232,28.726691 -5.28365,29.784111 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048462 z"
       id="path854-2-29-9-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033009 0.37359,-0.747721 2.56715,-3.493091 3.98518,-3.364701 1.41804,0.128378 3.7361,2.741599 4.17198,3.92548 0.43587,1.18388 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740846,83.566086 c -0.32328,-1.051436 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019479,5.11089 5.195599,5.68367 0.17613,0.57276 -3.990299,25.413742 -4.403049,26.083109 -0.3091,0.501279 -3.03811,3.392569 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-7-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163366,52.768608 3.91872,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714644,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787517 c -0.54927,-1.43782 4.38994,-27.447239 4.63903,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.65424 -4.14087,4.42396 -5.1683,4.517419 -1.02743,0.0935 -3.24909,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-35-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590736,85.974437 c 1.2362,-0.328279 24.335094,-0.272129 25.514144,-0.0132 1.17905,0.259014 3.69098,2.604754 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660892 -25.185434,0.572784 -25.977984,0.176239 -0.79255,-0.396539 -3.96275,-3.304437 -3.96275,-4.273745 0,-0.969315 3.10988,-3.475721 4.34609,-3.804 z"
       id="path852-9-62-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627376,95.462096 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907906 0.17612,1.013359 -4.6232,28.726693 -5.28365,29.784113 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558796,124.14473 c 1.61542,-0.75825 27.614354,-0.94786 28.575784,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595274,1.23366 -34.519914,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741597 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590736,85.974477 c 1.2362,-0.328277 24.335094,-0.27214 25.514144,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185434,0.57277 -25.977984,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083109 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795093 -4.57916,-4.846524 z"
       id="path827-2-6-6-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768618 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447242 4.63902,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521883 -3.79839,-2.95969 z"
       id="path831-75-3-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328284 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462107 c 0.59379,-1.174009 4.6232,-4.317807 5.85606,-4.361871 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013357 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048463 z"
       id="path854-2-29-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.74772 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566078 c -0.32328,-1.051441 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083108 -0.3091,0.50128 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846518 z"
       id="path827-2-60-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768598 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447238 4.63902,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288418 -4.48332,28.942669 -0.28022,0.654241 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259022 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216352 -3.65454,3.87722 -1.05673,0.660893 -25.18543,0.572792 -25.97798,0.176247 -0.79255,-0.396547 -3.96275,-3.30445 -3.96275,-4.273745 0,-0.969315 3.10988,-3.475734 4.34609,-3.804 z"
       id="path852-9-6-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361873 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907908 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874463 5.45978,-30.048459 z"
       id="path854-2-1-3-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033012 0.3736,-0.747721 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128381 3.73611,2.741599 4.17198,3.92548 0.43588,1.183883 -3.14896,32.347853 -5.7042,32.423513 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566086 c -0.32329,-1.051436 5.10753,-28.638568 5.50379,-28.991038 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413742 -4.40305,26.083109 -0.3091,0.501279 -3.03811,3.392569 -4.0508,3.30445 -1.01269,-0.0881 -4.2559,-3.795091 -4.57916,-4.846521 z"
       id="path827-2-6-2-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768608 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787517 c -0.54928,-1.43782 4.38994,-27.447239 4.63901,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288419 -4.48331,28.94267 -0.28022,0.65424 -4.14089,4.42396 -5.16829,4.517419 -1.02743,0.0935 -3.24911,-1.521881 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328279 24.33509,-0.272129 25.51413,-0.0132 1.17906,0.259004 3.69099,2.604741 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216334 -3.65453,3.87722 -1.05674,0.660885 -25.18543,0.572784 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.273737 0,-0.969323 3.10989,-3.475721 4.3461,-3.804013 z"
       id="path852-9-56-5-9-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317809 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907906 0.17612,1.013359 -4.6232,28.726693 -5.28365,29.784113 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741597 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer5"
     inkscape:label="num-2"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740844,83.56608 c -0.32328,-1.051438 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019481,5.11089 5.195601,5.68367 0.17613,0.57276 -3.990301,25.413742 -4.403051,26.083112 -0.3091,0.501276 -3.03811,3.392566 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795094 -4.57916,-4.846522 z"
       id="path827-2-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163364,52.7686 3.918722,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714646,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787512 c -0.54927,-1.437823 4.38994,-27.447242 4.63903,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288421 -4.48332,28.942672 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.51742 -1.02743,0.0935 -3.24909,-1.521884 -3.79839,-2.95969 z"
       id="path831-75-31-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590734,85.974429 c 1.2362,-0.328279 24.335096,-0.272126 25.514146,-0.0132 1.17905,0.259014 3.69098,2.604755 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660893 -25.185436,0.572784 -25.977986,0.176242 -0.79255,-0.396539 -3.96275,-3.304439 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475721 4.34609,-3.804 z"
       id="path852-9-9-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627374,95.462088 c 0.59379,-1.174009 4.6232,-4.317806 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907909 0.17612,1.013356 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558794,124.14472 c 1.61542,-0.75825 27.614356,-0.94786 28.575786,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595276,1.23366 -34.519916,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590734,85.974471 c 1.2362,-0.328279 24.335096,-0.272142 25.514146,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.185436,0.57277 -25.977986,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083109 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.76861 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.447242 4.63902,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328281 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462102 c 0.59379,-1.174009 4.6232,-4.31781 5.85606,-4.361874 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.01336 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048458 z"
       id="path854-2-29-63-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747717 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566073 c -0.32328,-1.051444 5.10753,-28.638573 5.5038,-28.991043 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413742 -4.40305,26.083108 -0.3091,0.501283 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846515 z"
       id="path827-2-60-5-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.76859 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447238 4.63902,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288418 -4.48332,28.942669 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259022 3.69098,2.604763 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216352 -3.65454,3.87722 -1.05673,0.660893 -25.18543,0.572792 -25.97798,0.17625 -0.79255,-0.39655 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475731 4.34609,-3.804 z"
       id="path852-9-6-7-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907905 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033007 0.3736,-0.747724 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128378 3.7361,2.741596 4.17198,3.92548 0.43588,1.18388 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413742 -4.40305,26.083112 -0.3091,0.501276 -3.03811,3.392566 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795094 -4.57916,-4.846522 z"
       id="path827-2-6-2-7-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.7686 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787512 c -0.54928,-1.437823 4.38994,-27.447242 4.63901,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288421 -4.48331,28.942672 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.51742 -1.02743,0.0935 -3.24911,-1.521884 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272126 25.51414,-0.0132 1.17906,0.259004 3.69099,2.604744 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216334 -3.65453,3.87722 -1.05674,0.660885 -25.18544,0.572784 -25.97799,0.176231 -0.79255,-0.396528 -3.96275,-3.304439 -3.96275,-4.273737 0,-0.969323 3.10988,-3.475721 4.34609,-3.80401 z"
       id="path852-9-56-5-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317806 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907909 0.17612,1.013356 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740845,83.566088 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304451 -1.01269,-0.0881 -4.25589,-3.795094 -4.57916,-4.846522 z"
       id="path827-2-7-4-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163365,52.768609 3.918721,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714645,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.78752 c -0.54927,-1.437823 4.38994,-27.447241 4.63903,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.51742 -1.02743,0.0935 -3.24909,-1.521884 -3.79839,-2.95969 z"
       id="path831-75-35-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974437 c 1.2362,-0.328276 24.335095,-0.272127 25.514145,-0.0132 1.17905,0.259017 3.69098,2.604754 3.73504,4.037423 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660889 -25.185435,0.572783 -25.977985,0.176239 -0.79255,-0.396539 -3.96275,-3.30444 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475723 4.34609,-3.803999 z"
       id="path852-9-62-7-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627375,95.462096 c 0.59379,-1.174009 4.6232,-4.317806 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907909 0.17612,1.013356 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558795,124.14473 c 1.61542,-0.75825 27.614355,-0.94786 28.575785,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595275,1.23366 -34.519915,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.74772 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128379 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590735,85.974479 c 1.2362,-0.328279 24.335095,-0.272139 25.514145,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185435,0.57277 -25.977985,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083108 -0.3091,0.50128 -3.03811,3.392573 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768619 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447241 4.63902,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288418 -4.48332,28.942669 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328281 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.46211 c 0.59379,-1.17401 4.6232,-4.31781 5.85606,-4.361874 1.23285,-0.0441 2.72989,1.894555 2.90601,2.907914 0.17612,1.01336 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.04846 z"
       id="path854-2-29-6-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747717 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.05144 5.10753,-28.638571 5.5038,-28.991041 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.083107 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768599 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447237 4.63902,-27.883407 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288417 -4.48332,28.942668 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259025 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216355 -3.65454,3.87722 -1.05673,0.660895 -25.18543,0.572794 -25.97798,0.17625 -0.79255,-0.396547 -3.96275,-3.30445 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475733 4.34609,-3.803999 z"
       id="path852-9-6-2-6-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.36187 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907905 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033009 0.3736,-0.747724 2.56716,-3.493091 3.98519,-3.364701 1.41802,0.128378 3.73611,2.741596 4.17198,3.92548 0.43588,1.18388 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638569 5.50379,-28.991039 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.08311 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304451 -1.01269,-0.0881 -4.2559,-3.795094 -4.57916,-4.846522 z"
       id="path827-2-6-2-2-4-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768609 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.78752 c -0.54928,-1.437823 4.38994,-27.447241 4.63901,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.28842 -4.48331,28.942671 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.51742 -1.02743,0.0935 -3.24911,-1.521884 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328276 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259006 3.69099,2.604744 3.73504,4.037423 0.0441,1.432668 -2.59781,3.216333 -3.65453,3.87722 -1.05674,0.660884 -25.18543,0.572783 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.273738 0,-0.969322 3.10989,-3.475723 4.3461,-3.804012 z"
       id="path852-9-56-5-9-1-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317806 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907909 0.17612,1.013356 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.74772 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128379 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer6"
     inkscape:label="num-3"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2-1"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740843,83.56608 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019482,5.11089 5.195602,5.68367 0.17613,0.57276 -3.990302,25.413741 -4.403052,26.083113 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-2-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163363,52.768601 3.918723,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714647,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787514 c -0.54927,-1.437825 4.38994,-27.447243 4.63903,-27.883413 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.28842 -4.48332,28.942671 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-31-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590733,85.974429 c 1.2362,-0.328279 24.335097,-0.272124 25.514147,-0.0132 1.17905,0.259017 3.69098,2.604757 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216347 -3.65454,3.87722 -1.05673,0.660895 -25.185437,0.572786 -25.977987,0.176245 -0.79255,-0.396539 -3.96275,-3.30444 -3.96275,-4.273749 0,-0.969311 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-9-0-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627373,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558793,124.14472 c 1.61542,-0.75825 27.614357,-0.94786 28.575787,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595277,1.23366 -34.519917,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590733,85.974471 c 1.2362,-0.328279 24.335097,-0.272142 25.514147,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.185437,0.57277 -25.977987,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4-5"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083108 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768611 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.447241 4.63902,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288418 -4.48332,28.942669 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462104 c 0.59379,-1.174009 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013362 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048456 z"
       id="path854-2-29-63-7-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1-5"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566075 c -0.32328,-1.051446 5.10753,-28.638574 5.5038,-28.991044 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413743 -4.40305,26.083107 -0.3091,0.501285 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846513 z"
       id="path827-2-60-5-5-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768591 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447237 4.63902,-27.883407 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288417 -4.48332,28.942668 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259025 3.69098,2.604765 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216355 -3.65454,3.87722 -1.05673,0.660895 -25.18543,0.572794 -25.97798,0.176253 -0.79255,-0.396553 -3.96275,-3.30445 -3.96275,-4.273749 0,-0.969311 3.10988,-3.47573 4.34609,-3.804002 z"
       id="path852-9-6-7-7-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033005 0.3736,-0.747726 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128376 3.7361,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347846 -5.7042,32.423506 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6-6"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.083113 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-7-5-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768601 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787514 c -0.54928,-1.437825 4.38994,-27.447243 4.63901,-27.883413 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.28842 -4.48331,28.942671 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51414,-0.0132 1.17906,0.259006 3.69099,2.604747 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216336 -3.65453,3.87722 -1.05674,0.660887 -25.18544,0.572786 -25.97799,0.176231 -0.79255,-0.396525 -3.96275,-3.304436 -3.96275,-4.273735 0,-0.969325 3.10988,-3.475723 4.34609,-3.80401 z"
       id="path852-9-56-5-2-9-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2-4"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740844,83.566088 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019481,5.11089 5.195601,5.68367 0.17613,0.57276 -3.990301,25.41374 -4.403051,26.083109 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-7-4-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163364,52.76861 3.918722,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714646,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787522 c -0.54927,-1.437825 4.38994,-27.447242 4.63903,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-35-0-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590734,85.974437 c 1.2362,-0.328274 24.335096,-0.272127 25.514146,-0.0132 1.17905,0.259019 3.69098,2.604754 3.73504,4.037426 0.0441,1.432679 -2.5978,3.216343 -3.65454,3.87722 -1.05673,0.660886 -25.185436,0.572783 -25.977986,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475726 4.34609,-3.803999 z"
       id="path852-9-62-7-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627374,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558794,124.14473 c 1.61542,-0.75825 27.614356,-0.94786 28.575786,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595276,1.23366 -34.519916,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747718 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590734,85.974479 c 1.2362,-0.328279 24.335096,-0.272137 25.514146,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185436,0.57277 -25.977986,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9-3"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413738 -4.40305,26.083107 -0.3091,0.50128 -3.03811,3.392575 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.76862 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288417 -4.48332,28.942668 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462112 c 0.59379,-1.174012 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894557 2.90601,2.907914 0.17612,1.013362 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048458 z"
       id="path854-2-29-6-2-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5-0"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.051438 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413742 -4.40305,26.083106 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.7686 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8-9"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447236 4.63902,-27.883406 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288416 -4.48332,28.942667 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216357 -3.65454,3.87722 -1.05673,0.660898 -25.18543,0.572797 -25.97798,0.176253 -0.79255,-0.396547 -3.96275,-3.30445 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475734 4.34609,-3.803999 z"
       id="path852-9-6-2-6-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033007 0.3736,-0.747726 2.56716,-3.493093 3.98519,-3.364701 1.41802,0.128376 3.73611,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0-4"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638568 5.50379,-28.991038 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083109 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304453 -1.01269,-0.0881 -4.2559,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-2-4-4-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.76861 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4-7"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787522 c -0.54928,-1.437825 4.38994,-27.447242 4.63901,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288419 -4.48331,28.94267 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328274 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259009 3.69099,2.604747 3.73504,4.037426 0.0441,1.432665 -2.59781,3.216333 -3.65453,3.87722 -1.05674,0.660884 -25.18543,0.572783 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.273738 0,-0.969322 3.10989,-3.475726 4.3461,-3.804013 z"
       id="path852-9-56-5-9-1-4-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747718 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128381 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer7"
     inkscape:label="num-4"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2-1-8"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740842,83.56608 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019483,5.11089 5.195603,5.68367 0.17613,0.57276 -3.990303,25.41374 -4.403053,26.083112 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-2-2-7-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163362,52.768602 3.918724,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714648,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6-5-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787514 c -0.54927,-1.437825 4.38994,-27.447242 4.63903,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288419 -4.48332,28.94267 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-31-1-9-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590732,85.974429 c 1.2362,-0.328279 24.335098,-0.272124 25.514148,-0.0132 1.17905,0.25902 3.69098,2.60476 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216349 -3.65454,3.87722 -1.05673,0.660898 -25.185438,0.572789 -25.977988,0.176247 -0.79255,-0.396539 -3.96275,-3.304439 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475726 4.34609,-3.804005 z"
       id="path852-9-9-0-6-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627372,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6-2-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558792,124.14472 c 1.61542,-0.75825 27.614358,-0.94786 28.575788,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595278,1.23366 -34.519918,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1-1-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590732,85.974471 c 1.2362,-0.328279 24.335098,-0.272142 25.514148,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.185438,0.57277 -25.977988,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9-8-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4-5-5"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413738 -4.40305,26.083107 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768612 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0-4-1"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.44724 4.63902,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288417 -4.48332,28.942668 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9-1-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1-8-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462104 c 0.59379,-1.174009 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013362 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048456 z"
       id="path854-2-29-63-7-5-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7-9-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1-7-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1-5-4"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566075 c -0.32328,-1.051446 5.10753,-28.638573 5.5038,-28.991043 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413742 -4.40305,26.083106 -0.3091,0.501285 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846513 z"
       id="path827-2-60-5-5-3-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768592 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9-8-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447236 4.63902,-27.883406 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288416 -4.48332,28.942667 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259028 3.69098,2.604768 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216357 -3.65454,3.87722 -1.05673,0.660898 -25.18543,0.572797 -25.97798,0.176255 -0.79255,-0.396555 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475731 4.34609,-3.804005 z"
       id="path852-9-6-7-7-3-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6-1-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7-8-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033005 0.3736,-0.747726 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128376 3.7361,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347846 -5.7042,32.423506 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6-6-4"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083112 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-7-5-4-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768602 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6-3-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787514 c -0.54928,-1.437825 4.38994,-27.447242 4.63901,-27.883412 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288419 -4.48331,28.94267 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3-3-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51414,-0.0132 1.17906,0.259006 3.69099,2.604749 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216339 -3.65453,3.87722 -1.05674,0.66089 -25.18544,0.572789 -25.97799,0.176231 -0.79255,-0.396523 -3.96275,-3.304434 -3.96275,-4.273732 0,-0.969328 3.10988,-3.475726 4.34609,-3.804013 z"
       id="path852-9-56-5-2-9-3-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2-4-9"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740843,83.566088 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019482,5.11089 5.195602,5.68367 0.17613,0.57276 -3.990302,25.413739 -4.403052,26.083108 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-7-4-9-8-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163363,52.768611 3.918723,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714647,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3-8-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787522 c -0.54927,-1.437825 4.38994,-27.447241 4.63903,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288418 -4.48332,28.942669 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-35-0-9-8-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590733,85.974437 c 1.2362,-0.328274 24.335097,-0.272127 25.514147,-0.0132 1.17905,0.259019 3.69098,2.604754 3.73504,4.037428 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660884 -25.185437,0.572784 -25.977987,0.176239 -0.79255,-0.396539 -3.96275,-3.304445 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475728 4.34609,-3.803999 z"
       id="path852-9-62-7-0-9-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627373,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558793,124.14473 c 1.61542,-0.75825 27.614357,-0.94786 28.575787,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595277,1.23366 -34.519917,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8-7-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747718 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5-6-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590733,85.974479 c 1.2362,-0.328279 24.335097,-0.272137 25.514147,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185437,0.57277 -25.977987,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0-4-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9-3-4"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638565 5.5038,-28.991035 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413737 -4.40305,26.083106 -0.3091,0.50128 -3.03811,3.392575 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6-0-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768621 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3-3-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447239 4.63902,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288416 -4.48332,28.942667 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5-9-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462112 c 0.59379,-1.174012 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894557 2.90601,2.907914 0.17612,1.013362 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048458 z"
       id="path854-2-29-6-2-6-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1-5-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1-4-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5-0-3"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.051438 5.10753,-28.638569 5.5038,-28.991039 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.083105 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9-5-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768601 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8-9-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447235 4.63902,-27.883405 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288415 -4.48332,28.942666 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4-4-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.21636 -3.65454,3.87722 -1.05673,0.6609 -25.18543,0.5728 -25.97798,0.176255 -0.79255,-0.396547 -3.96275,-3.30445 -3.96275,-4.273746 0,-0.969314 3.10988,-3.475736 4.34609,-3.803999 z"
       id="path852-9-6-2-6-8-6-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1-9-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0-2-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033007 0.3736,-0.747726 2.56716,-3.493093 3.98519,-3.364701 1.41802,0.128376 3.73611,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0-4-0"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638567 5.50379,-28.991037 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083108 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304453 -1.01269,-0.0881 -4.2559,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-2-4-4-7-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768611 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4-7-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787522 c -0.54928,-1.437825 4.38994,-27.447241 4.63901,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288418 -4.48331,28.942669 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4-5-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328274 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259012 3.69099,2.604749 3.73504,4.037428 0.0441,1.432663 -2.59781,3.216333 -3.65453,3.87722 -1.05674,0.660884 -25.18543,0.572784 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.273738 0,-0.969322 3.10989,-3.475728 4.3461,-3.804015 z"
       id="path852-9-56-5-9-1-4-4-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6-1-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747718 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128381 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3-2-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer8"
     inkscape:label="num-5"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2-1-8-6"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740841,83.56608 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019484,5.11089 5.195604,5.68367 0.17613,0.57276 -3.990304,25.413739 -4.403054,26.083111 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-2-2-7-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163361,52.768603 3.918725,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714649,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6-5-3-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787514 c -0.54927,-1.437825 4.38994,-27.447241 4.63903,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288418 -4.48332,28.942669 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-31-1-9-6-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590731,85.974429 c 1.2362,-0.328279 24.335099,-0.272124 25.514149,-0.0132 1.17905,0.259022 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216349 -3.65454,3.87722 -1.05673,0.6609 -25.185439,0.572792 -25.977989,0.17625 -0.79255,-0.396539 -3.96275,-3.30444 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475729 4.34609,-3.804008 z"
       id="path852-9-9-0-6-8-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627371,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6-2-0-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558791,124.14472 c 1.61542,-0.75825 27.614359,-0.94786 28.575789,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595279,1.23366 -34.519919,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1-1-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5-7-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590731,85.974471 c 1.2362,-0.328279 24.335099,-0.272142 25.514149,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.185439,0.57277 -25.977989,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9-8-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4-5-5-6"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638565 5.5038,-28.991035 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413737 -4.40305,26.083106 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9-7-1-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768613 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0-4-1-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.447239 4.63902,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288416 -4.48332,28.942667 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9-1-0-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1-8-8-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462104 c 0.59379,-1.174009 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013362 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048456 z"
       id="path854-2-29-63-7-5-5-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7-9-0-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1-7-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1-5-4-1"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566075 c -0.32328,-1.051446 5.10753,-28.638572 5.5038,-28.991042 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413741 -4.40305,26.083105 -0.3091,0.501285 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846513 z"
       id="path827-2-60-5-5-3-6-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768593 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9-8-2-9"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447235 4.63902,-27.883405 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288415 -4.48332,28.942666 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7-8-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.25903 3.69098,2.60477 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216357 -3.65454,3.87722 -1.05673,0.660901 -25.18543,0.5728 -25.97798,0.176258 -0.79255,-0.396558 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475731 4.34609,-3.804008 z"
       id="path852-9-6-7-7-3-8-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6-1-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7-8-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033005 0.3736,-0.747726 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128376 3.7361,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347846 -5.7042,32.423506 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3-9-8-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6-6-4-0"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083111 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-7-5-4-7-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768603 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6-3-2-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787514 c -0.54928,-1.437825 4.38994,-27.447241 4.63901,-27.883411 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288418 -4.48331,28.942669 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3-3-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51414,-0.0132 1.17906,0.259006 3.69099,2.604752 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216342 -3.65453,3.87722 -1.05674,0.660893 -25.18544,0.572792 -25.97799,0.176231 -0.79255,-0.39652 -3.96275,-3.304431 -3.96275,-4.273729 0,-0.969331 3.10988,-3.475729 4.34609,-3.804016 z"
       id="path852-9-56-5-2-9-3-0-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4-8-6-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8-6-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1-0-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2-4-9-0"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740842,83.566088 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019483,5.11089 5.195603,5.68367 0.17613,0.57276 -3.990303,25.413738 -4.403053,26.083107 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-7-4-9-8-0-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163362,52.768612 3.918724,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714648,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3-8-8-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787522 c -0.54927,-1.437825 4.38994,-27.44724 4.63903,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288417 -4.48332,28.942668 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-35-0-9-8-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590732,85.974437 c 1.2362,-0.328274 24.335098,-0.272127 25.514148,-0.0132 1.17905,0.259019 3.69098,2.604754 3.73504,4.037431 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660881 -25.185438,0.572783 -25.977988,0.176239 -0.79255,-0.396539 -3.96275,-3.304448 -3.96275,-4.273749 0,-0.969311 3.10988,-3.475728 4.34609,-3.803996 z"
       id="path852-9-62-7-0-9-3-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627372,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8-7-1-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558792,124.14473 c 1.61542,-0.75825 27.614358,-0.94786 28.575788,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595278,1.23366 -34.519918,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8-7-1-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747718 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5-6-0-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590732,85.974479 c 1.2362,-0.328279 24.335098,-0.272137 25.514148,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185438,0.57277 -25.977988,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0-4-3-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9-3-4-2"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638564 5.5038,-28.991034 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413736 -4.40305,26.083105 -0.3091,0.50128 -3.03811,3.392575 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6-0-0-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768622 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3-3-3-0"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447238 4.63902,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288415 -4.48332,28.942666 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8-0-9-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5-9-1-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462112 c 0.59379,-1.174012 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894557 2.90601,2.907914 0.17612,1.013362 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048458 z"
       id="path854-2-29-6-2-6-2-9-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1-5-6-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1-4-9-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5-0-3-2"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.051438 5.10753,-28.638568 5.5038,-28.991038 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083104 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9-5-3-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768602 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8-9-8-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447234 4.63902,-27.883404 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288414 -4.48332,28.942665 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4-4-0-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216363 -3.65454,3.87722 -1.05673,0.6609 -25.18543,0.572802 -25.97798,0.176258 -0.79255,-0.396547 -3.96275,-3.30445 -3.96275,-4.273749 0,-0.969311 3.10988,-3.475736 4.34609,-3.803996 z"
       id="path852-9-6-2-6-8-6-5-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1-9-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0-2-6-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033007 0.3736,-0.747726 2.56716,-3.493093 3.98519,-3.364701 1.41802,0.128376 3.73611,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3-2-4-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0-4-0-1"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638566 5.50379,-28.991036 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413738 -4.40305,26.083107 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304453 -1.01269,-0.0881 -4.2559,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-2-4-4-7-0-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768612 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4-7-4-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787522 c -0.54928,-1.437825 4.38994,-27.44724 4.63901,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288417 -4.48331,28.942668 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4-5-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328274 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259014 3.69099,2.604752 3.73504,4.037431 0.0441,1.43266 -2.59781,3.21633 -3.65453,3.87722 -1.05674,0.660881 -25.18543,0.572783 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304442 -3.96275,-4.273741 0,-0.969319 3.10989,-3.475728 4.3461,-3.804015 z"
       id="path852-9-56-5-9-1-4-4-2-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7-8-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6-1-7-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747718 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128381 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3-2-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer9"
     inkscape:label="num-6"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2-1-8-6-9"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.74084,83.56608 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019485,5.11089 5.195605,5.68367 0.17613,0.57276 -3.990305,25.413738 -4.403055,26.08311 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-2-2-7-9-9-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.16336,52.768604 3.918726,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.71465,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6-5-3-8-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787514 c -0.54927,-1.437825 4.38994,-27.44724 4.63903,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288417 -4.48332,28.942668 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-31-1-9-6-7-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.59073,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51415,-0.0132 1.17905,0.259025 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216349 -3.65454,3.87722 -1.05673,0.6609 -25.18544,0.572794 -25.97799,0.176253 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273749 0,-0.969311 3.10988,-3.475731 4.34609,-3.80401 z"
       id="path852-9-9-0-6-8-2-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.62737,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6-2-0-8-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.55879,124.14472 c 1.61542,-0.75825 27.61436,-0.94786 28.57579,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1-1-2-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5-7-1-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.59073,85.974471 c 1.2362,-0.328279 24.3351,-0.272142 25.51415,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.18544,0.57277 -25.97799,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9-8-0-9-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4-5-5-6-3"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638564 5.5038,-28.991034 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413736 -4.40305,26.083105 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9-7-1-0-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768614 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0-4-1-2-1"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.447238 4.63902,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288415 -4.48332,28.942666 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9-1-0-7-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1-8-8-6-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462104 c 0.59379,-1.174009 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013362 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048456 z"
       id="path854-2-29-63-7-5-5-1-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7-9-0-3-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1-7-6-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1-5-4-1-6"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566075 c -0.32328,-1.051446 5.10753,-28.638571 5.5038,-28.991041 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.41374 -4.40305,26.083104 -0.3091,0.501285 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846513 z"
       id="path827-2-60-5-5-3-6-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768594 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9-8-2-9-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447234 4.63902,-27.883404 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288414 -4.48332,28.942665 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7-8-5-9-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259033 3.69098,2.60477 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216357 -3.65454,3.87722 -1.05673,0.660903 -25.18543,0.572802 -25.97798,0.176261 -0.79255,-0.396561 -3.96275,-3.30445 -3.96275,-4.273749 0,-0.969311 3.10988,-3.475731 4.34609,-3.80401 z"
       id="path852-9-6-7-7-3-8-1-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6-1-6-4-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7-8-2-9-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033005 0.3736,-0.747726 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128376 3.7361,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347846 -5.7042,32.423506 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3-9-8-1-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6-6-4-0-2"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413738 -4.40305,26.08311 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-7-5-4-7-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768604 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6-3-2-5-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787514 c -0.54928,-1.437825 4.38994,-27.44724 4.63901,-27.88341 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288417 -4.48331,28.942668 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3-3-4-8-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51414,-0.0132 1.17906,0.259006 3.69099,2.604755 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216344 -3.65453,3.87722 -1.05674,0.660895 -25.18544,0.572794 -25.97799,0.176231 -0.79255,-0.396517 -3.96275,-3.304428 -3.96275,-4.273727 0,-0.969333 3.10988,-3.475731 4.34609,-3.804018 z"
       id="path852-9-56-5-2-9-3-0-7-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4-8-6-0-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8-6-2-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1-0-9-8-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2-4-9-0-6"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740841,83.566088 c -0.32328,-1.051438 5.10753,-28.638565 5.5038,-28.991035 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019484,5.11089 5.195604,5.68367 0.17613,0.57276 -3.990304,25.413737 -4.403054,26.083106 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-7-4-9-8-0-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163361,52.768613 3.918725,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714649,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3-8-8-2-3"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787522 c -0.54927,-1.437825 4.38994,-27.447239 4.63903,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288416 -4.48332,28.942667 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-35-0-9-8-1-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590731,85.974437 c 1.2362,-0.328274 24.335099,-0.272127 25.514149,-0.0132 1.17905,0.259019 3.69098,2.604754 3.73504,4.037434 0.0441,1.432679 -2.5978,3.216343 -3.65454,3.87722 -1.05673,0.660878 -25.185439,0.572783 -25.977989,0.176239 -0.79255,-0.396539 -3.96275,-3.304451 -3.96275,-4.273752 0,-0.969309 3.10988,-3.475728 4.34609,-3.803994 z"
       id="path852-9-62-7-0-9-3-6-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627371,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8-7-1-1-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558791,124.14473 c 1.61542,-0.75825 27.614359,-0.94786 28.575789,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595279,1.23366 -34.519919,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8-7-1-0-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747718 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5-6-0-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590731,85.974479 c 1.2362,-0.328279 24.335099,-0.272137 25.514149,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.185439,0.57277 -25.977989,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0-4-3-2-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9-3-4-2-4"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638563 5.5038,-28.991033 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413735 -4.40305,26.083104 -0.3091,0.50128 -3.03811,3.392575 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6-0-0-2-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768623 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3-3-3-0-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447237 4.63902,-27.883407 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288414 -4.48332,28.942665 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8-0-9-5-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5-9-1-5-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462112 c 0.59379,-1.174012 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894557 2.90601,2.907914 0.17612,1.013362 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048458 z"
       id="path854-2-29-6-2-6-2-9-2-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1-5-6-9-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1-4-9-0-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5-0-3-2-7"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.051438 5.10753,-28.638567 5.5038,-28.991037 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083103 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9-5-3-8-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768603 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8-9-8-3-0"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447233 4.63902,-27.883403 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288413 -4.48332,28.942664 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4-4-0-8-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216365 -3.65454,3.87722 -1.05673,0.6609 -25.18543,0.572805 -25.97798,0.176261 -0.79255,-0.396547 -3.96275,-3.304451 -3.96275,-4.273752 0,-0.969309 3.10988,-3.475736 4.34609,-3.803994 z"
       id="path852-9-6-2-6-8-6-5-0-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1-9-6-4-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0-2-6-0-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033007 0.3736,-0.747726 2.56716,-3.493093 3.98519,-3.364701 1.41802,0.128376 3.73611,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3-2-4-9-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0-4-0-1-2"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638565 5.50379,-28.991035 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413737 -4.40305,26.083106 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304453 -1.01269,-0.0881 -4.2559,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-2-4-4-7-0-9-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768613 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4-7-4-6-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787522 c -0.54928,-1.437825 4.38994,-27.447239 4.63901,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288416 -4.48331,28.942667 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4-5-6-2-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328274 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259017 3.69099,2.604754 3.73504,4.037434 0.0441,1.432657 -2.59781,3.216327 -3.65453,3.87722 -1.05674,0.660878 -25.18543,0.572783 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10989,-3.475728 4.3461,-3.804015 z"
       id="path852-9-56-5-9-1-4-4-2-5-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7-8-6-4-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6-1-7-4-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747718 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128381 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3-2-5-9-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
  <g
     inkscape:groupmode="layer"
     id="layer10"
     inkscape:label="num-7"
     style="display:inline"
     transform="translate(-3.8085937e-6,-2.0898437e-6)">
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-1-2-1-8-6-9-9"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.740839,83.56608 c -0.32328,-1.051438 5.10753,-28.638565 5.5038,-28.991035 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019486,5.11089 5.195606,5.68367 0.17613,0.57276 -3.990306,25.413737 -4.403056,26.083109 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-2-2-7-9-9-3-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.163359,52.768605 3.918727,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.714651,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-9-6-5-3-8-6-0"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787514 c -0.54927,-1.437825 4.38994,-27.447239 4.63903,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288416 -4.48332,28.942667 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-31-1-9-6-7-0-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590729,85.974429 c 1.2362,-0.328279 24.335101,-0.272124 25.514151,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216349 -3.65454,3.87722 -1.05673,0.6609 -25.185441,0.572797 -25.977991,0.176255 -0.79255,-0.396539 -3.96275,-3.304445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475734 4.34609,-3.804013 z"
       id="path852-9-9-0-6-8-2-5-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.627369,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-4-6-2-0-8-0-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.558789,124.14472 c 1.61542,-0.75825 27.614361,-0.94786 28.575791,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.595281,1.23366 -34.519921,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-7-1-1-2-2-2-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10461 c -0.60537,-1.7833 4.02051,-25.2853 4.39412,-26.033007 0.37361,-0.747723 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128376 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.347848 -5.70419,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-8-5-7-1-9-9-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.590729,85.974471 c 1.2362,-0.328279 24.335101,-0.272142 25.514151,-0.0132 1.17905,0.259011 3.69098,2.604759 3.73504,4.03743 0.0441,1.432671 -2.5978,3.216331 -3.65454,3.87722 -1.05673,0.660879 -25.185441,0.57277 -25.977991,0.176231 -0.79255,-0.396541 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475723 4.34609,-3.804002 z"
       id="path852-9-5-4-9-8-0-9-4-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-5-4-5-5-6-3-0"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566088 c -0.32328,-1.051438 5.10753,-28.638563 5.5038,-28.991033 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413735 -4.40305,26.083104 -0.3091,0.50128 -3.03811,3.39257 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-0-9-7-1-0-5-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768615 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-36-0-4-1-2-1-6"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.787522 c -0.54927,-1.43782 4.38994,-27.447237 4.63902,-27.883407 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288414 -4.48332,28.942665 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-1-9-1-0-7-7-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.974442 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969316 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-0-1-8-8-6-4-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462104 c 0.59379,-1.174009 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894552 2.90601,2.907914 0.17612,1.013362 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048456 z"
       id="path854-2-29-63-7-5-5-1-3-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-20-7-9-0-3-1-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10462 c -0.60536,-1.7833 4.02051,-25.285302 4.39413,-26.033012 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.34785 -5.7042,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-6-1-7-6-2-4-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-1-1-5-4-1-6-9"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.566075 c -0.32328,-1.051446 5.10753,-28.63857 5.5038,-28.99104 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413739 -4.40305,26.083103 -0.3091,0.501285 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846513 z"
       id="path827-2-60-5-5-3-6-5-9-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768595 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-5-9-8-2-9-4-8"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787498 c -0.54927,-1.43782 4.38994,-27.447233 4.63902,-27.883403 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288413 -4.48332,28.942664 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-4-7-8-5-9-2-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974421 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259035 3.69098,2.60477 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216357 -3.65454,3.87722 -1.05673,0.660906 -25.18543,0.572805 -25.97798,0.176263 -0.79255,-0.396563 -3.96275,-3.30445 -3.96275,-4.273748 0,-0.969312 3.10988,-3.475734 4.34609,-3.804013 z"
       id="path852-9-6-7-7-3-8-1-2-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462083 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726692 -5.28365,29.784112 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874461 5.45978,-30.048457 z"
       id="path854-2-1-6-6-1-6-4-6-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14471 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-5-7-8-2-9-4-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.1046 c -0.60536,-1.7833 4.02051,-25.285298 4.39413,-26.033005 0.3736,-0.747726 2.56716,-3.49309 3.98519,-3.364701 1.41802,0.128376 3.7361,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347846 -5.7042,32.423506 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-6-3-9-8-1-1-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-93-6-6-4-0-2-9"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.97406"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.3826,83.56608 c -0.32328,-1.051438 5.10753,-28.638565 5.5038,-28.991035 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413737 -4.40305,26.083109 -0.3091,0.501274 -3.03811,3.392564 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-7-5-4-7-7-8-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768605 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-4-6-3-2-5-8-5"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787514 c -0.54928,-1.437825 4.38994,-27.447239 4.63901,-27.883409 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288416 -4.48331,28.942667 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-5-3-3-4-8-9-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.23249,85.974429 c 1.2362,-0.328279 24.3351,-0.272124 25.51414,-0.0132 1.17906,0.259006 3.69099,2.604757 3.73504,4.03742 0.0441,1.432671 -2.59781,3.216347 -3.65453,3.87722 -1.05674,0.660898 -25.18544,0.572797 -25.97799,0.176231 -0.79255,-0.396515 -3.96275,-3.304426 -3.96275,-4.273724 0,-0.969336 3.10988,-3.475734 4.34609,-3.804021 z"
       id="path852-9-56-5-2-9-3-0-7-2-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462088 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726686 -5.28365,29.784106 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048462 z"
       id="path854-2-29-9-5-4-8-6-0-8-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-4-8-6-2-4-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10461 c -0.60534,-1.7833 4.02053,-25.2853 4.39415,-26.033007 0.37359,-0.747723 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128376 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.347848 -5.70421,32.423508 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-7-1-0-9-8-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-36-4-2-4-9-0-6-4"
       width="73.880577"
       height="99.83844"
       x="65.945488"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 79.74084,83.566088 c -0.32328,-1.051438 5.10753,-28.638564 5.5038,-28.991034 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.019485,5.11089 5.195605,5.68367 0.17613,0.57276 -3.990305,25.413736 -4.403055,26.083105 -0.3091,0.501277 -3.03811,3.392567 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-7-4-9-8-0-4-8-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.16336,52.768614 3.918726,4.75841 27.563074,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.041484,-0.2203 -32.71465,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.396529 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-5-3-3-8-8-2-3-9"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 117.17567,85.787522 c -0.54927,-1.437825 4.38994,-27.447238 4.63903,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288415 -4.48332,28.942666 -0.28022,0.654238 -4.14087,4.423958 -5.1683,4.517422 -1.02743,0.0935 -3.24909,-1.521886 -3.79839,-2.95969 z"
       id="path831-75-35-0-9-8-1-9-8-4"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.59073,85.974437 c 1.2362,-0.328274 24.3351,-0.272127 25.51415,-0.0132 1.17905,0.259019 3.69098,2.604754 3.73504,4.037436 0.0441,1.432679 -2.5978,3.216344 -3.65454,3.87722 -1.05673,0.660876 -25.18544,0.572783 -25.97799,0.176239 -0.79255,-0.396539 -3.96275,-3.304453 -3.96275,-4.273754 0,-0.969309 3.10988,-3.475728 4.34609,-3.803994 z"
       id="path852-9-62-7-0-9-3-6-3-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 77.62737,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-9-8-8-7-1-1-3-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 82.55879,124.14473 c 1.61542,-0.75825 27.61436,-0.94786 28.57579,-0.52872 0.96143,0.41913 4.4911,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37765,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-12-6-8-7-1-0-3-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 111.44279,121.10462 c -0.60537,-1.7833 4.02051,-25.285302 4.39412,-26.033009 0.37361,-0.747718 2.56717,-3.493093 3.9852,-3.364701 1.41802,0.128381 3.7361,2.741599 4.17197,3.92548 0.43588,1.183878 -3.14895,32.34785 -5.70419,32.42351 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-70-8-5-6-0-4-8-5"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 89.59073,85.974479 c 1.2362,-0.328279 24.3351,-0.272137 25.51415,-0.0132 1.17905,0.259011 3.69098,2.604762 3.73504,4.037433 0.0441,1.432671 -2.5978,3.216328 -3.65454,3.87722 -1.05673,0.660879 -25.18544,0.57277 -25.97799,0.176231 -0.79255,-0.396542 -3.96275,-3.30445 -3.96275,-4.273751 0,-0.969309 3.10988,-3.475726 4.34609,-3.804002 z"
       id="path852-9-5-9-8-0-4-3-2-0-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-3-4-9-3-4-2-4-0"
       width="73.880577"
       height="99.83844"
       x="139.82608"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 153.62143,83.566096 c -0.32328,-1.051438 5.10753,-28.638562 5.5038,-28.991032 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413734 -4.40305,26.083103 -0.3091,0.50128 -3.03811,3.392575 -4.05081,3.304453 -1.01269,-0.0881 -4.25589,-3.795091 -4.57916,-4.846524 z"
       id="path827-2-6-6-3-6-0-0-2-7-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.04395,52.768624 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10149 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.396519 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-0-1-3-3-3-0-6-1"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 191.05626,85.78753 c -0.54927,-1.43782 4.38994,-27.447236 4.63902,-27.883406 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20312,28.288413 -4.48332,28.942664 -0.28022,0.654238 -4.14087,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.2491,-1.521881 -3.79839,-2.95969 z"
       id="path831-75-3-6-4-8-0-9-5-8-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 163.47132,85.97445 c 1.2362,-0.328279 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259008 3.69098,2.604748 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216335 -3.65454,3.87722 -1.05673,0.660886 -25.18543,0.572788 -25.97798,0.176239 -0.79255,-0.396539 -3.96275,-3.304443 -3.96275,-4.273744 0,-0.969317 3.10988,-3.475728 4.34609,-3.804007 z"
       id="path852-9-56-2-9-5-9-1-5-9-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 151.50796,95.462112 c 0.59379,-1.174012 4.6232,-4.317812 5.85606,-4.361876 1.23285,-0.0441 2.72989,1.894557 2.90601,2.907914 0.17612,1.013362 -4.6232,28.72669 -5.28365,29.78411 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874462 5.45978,-30.048458 z"
       id="path854-2-29-6-2-6-2-9-2-0-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 156.43938,124.14474 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-1-0-1-5-6-9-6-8"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.32337,121.10463 c -0.60536,-1.7833 4.02051,-25.285304 4.39413,-26.033014 0.3736,-0.747715 2.56716,-3.49309 3.98519,-3.364698 1.41802,0.128381 3.7361,2.741599 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347852 -5.7042,32.423512 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-8-6-1-4-9-0-8-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-93-7-8-5-0-3-2-7-5"
       width="73.880577"
       height="99.83844"
       x="213.70667"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 227.50202,83.56608 c -0.32328,-1.051438 5.10753,-28.638566 5.5038,-28.991036 0.39628,-0.35248 1.93735,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413738 -4.40305,26.083102 -0.3091,0.501282 -3.03811,3.392572 -4.05081,3.30445 -1.01269,-0.0881 -4.25589,-3.795088 -4.57916,-4.846516 z"
       id="path827-2-60-9-9-9-5-3-8-9-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 236.92454,52.768604 3.91872,4.75841 27.56307,-0.30841 c 0,0 6.38443,-4.84653 5.98815,-5.94802 -0.39627,-1.10148 -2.02541,-1.89454 -2.02541,-1.89454 0,0 -31.04148,-0.2203 -32.71464,0.35247 -1.67316,0.57276 -2.90601,1.80643 -2.90601,2.20297 0,0.39653 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-6-2-2-8-9-8-3-0-4"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 264.93685,85.787506 c -0.54927,-1.43782 4.38994,-27.447232 4.63902,-27.883402 0.24906,-0.43616 5.51075,-4.64204 6.32025,-4.54858 0.80948,0.0935 2.2728,1.27734 2.49073,1.93159 0.21795,0.65425 -4.20311,28.288412 -4.48332,28.942663 -0.28022,0.654243 -4.14087,4.423963 -5.16829,4.517419 -1.02743,0.0935 -3.2491,-1.521878 -3.79839,-2.95969 z"
       id="path831-75-2-0-6-4-4-0-8-3-9"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 237.35191,85.974429 c 1.2362,-0.328282 24.33509,-0.272132 25.51414,-0.0132 1.17905,0.259027 3.69098,2.604762 3.73504,4.03742 0.0441,1.432679 -2.5978,3.216368 -3.65454,3.87722 -1.05673,0.6609 -25.18543,0.572807 -25.97798,0.176263 -0.79255,-0.396547 -3.96275,-3.304453 -3.96275,-4.273754 0,-0.969309 3.10988,-3.475736 4.34609,-3.803994 z"
       id="path852-9-6-2-6-8-6-5-0-3-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 225.38855,95.462091 c 0.59379,-1.174012 4.6232,-4.317815 5.85606,-4.361868 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907903 0.17612,1.013362 -4.6232,28.726694 -5.28365,29.784114 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90602,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.874458 5.45978,-30.048459 z"
       id="path854-2-1-3-4-1-9-6-4-3-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 230.31997,124.14472 c 1.61542,-0.75825 27.61435,-0.94786 28.57578,-0.52872 0.96143,0.41913 4.49111,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37764,3.21633 -3.39034,3.39257 -1.01271,0.17624 -33.59527,1.23366 -34.51991,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-8-7-9-0-2-6-0-7-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 259.20396,121.10461 c -0.60536,-1.7833 4.02051,-25.2853 4.39413,-26.033007 0.3736,-0.747726 2.56716,-3.493093 3.98519,-3.364701 1.41802,0.128376 3.73611,2.741594 4.17198,3.92548 0.43588,1.183878 -3.14896,32.347848 -5.7042,32.423508 -2.55526,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-7-5-5-3-2-4-9-3-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <rect
       style="display:inline;fill:#8a7a7a;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       id="rect863-0-3-0-9-0-0-4-0-1-2-9"
       width="73.880577"
       height="99.83844"
       x="287.58725"
       y="41.974068"
       ry="0.95497584"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 301.38261,83.566088 c -0.32329,-1.051438 5.10753,-28.638564 5.50379,-28.991034 0.39628,-0.35248 1.93736,-1.27773 2.33362,-1.23367 0.39628,0.0441 5.01948,5.11089 5.1956,5.68367 0.17613,0.57276 -3.9903,25.413736 -4.40305,26.083105 -0.3091,0.501277 -3.03811,3.392567 -4.0508,3.304453 -1.01269,-0.0881 -4.2559,-3.795096 -4.57916,-4.846524 z"
       id="path827-2-6-2-2-4-4-7-0-9-6-6"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zcccscz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 310.80512,52.768614 3.91872,4.75841 27.56306,-0.30841 c 0,0 6.38445,-4.84653 5.98816,-5.94802 -0.39627,-1.10149 -2.02542,-1.89454 -2.02542,-1.89454 0,0 -31.04147,-0.2203 -32.71463,0.35247 -1.67316,0.57276 -2.90601,1.80642 -2.90601,2.20297 0,0.39652 0.17612,0.83712 0.17612,0.83712 z"
       id="path829-3-75-3-2-8-4-7-4-6-5-2"
       inkscape:connector-curvature="0"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 338.81745,85.787522 c -0.54928,-1.437825 4.38994,-27.447238 4.63901,-27.883408 0.24906,-0.43616 5.51075,-4.64204 6.32024,-4.54858 0.80949,0.0935 2.2728,1.27734 2.49073,1.93159 0.21794,0.65425 -4.20311,28.288415 -4.48331,28.942666 -0.28022,0.654238 -4.14089,4.423958 -5.16829,4.517422 -1.02743,0.0935 -3.24911,-1.521886 -3.79838,-2.95969 z"
       id="path831-75-3-7-8-7-4-5-6-2-2-1"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zccccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 311.2325,85.974437 c 1.23619,-0.328274 24.33509,-0.272127 25.51413,-0.0132 1.17906,0.259019 3.69099,2.604754 3.73504,4.037436 0.0441,1.432655 -2.59781,3.216325 -3.65453,3.87722 -1.05674,0.660876 -25.18543,0.572783 -25.97799,0.176231 -0.79255,-0.396531 -3.96275,-3.304445 -3.96275,-4.273746 0,-0.969314 3.10989,-3.475728 4.3461,-3.804015 z"
       id="path852-9-56-5-9-1-4-4-2-5-6-2"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzzzcsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 299.26913,95.462096 c 0.59379,-1.174009 4.6232,-4.317804 5.85606,-4.361865 1.23285,-0.0441 2.72989,1.894549 2.90601,2.907911 0.17612,1.013354 -4.6232,28.726688 -5.28365,29.784108 -0.66046,1.05742 -4.84336,4.84653 -5.90009,4.89058 -1.05674,0.0441 -2.90601,-2.11484 -3.03811,-3.17227 -0.13209,-1.05742 4.866,-28.87446 5.45978,-30.048464 z"
       id="path854-2-29-9-7-7-7-8-6-4-5-0"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzsccsz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#9e8f88;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 304.20055,124.14473 c 1.61542,-0.75825 27.61435,-0.94786 28.57577,-0.52872 0.96144,0.41913 4.49112,3.78911 4.57917,5.15494 0.0881,1.36585 -2.37762,3.21633 -3.39032,3.39257 -1.01272,0.17624 -33.59528,1.23366 -34.51992,0.66088 -0.92463,-0.57276 -1.84928,-1.7183 -1.93734,-2.51138 -0.0881,-0.79305 5.07722,-5.41005 6.69264,-6.16829 z"
       id="path856-2-1-2-3-2-6-1-7-4-8-7"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zzccssz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
    <path
       style="display:inline;fill:#ff0000;fill-opacity:1;stroke:#000000;stroke-width:0.34449574;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 333.08453,121.10462 c -0.60534,-1.7833 4.02053,-25.285302 4.39415,-26.033009 0.37359,-0.747718 2.56715,-3.493093 3.98518,-3.364701 1.41804,0.128381 3.7361,2.741599 4.17198,3.92548 0.43587,1.183878 -3.14897,32.34785 -5.70421,32.42351 -2.55524,0.0757 -6.24173,-5.16795 -6.8471,-6.95128 z"
       id="path858-8-2-2-6-7-3-2-5-9-7-3"
       inkscape:connector-curvature="0"
       sodipodi:nodetypes="zczczz"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT7-display-7seg-spi/src/anim/08.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" />
  </g>
</svg>
