strict digraph "" {
	node [label="\N"];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3dc39f8ad0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8b50>",
		fillcolor=firebrick,
		label="21:NS
q <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3dc39f8a50>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "20:IF"	[cond="['clk']",
		label="!(clk)",
		lineno=13];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3dc39f8cd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "13:BL"	[cond="['clk']",
		label=clk,
		lineno=13];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc24fc750>",
		fillcolor=firebrick,
		label="16:NS
q <= q + 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc24fc750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"16:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3dc39f8f90>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8fd0>",
		fillcolor=firebrick,
		label="17:NS
q <= q + 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:CA" -> "17:NS"	[cond="[]",
		lineno=None];
	"14:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f3dc39f8d10>",
		fillcolor=linen,
		label="14:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"13:BL" -> "14:CS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3dc24fca10>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CA" -> "16:NS"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3dc39f8710>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8e50>",
		fillcolor=firebrick,
		label="15:NS
q <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3dc39f8e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3dc39f8dd0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CA" -> "15:NS"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3dc39f8210>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'clk']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:CS" -> "17:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"14:CS" -> "16:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"14:CS" -> "15:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"21:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
