{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476976027831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476976027846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:07:07 2016 " "Processing started: Thu Oct 20 13:07:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476976027846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476976027846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somadorcompleto -c somadorcompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off somadorcompleto -c somadorcompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476976027846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476976028268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.v 4 4 " "Found 4 design units, including 4 entities, in source file somadorcompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476976028346 ""} { "Info" "ISGN_ENTITY_NAME" "2 somador4bits " "Found entity 2: somador4bits" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476976028346 ""} { "Info" "ISGN_ENTITY_NAME" "3 decodificador " "Found entity 3: decodificador" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476976028346 ""} { "Info" "ISGN_ENTITY_NAME" "4 somadorcompleto " "Found entity 4: somadorcompleto" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476976028346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(22) " "Verilog HDL Instantiation warning at somadorcompleto.v(22): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(23) " "Verilog HDL Instantiation warning at somadorcompleto.v(23): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(24) " "Verilog HDL Instantiation warning at somadorcompleto.v(24): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(25) " "Verilog HDL Instantiation warning at somadorcompleto.v(25): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(53) " "Verilog HDL Instantiation warning at somadorcompleto.v(53): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(54) " "Verilog HDL Instantiation warning at somadorcompleto.v(54): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476976028346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "somadorcompleto " "Elaborating entity \"somadorcompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476976028377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits somador4bits:comb_3 " "Elaborating entity \"somador4bits\" for hierarchy \"somador4bits:comb_3\"" {  } { { "somadorcompleto.v" "comb_3" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476976028409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador4bits:comb_3\|somador:comb_3 " "Elaborating entity \"somador\" for hierarchy \"somador4bits:comb_3\|somador:comb_3\"" {  } { { "somadorcompleto.v" "comb_3" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476976028424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:comb_4 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:comb_4\"" {  } { { "somadorcompleto.v" "comb_4" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476976028440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Desktop/Aula 8 lsd/output_files/somadorcompleto.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Desktop/Aula 8 lsd/output_files/somadorcompleto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476976029206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476976029393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476976029440 "|somadorcompleto|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1476976029440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476976029456 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476976029456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476976029456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476976029456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476976029502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 13:07:09 2016 " "Processing ended: Thu Oct 20 13:07:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476976029502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476976029502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476976029502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476976029502 ""}
