{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756644870914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756644870915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 18:24:30 2025 " "Processing started: Sun Aug 31 18:24:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756644870915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644870915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jkff_dff_mux -c jkff_dff_mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off jkff_dff_mux -c jkff_dff_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644870915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756644871625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756644871625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644883385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644883385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_using_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file jkff_using_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jkff_using_dff " "Found entity 1: jkff_using_dff" {  } { { "jkff_using_dff.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/jkff_using_dff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644883387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644883387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_positive_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_positive_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_positive_level_sensitive " "Found entity 1: d_latch_positive_level_sensitive" {  } { { "dlatch_positive_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_positive_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644883391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644883391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_negative_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_negative_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_negative_level_sensitive " "Found entity 1: d_latch_negative_level_sensitive" {  } { { "dlatch_negative_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_negative_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644883393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644883393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_edgetrigger_using_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_edgetrigger_using_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_edgeTrigger_using_mux " "Found entity 1: d_ff_edgeTrigger_using_mux" {  } { { "d_ff_edgeTrigger_using_mux.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644883395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644883395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jkff_using_dff " "Elaborating entity \"jkff_using_dff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756644883432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_edgeTrigger_using_mux d_ff_edgeTrigger_using_mux:d " "Elaborating entity \"d_ff_edgeTrigger_using_mux\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\"" {  } { { "jkff_using_dff.v" "d" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/jkff_using_dff.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644883434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_negative_level_sensitive d_ff_edgeTrigger_using_mux:d\|d_latch_negative_level_sensitive:master " "Elaborating entity \"d_latch_negative_level_sensitive\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\|d_latch_negative_level_sensitive:master\"" {  } { { "d_ff_edgeTrigger_using_mux.v" "master" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644883449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 d_ff_edgeTrigger_using_mux:d\|d_latch_negative_level_sensitive:master\|mux21:m " "Elaborating entity \"mux21\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\|d_latch_negative_level_sensitive:master\|mux21:m\"" {  } { { "dlatch_negative_level_sensitive.v" "m" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_negative_level_sensitive.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644883456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_positive_level_sensitive d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave " "Elaborating entity \"d_latch_positive_level_sensitive\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave\"" {  } { { "d_ff_edgeTrigger_using_mux.v" "slave" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644883460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756644884206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756644884664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644884664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756644884790 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756644884790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756644884790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756644884790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756644884806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 18:24:44 2025 " "Processing ended: Sun Aug 31 18:24:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756644884806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756644884806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756644884806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644884806 ""}
