// Seed: 3039922988
module module_0;
  id_2(
      "" - ~&1 + (1), id_1, 1'h0, 1'b0, 1'b0
  );
  wire id_3;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  tri   id_5,
    input  tri0  id_6
);
  assign id_1 = 1 === 1'b0;
  assign id_1 = id_0;
  initial id_1 <= id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
  wor  id_9;
  always_ff id_9 = 1;
endmodule
