

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sat Nov  4 17:41:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17260543|  17261206|  0.173 sec|  0.173 sec|  17260543|  17261206|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c3_fu_213              |load_input_buffer_c3              |    73739|    73739|  0.737 ms|  0.737 ms|   73739|   73739|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL_fu_234         |conv3_Pipeline_IN_ROW_COL         |   258433|   258433|  2.584 ms|  2.584 ms|  258433|  258433|       no|
        |grp_conv3_Pipeline_RELU_fu_248               |conv3_Pipeline_RELU               |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_4_fu_259                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_272              |conv3_Pipeline_RELU1              |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_6_fu_282                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_294             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_304            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_313            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17260542|  17261205|  338442 ~ 338455|          -|          -|    51|        no|
        | + EXPORTH  |      4701|      4709|             1567|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    347|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|    8138|  13143|    -|
|Memory           |      150|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1493|    -|
|Register         |        -|    -|     399|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      150|    6|    8537|  14983|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    1|       6|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_conv3_Pipeline_4_fu_259                  |conv3_Pipeline_4                  |        0|   0|    47|    88|    0|
    |grp_conv3_Pipeline_6_fu_282                  |conv3_Pipeline_6                  |        0|   0|    47|    88|    0|
    |grp_conv3_Pipeline_CLEARW_fu_294             |conv3_Pipeline_CLEARW             |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW2_fu_304            |conv3_Pipeline_CLEARW2            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW3_fu_313            |conv3_Pipeline_CLEARW3            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_234         |conv3_Pipeline_IN_ROW_COL         |        0|   5|  4955|  4716|    0|
    |grp_conv3_Pipeline_RELU_fu_248               |conv3_Pipeline_RELU               |        0|   0|   297|   301|    0|
    |grp_conv3_Pipeline_RELU1_fu_272              |conv3_Pipeline_RELU1              |        0|   0|   297|   301|    0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |        0|   0|    66|   289|    0|
    |grp_load_input_buffer_c3_fu_213              |load_input_buffer_c3              |        0|   1|  2399|  7189|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|   6|  8138| 13143|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U  |conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W      |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_U    |conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W      |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U  |conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK  |        2|  0|   0|    0|    640|   32|     1|        20480|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_U    |conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK  |        2|  0|   0|    0|    640|   32|     1|        20480|
    |weight_buffer_0_U                                           |conv3_weight_buffer_0_RAM_AUTO_1R1W                                               |        2|  0|   0|    0|    800|   32|     1|        25600|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                                  |      150|  0|   0|    0|  76960|  160|     5|      2462720|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_501_p2               |         +|   0|  0|  10|           3|           2|
    |add_ln139_1_fu_408_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln139_2_fu_433_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln139_3_fu_472_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln139_fu_369_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln32_fu_548_p2                |         +|   0|  0|  15|           8|           3|
    |add_ln72_1_fu_530_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln72_2_fu_542_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln72_fu_523_p2                |         +|   0|  0|  10|           3|           1|
    |sub_ln139_1_fu_462_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln139_fu_398_p2               |         -|   0|  0|  27|          20|          20|
    |ap_block_state23                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_1_fu_487_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln136_fu_359_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln32_fu_350_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln72_1_fu_536_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln72_fu_517_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln139_fu_423_p2                |        or|   0|  0|   3|           3|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 347|         232|         214|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  169|         38|    1|         38|
    |bh_reg_189                                                         |    9|          2|    3|          6|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0  |   14|          3|   16|         48|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1  |   14|          3|   16|         48|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0       |   14|          3|    1|          3|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1       |   14|          3|    1|          3|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we0       |    9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_we1       |    9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0    |   14|          3|   16|         48|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1    |   14|          3|   16|         48|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0         |   14|          3|    1|          3|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1         |   14|          3|    1|          3|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_we0         |    9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_i_we1         |    9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0  |   49|          9|   10|         90|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1  |   20|          4|   10|         40|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0       |   49|          9|    1|          9|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1       |   20|          4|    1|          4|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0        |   37|          7|   32|        224|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0       |   37|          7|    1|          7|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1       |    9|          2|    1|          2|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0    |   49|          9|   10|         90|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1    |   20|          4|   10|         40|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0         |   49|          9|    1|          9|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1         |   20|          4|    1|          4|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0          |   37|          7|   32|        224|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0         |   37|          7|    1|          7|
    |conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1         |    9|          2|    1|          2|
    |grp_fu_672_ce                                                      |   20|          4|    1|          4|
    |grp_fu_672_p0                                                      |   20|          4|   32|        128|
    |grp_fu_672_p1                                                      |   20|          4|   32|        128|
    |grp_fu_676_ce                                                      |    9|          2|    1|          2|
    |grp_fu_680_ce                                                      |    9|          2|    1|          2|
    |grp_fu_684_ce                                                      |    9|          2|    1|          2|
    |grp_fu_688_ce                                                      |    9|          2|    1|          2|
    |grp_fu_692_ce                                                      |    9|          2|    1|          2|
    |grp_fu_696_ce                                                      |    9|          2|    1|          2|
    |grp_fu_700_ce                                                      |    9|          2|    1|          2|
    |grp_fu_704_ce                                                      |    9|          2|    1|          2|
    |grp_fu_708_ce                                                      |   14|          3|    1|          3|
    |grp_fu_708_opcode                                                  |   14|          3|    5|         15|
    |grp_fu_708_p0                                                      |   14|          3|   32|         96|
    |grp_fu_708_p1                                                      |   14|          3|   32|         96|
    |h_1_fu_138                                                         |    9|          2|    8|         16|
    |h_reg_201                                                          |    9|          2|    3|          6|
    |m_axi_i3_ARVALID                                                   |    9|          2|    1|          2|
    |m_axi_i3_RREADY                                                    |    9|          2|    1|          2|
    |m_axi_o_AWADDR                                                     |   26|          5|   64|        320|
    |m_axi_o_AWBURST                                                    |   14|          3|    2|          6|
    |m_axi_o_AWCACHE                                                    |   14|          3|    4|         12|
    |m_axi_o_AWID                                                       |   14|          3|    1|          3|
    |m_axi_o_AWLEN                                                      |   20|          4|   32|        128|
    |m_axi_o_AWLOCK                                                     |   14|          3|    2|          6|
    |m_axi_o_AWPROT                                                     |   14|          3|    3|          9|
    |m_axi_o_AWQOS                                                      |   14|          3|    4|         12|
    |m_axi_o_AWREGION                                                   |   14|          3|    4|         12|
    |m_axi_o_AWSIZE                                                     |   14|          3|    3|          9|
    |m_axi_o_AWUSER                                                     |   14|          3|    1|          3|
    |m_axi_o_AWVALID                                                    |   20|          4|    1|          4|
    |m_axi_o_BREADY                                                     |   20|          4|    1|          4|
    |m_axi_o_WDATA                                                      |   14|          3|   32|         96|
    |m_axi_o_WID                                                        |   14|          3|    1|          3|
    |m_axi_o_WLAST                                                      |   14|          3|    1|          3|
    |m_axi_o_WSTRB                                                      |   14|          3|    4|         12|
    |m_axi_o_WUSER                                                      |   14|          3|    1|          3|
    |m_axi_o_WVALID                                                     |   14|          3|    1|          3|
    |m_axi_w3_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w3_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w3_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w3_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w3_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w3_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w3_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w3_RREADY                                                    |    9|          2|    1|          2|
    |o_blk_n_AW                                                         |    9|          2|    1|          2|
    |o_blk_n_B                                                          |    9|          2|    1|          2|
    |w3_blk_n_AR                                                        |    9|          2|    1|          2|
    |weight_buffer_0_address0                                           |   14|          3|   10|         30|
    |weight_buffer_0_ce0                                                |   14|          3|    1|          3|
    |weight_buffer_0_ce1                                                |    9|          2|    1|          2|
    |weight_buffer_0_we0                                                |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1493|        311|  644|       2552|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln136_reg_640                                         |   3|   0|    3|          0|
    |add_ln139_3_reg_621                                       |  64|   0|   64|          0|
    |add_ln72_1_reg_659                                        |   3|   0|    3|          0|
    |add_ln72_2_reg_667                                        |   3|   0|    3|          0|
    |add_ln72_reg_654                                          |   3|   0|    3|          0|
    |ap_CS_fsm                                                 |  37|   0|   37|          0|
    |bh_reg_189                                                |   3|   0|    3|          0|
    |grp_conv3_Pipeline_4_fu_259_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_282_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW2_fu_304_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW3_fu_313_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW_fu_294_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_234_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU1_fu_272_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_248_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_input_buffer_c3_fu_213_ap_start_reg              |   1|   0|    1|          0|
    |h_1_fu_138                                                |   8|   0|    8|          0|
    |h_reg_201                                                 |   3|   0|    3|          0|
    |icmp_ln136_reg_604                                        |   1|   0|    1|          0|
    |icmp_ln72_reg_650                                         |   1|   0|    1|          0|
    |or_ln139_reg_614                                          |   2|   0|    3|          1|
    |trunc_ln149_1_reg_634                                     |  62|   0|   62|          0|
    |trunc_ln4_reg_608                                         |  62|   0|   62|          0|
    |trunc_ln_reg_582                                          |  62|   0|   62|          0|
    |w3_addr_reg_587                                           |  64|   0|   64|          0|
    |zext_ln132_reg_598                                        |   8|   0|    9|          1|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 399|   0|  401|          2|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_561_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_561_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_561_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_561_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_561_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_565_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_565_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_565_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_565_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_565_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_569_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_569_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_569_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_569_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_569_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_573_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_573_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_573_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_573_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_573_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_577_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_577_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_577_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_577_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_577_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_581_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_581_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_581_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_581_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_585_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_585_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_585_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_585_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_589_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_589_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_589_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_589_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_593_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_593_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_593_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_593_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_597_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_597_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_597_p_opcode   |  out|    5|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_597_p_dout0    |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_597_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   13|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 38 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_41, i32 0, i32 0, void @empty_40, i32 0, i32 512, void @empty_22, void @empty_39, void @empty_40, i32 16, i32 16, i32 256, i32 256, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_41, i32 0, i32 0, void @empty_40, i32 0, i32 512, void @empty_35, void @empty_39, void @empty_40, i32 16, i32 16, i32 256, i32 256, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_41, i32 0, i32 0, void @empty_40, i32 0, i32 512, void @empty_23, void @empty_39, void @empty_40, i32 16, i32 16, i32 256, i32 256, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 42 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 45 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 46 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 47 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 49 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln119" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 50 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 51 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:32]   --->   Operation 53 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 54 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end77" [src/conv3.cpp:32]   --->   Operation 55 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/conv3.cpp:68]   --->   Operation 56 'ret' 'ret_ln68' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 59 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 60 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 61 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 62 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 63 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 64 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 65 [2/2] (4.44ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:35]   --->   Operation 65 'call' 'call_ln35' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 66 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:35]   --->   Operation 67 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 68 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %h_2" [src/conv3.cpp:132->src/conv3.cpp:65]   --->   Operation 70 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv3.cpp:32]   --->   Operation 72 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 74 'br' 'br_ln136' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln136, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 75 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.67ns)   --->   "%icmp_ln136 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 76 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 77 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 78 'zext' 'zext_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 79 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 79 'call' 'call_ln136' <Predicate = (icmp_ln136)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln139 = add i9 %zext_ln136, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 80 'add' 'add_ln139' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i19 %shl_ln" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 82 'zext' 'zext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln139_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 83 'bitconcatenate' 'shl_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i11 %shl_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 84 'zext' 'zext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln139 = sub i20 %zext_ln139, i20 %zext_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 85 'sub' 'sub_ln139' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i20 %sub_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 86 'sext' 'sext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln139_1 = add i64 %sext_ln139, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 87 'add' 'add_ln139_1' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_1, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 88 'partselect' 'trunc_ln4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln139 = or i3 %bh, i3 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 89 'or' 'or_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i3 %or_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 90 'zext' 'zext_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln139_2 = add i9 %zext_ln139_2, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 91 'add' 'add_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln139_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139_2, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 92 'bitconcatenate' 'shl_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i19 %shl_ln139_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 93 'zext' 'zext_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln139_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139_2, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 94 'bitconcatenate' 'shl_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i11 %shl_ln139_3" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 95 'zext' 'zext_ln139_4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.88ns)   --->   "%sub_ln139_1 = sub i20 %zext_ln139_3, i20 %zext_ln139_4" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 96 'sub' 'sub_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i20 %sub_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 97 'sext' 'sext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (1.08ns)   --->   "%add_ln139_3 = add i64 %sext_ln139_1, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 98 'add' 'add_ln139_3' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 99 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln4" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 100 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln149" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 101 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (7.30ns)   --->   "%empty_469 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 102 'writereq' 'empty_469' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 103 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 103 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 104 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 105 [5/5] (7.30ns)   --->   "%empty_470 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 105 'writeresp' 'empty_470' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 106 [4/5] (7.30ns)   --->   "%empty_470 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 106 'writeresp' 'empty_470' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 107 [3/5] (7.30ns)   --->   "%empty_470 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 107 'writeresp' 'empty_470' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 108 [2/5] (7.30ns)   --->   "%empty_470 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 108 'writeresp' 'empty_470' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 110 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 111 [1/5] (7.30ns)   --->   "%empty_470 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 111 'writeresp' 'empty_470' <Predicate = (icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 112 [1/1] (0.67ns)   --->   "%icmp_ln136_1 = icmp_ult  i3 %or_ln139, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 112 'icmp' 'icmp_ln136_1' <Predicate = (icmp_ln136)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 113 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 114 [2/2] (1.23ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 114 'call' 'call_ln139' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_3, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 115 'partselect' 'trunc_ln149_1' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.67ns)   --->   "%add_ln136 = add i3 %bh, i3 2" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 116 'add' 'add_ln136' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 117 'br' 'br_ln72' <Predicate = (!icmp_ln136_1) | (!icmp_ln136)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 118 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i62 %trunc_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 119 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 120 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (7.30ns)   --->   "%empty_471 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 121 'writereq' 'empty_471' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 122 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 122 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 123 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 124 [5/5] (7.30ns)   --->   "%empty_472 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 124 'writeresp' 'empty_472' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 125 [4/5] (7.30ns)   --->   "%empty_472 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 125 'writeresp' 'empty_472' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 126 [3/5] (7.30ns)   --->   "%empty_472 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 126 'writeresp' 'empty_472' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 127 [2/5] (7.30ns)   --->   "%empty_472 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 127 'writeresp' 'empty_472' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 128 [1/5] (7.30ns)   --->   "%empty_472 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 128 'writeresp' 'empty_472' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 129 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln72_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 130 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [1/1] (0.67ns)   --->   "%icmp_ln72 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 131 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 132 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 133 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 134 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 135 [1/1] (0.67ns)   --->   "%add_ln72 = add i3 %h, i3 1" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 135 'add' 'add_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 136 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 136 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 138 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 139 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 140 [1/1] (0.67ns)   --->   "%add_ln72_1 = add i3 %h, i3 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 140 'add' 'add_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%icmp_ln72_1 = icmp_ult  i3 %add_ln72_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 141 'icmp' 'icmp_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 142 'br' 'br_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 143 [1/1] (0.67ns)   --->   "%add_ln72_2 = add i3 %h, i3 3" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 143 'add' 'add_ln72_2' <Predicate = (icmp_ln72 & icmp_ln72_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 144 'add' 'add_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 145 'store' 'store_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.42>
ST_35 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 146 'br' 'br_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 147 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 147 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 148 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 149 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_1                       (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 00111111111111111111111111111111111111]
conv3_weights_read        (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read          (read             ) [ 00111111111111111111111111111111111111]
trunc_ln                  (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln119                (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                   (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
h_2                       (load             ) [ 00011111111111111111111111111111111111]
icmp_ln32                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
ret_ln68                  (ret              ) [ 00000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000]
call_ln35                 (call             ) [ 00000000000000000000000000000000000000]
call_ln119                (call             ) [ 00000000000000000000000000000000000000]
zext_ln132                (zext             ) [ 00000000000000011111111111111111000000]
speclooptripcount_ln32    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln0                  (call             ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
bh                        (phi              ) [ 00000000000000011111111100000000000000]
icmp_ln136                (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln136                (zext             ) [ 00000000000000000000000000000000000000]
add_ln139                 (add              ) [ 00000000000000000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139                (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_1              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139                 (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139                (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_1               (add              ) [ 00000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 00000000000000001110000000000000000000]
or_ln139                  (or               ) [ 00000000000000001111111111100000000000]
zext_ln139_2              (zext             ) [ 00000000000000000000000000000000000000]
add_ln139_2               (add              ) [ 00000000000000000000000000000000000000]
shl_ln139_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_3              (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_4              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139_1               (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139_1              (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_3               (add              ) [ 00000000000000001111111100000000000000]
call_ln136                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149                (sext             ) [ 00000000000000000000000000000000000000]
o_addr                    (getelementptr    ) [ 00111111111111110111111111111111111111]
empty_469                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln136   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln136        (specloopname     ) [ 00000000000000000000000000000000000000]
empty_470                 (writeresp        ) [ 00000000000000000000000000000000000000]
icmp_ln136_1              (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
trunc_ln149_1             (partselect       ) [ 00000000000000000000000011100000000000]
add_ln136                 (add              ) [ 00111111111111110000000011111111111111]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
call_ln139                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149_1              (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                  (getelementptr    ) [ 00000000000000000000000001111111000000]
empty_471                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
empty_472                 (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
h                         (phi              ) [ 00000000000000000000000000000000111100]
icmp_ln72                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72                  (add              ) [ 00111111111111111111111111111111100111]
speclooptripcount_ln72    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln72         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72_1                (add              ) [ 00000000000000000000000000000000000011]
icmp_ln72_1               (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
add_ln72_2                (add              ) [ 00111111111111111111111111111111100011]
add_ln32                  (add              ) [ 00000000000000000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="h_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_ftmap_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv3_biases_0_0_val_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv3_weights_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_ftmap_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_writeresp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_469/16 empty_470/19 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_writeresp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_471/24 empty_472/27 "/>
</bind>
</comp>

<comp id="189" class="1005" name="bh_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="1"/>
<pin id="191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="bh_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/15 "/>
</bind>
</comp>

<comp id="201" class="1005" name="h_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="h_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/32 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_load_input_buffer_c3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="64" slack="10"/>
<pin id="217" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="0" index="5" bw="32" slack="0"/>
<pin id="220" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="62" slack="10"/>
<pin id="229" dir="0" index="3" bw="32" slack="0"/>
<pin id="230" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_conv3_Pipeline_RELU_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="14"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="0"/>
<pin id="254" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_conv3_Pipeline_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="62" slack="2"/>
<pin id="263" dir="0" index="3" bw="3" slack="2"/>
<pin id="264" dir="0" index="4" bw="32" slack="0"/>
<pin id="265" dir="0" index="5" bw="32" slack="0"/>
<pin id="266" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_conv3_Pipeline_RELU1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="8"/>
<pin id="275" dir="0" index="2" bw="32" slack="22"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/23 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_conv3_Pipeline_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="62" slack="2"/>
<pin id="286" dir="0" index="3" bw="3" slack="10"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="0"/>
<pin id="289" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/25 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="32" slack="0"/>
<pin id="299" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/32 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="32" slack="0"/>
<pin id="309" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/34 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="1"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="32" slack="0"/>
<pin id="318" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/36 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="62" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln119_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="62" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="w3_addr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln32_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="h_2_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln32_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln132_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="358" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln136_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/15 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln136_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln139_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="1"/>
<pin id="372" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="19" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/15 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln139_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="19" slack="0"/>
<pin id="384" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/15 "/>
</bind>
</comp>

<comp id="386" class="1004" name="shl_ln139_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_1/15 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln139_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/15 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln139_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln139_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="20" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/15 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln139_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="20" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="14"/>
<pin id="411" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/15 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="62" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="7" slack="0"/>
<pin id="418" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln139_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln139_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln139_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="1"/>
<pin id="436" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_2/15 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln139_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_2/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln139_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="0"/>
<pin id="448" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_3/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln139_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_3/15 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln139_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_4/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln139_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="19" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139_1/15 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln139_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="20" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln139_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="14"/>
<pin id="475" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_3/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln149_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="62" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/16 "/>
</bind>
</comp>

<comp id="480" class="1004" name="o_addr_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/16 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln136_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="8"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/23 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln149_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="8"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="0" index="3" bw="7" slack="0"/>
<pin id="497" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln149_1/23 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln136_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="8"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/23 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln149_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="62" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_1/24 "/>
</bind>
</comp>

<comp id="510" class="1004" name="o_addr_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/24 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln72_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/32 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln72_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="2"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/34 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln72_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="3"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/35 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln72_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/35 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln72_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="3"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/35 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln32_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/35 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln32_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="26"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/35 "/>
</bind>
</comp>

<comp id="558" class="1005" name="h_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="output_ftmap_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="14"/>
<pin id="567" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="conv3_biases_0_0_val_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="14"/>
<pin id="573" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="input_ftmap_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="10"/>
<pin id="579" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="62" slack="10"/>
<pin id="584" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="587" class="1005" name="w3_addr_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="2"/>
<pin id="589" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln132_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="1"/>
<pin id="600" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="604" class="1005" name="icmp_ln136_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="8"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="608" class="1005" name="trunc_ln4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="62" slack="1"/>
<pin id="610" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="614" class="1005" name="or_ln139_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="8"/>
<pin id="616" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln139 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln139_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="8"/>
<pin id="623" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln139_3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="o_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln149_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="62" slack="1"/>
<pin id="636" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln136_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="645" class="1005" name="o_addr_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="3"/>
<pin id="647" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln72_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="3"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln72_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="1"/>
<pin id="656" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="659" class="1005" name="add_ln72_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="1"/>
<pin id="661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="add_ln72_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="675" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/7 tmp_77/8 tmp_12/9 tmp_82/10 tmp_4/11 tmp_62/12 tmp_14/13 tmp_32/14 tmp_6/15 tmp_42/16 tmp_16/17 tmp_34/18 tmp_8/19 tmp_44/20 tmp_18/21 tmp_36/22 tmp_10/23 tmp_46/24 tmp_20/25 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="679" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_51/7 tmp_57/9 tmp_22/11 tmp_78/12 tmp_58/13 tmp_67/14 tmp_24/15 tmp_63/16 tmp_59/17 tmp_68/18 tmp_26/19 tmp_64/20 tmp_60/21 tmp_69/22 tmp_28/23 tmp_65/24 tmp_74/25 add/27 tmp_48/29 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="683" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_52/11 tmp_87/12 tmp_83/14 tmp_53/15 tmp_79/16 tmp_72/17 tmp_84/18 tmp_54/19 tmp_89/20 tmp_73/21 tmp_80/22 tmp_94/23 tmp_85/24 tmp_99/25 tmp_38/26 tmp_30/27 tmp_66/28 tmp_75/29 tmp_96/32 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="687" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_92/15 tmp_88/16 tmp_97/17 tmp_93/19 tmp_56/20 tmp_98/21 tmp_55/23 tmp_81/24 tmp_61/25 tmp_70/26 tmp_90/27 tmp_91/28 tmp_95/29 tmp_40/30 add53_s/31 add53_2_1/32 tmp_50/33 add53_2_2/37 add53_2_3/41 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="690" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="691" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_86/26 add53_1/27 add53_2/28 tmp_71/30 add53_1_1/31 tmp_76/33 tmp_110/34 add53_5/35 add53_1_2/36 add53_3/39 add53_1_3/40 add53_4/43 add53_1_4/44 add53_2_4/48 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="695" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_5/5 mul_8/6 mul_6/7 mul_130_2/8 mul_252_1/9 mul_7/10 mul_130_3/11 mul_3_1/12 mul_4/13 mul_130_4/14 mul_3_2/15 mul_1_4_1/16 mul_2_3_2/17 mul_252_4/18 mul_4_2/19 mul_3_4/20 mul_4_3/21 mul_4_4/22 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="699" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/4 mul_1_s/5 mul_130_1/6 mul_1_1_1/7 mul_9/8 mul_1_1_2/9 mul_1_2_1/10 mul_252_2/11 mul_1_1_3/12 mul_1_3_1/13 mul_252_3/14 mul_4_1/15 mul_1_7/16 mul_2_4_1/17 mul_3_3/18 mul_1_3_3/19 mul_1_2_4/20 mul_1_4_3/21 mul_1_4_4/22 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="703" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/4 mul_2/5 mul_1_5/6 mul_2_5/7 mul_1_6/8 mul_1_2/9 mul_2_1_2/10 mul_3/11 mul_1_2_2/12 mul_2_2_2/13 mul_1_4/14 mul_1_2_3/15 mul_2_6/16 mul_1_1_4/17 mul_2_2_3/18 mul_1_4_2/19 mul_2_3_3/20 mul_1_3_4/21 mul_2_3_4/22 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="707" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_s/5 mul_1_1/6 mul_2_1/7 mul_2_1_1/8 mul_2_2/9 mul_2_2_1/10 mul_1_3/11 mul_2_3/12 mul_2_3_1/13 mul_2_4/14 mul_1_3_2/15 mul_2_1_3/16 mul_2_7/17 mul_2_1_4/18 mul_2_4_2/19 mul_2_2_4/20 mul_2_4_3/21 mul_2_4_4/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="711" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 tmp_3/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="106" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="108" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="112" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="108" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="112" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="90" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="90" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="213" pin=5"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="193" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="189" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="259" pin=4"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="259" pin=5"/></net>

<net id="279"><net_src comp="118" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="290"><net_src comp="122" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="300"><net_src comp="124" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="205" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="126" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="136" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="154" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="363"><net_src comp="193" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="193" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="96" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="98" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="100" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="369" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="102" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="382" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="427"><net_src comp="193" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="104" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="96" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="98" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="100" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="433" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="102" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="446" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="10" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="189" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="10" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="510" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="521"><net_src comp="205" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="92" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="201" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="104" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="534"><net_src comp="201" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="120" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="92" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="201" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="132" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="134" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="138" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="568"><net_src comp="142" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="574"><net_src comp="148" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="580"><net_src comp="160" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="585"><net_src comp="322" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="590"><net_src comp="336" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="601"><net_src comp="356" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="607"><net_src comp="359" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="413" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="617"><net_src comp="423" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="624"><net_src comp="472" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="629"><net_src comp="480" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="637"><net_src comp="492" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="643"><net_src comp="501" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="648"><net_src comp="510" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="653"><net_src comp="517" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="523" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="662"><net_src comp="530" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="670"><net_src comp="542" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {11 12 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i | {11 12 }
	Port: weight_buffer_0 | {11 12 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {13 14 15 16 23 24 32 33 34 35 36 37 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o | {13 14 15 16 23 24 32 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {13 14 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i | {13 14 }
	Port: conv3 : weight_buffer_0 | {13 14 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {13 14 15 16 17 18 23 24 25 26 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o | {13 14 15 16 17 18 23 24 25 26 }
  - Chain level:
	State 1
		sext_ln119 : 1
		w3_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln136 : 1
		br_ln136 : 2
		zext_ln136 : 1
		call_ln136 : 1
		add_ln139 : 2
		shl_ln : 3
		zext_ln139 : 4
		shl_ln139_1 : 3
		zext_ln139_1 : 4
		sub_ln139 : 5
		sext_ln139 : 6
		add_ln139_1 : 7
		trunc_ln4 : 8
		or_ln139 : 1
		zext_ln139_2 : 1
		add_ln139_2 : 2
		shl_ln139_2 : 3
		zext_ln139_3 : 4
		shl_ln139_3 : 3
		zext_ln139_4 : 4
		sub_ln139_1 : 5
		sext_ln139_1 : 6
		add_ln139_3 : 7
	State 16
		o_addr : 1
		empty_469 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		br_ln136 : 1
	State 24
		o_addr_1 : 1
		empty_471 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln72 : 1
		br_ln72 : 2
		call_ln72 : 1
	State 33
	State 34
		call_ln72 : 1
	State 35
		icmp_ln72_1 : 1
		br_ln72 : 2
		store_ln32 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_213       |    1    | 7.04964 |   8436  |   5590  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225 |    0    |    0    |   125   |   203   |
|          |     grp_conv3_Pipeline_IN_ROW_COL_fu_234    |    27   | 21.9339 |   7742  |   6332  |
|          |        grp_conv3_Pipeline_RELU_fu_248       |    2    |  1.708  |   355   |   338   |
|   call   |         grp_conv3_Pipeline_4_fu_259         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_RELU1_fu_272       |    2    |  1.708  |   355   |   338   |
|          |         grp_conv3_Pipeline_6_fu_282         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_294      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_304      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_313      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_672                 |    2    |    0    |   227   |   214   |
|          |                  grp_fu_676                 |    2    |    0    |   227   |   214   |
|   fadd   |                  grp_fu_680                 |    2    |    0    |   227   |   214   |
|          |                  grp_fu_684                 |    2    |    0    |   227   |   214   |
|          |                  grp_fu_688                 |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_692                 |    3    |    0    |   128   |   135   |
|   fmul   |                  grp_fu_696                 |    3    |    0    |   128   |   135   |
|          |                  grp_fu_700                 |    3    |    0    |   128   |   135   |
|          |                  grp_fu_704                 |    3    |    0    |   128   |   135   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln139_fu_369              |    0    |    0    |    0    |    15   |
|          |              add_ln139_1_fu_408             |    0    |    0    |    0    |    71   |
|          |              add_ln139_2_fu_433             |    0    |    0    |    0    |    15   |
|          |              add_ln139_3_fu_472             |    0    |    0    |    0    |    71   |
|    add   |               add_ln136_fu_501              |    0    |    0    |    0    |    10   |
|          |               add_ln72_fu_523               |    0    |    0    |    0    |    10   |
|          |              add_ln72_1_fu_530              |    0    |    0    |    0    |    10   |
|          |              add_ln72_2_fu_542              |    0    |    0    |    0    |    10   |
|          |               add_ln32_fu_548               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_350              |    0    |    0    |    0    |    15   |
|          |              icmp_ln136_fu_359              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln136_1_fu_487             |    0    |    0    |    0    |    10   |
|          |               icmp_ln72_fu_517              |    0    |    0    |    0    |    10   |
|          |              icmp_ln72_1_fu_536             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln139_fu_398              |    0    |    0    |    0    |    26   |
|          |              sub_ln139_1_fu_462             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_142        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_148    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_154       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_160        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_166             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_173            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_181            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_322               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln4_fu_413              |    0    |    0    |    0    |    0    |
|          |             trunc_ln149_1_fu_492            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln119_fu_332              |    0    |    0    |    0    |    0    |
|          |              sext_ln139_fu_404              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln139_1_fu_468             |    0    |    0    |    0    |    0    |
|          |              sext_ln149_fu_477              |    0    |    0    |    0    |    0    |
|          |             sext_ln149_1_fu_507             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln132_fu_356              |    0    |    0    |    0    |    0    |
|          |              zext_ln136_fu_365              |    0    |    0    |    0    |    0    |
|          |              zext_ln139_fu_382              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln139_1_fu_394             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_2_fu_429             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_3_fu_446             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_4_fu_458             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_374                |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln139_1_fu_386             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_2_fu_438             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_3_fu_450             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln139_fu_423               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_708                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    54   | 34.1075 |  19000  |  14949  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln136_reg_640        |    3   |
|       add_ln139_3_reg_621       |   64   |
|        add_ln72_1_reg_659       |    3   |
|        add_ln72_2_reg_667       |    3   |
|         add_ln72_reg_654        |    3   |
|            bh_reg_189           |    3   |
|conv3_biases_0_0_val_read_reg_571|   32   |
|           h_1_reg_558           |    8   |
|            h_reg_201            |    3   |
|        icmp_ln136_reg_604       |    1   |
|        icmp_ln72_reg_650        |    1   |
|     input_ftmap_read_reg_577    |   64   |
|         o_addr_1_reg_645        |   32   |
|          o_addr_reg_626         |   32   |
|         or_ln139_reg_614        |    3   |
|    output_ftmap_read_reg_565    |   64   |
|      trunc_ln149_1_reg_634      |   62   |
|        trunc_ln4_reg_608        |   62   |
|         trunc_ln_reg_582        |   62   |
|         w3_addr_reg_587         |   32   |
|        zext_ln132_reg_598       |    9   |
+---------------------------------+--------+
|              Total              |   546  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|        grp_writeresp_fu_173       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_173       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_181       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_181       |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_189            |  p0  |   2  |   3  |    6   ||    9    |
|             h_reg_201             |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_304 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   150  ||  2.989  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |   34   |  19000 |  14949 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   546  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   37   |  19546 |  14994 |
+-----------+--------+--------+--------+--------+
