{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603509857709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603509857715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 23:24:17 2020 " "Processing started: Fri Oct 23 23:24:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603509857715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509857715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_BEQ -c mejia_BEQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_BEQ -c mejia_BEQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509857715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603509858031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603509858031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_beq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_beq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_BEQ-arch " "Found design unit 1: mejia_BEQ-arch" {  } { { "mejia_BEQ.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866714 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_BEQ " "Found entity 1: mejia_BEQ" {  } { { "mejia_BEQ.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator1-SYN " "Found design unit 1: comparator1-SYN" {  } { { "Comparator1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/Comparator1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator1 " "Found entity 1: Comparator1" {  } { { "Comparator1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/Comparator1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux-arch " "Found design unit 1: mejia_mux-arch" {  } { { "mejia_mux.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux " "Found entity 1: mejia_mux" {  } { { "mejia_mux.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder1-SYN " "Found design unit 1: mejia_adder1-SYN" {  } { { "mejia_adder1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_adder1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866717 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder1 " "Found entity 1: mejia_adder1" {  } { { "mejia_adder1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_adder1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder2-SYN " "Found design unit 1: mejia_adder2-SYN" {  } { { "mejia_adder2.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_adder2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866718 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder2 " "Found entity 1: mejia_adder2" {  } { { "mejia_adder2.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_adder2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_beq_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_beq_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_BEQ_tb-arch_tb " "Found design unit 1: mejia_BEQ_tb-arch_tb" {  } { { "mejia_BEQ_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_BEQ_tb " "Found entity 1: mejia_BEQ_tb" {  } { { "mejia_BEQ_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_32-arch " "Found design unit 1: mejia_reg_32-arch" {  } { { "mejia_register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_register32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_32 " "Found entity 1: mejia_reg_32" {  } { { "mejia_register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_offset16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_offset16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_offset-arch " "Found design unit 1: mejia_offset-arch" {  } { { "mejia_offset16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_offset16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866720 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_offset " "Found entity 1: mejia_offset" {  } { { "mejia_offset16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_offset16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend-arch " "Found design unit 1: mejia_extend-arch" {  } { { "mejia_extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_extend32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866721 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend " "Found entity 1: mejia_extend" {  } { { "mejia_extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_extend32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_add-arch " "Found design unit 1: mejia_add-arch" {  } { { "mejia_add.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_add " "Found entity 1: mejia_add" {  } { { "mejia_add.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509866722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509866722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_BEQ " "Elaborating entity \"mejia_BEQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603509866761 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s0 mejia_BEQ.vhd(82) " "VHDL Signal Declaration warning at mejia_BEQ.vhd(82): used explicit default value for signal \"s0\" because signal was never assigned a value" {  } { { "mejia_BEQ.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603509866762 "|mejia_BEQ"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin mejia_BEQ.vhd(92) " "VHDL Signal Declaration warning at mejia_BEQ.vhd(92): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "mejia_BEQ.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603509866763 "|mejia_BEQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout mejia_BEQ.vhd(93) " "Verilog HDL or VHDL warning at mejia_BEQ.vhd(93): object \"cout\" assigned a value but never read" {  } { { "mejia_BEQ.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603509866763 "|mejia_BEQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_add mejia_add:ADDER1 " "Elaborating entity \"mejia_add\" for hierarchy \"mejia_add:ADDER1\"" {  } { { "mejia_BEQ.vhd" "ADDER1" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_reg_32 mejia_reg_32:REG_RS " "Elaborating entity \"mejia_reg_32\" for hierarchy \"mejia_reg_32:REG_RS\"" {  } { { "mejia_BEQ.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_offset mejia_offset:REG_16 " "Elaborating entity \"mejia_offset\" for hierarchy \"mejia_offset:REG_16\"" {  } { { "mejia_BEQ.vhd" "REG_16" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator1 Comparator1:COMP_EQAUL " "Elaborating entity \"Comparator1\" for hierarchy \"Comparator1:COMP_EQAUL\"" {  } { { "mejia_BEQ.vhd" "COMP_EQAUL" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparator1.vhd" "LPM_COMPARE_component" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/Comparator1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparator1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/Comparator1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509866990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603509866990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603509866990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603509866990 ""}  } { { "Comparator1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/Comparator1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603509866990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ufg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ufg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ufg " "Found entity 1: cmpr_ufg" {  } { { "db/cmpr_ufg.tdf" "" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/db/cmpr_ufg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603509867022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509867022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ufg Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated " "Elaborating entity \"cmpr_ufg\" for hierarchy \"Comparator1:COMP_EQAUL\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509867022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend mejia_extend:SIGN_EXT " "Elaborating entity \"mejia_extend\" for hierarchy \"mejia_extend:SIGN_EXT\"" {  } { { "mejia_BEQ.vhd" "SIGN_EXT" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509867023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux mejia_mux:MUX " "Elaborating entity \"mejia_mux\" for hierarchy \"mejia_mux:MUX\"" {  } { { "mejia_BEQ.vhd" "MUX" { Text "D:/Documents/Quartus Projects/Assignm3_BEQ/mejia_BEQ.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509867024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603509867671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603509868123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603509868123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603509868197 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603509868197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603509868197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603509868197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603509868226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 23:24:28 2020 " "Processing ended: Fri Oct 23 23:24:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603509868226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603509868226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603509868226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603509868226 ""}
