block/PWR:
  description: Module power control register. 0x9110_3000
  items:
    - name: CPU0_PWR_TIM
      description: cpu0 power control timer parameter
      byte_offset: 0x00
    - name: CPU0_LPI_TIM
      description: cpu0 NOC LPI control timer parameter
      byte_offset: 0x04
    - name: CPU0_PWR_LPI_CTL
      description: cpu0 power control
      byte_offset: 0x08
    - name: CPU0_PWR_LPI_STAT
      description: cpu0 power status
      byte_offset: 0x0c
    - name: CPU1_PWR_TIM
      description: cpu1 power control timer parameter
      byte_offset: 0x10
    - name: CPU1_LPI_TIM
      description: cpu1 NOC LPI control timer parameter
      byte_offset: 0x14
    - name: CPU1_PWR_LPI_CTL
      description: cpu1 power control
      byte_offset: 0x18
    - name: CPU1_PWR_LPI_STAT
      description: cpu1 power status
      byte_offset: 0x1c
    - name: AI_PWR_TIM
      description: ai power control timer parameter
      byte_offset: 0x20
    - name: AI_LPI_TIM
      description: ai NOC LPI control timer parameter
      byte_offset: 0x24
    - name: AI_PWR_LPI_CTL
      description: ai power control
      byte_offset: 0x28
    - name: AI_PWR_LPI_STAT
      description: ai power status
      byte_offset: 0x2c
    - name: DISP_PWR_TIM
      description: disp power control timer parameter
      byte_offset: 0x30
    - name: DISP_LPI_TIM
      description: disp NOC LPI control timer parameter
      byte_offset: 0x34
    - name: DISP_GPU_TIM
      description: gpu LPI control timer parameter
      byte_offset: 0x38
    - name: DISP_LPI_CTL
      description: disp power control
      byte_offset: 0x3c
    - name: DISP_LPI_STAT
      description: disp power status
      byte_offset: 0x40
    - name: SHRM_PWR_TIM
      description: shrm power control timer parameter
      byte_offset: 0x60
    - name: SHRM_LPI_TIM
      description: shrm NOC LPI control timer parameter
      byte_offset: 0x64
    - name: SHRM_PWR_LPI_CTL
      description: shrm power control
      byte_offset: 0x68
    - name: SHRM_PWR_LPI_STAT
      description: shrm power status
      byte_offset: 0x6c
    - name: VPU_PWR_TIM
      description: vpu power control timer parameter
      byte_offset: 0x70
    - name: VPU_LPI_TIM
      description: vpu NOC LPI control timer parameter
      byte_offset: 0x74
    - name: VPU_QCH_TIM
      description: vpu qchannel control timer parameter
      byte_offset: 0x78
    - name: VPU_PWR_LPI_CTL
      description: vpu power control
      byte_offset: 0x7c
    - name: VPU_LPI_STAT
      description: vpu power status
      byte_offset: 0x80
    - name: MCTL_PWR_TIM
      description: MCTRL power control timer parameter
      byte_offset: 0x90
    - name: MCTL_NOC_LPI_TIM
      description: MCTRL NOC LPI control timer parameter
      byte_offset: 0x94
    - name: MCTL_AXI_LPI_TIM
      description: MCTRL ACI LPI control timer parameter
      byte_offset: 0x98
    - name: MCTL_PWR_LPI_CTL
      description: MCTRLI power control
      byte_offset: 0x9c
      fieldset: MCTL_PWR_LPI_CTL
    - name: MCTL_CLOCK_SWITCH
      description: MCTRLI clock switch
      byte_offset: 0xa0
    - name: MCTL_LPI_STAT
      description: MCTRLI power status
      byte_offset: 0xa4
      fieldset: MCTL_LPI_STAT
    - name: DPU_PWR_TIM
      description: dpu power control timer parameter
      byte_offset: 0x100
    - name: DPU_LPI_TIM
      description: dpu NOC LPI control timer parameter
      byte_offset: 0x104
    - name: DPU_PWR_LPI_CTL
      description: dpu power control
      byte_offset: 0x108
    - name: DPU_PWR_LPI_STAT
      description: dpu power status
      byte_offset: 0x10c
    - name: HI_PWR_TIM
      description: hi power control timer parameter
      byte_offset: 0x110
    - name: HI_LPI_TIM
      description: hi NOC LPI control timer parameter
      byte_offset: 0x114
    - name: HI_PWR_LPI_CTL
      description: hi power control
      byte_offset: 0x118
    - name: HI_LPI_STAT
      description: hi power status
      byte_offset: 0x11c
    - name: LS_PWR_TIM
      description: ls power control timer parameter
      byte_offset: 0x120
    - name: LS_LPI_TIM
      description: ls NOC LPI control timer parameter
      byte_offset: 0x124
    - name: LS_PWR_LPI_CTL
      description: ls power control
      byte_offset: 0x128
    - name: LS_LPI_STAT
      description: ls power status
      byte_offset: 0x12c
    - name: SEC_PWR_TIM
      description: sec power control timer parameter
      byte_offset: 0x130
    - name: SEC_LPI_TIM
      description: sec NOC LPI control timer parameter
      byte_offset: 0x134
    - name: SEC_PWR_LPI_CTL
      description: sec power control
      byte_offset: 0x138
    - name: SEC_PWR_LPI_STAT
      description: sec power status
      byte_offset: 0x13c
    - name: ISP_PWR_TIM
      description: isp power control timer parameter
      byte_offset: 0x140
    - name: ISP_LPI_TIM
      description: isp NOC LPI control timer parameter
      byte_offset: 0x144
    - name: ISP_PWR_LPI_CTL
      description: isp power control
      byte_offset: 0x148
    - name: ISP_PWR_LPI_STAT
      description: isp power status
      byte_offset: 0x14c
    - name: PMU_PWR_TIM
      description: PMU power control timer parameter
      byte_offset: 0x150
    - name: PMU_LPI_TIM
      description: PMU NOC LPI control timer parameter
      byte_offset: 0x154
    - name: PMU_PWR_LPI_CTL
      description: PMU power control
      byte_offset: 0x158
    - name: PMU_PWR_LPI_STAT
      description: PMU power status
      byte_offset: 0x15c
    - name: SRAM0_REPAIR_TIM
      description: sram repair timer
      byte_offset: 0x160
    - name: SSYS_CTL_GPIO_CTL
      description: gpio wakeup control
      byte_offset: 0x164
    - name: SSYS_CTL_GPIO_EN0
      description: gpio wakeup enable
      byte_offset: 0x170
    - name: SSYS_CTL_GPIO_EN1
      description: gpio wakeup enable
      byte_offset: 0x174
    - name: CPU_REPAIR_TIM
      description: cpu wait repaire time
      byte_offset: 0x178

fieldset/MCTL_LPI_STAT:
  description: Memory Controller LPI Status Register
  # offset: 0xa4
  fields:
    - name: DDRC_INIT
      description: "1: when power up, enter ddrc init state."
      bit_offset: 19
      bit_size: 1
    - name: MCTL_AXI4_IDLE
      description: "1: ddrc port4 idle"
      bit_offset: 18
      bit_size: 1
    - name: MCTL_AXI4_WORK
      description: "1: ddrc port4 work"
      bit_offset: 17
      bit_size: 1
    - name: MCTL_AXI3_IDLE
      description: "1: ddrc port3 idle"
      bit_offset: 16
      bit_size: 1
    - name: MCTL_AXI3_WORK
      description: "1: ddrc port3 work"
      bit_offset: 15
      bit_size: 1
    - name: MCTL_AXI2_IDLE
      description: "1: ddrc port2 idle"
      bit_offset: 14
      bit_size: 1
    - name: MCTL_AXI2_WORK
      description: "1: ddrc port2 work"
      bit_offset: 13
      bit_size: 1
    - name: MCTL_AXI1_IDLE
      description: "1: ddrc port1 idle"
      bit_offset: 12
      bit_size: 1
    - name: MCTL_AXI1_WORK
      description: "1: ddrc port1 work"
      bit_offset: 11
      bit_size: 1
    - name: MCTL_AXI0_IDLE
      description: "1: ddrc port0 idle"
      bit_offset: 10
      bit_size: 1
    - name: MCTL_AXI0_WORK
      description: "1: ddrc port0 work"
      bit_offset: 9
      bit_size: 1
    - name: MCTL_DDRC_IDLE
      description: "1: ddrc core idle"
      bit_offset: 8
      bit_size: 1
    - name: MCTL_DDRC_WORK
      description: "1: ddrc core work"
      bit_offset: 7
      bit_size: 1
    - name: MCTL_LPI_WORK
      description: |
        Memory Controller NOC power controller is in WORK state.
        0x1: NOC logics in this power domain is in mission state;
        0x0: no change.
      bit_offset: 6
      bit_size: 1
    - name: MCTL_LPI_IDLE
      description: |
        Memory Controller NOC power controller is in IDLE state.
        0x1: NOC logics in this power domain is in idle state;
        0x0: no change.
      bit_offset: 5
      bit_size: 1
    - name: MCTL_PWR_STAT
      description: |
        Memory Controller Power Control State:
        0x0: Work;
        0x1: DisconnectNoC;
        0x2: SelfRefresh;
        0x3: Retention;
        0x4: ResetOn;
        0x5: EnableISO;
        0x6: PowerOff;
        0x7: BringUpPower;
        0x8: DisableISO;
        0x9: ResetClkOn;
        0xa: ResetRecover;
        0xb: ResetRemove;
        0xc: MemctlInit;
        0xd: ConnectNoC.
      bit_offset: 0
      bit_size: 5
fieldset/MCTL_PWR_LPI_CTL:
  description: Memory Controller Power LPI Control Register
  fields:
    - name: MCTL_HW_PWR_MODE
      description: |
        1: hardware auto trigger self refresh through ddrc low power interface
        0: software control ddrc self refresh
      bit_offset: 21
      bit_size: 1
    - name: MCTL_DDRC_CORE_CLKEN
      description: |
        1: use ddrc core low power interface to control ddrc core clock
        During ddr low power process this bit should be set to 0, otherwise ddrc core
        clock will be gated. This doesn fulfill ddrc requirement. During ddrc bring up
        clock should be stable.
      bit_offset: 20
      bit_size: 1
    - name: MCTL_PWR_MODE
      description: "0: power off, 1: clock off"
      bit_offset: 19
      bit_size: 1
    - name: MCTL_DFI_INIT_DONE
      description: "after initialize ddr phy, disable ddrc low power interface"
      bit_offset: 18
      bit_size: 1
    - name: MCTL_DDRC_INIT_DONE
      description: "when power up, first initialize ddrc, after initialize dessert core reset"
      bit_offset: 17
      bit_size: 1
    - name: MCTL_PWR_OK_IN
      description: "rmu set to 1 during reset phase after power up,when need to sleep, soft set this bit to 0"
      bit_offset: 16
      bit_size: 1
    - name: MCTL_AXI4_EXIT_IDLE
      description: "ddrc axi port4 clock domain exit low power request"
      bit_offset: 15
      bit_size: 1
    - name: MCTL_AXI3_EXIT_IDLE
      description: "ddrc axi port3 clock domain exit low power request"
      bit_offset: 14
      bit_size: 1
    - name: MCTL_AXI2_EXIT_IDLE
      description: "ddrc axi port2 clock domain exit low power request"
      bit_offset: 13
      bit_size: 1
    - name: MCTL_AXI1_EXIT_IDLE
      description: "ddrc axi port1 clock domain exit low power request"
      bit_offset: 12
      bit_size: 1
    - name: MCTL_AXI0_EXIT_IDLE
      description: "ddrc axi port0 clock domain exit low power request"
      bit_offset: 11
      bit_size: 1
    - name: MCTL_EXIT_IDLE
      description: "ddrc core exit low power request"
      bit_offset: 10
      bit_size: 1
    - name: MCTL_AXI4_GO_IDLE
      description: "ddrc axi port4 clock domain low power request"
      bit_offset: 9
      bit_size: 1
    - name: MCTL_AXI3_GO_IDLE
      description: "ddrc axi port3 clock domain low power request"
      bit_offset: 8
      bit_size: 1
    - name: MCTL_AXI2_GO_IDLE
      description: "ddrc axi port2 clock domain low power request"
      bit_offset: 7
      bit_size: 1
    - name: MCTL_AXI1_GO_IDLE
      description: "ddrc axi port1 clock domain low power request"
      bit_offset: 6
      bit_size: 1
    - name: MCTL_AXI0_GO_IDLE
      description: "ddrc axi port0 clock domain low power request"
      bit_offset: 5
      bit_size: 1
    - name: MCTL_GO_IDLE
      description: "ddrc core low power request"
      bit_offset: 4
      bit_size: 1
    - name: MCTL_LPI_EXIT_IDLE
      description: |
        Memory Controller NOC power controller exit IDLE trigger. This is a wirte-only
        self-clearing bit.
        0x1: request NOC logic in this power domain exiting idle state;
        0x0: no operation.
      bit_offset: 3
      bit_size: 1
    - name: MCTL_LPI_GO_IDLE
      description: |
        Memory Controller NOC power controller go IDLE trigger. This is a wirte-only
        self-clearing bit.
        0x1: request NOC logic in this power domain entering idle state;
        0x0: no operation.
      bit_offset: 2
      bit_size: 1
    - name: MCTL_PWR_UP_REQ
      description: |
        Memory Controller power domain go POWER-ON trigger. This bit will be
        cleared by a hardware ack signal automatically.
        0x1: request Memory Controller power domain entering PowerOn state;
        0x0: no operation.
      bit_offset: 1
      bit_size: 1
    - name: MCTL_PWR_OFF_REQ
      description: |
        Memory Controller power domain go POWER-OFF trigger. This bit will be
        cleared by a hardware ack signal automatically.
        0x1: request Memory Controller power domain entering idle state;
        0x0: no operation.
      bit_offset: 0
      bit_size: 1
