/*
   Copyright 2013 Technical University of Denmark, DTU Compute. 
   All rights reserved.
   
   This file is part of the time-predictable VLIW processor Patmos.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are met:

      1. Redistributions of source code must retain the above copyright notice,
         this list of conditions and the following disclaimer.

      2. Redistributions in binary form must reproduce the above copyright
         notice, this list of conditions and the following disclaimer in the
         documentation and/or other materials provided with the distribution.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER ``AS IS'' AND ANY EXPRESS
   OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
   NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY
   DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

   The views and conclusions contained in the software and documentation are
   those of the authors and should not be interpreted as representing official
   policies, either expressed or implied, of the copyright holder.
 */

/*
 * A direct-mapped cache
 *
 * Authors: Martin Schoeberl (martin@jopdesign.com)
 *          Wolfgang Puffitsch (wpuffitsch@gmail.com)
 */

package datacache

import Chisel._
import Node._

import patmos.Constants._

import ocp._

class DirectMappedCache(size: Int, lineSize: Int) extends Component {
  val io = new Bundle {
	val master = new OcpCoreSlavePort(EXTMEM_ADDR_WIDTH, DATA_WIDTH)
	val slave = new OcpBurstMasterPort(EXTMEM_ADDR_WIDTH, DATA_WIDTH, lineSize/4)
  }

  val addrBits = log2Up(size / BYTES_PER_WORD)
  val lineBits = log2Up(lineSize)

  val tagWidth = EXTMEM_ADDR_WIDTH - addrBits - 2
  val tagCount = size / lineSize

  // Register signals from master
  val masterReg = Reg(io.master.M)

  // Compute write enables
  val stmsk = Mux(masterReg.Cmd === OcpCmd.WR, masterReg.ByteEn,  Bits("b0000"))
  val stmskReg = Reg(stmsk)

  // I would like to have a vector of memories.
  // val mem = Vec(4) { Mem(size, seqRead = true) { Bits(width = DATA_WIDTH) } }

  // ok, the dumb way
  val tagMem = { Mem(tagCount, seqRead = true) { Bits(width = tagWidth+1) } }
  val mem0 = { Mem(size / BYTES_PER_WORD, seqRead = true) { Bits(width = BYTE_WIDTH) } }
  val mem1 = { Mem(size / BYTES_PER_WORD, seqRead = true) { Bits(width = BYTE_WIDTH) } }
  val mem2 = { Mem(size / BYTES_PER_WORD, seqRead = true) { Bits(width = BYTE_WIDTH) } }
  val mem3 = { Mem(size / BYTES_PER_WORD, seqRead = true) { Bits(width = BYTE_WIDTH) } }

  val tag = tagMem(masterReg.Addr(addrBits + 1, lineBits))
  val tagValid = tag === Cat(masterReg.Addr(EXTMEM_ADDR_WIDTH-1, addrBits+2), Bits("b1"))
  val tagValidReg = Reg(tagValid)

  val fillReg = Reg(resetVal = Bool(false))
  val fillAddrReg = Reg(resetVal = Bits(0, width = addrBits+2 - lineBits))

  val wrAddrReg = Reg(Bits(width = addrBits))
  val wrDataReg = Reg(Bits(width = DATA_WIDTH))

  wrAddrReg := masterReg.Addr(addrBits + 1, 2)
  wrDataReg := masterReg.Data

  // Write to cache; store only updates what's already there
  when(fillReg || (tagValidReg && stmskReg(0))) { mem0(wrAddrReg) :=
												 wrDataReg(BYTE_WIDTH-1, 0) }
  when(fillReg || (tagValidReg && stmskReg(1))) { mem1(wrAddrReg) :=
												 wrDataReg(2*BYTE_WIDTH-1, BYTE_WIDTH) }
  when(fillReg || (tagValidReg && stmskReg(2))) { mem2(wrAddrReg) :=
												 wrDataReg(3*BYTE_WIDTH-1, 2*BYTE_WIDTH) }
  when(fillReg || (tagValidReg && stmskReg(3))) { mem3(wrAddrReg) :=
												 wrDataReg(DATA_WIDTH-1, 3*BYTE_WIDTH) }

  // Read from cache
  val rdAddr = masterReg.Addr(addrBits + 1, 2)
  val rdData = Cat(mem3(rdAddr), mem2(rdAddr), mem1(rdAddr), mem0(rdAddr))

  // Return data on a hit
  io.master.S.Data := rdData
  io.master.S.Resp := Mux(tagValid && masterReg.Cmd === OcpCmd.RD,
   						  OcpResp.DVA, OcpResp.NULL)

  // State machine for misses
  val idle :: fill :: respond :: Nil = Enum(3){ UFix() }
  val stateReg = Reg(resetVal = idle)

  val missIndexReg = Reg(resetVal = UFix(0, lineBits-2))
  val burstCntReg = Reg(resetVal = UFix(0, lineBits-2))

  // Register to delay response
  val slaveReg = Reg(resetVal = OcpSlaveSignals.resetVal(io.master.S))

  // Default values
  io.slave.M.Cmd := OcpCmd.IDLE
  io.slave.M.Addr := Cat(masterReg.Addr(EXTMEM_ADDR_WIDTH-1, lineBits),
						 Fill(Bits(0), lineBits))
  io.slave.M.Data := Bits(0)
  io.slave.M.DataValid := Bits(0)
  io.slave.M.DataByteEn := Bits(0)

  fillReg := Bool(false)

  // Start handling a miss
  when(!tagValid && masterReg.Cmd === OcpCmd.RD) {
	fillAddrReg := masterReg.Addr(addrBits + 1, lineBits)
	tagMem(masterReg.Addr(addrBits + 1, lineBits)) := Cat(masterReg.Addr(EXTMEM_ADDR_WIDTH-1, addrBits+2), Bits("b1"))
	missIndexReg := masterReg.Addr(lineBits-1, 2).toUFix
	io.slave.M.Cmd := OcpCmd.RD
	stateReg := fill
  }
  // Wait for response
  when(stateReg === fill) {
	wrAddrReg := Cat(fillAddrReg, burstCntReg)

	when(io.slave.S.Resp === OcpResp.DVA) {
	  fillReg := Bool(true)
	  wrDataReg := io.slave.S.Data
	  when(burstCntReg === missIndexReg) {
		slaveReg := io.slave.S
	  }
	  when(burstCntReg === UFix(lineSize/4-1)) {
		stateReg := respond
	  }
	  burstCntReg := burstCntReg + UFix(1)
	}
  }
  // Pass data to master
  when(stateReg === respond) {
	io.master.S := slaveReg
	stateReg := idle
  }

}
