$date
	Thu Sep 16 12:31:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module Banco_Pruebas_2 $end
$var wire 1 # selector $end
$var wire 1 $ reset_L $end
$var wire 2 % data_out_synth [1:0] $end
$var wire 2 & data_out_c [1:0] $end
$var wire 2 ' data_in1 [1:0] $end
$var wire 2 ( data_in0 [1:0] $end
$var wire 1 ) clk $end
$scope module mux_c $end
$var wire 1 # selector $end
$var wire 1 $ reset_L $end
$var wire 2 * data_in1 [1:0] $end
$var wire 2 + data_in0 [1:0] $end
$var wire 1 ) clk $end
$var reg 2 , data_out_c [1:0] $end
$var reg 2 - x [1:0] $end
$upscope $end
$scope module prb $end
$var wire 2 . data_out_c [0:1] $end
$var wire 2 / data_out_synth [0:1] $end
$var reg 1 ) clk $end
$var reg 2 0 data_in0 [0:1] $end
$var reg 2 1 data_in1 [0:1] $end
$var reg 1 $ reset_L $end
$var reg 1 # selector $end
$upscope $end
$scope module sth1 $end
$var wire 1 ) clk $end
$var wire 2 2 data_in0 [1:0] $end
$var wire 2 3 data_in1 [1:0] $end
$var wire 1 $ reset_L $end
$var wire 1 # selector $end
$var wire 2 4 data_out_c [1:0] $end
$var wire 1 5 _08_ $end
$var wire 1 6 _07_ $end
$var wire 1 7 _06_ $end
$var wire 1 8 _05_ $end
$var wire 1 9 _04_ $end
$var wire 1 : _03_ $end
$var wire 1 ; _02_ $end
$var wire 1 < _01_ $end
$var wire 2 = _00_ [1:0] $end
$scope module _09_ $end
$var wire 1 > A $end
$var wire 1 5 Y $end
$upscope $end
$scope module _10_ $end
$var wire 1 ? A $end
$var wire 1 < Y $end
$upscope $end
$scope module _11_ $end
$var wire 1 # A $end
$var wire 1 @ B $end
$var wire 1 ; Y $end
$upscope $end
$scope module _12_ $end
$var wire 1 # A $end
$var wire 1 < B $end
$var wire 1 : Y $end
$upscope $end
$scope module _13_ $end
$var wire 1 $ A $end
$var wire 1 : B $end
$var wire 1 9 Y $end
$upscope $end
$scope module _14_ $end
$var wire 1 ; A $end
$var wire 1 9 B $end
$var wire 1 A Y $end
$upscope $end
$scope module _15_ $end
$var wire 1 B A $end
$var wire 1 # B $end
$var wire 1 8 Y $end
$upscope $end
$scope module _16_ $end
$var wire 1 5 A $end
$var wire 1 # B $end
$var wire 1 7 Y $end
$upscope $end
$scope module _17_ $end
$var wire 1 $ A $end
$var wire 1 7 B $end
$var wire 1 6 Y $end
$upscope $end
$scope module _18_ $end
$var wire 1 8 A $end
$var wire 1 6 B $end
$var wire 1 C Y $end
$upscope $end
$scope module _19_ $end
$var wire 1 ) C $end
$var wire 1 D D $end
$var reg 1 E Q $end
$upscope $end
$scope module _20_ $end
$var wire 1 ) C $end
$var wire 1 F D $end
$var reg 1 G Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 H C $end
$var wire 1 I D $end
$var wire 1 J R $end
$var wire 1 K S $end
$var reg 1 L Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xL
zK
zJ
zI
zH
xG
xF
xE
xD
xC
0B
xA
0@
0?
0>
bx =
x<
x;
x:
x9
x8
x7
x6
x5
bx 4
b0 3
b0 2
b0 1
b0 0
bx /
bx .
b0 -
bx ,
b0 +
b0 *
0)
b0 (
b0 '
bx &
bx %
0$
0#
x"
z!
$end
#60
15
1<
z"
#70
16
17
19
1:
#125
1;
18
#138
1>
1?
1@
b11 -
b0 &
b0 ,
b0 .
b11 '
b11 *
b11 1
b11 3
b10 (
b10 +
b10 0
b10 2
1#
1$
1)
#195
0D
0F
0C
b0 =
0A
#198
05
0<
#208
09
06
#263
0;
08
#276
0)
#388
1F
1D
1A
b11 =
1C
#414
0@
b0 (
b0 +
b0 0
b0 2
b11 &
b11 ,
b11 .
1)
#463
1G
b11 %
b11 /
b11 4
1E
#552
0)
#690
0>
0?
1B
b0 -
b0 '
b0 *
b0 1
b0 3
b1 (
b1 +
b1 0
b1 2
1)
#750
15
1<
#820
07
0:
#828
0)
#890
16
19
#966
1?
0B
0#
b10 '
b10 *
b10 1
b10 3
b0 (
b0 +
b0 0
b0 2
b0 &
b0 ,
b0 .
1)
#1015
0D
0F
0C
b0 =
0A
#1026
0<
#1036
1:
17
#1091
1;
18
#1104
0)
#1106
09
06
#1242
1>
1B
b1 -
b11 '
b11 *
b11 1
b11 3
b1 (
b1 +
b1 0
b1 2
1)
#1291
0E
b0 %
b0 /
b0 4
0G
#1302
05
#1367
08
#1380
0)
#1492
1D
b1 =
1C
#1518
0?
1@
0B
1#
b1 '
b1 *
b1 1
b1 3
b10 (
b10 +
b10 0
b10 2
b1 &
b1 ,
b1 .
1)
#1567
b1 %
b1 /
b1 4
1E
#1578
1<
#1643
0;
#1648
0:
#1656
0)
#1718
19
#1794
0>
1?
b10 -
0#
b10 '
b10 *
b10 1
b10 3
1)
#1854
15
0<
#1864
1:
#1919
18
#1932
0)
#1934
09
#2044
0D
b0 =
0C
#2059
1F
b10 =
1A
#2070
1#
b10 &
b10 ,
b10 .
1)
#2119
1G
b10 %
b10 /
b10 4
0E
#2140
07
#2195
08
#2208
0)
#2210
16
#2346
1>
0?
0@
1B
b1 -
b1 '
b1 *
b1 1
b1 3
b1 (
b1 +
b1 0
b1 2
1)
#2406
05
1<
#2476
17
0:
#2484
0)
#2546
06
19
#2622
b1 &
b1 ,
b1 .
1)
