#Start recording tcl command: 11/6/2025 15:07:58
#Project Location: C:/Users/reinh/Documents/GitHub/DIP-FPGA/XO2-DIP20/examples/VideoPLL; Project name: VideoPLL
prj_project new -name "VideoPLL" -impl "impl1" -dev LCMXO2-1200HC-5SG32C -synthesis "lse"
prj_project save
prj_dev set -part LCMXO2-1200HC-4SG32C
prj_src add "C:/Users/reinh/Documents/GitHub/DIP-FPGA/XO2-DIP20/examples/VideoPLL/source/VideoPLL.vhd"
prj_src add "C:/Users/reinh/Documents/GitHub/DIP-FPGA/XO2-DIP20/examples/VideoPLL/PLL.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Export -impl impl1 -task Jedecgen
prj_project save
prj_project close
#Stop recording: 11/6/2025 18:01:07
