
AVRASM ver. 2.1.57  K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm Sat Oct 17 12:09:30 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m128def.inc'
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): Including file 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm'
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(66): warning: Register r16 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(67): warning: Register r17 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(68): warning: Register r18 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(69): warning: Register r19 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(70): warning: Register r20 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(71): warning: Register r21 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(72): warning: Register r22 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(73): warning: Register r23 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(78): warning: Register r22 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(79): warning: Register r23 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(81): warning: .def: 'YL' redefinition (r28->r28)
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(81): warning: Register r28 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(82): warning: .def: 'YH' redefinition (r29->r29)
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(82): warning: Register r29 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(83): warning: .def: 'ZL' redefinition (r30->r30)
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(83): warning: Register r30 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(84): warning: .def: 'ZH' redefinition (r31->r31)
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(84): warning: Register r31 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm(86): warning: Register r26 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\LED_AVR\LEDScenario2CTR\./LEDScenario2CTR.asm' included form here
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 .ORG 0x0000
                 ; global interrupt disable
000000 94f8      	cli
                 ; initialize stack
000001 e1f0      	ldi		r31,HIGH(RAMEND)
000002 bffe      	out		SPH,r31
000003 efff      	ldi		r31,LOW(RAMEND)
000004 bffd      	out		SPL,r31
                 
                 ; initialize trigger B1
000005 e003        	ldi		r16, 0b11	; portB,1 = output (triggers)
000006 bb07        	out		DDRB, r16
                 
000007 c1db      	rjmp	main
                 
                 
                 ;******************* INCLUDE FILES *******************************
                 ; include encryption algorithm
                     .include "./LEDScenario2CTR.asm"
                 
                 .EQU    COUNT_NUM_BYTE = (8)
                 .EQU    PTEXT_NUM_BYTE = (8*2)
                 
                 #define ENCRYPT
                 ;#define Reorder
                 #define Fixorder
                 
                 ; Registers declarations
                 ;303, 302, 301, 300 : 203, 202, 201, 200 : 103, 102, 101, 100 : 003, 002, 001, 000
                 ;313, 312, 311, 310 : 213, 212, 211, 210 : 113, 112, 111, 110 : 013, 012, 011, 010
                 ;323, 322, 321, 320 : 223, 222, 221, 220 : 123, 122, 121, 120 : 023, 022, 021, 020
                 ;333, 332, 331, 330 : 233, 232, 231, 230 : 133, 132, 131, 130 : 033, 032, 031, 030
                 ;the 0-bit in the nibbles
                 ;s00: 300 200 100 000 : 300 200 100 000
                 ;s10: 310 210 110 010 : 310 210 110 010
                 ;s20: 320 220 120 020 : 320 220 120 020
                 ;s30: 330 230 130 030 : 330 230 130 030
                 ;the 1-bit in the nibbles
                 ;s01: 301 201 101 001 : 301 201 101 001
                 ;s11: 311 211 111 011 : 311 211 111 011
                 ;s21: 321 221 121 021 : 321 221 121 021
                 ;s31: 331 231 131 031 : 331 231 131 031
                 ;the 2-bit in the nibbles
                 ;s02: 302 202 102 002 : 302 202 102 002
                 ;s12: 312 212 112 012 : 312 212 112 012
                 ;s22: 322 222 122 022 : 322 222 122 022
                 ;s32: 332 232 132 032 : 332 232 132 032
                 ;the 3-bit in the nibbles
                 ;s03: 303 203 103 003 : 303 203 103 003
                 ;s13: 313 213 113 013 : 313 213 113 013
                 ;s23: 323 223 123 023 : 323 223 123 023
                 ;s33: 333 233 133 033 : 333 233 133 033
                 ;
                 ;s03:s02:s01:s00
                 ;s13:s12:s11:s10
                 ;s23:s22:s21:s20
                 ;s33:s32:s31:s30
                 ;
                 .def s00 =r0
                 .def s10 =r1
                 .def s20 =r2
                 .def s30 =r3
                 .def s01 =r4
                 .def s11 =r5
                 .def s21 =r6
                 .def s31 =r7
                 .def s02 =r8
                 .def s12 =r9
                 .def s22 =r10
                 .def s32 =r11
                 .def s03 =r12
                 .def s13 =r13
                 .def s23 =r14
                 .def s33 =r15
                 
                 .def t0 =r16
                 .def t1 =r17
                 .def t2 =r18
                 .def t3 =r19
                 .def t4 =r20
                 .def t5 =r21
                 .def t6 =r22
                 .def t7 =r23
                 
                 .def k0 =r16
                 .def k1 =r17
                 .def k2 =r18
                 .def k3 =r19
                 .def k4 =r20
                 .def k5 =r21
                 .def k6 =r22
                 .def k7 =r23
                 
                 .def m44 =r24 ; ldi m44, 0b01000100
                 .def m88 =r25 ; ldi m88, 0b10001000
                 
                 .def rrn =r22
                 .def rcnt=r23
                 
                 .def YL =r28
                 .def YH =r29
                 .def ZL =r30
                 .def ZH =r31
                 
                 .def tmp =r26
                 
                 ;;;****************************************************************************
                 ;;; Load input and Store output
                 ;;;****************************************************************************
                 ;;;
                 #ifdef Reorder
                 #endif
                 
                 #ifdef Fixorder
                 .MACRO loadInputSwitch
                 	ldi YH, high(SRAM_COUNT)
                 	ldi YL, low(SRAM_COUNT)
                 	ld  s20, Y+
                 	ld  s30, Y+
                 	ld  s00, Y+
                 	ld  s10, Y+
                 	ld  s21, Y+
                 	ld  s31, Y+
                 	ld  s01, Y+
                 	ld  s11, Y
                 	ldi YH, high(SRAM_COUNT)
                 	ldi YL, low(SRAM_COUNT)
                 	ld  s22, Y+
                 	ld  s32, Y+
                 	ld  s02, Y+
                 	ld  s12, Y+
                 	ld  s23, Y+
                 	ld  s33, Y+
                 	ld  s03, Y+
                 	ld  s13, Y
                 	inc s13
                 .ENDMACRO
                 
                 .MACRO storeOutputSwitch
                 	ldi YH, high(SRAM_PTEXT)
                 	ldi YL, low(SRAM_PTEXT)
                 
                 	ld  tmp, Y
                 	eor s20, tmp
                 	st  Y+, s20
                 
                 	ld  tmp, Y
                 	eor s30, tmp
                 	st  Y+, s30
                 
                 	ld  tmp, Y
                 	eor s00, tmp
                 	st  Y+, s00
                 
                 	ld  tmp, Y
                 	eor s10, tmp
                 	st  Y+, s10
                 
                 	ld  tmp, Y
                 	eor s21, tmp
                 	st  Y+, s21
                 
                 	ld  tmp, Y
                 	eor s31, tmp
                 	st  Y+, s31
                 
                 	ld  tmp, Y
                 	eor s01, tmp
                 	st  Y+, s01
                 
                 	ld  tmp, Y
                 	eor s11, tmp
                 	st  Y+, s11
                 
                 	ld  tmp, Y
                 	eor s22, tmp
                 	st  Y+, s22
                 
                 	ld  tmp, Y
                 	eor s32, tmp
                 	st  Y+, s32
                 
                 	ld  tmp, Y
                 	eor s02, tmp
                 	st  Y+, s02
                 
                 	ld  tmp, Y
                 	eor s12, tmp
                 	st  Y+, s12
                 
                 	ld  tmp, Y
                 	eor s23, tmp
                 	st  Y+, s23
                 
                 	ld  tmp, Y
                 	eor s33, tmp
                 	st  Y+, s33
                 
                 	ld  tmp, Y
                 	eor s03, tmp
                 	st  Y+, s03
                 
                 	ld  tmp, Y
                 	eor s13, tmp
                 	st  Y, s13
                 
                 .ENDMACRO
                 #endif
                 
                 ;;;****************************************************************************
                 ;;; Components
                 ;;;****************************************************************************
                 ;;;
                 .MACRO SboxSwitch
                 	; a = s10:s00 = r1:r0
                 	; b = s11:s01 = r5:r4
                 	; c = s12:s02 = r9:r8
                 	; d = s13:s03 = r13:r12
                 	eor  s03, s00
                 	eor  s13, s10
                 	movw t0, s02
                 	movw s02, s03
                 	and  s03, s00
                 	and  s13, s10
                 	eor  s03, s01
                 	eor  s13, s11
                 	movw t2, s03
                 	and  s03, s02
                 	and  s13, s12
                 	eor  s03, s00
                 	eor  s13, s10
                 	movw s01, s03
                 	or   s01, t0
                 	or   s11, t1
                 	movw s00, t2
                 	eor  s00, t0
                 	eor  s10, t1
                 	eor  s02, s00
                 	eor  s12, s10
                 	eor  s01, s02
                 	eor  s11, s12
                 	com  t0
                 	com  t1
                 	eor  s03, t0
                 	eor  s13, t1
                 	or   s02, s03
                 	or   s12, s13
                 	eor  s02, t2
                 	eor  s12, t3
                 	eor  s03, s01
                 	eor  s13, s11
                 
                 	; a = s30:s20 = r1:r0
                 	; b = s31:s21 = r5:r4
                 	; c = s32:s22 = r9:r8
                 	; d = s33:s23 = r13:r12
                 	eor  s23, s20
                 	eor  s33, s30
                 	movw t0, s22
                 	movw s22, s23
                 	and  s23, s20
                 	and  s33, s30
                 	eor  s23, s21
                 	eor  s33, s31
                 	movw t2, s23
                 	and  s23, s22
                 	and  s33, s32
                 	eor  s23, s20
                 	eor  s33, s30
                 	movw s21, s23
                 	or   s21, t0
                 	or   s31, t1
                 	movw s20, t2
                 	eor  s20, t0
                 	eor  s30, t1
                 	eor  s22, s20
                 	eor  s32, s30
                 	eor  s21, s22
                 	eor  s31, s32
                 	com  t0
                 	com  t1
                 	eor  s23, t0
                 	eor  s33, t1
                 	or   s22, s23
                 	or   s32, s33
                 	eor  s22, t2
                 	eor  s32, t3
                 	eor  s23, s21
                 	eor  s33, s31
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;; MixColumn
                 .MACRO MixColumn
                 	// A1
                 	eor  s00, s03
                 	eor  s03, s02
                 
                 	eor  s01, s13
                 	eor  s00, s12
                 	eor  s03, s11
                 	eor  s02, s10
                 
                 	eor  s01, s22
                 	eor  s00, s21
                 	eor  s03, s20
                 	eor  s02, s23
                 
                 	eor  s01, s32
                 	eor  s00, s31
                 	eor  s03, s30
                 	eor  s02, s33
                 
                 	eor  s03, s23
                 	eor  s03, s33
                 
                 	// A2
                 	eor  s10, s13
                 	eor  s13, s12
                 
                 	eor  s11, s23
                 	eor  s10, s22
                 	eor  s13, s21
                 	eor  s12, s20
                 
                 	eor  s11, s32
                 	eor  s10, s31
                 	eor  s13, s30
                 	eor  s12, s33
                 
                 	eor  s11, s00
                 	eor  s10, s03
                 	eor  s13, s02
                 	eor  s12, s01
                 
                 	eor  s13, s33
                 	eor  s13, s01
                 
                 	// A3
                 	eor  s20, s23
                 	eor  s23, s22
                 
                 	eor  s21, s33
                 	eor  s20, s32
                 	eor  s23, s31
                 	eor  s22, s30
                 
                 	eor  s21, s00
                 	eor  s20, s03
                 	eor  s23, s02
                 	eor  s22, s01
                 
                 	eor  s21, s10
                 	eor  s20, s13
                 	eor  s23, s12
                 	eor  s22, s11
                 
                 	eor  s23, s01
                 	eor  s23, s11
                 
                 	// A4
                 	eor  s30, s33
                 	eor  s33, s32
                 
                 	eor  s31, s01
                 	eor  s30, s00
                 	eor  s33, s03
                 	eor  s32, s02
                 
                 	eor  s31, s10
                 	eor  s30, s13
                 	eor  s33, s12
                 	eor  s32, s11
                 
                 	eor  s31, s20
                 	eor  s30, s23
                 	eor  s33, s22
                 	eor  s32, s21
                 
                 	eor  s33, s11
                 	eor  s33, s21
                 .ENDMACRO
                 
                 .MACRO Key1XorSwitch
                 	movw YL, ZL
                 	ldi ZH, high(key<<1)
                 	ldi ZL, low(key<<1)
                 	lpm k0, Z+;
                 	eor s00, k0
                 	lpm k0, Z+;
                 	eor s10, k0
                 	lpm k0, Z+;
                 	eor s20, k0
                 	lpm k0, Z+;
                 	eor s30, k0
                 	lpm k0, Z+;
                 	eor s01, k0
                 	lpm k0, Z+;
                 	eor s11, k0
                 	lpm k0, Z+;
                 	eor s21, k0
                 	lpm k0, Z+;
                 	eor s31, k0
                 	lpm k0, Z+;
                 	eor s02, k0
                 	lpm k0, Z+;
                 	eor s12, k0
                 	lpm k0, Z+;
                 	eor s22, k0
                 	lpm k0, Z+;
                 	eor s32, k0
                 	lpm k0, Z+;
                 	eor s03, k0
                 	lpm k0, Z+;
                 	eor s13, k0
                 	lpm k0, Z+;
                 	eor s23, k0
                 	lpm k0, Z;
                 	eor s33, k0
                 	movw ZL, YL
                 .ENDMACRO
                 
                 .MACRO Key2XorSwitch
                 	movw YL, ZL
                 	ldi ZH, high((key<<1) + 16)
                 	ldi ZL, low((key<<1) + 16)
                 	lpm k0, Z+;
                 	eor s00, k0
                 	lpm k0, Z+;
                 	eor s10, k0
                 	lpm k0, Z+;
                 	eor s20, k0
                 	lpm k0, Z+;
                 	eor s30, k0
                 	lpm k0, Z+;
                 	eor s01, k0
                 	lpm k0, Z+;
                 	eor s11, k0
                 	lpm k0, Z+;
                 	eor s21, k0
                 	lpm k0, Z+;
                 	eor s31, k0
                 	lpm k0, Z+;
                 	eor s02, k0
                 	lpm k0, Z+;
                 	eor s12, k0
                 	lpm k0, Z+;
                 	eor s22, k0
                 	lpm k0, Z+;
                 	eor s32, k0
                 	lpm k0, Z+;
                 	eor s03, k0
                 	lpm k0, Z+;
                 	eor s13, k0
                 	lpm k0, Z+;
                 	eor s23, k0
                 	lpm k0, Z;
                 	eor s33, k0
                 	movw ZL, YL
                 .ENDMACRO
                 
                 .MACRO RCXor
                 	lpm  k0, Z+
                 
                 	bst  k0, 5
                 	brtc rc5
                 	eor  s02, m44 ; 01000100
                 	eor  s22, m44 ; 01000100
                 rc5:
                 	bst  k0, 4
                 	brtc rc4
                 	eor  s01, m44 ; 01000100
                 	eor  s21, m44 ; 01000100
                 rc4:
                 	eor  s03, m88 ; 10001000
                 	eor  s21, m88 ; 10001000
                 
                 	bst  k0, 3
                 	brtc rc3
                 	eor  s00, m44 ; 01000100
                 	eor  s20, m44 ; 01000100
                 rc3:
                 	bst  k0, 2
                 	brtc rc2
                 	eor  s12, m44 ; 01000100
                 	eor  s32, m44 ; 01000100
                 rc2:
                 	bst  k0, 1
                 	brtc rc1
                 	eor  s11, m44 ; 01000100
                 	eor  s31, m44 ; 01000100
                 rc1:
                 	eor  s13, m88 ; 10001000
                 	eor  s31, m88 ; 10001000
                 
                 	bst  k0, 0
                 	brtc rc0
                 	eor  s10, m44 ; 01000100
                 	eor  s30, m44 ; 01000100
                 rc0:
                 	eor  s10, m88 ; 10001000
                 	eor  s30, m88 ; 10001000
                 .ENDMACRO
                 
                 
                 .MACRO RCXorSwitch
                 	lpm  k0, Z+
                 
                 	bst  k0, 5
                 	brtc rc5
                 	eor  s00, m44 ; 01000100
                 	eor  s20, m44 ; 01000100
                 rc5:
                 	bst  k0, 4
                 	brtc rc4
                 	eor  s03, m44 ; 01000100
                 	eor  s23, m44 ; 01000100
                 rc4:
                 	eor  s01, m88 ; 10001000
                 	eor  s23, m88 ; 10001000
                 
                 	bst  k0, 3
                 	brtc rc3
                 	eor  s02, m44 ; 01000100
                 	eor  s22, m44 ; 01000100
                 rc3:
                 	bst  k0, 2
                 	brtc rc2
                 	eor  s10, m44 ; 01000100
                 	eor  s30, m44 ; 01000100
                 rc2:
                 	bst  k0, 1
                 	brtc rc1
                 	eor  s13, m44 ; 01000100
                 	eor  s33, m44 ; 01000100
                 rc1:
                 	eor  s11, m88 ; 10001000
                 	eor  s33, m88 ; 10001000
                 
                 	bst  k0, 0
                 	brtc rc0
                 	eor  s12, m44 ; 01000100
                 	eor  s32, m44 ; 01000100
                 rc0:
                 	eor  s12, m88 ; 10001000
                 	eor  s32, m88 ; 10001000
                 .ENDMACRO
                 
                 .MACRO SR_1bits
                 	mov  t1, @1
                 	movw t2, @2
                 
                 	lsr  @3
                 	bst  t3, 0
                 	bld  @3, 3
                 	bst  t3, 4
                 	bld  @3, 7
                 
                 	and @2, t4
                 	and t2, t5
                 	lsl  @2
                 	lsl  @2
                 	lsr  t2
                 	lsr  t2
                 	eor  @2, t2
                 
                 	lsl  @1
                 	bst  t1, 3
                 	bld  @1, 0
                 	bst  t1, 7
                 	bld  @1, 4
                 .ENDMACRO
                 
                 .MACRO SR
                 	SR_1bits s00, s10, s20, s30
                 	SR_1bits s01, s11, s21, s31
                 	SR_1bits s02, s12, s22, s32
                 	SR_1bits s03, s13, s23, s33
                 .ENDMACRO
                 
                 
                 #if defined(ENCRYPT)
                 RoundFunction:
000008 9105
000009 fb05
00000a f416
00000b 2608
00000c 2628
00000d fb04
00000e f416
00000f 26c8
000010 26e8
000011 2649
000012 26e9
000013 fb03
000014 f416
000015 2688
000016 26a8
000017 fb02
000018 f416
000019 2618
00001a 2638
00001b fb01
00001c f416
00001d 26d8
00001e 26f8
00001f 2659
000020 26f9
000021 fb00
000022 f416
000023 2698
000024 26b8
000025 2699
000026 26b9      	RCXorSwitch
000027 24c0
000028 24d1
000029 0184
00002a 0146
00002b 20c0
00002c 20d1
00002d 24c4
00002e 24d5
00002f 0196
000030 20c8
000031 20d9
000032 24c0
000033 24d1
000034 0126
000035 2a40
000036 2a51
000037 0109
000038 2600
000039 2611
00003a 2480
00003b 2491
00003c 2448
00003d 2459
00003e 9500
00003f 9510
000040 26c0
000041 26d1
000042 288c
000043 289d
000044 2682
000045 2693
000046 24c4
000047 24d5
000048 24e2
000049 24f3
00004a 0185
00004b 0157
00004c 20e2
00004d 20f3
00004e 24e6
00004f 24f7
000050 0197
000051 20ea
000052 20fb
000053 24e2
000054 24f3
000055 0137
000056 2a60
000057 2a71
000058 0119
000059 2620
00005a 2631
00005b 24a2
00005c 24b3
00005d 246a
00005e 247b
00005f 9500
000060 9510
000061 26e0
000062 26f1
000063 28ae
000064 28bf
000065 26a2
000066 26b3
000067 24e6
000068 24f7      	SboxSwitch
000069 2d11
00006a 0191
00006b 9436
00006c fb30
00006d f833
00006e fb34
00006f f837
000070 2224
000071 2325
000072 0c22
000073 0c22
000074 9526
000075 9526
000076 2622
000077 0c11
000078 fb13
000079 f810
00007a fb17
00007b f814
00007c 2d15
00007d 0193
00007e 9476
00007f fb30
000080 f873
000081 fb34
000082 f877
000083 2264
000084 2325
000085 0c66
000086 0c66
000087 9526
000088 9526
000089 2662
00008a 0c55
00008b fb13
00008c f850
00008d fb17
00008e f854
00008f 2d19
000090 0195
000091 94b6
000092 fb30
000093 f8b3
000094 fb34
000095 f8b7
000096 22a4
000097 2325
000098 0caa
000099 0caa
00009a 9526
00009b 9526
00009c 26a2
00009d 0c99
00009e fb13
00009f f890
0000a0 fb17
0000a1 f894
0000a2 2d1d
0000a3 0197
0000a4 94f6
0000a5 fb30
0000a6 f8f3
0000a7 fb34
0000a8 f8f7
0000a9 22e4
0000aa 2325
0000ab 0cee
0000ac 0cee
0000ad 9526
0000ae 9526
0000af 26e2
0000b0 0cdd
0000b1 fb13
0000b2 f8d0
0000b3 fb17
0000b4 f8d4      	SR
0000b5 240c
0000b6 24c8
0000b7 244d
0000b8 2409
0000b9 24c5
0000ba 2481
0000bb 244a
0000bc 2406
0000bd 24c2
0000be 248e
0000bf 244b
0000c0 2407
0000c1 24c3
0000c2 248f
0000c3 24ce
0000c4 24cf
0000c5 241d
0000c6 24d9
0000c7 245e
0000c8 241a
0000c9 24d6
0000ca 2492
0000cb 245b
0000cc 2417
0000cd 24d3
0000ce 249f
0000cf 2450
0000d0 241c
0000d1 24d8
0000d2 2494
0000d3 24df
0000d4 24d4
0000d5 242e
0000d6 24ea
0000d7 246f
0000d8 242b
0000d9 24e7
0000da 24a3
0000db 2460
0000dc 242c
0000dd 24e8
0000de 24a4
0000df 2461
0000e0 242d
0000e1 24e9
0000e2 24a5
0000e3 24e4
0000e4 24e5
0000e5 243f
0000e6 24fb
0000e7 2474
0000e8 2430
0000e9 24fc
0000ea 24b8
0000eb 2471
0000ec 243d
0000ed 24f9
0000ee 24b5
0000ef 2472
0000f0 243e
0000f1 24fa
0000f2 24b6
0000f3 24f5
0000f4 24f6      	MixColumn
0000f5 9508      ret
                 
                 .MACRO Step1
                 	Key1XorSwitch
                 	rcall RoundFunction
                 	rcall RoundFunction
                 	rcall RoundFunction
                 	rcall RoundFunction
                 .ENDMACRO
                 
                 .MACRO Step2
                 	Key2XorSwitch
                 	rcall RoundFunction
                 	rcall RoundFunction
                 	rcall RoundFunction
                 	rcall RoundFunction
                 .ENDMACRO
                 
                 encrypt:
0000f6 e484      	ldi m44, 0b01000100
0000f7 e898      	ldi m88, 0b10001000
                 #ifdef Reorder
                 #endif
                 #ifdef Fixorder
0000f8 e0d1
0000f9 e0c0
0000fa 9029
0000fb 9039
0000fc 9009
0000fd 9019
0000fe 9069
0000ff 9079
000100 9049
000101 8058
000102 e0d1
000103 e0c0
000104 90a9
000105 90b9
000106 9089
000107 9099
000108 90e9
000109 90f9
00010a 90c9
00010b 80d8
00010c 94d3      	loadInputSwitch
                 #endif
00010d e0f3      	ldi ZH, high(RC<<1)
00010e e7ea      	ldi ZL, low(RC<<1)
                 
00010f e343      	ldi  t4, 0b00110011
000110 ec5c      	ldi  t5, 0b11001100
                 
000111 e066      	ldi rrn, 6
000112 2777      	clr rcnt
                 loop_start:
                 
000113 01ef
000114 e0f4
000115 e1ec
000116 9105
000117 2600
000118 9105
000119 2610
00011a 9105
00011b 2620
00011c 9105
00011d 2630
00011e 9105
00011f 2640
000120 9105
000121 2650
000122 9105
000123 2660
000124 9105
000125 2670
000126 9105
000127 2680
000128 9105
000129 2690
00012a 9105
00012b 26a0
00012c 9105
00012d 26b0
00012e 9105
00012f 26c0
000130 9105
000131 26d0
000132 9105
000133 26e0
000134 9104
000135 26f0
000136 01fe
000137 ded0
000138 decf
000139 dece
00013a decd      	Step1
00013b 01ef
00013c e0f4
00013d e2ec
00013e 9105
00013f 2600
000140 9105
000141 2610
000142 9105
000143 2620
000144 9105
000145 2630
000146 9105
000147 2640
000148 9105
000149 2650
00014a 9105
00014b 2660
00014c 9105
00014d 2670
00014e 9105
00014f 2680
000150 9105
000151 2690
000152 9105
000153 26a0
000154 9105
000155 26b0
000156 9105
000157 26c0
000158 9105
000159 26d0
00015a 9105
00015b 26e0
00015c 9104
00015d 26f0
00015e 01fe
00015f dea8
000160 dea7
000161 dea6
000162 dea5      	Step2
                 
000163 9573      	inc rcnt
000164 1376      	cpse rcnt, rrn
000165 cfad      	rjmp loop_start
                 
000166 01ef
000167 e0f4
000168 e1ec
000169 9105
00016a 2600
00016b 9105
00016c 2610
00016d 9105
00016e 2620
00016f 9105
000170 2630
000171 9105
000172 2640
000173 9105
000174 2650
000175 9105
000176 2660
000177 9105
000178 2670
000179 9105
00017a 2680
00017b 9105
00017c 2690
00017d 9105
00017e 26a0
00017f 9105
000180 26b0
000181 9105
000182 26c0
000183 9105
000184 26d0
000185 9105
000186 26e0
000187 9104
000188 26f0
000189 01fe      	Key1XorSwitch
                 #ifdef Reorder
                 #endif
                 #ifdef Fixorder
00018a e0d1
00018b e0c8
00018c 81a8
00018d 262a
00018e 9229
00018f 81a8
000190 263a
000191 9239
000192 81a8
000193 260a
000194 9209
000195 81a8
000196 261a
000197 9219
000198 81a8
000199 266a
00019a 9269
00019b 81a8
00019c 267a
00019d 9279
00019e 81a8
00019f 264a
0001a0 9249
0001a1 81a8
0001a2 265a
0001a3 9259
0001a4 81a8
0001a5 26aa
0001a6 92a9
0001a7 81a8
0001a8 26ba
0001a9 92b9
0001aa 81a8
0001ab 268a
0001ac 9289
0001ad 81a8
0001ae 269a
0001af 9299
0001b0 81a8
0001b1 26ea
0001b2 92e9
0001b3 81a8
0001b4 26fa
0001b5 92f9
0001b6 81a8
0001b7 26ca
0001b8 92c9
0001b9 81a8
0001ba 26da
0001bb 82d8      	storeOutputSwitch
                 #endif
0001bc 9508      ret
                 #endif
                 
                 RC:
                 ; 1-24
0001bd 0301
0001be 0f07
0001bf 3e1f
0001c0 3b3d
0001c1 2f37
0001c2 3c1e
0001c3 3339
0001c4 0e27
0001c5 3a1d
0001c6 2b35
0001c7 2c16
0001c8 3018      .db 0x01,0x03,0x07,0x0F,0x1F,0x3E,0x3D,0x3B,0x37,0x2F,0x1E,0x3C,0x39,0x33,0x27,0x0E,0x1D,0x3A,0x35,0x2B,0x16,0x2C,0x18,0x30
                 ; 25-48
0001c9 0221
0001ca 0b05
0001cb 2e17
0001cc 381c
0001cd 2331
0001ce 0d06
0001cf 361b
0001d0 1a2d
0001d1 2934
0001d2 2412
0001d3 1108
0001d4 0422      .db 0x21,0x02,0x05,0x0B,0x17,0x2E,0x1C,0x38,0x31,0x23,0x06,0x0D,0x1B,0x36,0x2D,0x1A,0x34,0x29,0x12,0x24,0x08,0x11,0x22,0x04
                 
                 ; iRoundFunction:
                 ; iM
                 ; |
                 ; iSR
                 ; |
                 ; iSboxSwitch
                 ; |
                 ; RCXor
                 
                 ; iStep:
                 ; |
                 ; iRoundFunction
                 ; |
                 ; iRoundFunction
                 ; |
                 ; iRoundFunction
                 ; |
                 ; iRoundFunction
                 
                 
                 ; loadReorderInputSwitch
                 ; |                                            {
                 ; |                                             i = 1
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStep
                 ; |                                             i = 2
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStep
                 ; |                                             i = 3
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStep
                 ; |                                             i = 4
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStep
                 ; |                                             i = 5
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStepSwitch
                 ; |                                             i = 6
                 ; Key1XorSwitch
                 ; |
                 ; iStep
                 ; |
                 ; Key2XorSwitch
                 ; |
                 ; iStep
                 ; |                                             }
                 ; Key1XorSwitch
                 ; |
                 ; storeReorderOutputSwitch
                 
                 .CSEG
                 
                 ;******************** Q ELEC FUNCTIONS (START) *********************
                 ; wait : ret + 0xFF * (5*nop + 1*dec + 1*brbc)
                 wait:
0001d5 ef0f      	ldi		r16, 0xFF	;r16=FF
                 w_loop:
0001d6 0000      	nop
0001d7 0000      	nop
0001d8 0000      	nop
0001d9 0000      	nop
0001da 0000      	nop
0001db 950a      	dec		r16			; r16=r16-1
0001dc f7c9      	brbc	1,w_loop	; branch sur loop si Z=0, cs si r16 != 0
0001dd 9508      	ret					; return from subroutine
                 
                 
                 ; wait2 : r17 * wait (to be set inside) + some instructions
                 wait2:
0001de ef1f      	ldi		r17, 0xFF	;
                 w_loop2:
0001df dff5      	rcall	wait
0001e0 951a      	dec		r17			; r17=r17-1
0001e1 f7e9      	brbc	1,w_loop2	; branch sur loop2 si Z=0, cs si r17 != 0
0001e2 9508      	ret					; return from subroutine
                 ;******************** Q ELEC FUNCTIONS (END) *********************
                 
                 
                 ;******************** MAIN (START) *******************************
                 main:
0001e3 e0b1      	ldi XH, high(SRAM_COUNT)
0001e4 e0a0      	ldi XL, low(SRAM_COUNT)
0001e5 e028      	ldi r18, COUNTER_BYTE
                 COUNTER_LOOP:
0001e6 932d      	st X+, r18
0001e7 952a      	dec r18
0001e8 f7e9      	brbc 1, COUNTER_LOOP
                 	
0001e9 e0b1      	ldi 	XH, high(SRAM_PTEXT)
0001ea e0a8      	ldi 	XL, low(SRAM_PTEXT)
0001eb e120      	ldi		r18, PTEXT_NUM_BYTE
                 PTEXT_LOOP:
0001ec 932d      	st X+, r18
0001ed 952a      	dec r18
0001ee f7e9      	brbc 1, PTEXT_LOOP
                 
0001ef 9ac1      	sbi		PORTB,1		; portA,0 = high (trigger on port A0)
0001f0 0000      	nop
0001f1 0000      	nop
0001f2 0000      	nop
0001f3 0000      	nop
0001f4 98c1       	cbi		PORTB,1		; portA,0 = low
0001f5 0000      	nop
0001f6 0000      	nop
0001f7 0000      	nop
                 
                 
                 #ifdef ENCRYPT	
0001f8 defd      	rcall	encrypt		; encryption routine
                 #endif
                 
0001f9 0000      	nop
0001fa 0000      	nop
0001fb 0000      	nop
0001fc 0000      	nop
0001fd 0000      	nop
0001fe 0000      	nop
0001ff 0000      	nop
000200 0000      	nop
000201 0000      	nop
000202 0000      	nop
                 
000203 9ac0      	sbi		PORTB,0		; portA,0 = high (trigger on port A0)
000204 0000      	nop
000205 0000      	nop
000206 0000      	nop
000207 0000      	nop
000208 98c0       	cbi		PORTB,0		; portA,0 = low
                 
                 	;make a pause
000209 dfd4      	rcall	wait2
00020a dfd3      	rcall	wait2
00020b dfd2      	rcall	wait2
00020c dfd1      	rcall	wait2
00020d dfd0      	rcall	wait2
                 
                 key:
00020e 0000
00020f 0000
000210 0000
000211 0000
000212 0000
000213 0000
000214 0000
000215 0000      .db $00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00
000216 0000
000217 0000
000218 0000
000219 0000
00021a 0000
00021b 0000
00021c 0000
00021d 0000      .db $00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00
                 
                 .DSEG
                 ;.ORG 0x60
000100             SRAM_COUNT: .BYTE COUNT_NUM_BYTE
000108             SRAM_PTEXT: .BYTE PTEXT_NUM_BYTE
                 
                 ;******************** MAIN (END) *********************************
                 
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
r0 :  20 r1 :  23 r2 :  25 r3 :  22 r4 :  20 r5 :  23 r6 :  23 r7 :  19 
r8 :  21 r9 :  24 r10:  26 r11:  23 r12:  28 r13:  30 r14:  35 r15:  31 
r16: 117 r17:  22 r18:  32 r19:  10 r20:   5 r21:   5 r22:   2 r23:   3 
r24:  13 r25:   7 r26:  34 r27:   2 r28:   9 r29:   3 r30:  10 r31:   8 
x  :   2 y  :  48 z  :  49 
Registers used: 35 out of 35 (100.0%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :  16 
andi  :   0 asr   :   0 bclr  :   0 bld   :  16 brbc  :   4 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   6 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :  22 call  :   0 cbi   :   2 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   1 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   4 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   1 dec   :   4 elpm  :   0 eor   : 186 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 
jmp   :   0 ld    :  32 ldd   :   0 ldi   :  30 lds   :   0 lpm   :  52 
lsl   :  12 lsr   :  12 mov   :   4 movw  :  20 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :  26 or    :   8 ori   :   0 out   :   3 
pop   :   0 push  :   0 rcall :  15 ret   :   4 reti  :   0 rjmp  :   2 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 
sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  18 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 28 out of 114 (24.6%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00043c   1004     80   1084  131072   0.8%
[.dseg] 0x000100 0x000118      0     24     24    4096   0.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 19 warnings
