<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD><TITLE>Seyong Lee</TITLE>
<META content="text/html; charset=ISO-8859-1" http-equiv=content-type><LINK 
rel=stylesheet type=text/css href="Files/style.css">
<META name=GENERATOR content="MSHTML 8.00.6001.19019"></HEAD>
<BODY aLink=#ff0000 link=#304090 bgColor=#ffffff text=#000000 vLink=#903040>
<TABLE class=text1 border=0 cellSpacing=10 cellPadding=10 width=750 
align=center>
  <TBODY>
  <TR>
    <TD>
      <HR>

      <TABLE class=text1 border=0 cellSpacing=0 cellPadding=0>
        <TBODY>
        <TR>
			<td valign="middle" width="30%">
				<img src="Files/202011_SeyongLee4.png">
			</td>
          <TD vAlign=top><FONT size=6 face=Times><B>Seyong Lee </B></FONT><BR>
            <TABLE class=text1 width="100%">
              <TBODY>
              <TR>
                <TD>Senior Computer Scientist (Senior R&D Staff) in <A 
                  href="https://csmd.ornl.gov/group/programming-systems" 
                  target=_blank>Programming Systems Group</A>, <A 
                  href="http://www.ornl.gov/" target=_blank>Oak Ridge National Laboratory
                  </A> 
            </TD></TR></TBODY></TABLE>
            <TABLE class=text1 width="100%">
              <TBODY>
              <TR>
                <TD vAlign=top width="30%">CV : <BR>Address : </TD>
                <TD><A 
                  href="Files/CV_sylee.pdf">PDF</A> 
                  <BR>5100, MS 6173 <BR>P. O. Box 2008 <BR>
                  Oak Ridge, TN 37831-9984</TD></TR></TBODY></TABLE>
            <TABLE class=text1 width="100%">
              <TBODY>
              <TR>
                <TD vAlign=top width="30%">E-Mail Address: <BR></TD>
                <TD vAlign=top><!--		<img src="Files/email.txt" border="0"> <br> -->lees2 
                  AT ornl DOT gov <BR></TD></TR></TBODY></TABLE>
            <TABLE class=text1 width="100%">
              <TBODY>
              <TR>
                <TD vAlign=top width="30%">ORCID iD: <BR></TD>
                <TD vAlign=top>
				<A href="https://orcid.org/0000-0001-8872-4932">https://orcid.org/0000-0001-8872-4932</A>
                <BR></TD></TR></TBODY></TABLE></TD></TR></TBODY></TABLE>
      <HR>

      <H3>Research Interest </H3>
      <MENU>
        <LI>Programming Systems for Heterogeneous Computing </LI>
        <LI>Program Analysis and Optimizing Compiler for High-Performance Computing </LI>
        <LI>Compile-time/Runtime Performance Optimization on Emerging Hardware Architectures Including Multi-cores 
        and Accelerators </LI>
        <LI>Performance Portability </LI>
        <LI>Performance Modeling </LI>
      </MENU>
      <HR>

      <H3>Education </H3>
      <MENU>
        <LI>Ph.D., <A href="https://engineering.purdue.edu/ECE/" 
        target=_blank>School of ECE</A>, <A href="http://www.purdue.edu/" 
        target=_blank>Purdue University</A>, West Lafayette, IN (May 2011)
        <BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Advisor: 
        <A href="https://engineering.purdue.edu/~eigenman/" 
        target?_blank?>Professor Rudolf Eigenmann</A> </LI>
        <LI>M.S., <A href="https://engineering.purdue.edu/ECE/" 
        target=_blank>School of ECE</A>, <A href="http://www.purdue.edu/" 
        target=_blank>Purdue University</A>, West Lafayette, IN (May 2004) 
        <BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Advisor: <A 
        href="http://dynamo.ecn.purdue.edu/~eigenman/" target?_blank?>Professor 
        Rudolf Eigenmann</A> </LI>
        <LI>B.S., <A href="http://ee.snu.ac.kr/en" target=_blank>School of 
        Electrical Engineering</A>, <A href="http://www.useoul.edu/" 
        target=_blank>Seoul National University</A>, South Korea (Feb. 1999) 
        <BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Advisor: Professor 
        Beom Hee Lee </LI>
      </MENU>
      <HR>

      <H3>Research Projects</H3>
      <MENU>
        <LI><A href="https://github.com/kokkos">
		Kokkos OpenACC Backend
        </A> </LI>
        <LI><A href="https://iris-programming.github.io">
		IRIS: A Unified Framework Across Multiple Programming Platforms
        </A> </LI>
        <LI><A href="https://csmd.ornl.gov/project/cosmic-castle-darpa-domain-specific-systems-chip"> 
	    Cosmic Castle: DARPA Domain Specific Systems on a Chip	
        </A> </LI>
        <LI><A href="https://rapids.lbl.gov"> 
	    RAPIDS: SciDAC Institute for Computer Science and Data	
        </A> </LI>
        <LI><A href="https://csmd.ornl.gov/project/proteas-programming-toolchain-emerging-architectures-and-systems"> 
	    PROTEAS: PROgramming Toolchain for Emerging Architectures and Systems	
        </A> </LI>
        <LI><A href="https://csmd.ornl.gov/project/clacc"> 
	    CLACC: OpenACC Support in Clang and LLVM	
        </A> </LI>
        <LI><A href="https://csmd.ornl.gov/project/openarc-open-accelerator-research-compiler/"> 
		OpenARC: Open Accelerator Research Compiler
        </A> </LI>
        <LI><!--<A href="http://ft.ornl.gov/research/aspen">-->
	    Aspen: Abstract Scalable Performance Engineering Notation	
        <!--</A>--> </LI>
        <LI><!--<A href="http://ft.ornl.gov/research/ares">-->
	    ARES: Abstract Representations for the Extreme-Scale Stack	
        <!--</A>--> </LI>
        <LI><!--<A href="http://ft.ornl.gov/trac/vancouver">-->
	    Vancouver: Productivity software for scalable heterogeneous computing	
        <!--</A>--> </LI>
        <LI><!--<A href="http://oxbow.ornl.gov">-->
	    Oxbow: Application Characterization and Performance Analytics for Exascale Co-Design	
        <!--</A>--> </LI>
<!--
        <OL>
		  <LI>Develop an open-sourced, high-level intermediate representation-based, extensible compiler framework, which allows full research contexts for directive-based accelerator computing. <BR>
			<OL type="a">
			<LI>Support full features of OpenACC V1.0 and subset of V2.0 (+ array reductions and function calls). <BR>
			<LI>Generate human-readable output code (either CUDA or OpenCL), which can be viewed and modified further by programmers, if necessary. <BR>
			<LI>Support various heterogeneous architectures, ranging from NVIDIA/AMD GPUs to Intel Xeon Phis and Altera FPGAs. <BR>
			<LI>Equipped with various advanced analysis/transformation passes and built-in tuning tools. <BR>
			<LI>Offer device-aware OpenACC extensions, with which users can express architecture-specific features at high-level to achieve performance portability across diverse architectures. <BR>
			</LI></OL>
          </LI></OL>
-->
<!--
        <LI><A href="http://ft.ornl.gov/research/prog-envs"> 
		Productive GPU Programming Environment
        </A> </LI>
        <OL>
          <LI>Evaluate existing directive-based, high-level GPU programming models
		  to get insights on the current research issues and future directions for
		  the productive GPU programming. <BR>
          <LI>Existing directive-based GPU programming models (PGI Accelerator, HMPP,
		  R-Stream, OpenACC, and OpenMPC) are evaluated using various benchmarks from
		  diverse application domains.
          <BR></LI></OL>
-->
        <LI><!--<A href="https://engineering.purdue.edu/paramnt/OpenMPC/">-->OpenMP to 
        GPU: Automatic translation and adaptation of OpenMP-based shared-memory 
        programs onto GPUs<!--</A>--> </LI>
        <OL>
          <LI>Developed the compiler framework that translates OpenMP-based 
          shared-memory programs into CUDA-based GPGPU programs and optimizes 
          their performance automatically. </LI>
          <LI>Created a reference tuning framework, which is able to suggest 
          applicable tuning configurations for a given input OpenMP program, 
          generate CUDA code variants for each tuning configuration, and search 
          the best optimizations for the generated CUDA program automatically.</LI>
		</OL>
        <LI>ATune: Compiler-Driven Adaptive Execution </LI>
        <OL>
          <LI>Created a tuning system, which adaptively optimizes MPI 
          applications in a distributed system. </LI>
          <LI>This project is parts of a larger effort that aims at creating a 
          global information sharing system, where resources, such as software 
          applications, computer platforms, and information can be shared, 
          discovered, adapted to local needs. </LI>
        </OL>
        <LI>iShare: Internet-sharing middleware and collaboration </LI>
        <OL>
          <LI>Developed domain-specific ranking and content search mechanisms 
          for P2P-based Grid environment. </LI>
          <LI>Developed resource-availability-prediction mechanism for 
          fine-grained cycle sharing system. </LI>
        </OL>
        <LI>MaRCO: MapReduce with Communication Overlap </LI>
        <OL>
          <LI>Developed efficient communication overlapping mechanisms to 
          increase the performance of Google's MapReduce system.</LI>
        </OL>
      </MENU>
      <HR>

      <H3>Professional Service </H3>
      <MENU>
        <LI> Member of the OpenACC Technical Committee and Test-Suite Committee (<A href="http://www.openacc.org">OpenACC-standard.org</A>) </LI>
		    <LI> Member of Kokkos Developer Group </LI>
		    <LI> Member of SEED Review Committee, Computer Science and Mathematics Division, Oak Ridge National Laboratory, 1/2019 ~ 3/2021 </LI>
		    <LI> Member of Science Council, Computer Science and Mathematics Division, Oak Ridge National Laboratory, 6/2017 ~ 5/2020 </LI>
		    <LI> Member of the NVIDIA PathForward Working Group, Exascale Computing Project PathForward Program, 2018 ~ 2020 </LI>
		    <LI> Award Committee Member for 2017 IEEE CS TCHPC Award for Excellence for Early Career Researchers in High Performance Computing, 2017 </LI>
		    <LI> Award Committee Member for Computer Science and Mathematics Division Awards, Oak Ridge National Laboratory, 2018, 2019, 2022, and 2023 </LI>
        <LI> Science and Innovation Culture Metric Committee, Computing and Computational Science Directorate, Oak Ridge National Laboratory, 2016 </LI>
        <LI> Co-Organizer for the RSDHA Workshop (RSDHA: Redefining Scalability for Diversely Heterogeneous Architectures), in conjunction with SC, 2021, 2022, and 2023 </LI>
        <LI> Co-Organizer for the ExHET Workshop (International Workshop on Extreme Heterogeneity Solutions), in conjunction with PPoPP, 2022, 2023, and 2024 </LI>
        <LI> Co-Organizer and Panelist for the FAST AI Summit, 2022 </LI>
        <LI> Organizer for Samsung Computational Memory Workshop, ORNL, 2022 </LI>
        <LI> Co-Chair of the HPCAsia 2024 Programming Models and Systems Track, 2024 </LI>
		<LI> Co-Chair of the HIPS Workshop (International Workshop on High-Level Parallel Programming Models and Supportive Environments), in conjunction with IPDPS, 2024 </LI>
        <LI> External PhD Advisory Committee, the Department of Computer and Information Science, University of Oregon, 2021 </LI>
        <LI> Guest Editor </LI>
		      <MENU>
			     <LI> <A href="https://www.mdpi.com/journal/algorithms/special_issues/High_Performance">the Special Issue on &#34High Performance Reconfigurable Computing&#34 in Journal of Algorithms</A></LI>
			     <LI> <A href="https://www.mdpi.com/journal/electronics/special_issues/Program_Compilers_HPC">the Special Issue on &#34Program Analysis and Optimizing Compilers for High-Performance Computing&#34 in Journal of Electronics</A></LI>
		      </MENU>
		<LI> Program Committee Member : TPDS (2021), SC (2018, 2021), ASPLOS (2018), ISCA (2023), IPDPS(2017 - 2024), PPoPP (2014 and 2020),  PACT (2019 - 2020), ISC (2019 - 2022), ICPP (2013, 2020 - 2023), HiPC (2019), Euro-Par (2017 and 2019), ICPADS(2013 - 2017), CCGrid (2015 - 2017, 2022), ADVCOMP (2017 - 2018), CANDAR (2016), PLC (2015), WRAp (2015, 2017 - 2018), WACCPD (2014 - 2019), AsHES (2016 - 2023), LHAM (2016, 2017, 2018, 2020, and 2021), CSA (2019), ISPA (2017, 2018, 2022, and 2023), IPCCC (2018 - 2022), HIPS (2019 - 2023), REFAC (2019), LCPC (2019, 2021), CSE (2020), FPGA (2021), MCHPC (2021 - 2022), MTSA (2023) </LI>
        <LI> External Reviewer (Journals, Conferences, Workshops, and research proposals) </LI>
        <MENU>
		  <LI> Journals: TPDS (2014, 2016, 2018, and 2020 - 2022), IEEE Micro (2017 and 2021), JPDC (2009, 2020 - 2023), IJHPCA (2012, 2015, 2016, 2018, and 2020), IJPP (2018), ToMPECS (2015), ParCo (2013, 2015, 2017, 2018, and 2020 - 2023), CyS (2015), ACMTACO (2013 and 2014), SOSYM (2011), SPE (2010, 2019, 2021), TWMS (2017), JES (2017), IJHPCN (2017), Computers (2017), TC (2017), FGCS (2018, 2021 - 2023), OpenCS (2018, 2022, and 2023), SoftwareX (2018 - 2019, 2021), VLSI (2018), Scientific Programming (2019), IEEE Access (2019), Algorithms (2020 - 2021), TECS (2020), Mathematics (2020 - 2021), Symmetry (2020), Journal of Applied Sciences (2021 - 2022), Electronics (2021 - 2022), Computer Physics Communication Journal (2022) </LI>
		  <LI> Conferences: PACT (2010 and 2012), PLDI (2011), IPDPS (2010 and 2013), ICS (2008, 2011, 2013, and 2016), SC (2007 and 2013), CGO (2013 and 2014), HiPC (2009 and 2010), ICDCS (2006), ICPE (2011), GPC (2007 and 2008), INPAR (2012), ICPP (2019)  </LI>
		  <LI> Workshops: LCPC (2006, 2007, 2011, and 2014), IWOMP (2007, 2009, 2011, and 2022), APPT (2011), PCGrid (2008), EPHAM (2008 and 2009) </LI>
		  <LI> Research Proposals: The General Research Fund, the Research Grants Council of Hong Kong (2011), Department of Energy (DOE) Office of Science Small Business Innovation Research (SBIR) &amp Small Business Technology Transfer (STTR) program (2015, 2022), Natural Sciences and Engineering Research Council of Canada (NSERC) (2019, 2023), Advancing Academic Research through Innovation in eScience and Data Science Technologies (eTEC) (2020), ETEC Proposal Review, the Netherlands e-Science Center (NLeSC) and The Dutch Research Council (NWO) (2020), Department of Energy (DOE) Office of Science Funding for Accelerated Inclusive Research (FAIR) program (2023) </LI>
        </MENU>
      </MENU>
      <HR>

      <H3>Recent Publications (<A href="publist.html">Full Publication List</A>)</H3>
      <BLOCKQUOTE>
        Pedro Valero-Lara, <B>Seyong Lee</B>, Joel E. Denny, Keita Teranishi, Jeffrey S. Vetter, and Marc Gonzalez-Tallada, 
        <B>sKokkos: Enabling Kokkos with Transparent Device Selection on Heterogeneous Systems using OpenACC</B>, 
        <EM>The International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia)</EM>, 2024.
        <P></P>
        Narasinga Rao Miniskar, Beau Johnston, Mohammad Alaul Haque Monil, Aaron Young, Pedro Valero-Lara, <B>Seyong Lee</B>, and Jeffrey Vetter, 
        <B>Intelligent Runtime System (IRIS) with Multi-level Math Library Abstraction (MatRIS) for Heterogeneous Computing</B>,
        <EM>ORNL Software and Data Expo</EM>, Poster, 2023.
        <P></P>
        Norihisa Fujita, Beau Johnston, Ryohei Kobayashi, Keita Teranishi, <B>Seyong Lee</B>, Taisuke Boku, and Jeffrer S. Vetter, 
        <B>CHARM-SYCL: New Unified Programming Environment for Multiple Kinds of Accelerators</B>, 
        <EM>Workshop on Redefining Scalability for Diversely Heterogeneous Architectures (RSDHA), in conjunction with SC23</EM>, 2023.
        <P></P>
        Aristotle Martin, Geng Liu, William Ladd, <B>Seyong Lee</B>, John Gounley, Jeffrey Vetter, Saumil Patel, Silvio Rizzi, Victor Mateevitsi, Joseph Insley, Amanda Randles, 
        <B>Performance Evaluation of Heterogenous GPU Programming Frameworks for Hemodynamic Simulations</B>, 
        <EM>P3HPC: Performance, Portability & Productivity in HPC, in conjunction to SC23</EM>, 2023.
        <P></P>
        Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, <B>Seyong Lee</B>, Jeffrey S. Vetter, Hitoshi Murai, Masahiro Nakao, and Mitsuhisa Sato, 
        <B>GPU+FPGA multi-device programming system by OpenACC</B>, 
        <EM>IPSJ Transactions on Advanced Computing Systems</EM>, 2023.
        <P></P>
        Taisuke Boku, Ryuta Tsunashima, Ryohei Kobayashi, Nrohisa Fujita, <B>Seyong Lee</B>, Jeffrey S. Vetter, Hitoshi Murai, Masahiro Nakao, Miwako Tsuji, and Mitsuhisa Sato,
        <B>OpenACC single programming environment for multi-hybrid acceleration with GPU and FPGA</B>, 
        <EM>The HPC on Heterogeneous Hardware (H3) Workshop, in conjunction with ISC23</EM>, 2023.
        <P></P>
		Thomas Huber, Swaroop Pophale, Nolan Baker, Michael Carr, Nikhil Rao, Jaydon Reap, Kristina Holsapple, Jushua Hoke Davis, Tobias Burnus, Seyong Lee, David E. Bernholdt, and Sunita Chandrasekaran
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>ECP SOLLVE: Validation and Verification Testsuite Status Update and Compiler Insight for OpenMP</B><!-- </A> -->.
        <EM>P3HPC: Performance, Portability &amp Productivity in HPC, in conjunction to SC22</EM>, 2022.
        <P></P>  
		Thomas Huber, Swaroop Pophale, Nolan Baker, Nikhil Rao, Michael Carr, Jaydon Reap, Kristina Holsapple, Jushua Hoke Davis, Tobias Burnus, <B>Seyong Lee</B>, David E. Bernholdt, and Sunita Chandrasekaran
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>SOLLVE Verification and Validation OpenMP Testsuite</B><!-- </A> -->.
        <EM>SC 2022: The International Conference for High Performance Computing, Networking, Storage, and Analysis</EM>, Poster, 2022.
        <P></P>  
		Pedro Valero-Lara, <B>Seyong Lee</B>, Marc Gonzalez-Tallada, Joel E. Denny, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>KokkACC: Enhancing Kokkos with OpenACC</B><!-- </A> -->.
        <EM>SC 2022: The International Conference for High Performance Computing, Networking, Storage, and Analysis</EM>, Poster, 2022.
        <P></P>  
		Pedro Valero-Lara, <B>Seyong Lee</B>, Marc Gonzalez-Tallada, Joel E. Denny, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>KokkACC: Enhancing Kokkos with OpenACC</B><!-- </A> -->.
        <EM>Ninth Workshop on Accelerator Programming Using Directives (WACCPD), in conjunction with SC22</EM> (<B>Best Paper Award</B>), 2022.
        <P></P>  
		Jacob Lambert, Mohammad Alaul Haque Monil, <B>Seyong Lee</B>, Allen Malony, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Leveraging Compiler-Based Translation to Evaluate a Diversity of Exascale Platforms</B><!-- </A> -->.
        <EM>P3HPC: Performance, Portability &amp Productivity in HPC, in conjunction to SC22</EM>, 2022.
        <P></P>  
		Daniel F. Puleri, Sayan Roychowdhury, Peter Balogh, John Gounley, Erik W. Draeger, Jeffrey Ames, Adebayo Adebiyi, Simbarashe Chidyagwai, BenjamÄ±n Hernandez, <B>Seyong Lee</B>, Shirley Moore, Jeffrey S. Vetter, Amanda Randles
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>High Performance Adaptive Physics Refinement to Enable Large-Scale Tracking of Cancer Cell Trajectory</B><!-- </A> -->.
        <EM>IEEE Cluster Conference (Cluster)</EM>, 2022.
        <P></P>  
		Pedro Valero-Lara, <B>Seyong Lee</B>, Marc Gonzalez-Tallada, Joel E. Denny, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>KokkACC: Enhancing Kokkos with OpenACC</B><!-- </A> -->.
        <EM>ORNL Software and Data Expo</EM>, Poster, 2022.
        <P></P>  
		Joel E. Denny, <B>Seyong Lee</B>, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Clacc: OpenACC Support for Clang and LLVM</B><!-- </A> -->.
        <EM>ORNL Software and Data Expo</EM>, Poster, 2022.
        <P></P>  
		Swaroop Pophale, <B>Seyong Lee</B>, David E. Bernholdt, Thomas Huber, Nolan Baker, Kristina Holsapple, Jaydon Reap, Michael Carr, Nikhil Rao, Sunita Chandrasekaran
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>SOLLVE: Validation & Verification Suite for OpenMP</B><!-- </A> -->.
        <EM>Exascale Computing Project Annual Meeting</EM>, Poster, 2022.
        <P></P>  
		Mohammad Alaul Haque Monil, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>MAPredict: Static Analysis Driven Memory Access Prediction Framework for Modern CPUs</B><!-- </A> -->.
        <EM>the ISC High Performance (ISC 2022)</EM>, 2022.
        <P></P>  
		Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, <B>Seyong Lee</B>, Jeffrey Vetter, Hitoshi Murai, Masahiro Nakao and Mitsuhisa Sato
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>GPU and FPGA Unified Programming of Astrophysics Real Application with OpenACC</B><!-- </A> -->.
        <EM>The 4th R-CCS International Symposium</EM>, Poster, 2022.
        <P></P>  
		Mohammad Alaul Haque Monil, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Comparing LLC-memory Traffic between CPU and GPU Architectures</B><!-- </A> -->.
        <EM>RSDHA: Redefining Scalability for Diversely Heterogeneous Architectures, in conjunction with SC21</EM>, 2021.
        <P></P>  
		Anthony Cabrera, Seth Hitefield, Jungwon Kim, <B>Seyong Lee</B>, Narasinga Rao Miniskar, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Toward Performance Portable Programming for Heterogeneous System-on-Chips: Case Study with Qualcomm Snapdragon SoC</B><!-- </A> -->.
        <EM>The IEEE High Performance Extreme Computing Conference (HPEC)</EM>, 2021.
        <P></P>  
		Jungwon Kim, <B>Seyong Lee</B>, Beau Johnston, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>IRIS: A Portable Runtime System for Diverse Heterogeneous Architectures</B><!-- </A> -->.
        <EM>The IEEE High Performance Extreme Computing Conference (HPEC)</EM>, 2021.
        <P></P>  
		Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, <B>Seyong Lee</B>, Jeffrey Vetter, Hitoshi Murai, Masahiro Nakao and Mitsuhisa Sato
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Multi-device Programming Environment for GPU and FPGA Cooperative Acceleration</B><!-- </A> -->.
        <EM>The 3rd R-CCS International Symposium (RCCS-IS3)</EM>, Poster, 2021.
        <P></P>  
   		Blaise Tine, <B>Seyong Lee</B>, Jeffrey Vetter, and Hyesoon Kim 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Bringing OpenCL to Commodity RISC-V CPUs</B><!-- </A> -->.
        <EM>The Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021), in conjunction with ISCA20 </EM>, 2021.
        <P></P>  
   		Jacob Lambert, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Optimization with the OpenACC-to-FPGA Framework on the Arria 10 and Stratix 10 FPGAs</B><!-- </A> -->.
        <EM>Journal of Parallel Computing (ParCO)</EM>, 2021.
        <P></P>  
		Anthony M. Cabrera, Aaron R. Young, Jacob Lambert, Zhili Xiao, Amy An, <B>Seyong Lee</B>, Zheming Jin, Jungwon Kim, Jeremy Buhler, Roger D. Chamberlain, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Towards Evaluating High-Level Synthesis Portability and Performance Between Intel and Xilinx FPGAs</B><!-- </A> -->.
        <EM>9th International Workshop on OpenCL and SYCL (IWOCL)</EM>, 2021.
        <P></P>
		Gregory Herschlag, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Amanda Randles	
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Analysis of GPU Data Access Patterns on Complex Geometries for the D3Q19 Lattice Boltzmann Algorithm</B><!-- </A> -->.
        <EM>Transactions on Parallel and Distributed Systems (TPDS)</EM>, 2021.
        <P></P>
		Camille Coti, Joel E. Denny, Kevin Huck, <B>Seyong Lee</B>, Allen D. Malony, Sameer Shende, and Jeffrey S. Vetter
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>OpenACC Profiling Support for Clang and LLVM using Clacc and TAU</B><!-- </A> -->.
        <EM>Workshop on Programming and Performance Visualization Tools (ProTools 20), in conjunction with SC20</EM>, 2020.
        <P></P>
		Mohammad Alaul Haque Monil, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Understanding the Impact of Memory Access Patterns in Intel Processors</B><!-- </A> -->.
        <EM>MCHPC20: Workshop on Memory Centric High Performance Computing, in conjunction with SC20</EM>, 2020.
        <P></P>
		Mohammad Alaul Haque Monil, Mehmet E. Belviranli, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Modeling Energy-Performance in Heterogeneous SOCs and Their Trade-Offs</B><!-- </A> -->.
        <EM>The International Conference on Parallel Architectures and Compilation Techniques (PACT)</EM>, 2020.
        <P></P>
		Jacob Lambert, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>CCAMP: An Integrated Translation and Optimization Framework for OpenACC and OpenMP</B><!-- </A> -->.
        <EM>SC 2020: The International Conference for High Performance Computing, Networking, Storage, and Analysis</EM>, 2020.
        <P></P>
		Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, <B>Seyong Lee</B>, Jeffrey Vetter, Hitoshi Murai, Masahiro Nakao and Mitsuhisa Sato
        <A href="http://sighpc.ipsj.or.jp/HPCAsia2020/hpcasia2020_poster_abstracts/poster_abstract_36.pdf"><B>OpenACC unified programming environment for GPU and FPGA multi-hybrid acceleration</B></A>.
        <EM>13th International Symposium on High-level Parallel Programming and Applications (HLPP)</EM>, Porto, Portugal, July, 2020.
        <P></P>
		Jacob Lambert, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Allen D. Malony
        <A href="https://doi.org/10.1109/IPDPSW50202.2020.00084"> <B>In-Depth Optimization with the OpenACC-to-FPGA Framework on an Arria 10 FPGA</B></A>.
        <EM>The Nineth International Workshop on Accelerators and Hybrid Exascale Systems (AsHES), in conjunction with IPDPS20</EM>, New Orleans, LA, USA, 2020.
        <P></P>
		Roberto Gioiosa, Burcu O. Mutlu, <B>Seyong Lee</B>, Jeffrey S. Vetter, Giulio Picierro, and Marco Cesati.
		<A href="https://doi.org/10.1145/3366428.3380770"><B>The Minos Computing Library: Efficient Parallel Programming for Extremely Heterogeneous Systems</B></A>.
		<EM>Proceedings of the 13th Annual Workshop on General Purpose Processing using Graphics Processing Unit (GPGPU'20), in conjunction with PPoPP20</EM>, San Diego, CA, USA, 2020
        <P></P>
        Blaise Tine, Fares Elsabbagh, <B>Seyong Lee</B>, Jeffrey Vetter, and Hyesoon Kim. 
        <A href="https://doi.org/10.1145/3373087.3375340"> <B>Cash: A Single-Source Hardware-Software Codesign Framework for Rapid Prototyping</B></A>.
        <EM>28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020)</EM>, Poster, Seaside, California, USA, 2020.
        <P></P>
        Blaise Tine, <B>Seyong Lee</B>, Jeffrey Vetter, and Hyesoon Kim. 
        <A href="https://doi.org/10.1145/3373087.3375338"> <B>Productive Hardware Designs using Hybrid HLS-RTL Development</B></A>.
        <EM>28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020)</EM>, Poster, Seaside, California, USA, 2020.
        <P></P>
		Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Ayumi Nakamichi, Taisuke Boku, <B>Seyong Lee</B>, Jeffrey Vetter, Hitoshi Murai, and Mitsuhisa Sato. 
		<!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Enabling OpenACC Programming on Multi-hybrid Accelerated with GPU and FPGA</B><!-- </A> -->. 
		<EM>International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia 2020)</EM>, Poster, Fukuoka, Japan, 2020.
        <P></P>
        Forrest Shriver, <B>Seyong Lee</B>, Steven Hamilton, Justin Watson, and Jeffrey Vetter.
        <A href="https://doi.org/10.1109/PMBS49563.2019.00009"> <B>Enhancing Monte Carlo proxy applications on GPUs</B> </A>,
        <EM>10th IEEE International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS19), in conjunction with SC19,</EM>, Denver, Colorado, USA, 2019.
        <P></P>
		Forrest Shriver, <B>Seyong Lee</B>, Steven Hamilton, Jeffrey Vetter, and Justin Watson.
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>VEXS, An Open Platform for the Study of Continuous-Energy Neutron Transport Cross-Section Lookup Algorithms on GPUs</B><!-- </A> -->, 
        <EM>MC19: International Conference on Mathematics and Computational Methods Applied to Nuclear Science and Engineering</EM>, Portland, Oregon, USA, 2019.
        <P></P>
		David Ojika, Ann Gordon-Ross, Herman Lam, Shinjae Yoo, Younggang Cui, Zhihua Dong, Kirstin Kleese Van Dam, <B>Seyong Lee</B>, and Thorsten Kurth. 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>PCS: A Productive Computational Science Platform</B><!-- </A> -->, 
        <EM>International Workshop on Exploitation of High Performance Heterogeneous Architectures and Accelerators (WEHA), in conjunction with HPCS19</EM>, Dublin, Ireland, 2019.
        <P></P>
        Jacob Lambert, <B>Seyong Lee</B>, Allen D. Malony, and Jeffrey S. Vetter.
        <A href="https://doi.org/10.1007/978-3-030-48340-1_28"> <B>CCAMP: OpenMP and OpenACC Interoperable Framework</B> </A>, 
        <EM>Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms (HeteroPar), in conjunction with Euro-Par19</EM>, G&otilde;ttingen, Germany, 2019.
        <P></P>
        <B>Seyong Lee</B>, John Gounley, Amanda Randles, and Jeffrey S. Vetter. 
        <A href="https://www.sciencedirect.com/science/article/abs/pii/S0743731519301571"><B>Performance Portability Study for Massively Parallel Computational Fluid Dynamics Application on Scalable Heterogeneous Architectures</B></A>,
		<EM>Journal of Parallel and Distributed Computing (JPDC)</EM>, 2019. 
        <P></P>
        Joel E. Denny, <B>Seyong Lee</B>, and Jeffrey S. Vetter.
        <A href="http://ft.ornl.gov/node/2318"><B>Clacc: Translating OpenACC to OpenMP in Clang</B></A>, 
        <EM>IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC), in conjunction with SC18</EM>, Dallas, Texas, USA, 2018
        <P></P>
        Mehmet E. Belviranli, <B>Seyong Lee</B>, and Jeffrey S. Vetter. 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Programming the EMU Architecture: Algorithm Design Considerations for Migratory-threads-based Systems </B><!-- </A> -->,
        <EM>SC18: ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis</EM>, Poster, Dallas, Texas, USA, 2018.
        <P></P>
        <B>Seyong Lee</B>, Jacob Lambert, Jungwon Kim, Jeffrey S. Vetter, and Allen D. Malony.
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>OpenACC to FPGA: A Directive-Based High-Level Programming Framework for High-Performance Reconfigurable Computing</B><!-- </A> -->,
        <EM>SC18: ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis</EM>, Poster, Dallas, Texas, USA, 2018.
        <P></P>
        Pak Markthub, Mehmet E. Belviranli, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Satoshi Matsuoka. 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>DRAGON: Breaking GPU Memory Capacity Limits with Direct NVM Access</B><!-- </A> -->,
        <EM>SC18: ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis</EM>, Dallas, Texas, USA, 2018.
        <P></P>
        Michael Wolfe, <B>Seyong Lee</B>, Jungwon Kim, Xiaonan Tian, Rengan Xu, Barbara Chapman, Sunita Chandrasekaran.
        <A href="http://ft.ornl.gov/node/2314"><B>The OpenACC data model: Preliminary study on its major challenges and implementations</B></A>,
        <EM>Parallel Computing: systems & applications</EM>, Volume 27, Pages 15-27, 2018.
        <P></P>
        Mehmet E. Belviranli, <B>Seyong Lee</B>, and Jeffrey S. Vetter. 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Designing Algorithms for the EMU Migrating-threads-based Algorithms</B><!-- </A> -->,
        <EM>HPEC18: IEEE High Performance Extreme Computing Conference</EM>, Best Paper Finalist, September 2018. 
        <P></P>
        Jacob B. Lambert, <B>Seyong Lee</B>, Jungwon Kim, and Jeffrey S. Vetter. 
        <A href="http://ft.ornl.gov/node/2309"><B>High-Level Programming and Optimizations for High-Performance Computing with FPGAs</B></A>,
		<EM>32nd ACM International Conference on Supercomputing (ICS)</EM>, Beijing, China, 2018. 
        <P></P>
        Ivy Bo Peng, Jeffrey S. Vetter, Shirley V. Moore, and <B>Seyong Lee</B>. 
        <A href="http://ft.ornl.gov/node/2311"><B>Tuyere: Enabling Scalable Memory Workloads for System Exploration</B></A>,
		<EM>Proceedings of the ACM Symposium on High-Performance and Distributed Computing (HPDC)</EM>, Tempe, Arizona, USA, 2018. 
        <P></P>
		Pak Markthub, Mehmet E. Belviranli, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Satoshi Matsuoka, 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Efficiently Enlarging GPU Memory Capacity with NVM</B><!-- </A> -->,
		<EM>GPU Technology Conference</EM>, Poster, San Jose, California, USA, 2018.
        <P></P>
        Mehmet E. Belviranli, <B>Seyong Lee</B>, Jeffrey S. Vetter, and Laxmi N. Bhuyan. 
        <!-- <A href="http://ft.ornl.gov/node/2260"> --><B>Juggler: A Dependency-Aware Task Based Execution Framework for GPUs</B><!-- </A> -->,
		<EM>Proceedings of ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP)</EM>, V&ouml;sendorf/Wien, Austria, 2018. 
        <P></P>
        Gregory Herschlag, Amanda Randles, <B>Seyong Lee</B>, and Jeffrey S. Vetter. 
        <A href="http://ft.ornl.gov/node/2316"> <B>GPU Data Access on Complex Geometries for D3Q19 Lattice Boltzmann Method</B></A>,
		<EM>32th IEEE International Parallel & Distributed Processing Symposium (IPDPS)</EM>, Vancouver, British Columbia, CANADA, 2018. 
        <P></P>
        Kaixi Hou, Hao Wang, Wu-chun Feng, Jeffrey S. Vetter, and <B>Seyong Lee</B>. 
        <A href="http://ft.ornl.gov/node/2317"><B>Highly Efficient Compensation-based Parallelism for Wavefront Loops on GPUs</B></A>,
		<EM>32th IEEE International Parallel & Distributed Processing Symposium (IPDPS)</EM>, Vancouver, British Columbia, CANADA, 2018. 
        <P></P>
      </BLOCKQUOTE>
      <HR>
    </TD></TR></TBODY></TABLE></BODY></HTML>
