<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Dmac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Dmac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___d_m_a_c.html">Direct Memory Access Controller</a> &#124; <a class="el" href="group___s_a_m_l21___d_m_a_c.html">Direct Memory Access Controller</a> &#124; <a class="el" href="group___s_a_m_r21___d_m_a_c.html">Direct Memory Access Controller</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___d_m_a_c.html">DMA Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMAC APB hardware registers.  
 <a href="struct_dmac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a58f09c87a750300ff7f9f93be50a0e8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a58f09c87a750300ff7f9f93be50a0e8c">CTRL</a></td></tr>
<tr class="memdesc:a58f09c87a750300ff7f9f93be50a0e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) Control.  <a href="#a58f09c87a750300ff7f9f93be50a0e8c">More...</a><br /></td></tr>
<tr class="separator:a58f09c87a750300ff7f9f93be50a0e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cff57cdf7087fb7578c13f27baa6756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8cff57cdf7087fb7578c13f27baa6756">CRCCTRL</a></td></tr>
<tr class="memdesc:a8cff57cdf7087fb7578c13f27baa6756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 16) CRC Control.  <a href="#a8cff57cdf7087fb7578c13f27baa6756">More...</a><br /></td></tr>
<tr class="separator:a8cff57cdf7087fb7578c13f27baa6756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb22162a1c2577d47964bcccdbea0fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#accb22162a1c2577d47964bcccdbea0fc">CRCDATAIN</a></td></tr>
<tr class="memdesc:accb22162a1c2577d47964bcccdbea0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) CRC Data Input.  <a href="#accb22162a1c2577d47964bcccdbea0fc">More...</a><br /></td></tr>
<tr class="separator:accb22162a1c2577d47964bcccdbea0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff786653f028d384972f7802372be87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a2ff786653f028d384972f7802372be87">CRCCHKSUM</a></td></tr>
<tr class="memdesc:a2ff786653f028d384972f7802372be87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) CRC Checksum.  <a href="#a2ff786653f028d384972f7802372be87">More...</a><br /></td></tr>
<tr class="separator:a2ff786653f028d384972f7802372be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66ca4b9f5a6270cd37a5322e41e27af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af66ca4b9f5a6270cd37a5322e41e27af">CRCSTATUS</a></td></tr>
<tr class="memdesc:af66ca4b9f5a6270cd37a5322e41e27af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) CRC Status.  <a href="#af66ca4b9f5a6270cd37a5322e41e27af">More...</a><br /></td></tr>
<tr class="separator:af66ca4b9f5a6270cd37a5322e41e27af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28d69d1472a67b2881b73eec8dd366f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af28d69d1472a67b2881b73eec8dd366f">DBGCTRL</a></td></tr>
<tr class="memdesc:af28d69d1472a67b2881b73eec8dd366f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0D (R/W 8) Debug Control.  <a href="#af28d69d1472a67b2881b73eec8dd366f">More...</a><br /></td></tr>
<tr class="separator:af28d69d1472a67b2881b73eec8dd366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421b7353ef375d478b4f09ca5d74f2df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a421b7353ef375d478b4f09ca5d74f2df">QOSCTRL</a></td></tr>
<tr class="memdesc:a421b7353ef375d478b4f09ca5d74f2df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E (R/W 8) QOS Control.  <a href="#a421b7353ef375d478b4f09ca5d74f2df">More...</a><br /></td></tr>
<tr class="separator:a421b7353ef375d478b4f09ca5d74f2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a090acd0ea687f5a1b4f3e109c9133e77">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1671940da05ad5800230cf398310d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a3e1671940da05ad5800230cf398310d0">SWTRIGCTRL</a></td></tr>
<tr class="memdesc:a3e1671940da05ad5800230cf398310d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Software Trigger Control.  <a href="#a3e1671940da05ad5800230cf398310d0">More...</a><br /></td></tr>
<tr class="separator:a3e1671940da05ad5800230cf398310d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68268a89356b2aa69cc5fdac65c4cdff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a68268a89356b2aa69cc5fdac65c4cdff">PRICTRL0</a></td></tr>
<tr class="memdesc:a68268a89356b2aa69cc5fdac65c4cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Priority Control 0.  <a href="#a68268a89356b2aa69cc5fdac65c4cdff">More...</a><br /></td></tr>
<tr class="separator:a68268a89356b2aa69cc5fdac65c4cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979c140957ac8c90c8eb96f3bcc4b6d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a979c140957ac8c90c8eb96f3bcc4b6d6">Reserved2</a> [0x8]</td></tr>
<tr class="separator:a979c140957ac8c90c8eb96f3bcc4b6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d322167585abb8aa35805bb00e9bf54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a3d322167585abb8aa35805bb00e9bf54">INTPEND</a></td></tr>
<tr class="memdesc:a3d322167585abb8aa35805bb00e9bf54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Interrupt Pending.  <a href="#a3d322167585abb8aa35805bb00e9bf54">More...</a><br /></td></tr>
<tr class="separator:a3d322167585abb8aa35805bb00e9bf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19120e3c32047cf7063f82b3c5168578"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a19120e3c32047cf7063f82b3c5168578">Reserved3</a> [0x2]</td></tr>
<tr class="separator:a19120e3c32047cf7063f82b3c5168578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a554dd4501cfc63278a4a2838ab2bfcfc">INTSTATUS</a></td></tr>
<tr class="memdesc:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/ 32) Interrupt Status.  <a href="#a554dd4501cfc63278a4a2838ab2bfcfc">More...</a><br /></td></tr>
<tr class="separator:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fb47563710a73c606be602d1511591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a27fb47563710a73c606be602d1511591">BUSYCH</a></td></tr>
<tr class="memdesc:a27fb47563710a73c606be602d1511591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/ 32) Busy Channels.  <a href="#a27fb47563710a73c606be602d1511591">More...</a><br /></td></tr>
<tr class="separator:a27fb47563710a73c606be602d1511591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf69858689aba40deb2d58ae55bd0006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#acf69858689aba40deb2d58ae55bd0006">PENDCH</a></td></tr>
<tr class="memdesc:acf69858689aba40deb2d58ae55bd0006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/ 32) Pending Channels.  <a href="#acf69858689aba40deb2d58ae55bd0006">More...</a><br /></td></tr>
<tr class="separator:acf69858689aba40deb2d58ae55bd0006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9870bb49af321427ca8bdf49fa753ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a9870bb49af321427ca8bdf49fa753ec2">ACTIVE</a></td></tr>
<tr class="memdesc:a9870bb49af321427ca8bdf49fa753ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/ 32) Active Channel and Levels.  <a href="#a9870bb49af321427ca8bdf49fa753ec2">More...</a><br /></td></tr>
<tr class="separator:a9870bb49af321427ca8bdf49fa753ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d16ac99028838e03c07101c9461a101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a0d16ac99028838e03c07101c9461a101">BASEADDR</a></td></tr>
<tr class="memdesc:a0d16ac99028838e03c07101c9461a101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address.  <a href="#a0d16ac99028838e03c07101c9461a101">More...</a><br /></td></tr>
<tr class="separator:a0d16ac99028838e03c07101c9461a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ae67c9b5dfcbbc13be0738813e8cf1db5">WRBADDR</a></td></tr>
<tr class="memdesc:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address.  <a href="#ae67c9b5dfcbbc13be0738813e8cf1db5">More...</a><br /></td></tr>
<tr class="separator:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ab8fc4468905e3a15b2bd2938c20352fa">Reserved4</a> [0x3]</td></tr>
<tr class="separator:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8ca3ffa77dadd1671aea1c0dae79203e">CHID</a></td></tr>
<tr class="memdesc:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3F (R/W 8) Channel ID.  <a href="#a8ca3ffa77dadd1671aea1c0dae79203e">More...</a><br /></td></tr>
<tr class="separator:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ecb1bfb5647ab51566b780cc945203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a67ecb1bfb5647ab51566b780cc945203">CHCTRLA</a></td></tr>
<tr class="memdesc:a67ecb1bfb5647ab51566b780cc945203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Channel Control A.  <a href="#a67ecb1bfb5647ab51566b780cc945203">More...</a><br /></td></tr>
<tr class="separator:a67ecb1bfb5647ab51566b780cc945203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af394bf9b0d9734e8ff54edce637994a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af394bf9b0d9734e8ff54edce637994a1">Reserved5</a> [0x3]</td></tr>
<tr class="separator:af394bf9b0d9734e8ff54edce637994a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016e66155d79c414f5deb16a30e5caeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a016e66155d79c414f5deb16a30e5caeb">CHCTRLB</a></td></tr>
<tr class="memdesc:a016e66155d79c414f5deb16a30e5caeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Channel Control B.  <a href="#a016e66155d79c414f5deb16a30e5caeb">More...</a><br /></td></tr>
<tr class="separator:a016e66155d79c414f5deb16a30e5caeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a00d71a9bbb521a12fd1a3e6cd3ce98aa">Reserved6</a> [0x4]</td></tr>
<tr class="separator:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a162ee7b98e87fe47dbb2dbcf5312b08b">CHINTENCLR</a></td></tr>
<tr class="memdesc:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear.  <a href="#a162ee7b98e87fe47dbb2dbcf5312b08b">More...</a><br /></td></tr>
<tr class="separator:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47abea7e3b538e7a0598831c2bbcb399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a47abea7e3b538e7a0598831c2bbcb399">CHINTENSET</a></td></tr>
<tr class="memdesc:a47abea7e3b538e7a0598831c2bbcb399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4D (R/W 8) Channel Interrupt Enable Set.  <a href="#a47abea7e3b538e7a0598831c2bbcb399">More...</a><br /></td></tr>
<tr class="separator:a47abea7e3b538e7a0598831c2bbcb399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a70ede4f59f6bbe9db017cabb7d6e8a1e">CHINTFLAG</a></td></tr>
<tr class="memdesc:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear.  <a href="#a70ede4f59f6bbe9db017cabb7d6e8a1e">More...</a><br /></td></tr>
<tr class="separator:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c06a8ab70dab542d1320d903c643ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ab0c06a8ab70dab542d1320d903c643ba">CHSTATUS</a></td></tr>
<tr class="memdesc:ab0c06a8ab70dab542d1320d903c643ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4F (R/ 8) Channel Status.  <a href="#ab0c06a8ab70dab542d1320d903c643ba">More...</a><br /></td></tr>
<tr class="separator:ab0c06a8ab70dab542d1320d903c643ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082b1d9e0dae4e101dea936a9ae38d21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a082b1d9e0dae4e101dea936a9ae38d21">DMAC_GCFG</a></td></tr>
<tr class="memdesc:a082b1d9e0dae4e101dea936a9ae38d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x000) DMAC Global Configuration Register  <a href="#a082b1d9e0dae4e101dea936a9ae38d21">More...</a><br /></td></tr>
<tr class="separator:a082b1d9e0dae4e101dea936a9ae38d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeac4d8d652d757b58fadc5f66ae7354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#adeac4d8d652d757b58fadc5f66ae7354">DMAC_EN</a></td></tr>
<tr class="memdesc:adeac4d8d652d757b58fadc5f66ae7354"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x004) DMAC Enable Register  <a href="#adeac4d8d652d757b58fadc5f66ae7354">More...</a><br /></td></tr>
<tr class="separator:adeac4d8d652d757b58fadc5f66ae7354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100db240a713c8acf87c56c276d30f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a100db240a713c8acf87c56c276d30f35">DMAC_SREQ</a></td></tr>
<tr class="memdesc:a100db240a713c8acf87c56c276d30f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x008) DMAC Software Single Request Register  <a href="#a100db240a713c8acf87c56c276d30f35">More...</a><br /></td></tr>
<tr class="separator:a100db240a713c8acf87c56c276d30f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c21df27a8f2bdd6f93c256cd5419e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a83c21df27a8f2bdd6f93c256cd5419e2">DMAC_CREQ</a></td></tr>
<tr class="memdesc:a83c21df27a8f2bdd6f93c256cd5419e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x00C) DMAC Software Chunk Transfer Request Register  <a href="#a83c21df27a8f2bdd6f93c256cd5419e2">More...</a><br /></td></tr>
<tr class="separator:a83c21df27a8f2bdd6f93c256cd5419e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a72ee5a868c25d43523eb1fc9ba2bca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a5a72ee5a868c25d43523eb1fc9ba2bca">DMAC_LAST</a></td></tr>
<tr class="memdesc:a5a72ee5a868c25d43523eb1fc9ba2bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x010) DMAC Software Last Transfer Flag Register  <a href="#a5a72ee5a868c25d43523eb1fc9ba2bca">More...</a><br /></td></tr>
<tr class="separator:a5a72ee5a868c25d43523eb1fc9ba2bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cc43871236b95445f4823a346327c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a02cc43871236b95445f4823a346327c7">DMAC_EBCIER</a></td></tr>
<tr class="memdesc:a02cc43871236b95445f4823a346327c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register.  <a href="#a02cc43871236b95445f4823a346327c7">More...</a><br /></td></tr>
<tr class="separator:a02cc43871236b95445f4823a346327c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfd2739a5e8f487e465b12afe1b7de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#adcfd2739a5e8f487e465b12afe1b7de4">DMAC_EBCIDR</a></td></tr>
<tr class="memdesc:adcfd2739a5e8f487e465b12afe1b7de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.  <a href="#adcfd2739a5e8f487e465b12afe1b7de4">More...</a><br /></td></tr>
<tr class="separator:adcfd2739a5e8f487e465b12afe1b7de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92565d777ec096c7335c846945ad34db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a92565d777ec096c7335c846945ad34db">DMAC_EBCIMR</a></td></tr>
<tr class="memdesc:a92565d777ec096c7335c846945ad34db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register.  <a href="#a92565d777ec096c7335c846945ad34db">More...</a><br /></td></tr>
<tr class="separator:a92565d777ec096c7335c846945ad34db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5908ca28d089e2370624a75035504746"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a5908ca28d089e2370624a75035504746">DMAC_EBCISR</a></td></tr>
<tr class="memdesc:a5908ca28d089e2370624a75035504746"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register.  <a href="#a5908ca28d089e2370624a75035504746">More...</a><br /></td></tr>
<tr class="separator:a5908ca28d089e2370624a75035504746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee679a07cb3ae4d7793eb06683f5322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4ee679a07cb3ae4d7793eb06683f5322">DMAC_CHER</a></td></tr>
<tr class="memdesc:a4ee679a07cb3ae4d7793eb06683f5322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x028) DMAC Channel Handler Enable Register  <a href="#a4ee679a07cb3ae4d7793eb06683f5322">More...</a><br /></td></tr>
<tr class="separator:a4ee679a07cb3ae4d7793eb06683f5322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b56a1059f18ec6487ead9b6fa613430"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a9b56a1059f18ec6487ead9b6fa613430">DMAC_CHDR</a></td></tr>
<tr class="memdesc:a9b56a1059f18ec6487ead9b6fa613430"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x02C) DMAC Channel Handler Disable Register  <a href="#a9b56a1059f18ec6487ead9b6fa613430">More...</a><br /></td></tr>
<tr class="separator:a9b56a1059f18ec6487ead9b6fa613430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9787ff95585e44d3ff51bdde152e7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8c9787ff95585e44d3ff51bdde152e7f">DMAC_CHSR</a></td></tr>
<tr class="memdesc:a8c9787ff95585e44d3ff51bdde152e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x030) DMAC Channel Handler Status Register  <a href="#a8c9787ff95585e44d3ff51bdde152e7f">More...</a><br /></td></tr>
<tr class="separator:a8c9787ff95585e44d3ff51bdde152e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823db3468978991b73e878d603de39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a1823db3468978991b73e878d603de39a">Reserved2</a> [2]</td></tr>
<tr class="separator:a1823db3468978991b73e878d603de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994e07c97c900859176588a68b1aa176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_dmac_ch__num.html">DmacCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a994e07c97c900859176588a68b1aa176">DMAC_CH_NUM</a> [<a class="el" href="group___s_a_m3_x_a___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a>]</td></tr>
<tr class="memdesc:a994e07c97c900859176588a68b1aa176"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x3C) ch_num = 0 .. 5  <a href="#a994e07c97c900859176588a68b1aa176">More...</a><br /></td></tr>
<tr class="separator:a994e07c97c900859176588a68b1aa176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6dd23dd5c71770682eb138e99a09e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#aad6dd23dd5c71770682eb138e99a09e2">Reserved3</a> [46]</td></tr>
<tr class="separator:aad6dd23dd5c71770682eb138e99a09e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d17c0a333c1bf89e5772ef6a4dcfe1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a0d17c0a333c1bf89e5772ef6a4dcfe1f">DMAC_WPMR</a></td></tr>
<tr class="memdesc:a0d17c0a333c1bf89e5772ef6a4dcfe1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x1E4) DMAC Write Protect Mode Register  <a href="#a0d17c0a333c1bf89e5772ef6a4dcfe1f">More...</a><br /></td></tr>
<tr class="separator:a0d17c0a333c1bf89e5772ef6a4dcfe1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11ff9b4b10625ea8322011068c81fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af11ff9b4b10625ea8322011068c81fb8">DMAC_WPSR</a></td></tr>
<tr class="memdesc:af11ff9b4b10625ea8322011068c81fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x1E8) DMAC Write Protect Status Register  <a href="#af11ff9b4b10625ea8322011068c81fb8">More...</a><br /></td></tr>
<tr class="separator:af11ff9b4b10625ea8322011068c81fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMAC APB hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01037">1037</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9870bb49af321427ca8bdf49fa753ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9870bb49af321427ca8bdf49fa753ec2">&#9670;&nbsp;</a></span>ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a> ACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/ 32) Active Channel and Levels. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01054">1054</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a0d16ac99028838e03c07101c9461a101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d16ac99028838e03c07101c9461a101">&#9670;&nbsp;</a></span>BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a> BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01055">1055</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a27fb47563710a73c606be602d1511591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fb47563710a73c606be602d1511591">&#9670;&nbsp;</a></span>BUSYCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a> BUSYCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/ 32) Busy Channels. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01052">1052</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a67ecb1bfb5647ab51566b780cc945203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ecb1bfb5647ab51566b780cc945203">&#9670;&nbsp;</a></span>CHCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a> CHCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 8) Channel Control A. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01059">1059</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a016e66155d79c414f5deb16a30e5caeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016e66155d79c414f5deb16a30e5caeb">&#9670;&nbsp;</a></span>CHCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a> CHCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/W 32) Channel Control B. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01061">1061</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a8ca3ffa77dadd1671aea1c0dae79203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3ffa77dadd1671aea1c0dae79203e">&#9670;&nbsp;</a></span>CHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a> CHID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3F (R/W 8) Channel ID. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01058">1058</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a162ee7b98e87fe47dbb2dbcf5312b08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162ee7b98e87fe47dbb2dbcf5312b08b">&#9670;&nbsp;</a></span>CHINTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a> CHINTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01063">1063</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a47abea7e3b538e7a0598831c2bbcb399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47abea7e3b538e7a0598831c2bbcb399">&#9670;&nbsp;</a></span>CHINTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a> CHINTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4D (R/W 8) Channel Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01064">1064</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a70ede4f59f6bbe9db017cabb7d6e8a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ede4f59f6bbe9db017cabb7d6e8a1e">&#9670;&nbsp;</a></span>CHINTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a> CHINTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01065">1065</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ab0c06a8ab70dab542d1320d903c643ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c06a8ab70dab542d1320d903c643ba">&#9670;&nbsp;</a></span>CHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a> CHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4F (R/ 8) Channel Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01066">1066</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a2ff786653f028d384972f7802372be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff786653f028d384972f7802372be87">&#9670;&nbsp;</a></span>CRCCHKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a> CRCCHKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) CRC Checksum. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01041">1041</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a8cff57cdf7087fb7578c13f27baa6756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cff57cdf7087fb7578c13f27baa6756">&#9670;&nbsp;</a></span>CRCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a> CRCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 16) CRC Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01039">1039</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="accb22162a1c2577d47964bcccdbea0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb22162a1c2577d47964bcccdbea0fc">&#9670;&nbsp;</a></span>CRCDATAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a> CRCDATAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) CRC Data Input. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01040">1040</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="af66ca4b9f5a6270cd37a5322e41e27af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66ca4b9f5a6270cd37a5322e41e27af">&#9670;&nbsp;</a></span>CRCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a> CRCSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 8) CRC Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01042">1042</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a58f09c87a750300ff7f9f93be50a0e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f09c87a750300ff7f9f93be50a0e8c">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 16) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01038">1038</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="af28d69d1472a67b2881b73eec8dd366f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28d69d1472a67b2881b73eec8dd366f">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0D (R/W 8) Debug Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01043">1043</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a994e07c97c900859176588a68b1aa176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994e07c97c900859176588a68b1aa176">&#9670;&nbsp;</a></span>DMAC_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_dmac_ch__num.html">DmacCh_num</a> DMAC_CH_NUM[<a class="el" href="group___s_a_m3_x_a___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x3C) ch_num = 0 .. 5 </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00072">72</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a9b56a1059f18ec6487ead9b6fa613430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b56a1059f18ec6487ead9b6fa613430">&#9670;&nbsp;</a></span>DMAC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DMAC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x02C) DMAC Channel Handler Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00069">69</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a4ee679a07cb3ae4d7793eb06683f5322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee679a07cb3ae4d7793eb06683f5322">&#9670;&nbsp;</a></span>DMAC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DMAC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x028) DMAC Channel Handler Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00068">68</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a8c9787ff95585e44d3ff51bdde152e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9787ff95585e44d3ff51bdde152e7f">&#9670;&nbsp;</a></span>DMAC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DMAC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x030) DMAC Channel Handler Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00070">70</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a83c21df27a8f2bdd6f93c256cd5419e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c21df27a8f2bdd6f93c256cd5419e2">&#9670;&nbsp;</a></span>DMAC_CREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_CREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x00C) DMAC Software Chunk Transfer Request Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00061">61</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="adcfd2739a5e8f487e465b12afe1b7de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfd2739a5e8f487e465b12afe1b7de4">&#9670;&nbsp;</a></span>DMAC_EBCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DMAC_EBCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00065">65</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a02cc43871236b95445f4823a346327c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cc43871236b95445f4823a346327c7">&#9670;&nbsp;</a></span>DMAC_EBCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DMAC_EBCIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00064">64</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a92565d777ec096c7335c846945ad34db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92565d777ec096c7335c846945ad34db">&#9670;&nbsp;</a></span>DMAC_EBCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DMAC_EBCIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00066">66</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a5908ca28d089e2370624a75035504746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5908ca28d089e2370624a75035504746">&#9670;&nbsp;</a></span>DMAC_EBCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DMAC_EBCISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00067">67</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="adeac4d8d652d757b58fadc5f66ae7354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeac4d8d652d757b58fadc5f66ae7354">&#9670;&nbsp;</a></span>DMAC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_EN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x004) DMAC Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00059">59</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a082b1d9e0dae4e101dea936a9ae38d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082b1d9e0dae4e101dea936a9ae38d21">&#9670;&nbsp;</a></span>DMAC_GCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_GCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x000) DMAC Global Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00058">58</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a5a72ee5a868c25d43523eb1fc9ba2bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a72ee5a868c25d43523eb1fc9ba2bca">&#9670;&nbsp;</a></span>DMAC_LAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_LAST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x010) DMAC Software Last Transfer Flag Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00062">62</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a100db240a713c8acf87c56c276d30f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100db240a713c8acf87c56c276d30f35">&#9670;&nbsp;</a></span>DMAC_SREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_SREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x008) DMAC Software Single Request Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00060">60</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a0d17c0a333c1bf89e5772ef6a4dcfe1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d17c0a333c1bf89e5772ef6a4dcfe1f">&#9670;&nbsp;</a></span>DMAC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x1E4) DMAC Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00074">74</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="af11ff9b4b10625ea8322011068c81fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11ff9b4b10625ea8322011068c81fb8">&#9670;&nbsp;</a></span>DMAC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DMAC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac.html" title="DMAC APB hardware registers. ">Dmac</a> Offset: 0x1E8) DMAC Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00075">75</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a3d322167585abb8aa35805bb00e9bf54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d322167585abb8aa35805bb00e9bf54">&#9670;&nbsp;</a></span>INTPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a> INTPEND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 16) Interrupt Pending. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01049">1049</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a554dd4501cfc63278a4a2838ab2bfcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554dd4501cfc63278a4a2838ab2bfcfc">&#9670;&nbsp;</a></span>INTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a> INTSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/ 32) Interrupt Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01051">1051</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="acf69858689aba40deb2d58ae55bd0006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf69858689aba40deb2d58ae55bd0006">&#9670;&nbsp;</a></span>PENDCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a> PENDCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/ 32) Pending Channels. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01053">1053</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a68268a89356b2aa69cc5fdac65c4cdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68268a89356b2aa69cc5fdac65c4cdff">&#9670;&nbsp;</a></span>PRICTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a> PRICTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Priority Control 0. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01047">1047</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a421b7353ef375d478b4f09ca5d74f2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421b7353ef375d478b4f09ca5d74f2df">&#9670;&nbsp;</a></span>QOSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a> QOSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0E (R/W 8) QOS Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01044">1044</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00063">63</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a090acd0ea687f5a1b4f3e109c9133e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090acd0ea687f5a1b4f3e109c9133e77">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01045">1045</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a1823db3468978991b73e878d603de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823db3468978991b73e878d603de39a">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00071">71</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a979c140957ac8c90c8eb96f3bcc4b6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979c140957ac8c90c8eb96f3bcc4b6d6">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01048">1048</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="aad6dd23dd5c71770682eb138e99a09e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6dd23dd5c71770682eb138e99a09e2">&#9670;&nbsp;</a></span>Reserved3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[46]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00073">73</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a19120e3c32047cf7063f82b3c5168578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19120e3c32047cf7063f82b3c5168578">&#9670;&nbsp;</a></span>Reserved3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01050">1050</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ab8fc4468905e3a15b2bd2938c20352fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fc4468905e3a15b2bd2938c20352fa">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01057">1057</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="af394bf9b0d9734e8ff54edce637994a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af394bf9b0d9734e8ff54edce637994a1">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01060">1060</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a00d71a9bbb521a12fd1a3e6cd3ce98aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d71a9bbb521a12fd1a3e6cd3ce98aa">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01062">1062</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a3e1671940da05ad5800230cf398310d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1671940da05ad5800230cf398310d0">&#9670;&nbsp;</a></span>SWTRIGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a> SWTRIGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Software Trigger Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01046">1046</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ae67c9b5dfcbbc13be0738813e8cf1db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67c9b5dfcbbc13be0738813e8cf1db5">&#9670;&nbsp;</a></span>WRBADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a> WRBADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dmac_8h_source.html#l01056">1056</a> of file <a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2dmac_8h_source.html">dmac.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__dmac_8h_source.html">component_dmac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
