<ul class="inline-task-list" data-inline-tasks-content-id="16168541"><style>[data-colorid=m14rxqtw1e]{color:#707070} html[data-color-mode=dark] [data-colorid=m14rxqtw1e]{color:#8f8f8f}</style><li data-inline-task-id="96"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Make functional coverage configurable so that it takes care of every different type of config and does not spit out cover properties that do not apply in the particular configuration</li><li data-inline-task-id="36"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Add additional functional coverage properties</li><li data-inline-task-id="41"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a><span style="line-height: 1.42857;">&nbsp;</span><span style="line-height: 1.42857;">&nbsp;Go through&nbsp;</span><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Error+logging+and+interrupt+checks" rel="nofollow" style="line-height: 1.42857;">error/csr document</a><span style="line-height: 1.42857;">&nbsp;and confirm that all tasks are done</span></li><li class="checked" data-inline-task-id="39"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Convert all test cases to use Ralgen</li><li data-inline-task-id="42"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Configuration space coverage point where DMI is connected to the NCTI as well as externally exported. (#Cov.DMI.DMIConnectedToNCTI, #Cov.DMI.DMIExportedOut) - Can add to PSYS testlist?</li><li class="checked" data-inline-task-id="43"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> End of sim checks for all DMI credits, DMI structures empty, DMI fifo's empty (#Check.DMI.EOSChecks)</li><li class="checked" data-inline-task-id="44"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Coverage and check to make sure that requests from all types of data width agents reach the DMI (system level coverage already present) (#Check.DMI.DTROffset, #Cov.DMI.DTROffset, #Cov.DMI.AllDataWidthCombinationsReceivedForWrites)&nbsp;<span data-colorid="m14rxqtw1e"><s>Cov.DMI.AllDataWidthCombinationsReceivedForReads,</s> - Reads are always cacheline wide</span></li><li data-inline-task-id="45"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Cache coherence window should be non-zero in some configs (config space coverage) (#Cov.AIU.NonZeroCacheCohWin,&nbsp;#Cov.IOC.NonZeroCacheCohWin,&nbsp;#Cov.DCE.NonZeroCacheCohWin, <s>Cov.DMI.NonZeroCacheCohWin,</s> #Cov.SYS.NonZeroCacheCohWin) Chirag, Aniket: NA for DMI</li><li data-inline-task-id="46"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> One config where there is memory space underneath the coherence window (ex: 42 bit Ax Address and &gt; 1 memory region where each region has a non 0 address prefix) (#Cov.AIU.AddressesUnderCohWin,&nbsp;#Cov.IOC.AddressesUnderCohWin,&nbsp;#Cov.DCE.AddressesUnderCohWin, <s>Cov.DMI.AddressesUnderCohWin</s>, #Cov.SYS.AddressesUnderCohWin) - Chirag, Aniket - NA for DMI</li><li class="checked" data-inline-task-id="47"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Same address with differing secure bits outstanding and colliding at the same time in each RTL structure (#Cov.DMI.AddressSameDifferentSecureBit,&nbsp;</li><li data-inline-task-id="92"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Same address with differing secure bits outstanding and colliding at the same time in each RTL structure&nbsp;#Cov.SYS.AddressSameDifferentSecureBit)</li><li class="checked" data-inline-task-id="93"><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a>&nbsp;Same address with differing secure bits outstanding and colliding at the same time in each RTL structure (Cov.IOC.AddressSameDifferentSecureBit, (Removing for IO cache since I have a directed tests for this case) #Cov.AIU.AddressSameDifferentSecureBit,&nbsp;#Cov.DCE.AddressSameDifferentSecureBit, #Cov.SYS.AddressSameDifferentSecureBit)</li><li data-inline-task-id="48"><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> wSecurityAttribute = 0 but requests with different AxProt and same address outstanding at the same time (#Cov.AIU.SecureBitDisabledAxProtDifferentAtSameTime)</li><li class="checked" data-inline-task-id="49"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Live checks for Pressure (#Check.DMI.PressureChecks)</li><li class="checked" data-inline-task-id="94"><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a>&nbsp;Live checks for Pressure&nbsp;#Check.AIU.PressureChecks, #Check.IOC.PressureChecks, #Check.DCE.PressureChecks</li><li data-inline-task-id="50"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Coverage to make sure that there are higher urgency requests which have not reached pressure calculation&nbsp;(#Cov.DMI.HigherUrgencyOnReqThatDoesNotContributeToPressure, #Cov.IOC.HigherUrgencyOnReqThatDoesNotContributeToPressure,&nbsp;#Cov.AIU.HigherUrgencyOnReqThatDoesNotContributeToPressure ,#Cov.DCE.HigherUrgencyOnReqThatDoesNotContributeToPressure)</li><li class="checked" data-inline-task-id="51"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Check that when reset is asserted, all ready's/ valids are appropriately de-asserted&nbsp;#Check.DMI.ResetReadyCheck</li><li data-inline-task-id="95"><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a>&nbsp;Check that when reset is asserted, all ready's / valids are appropriately de-asserted (, #Check.DCE.ResetReadyCheck,&nbsp;#Check.IOC.ResetReadyCheck,&nbsp;#Check.AIU.ResetReadyCheck)&nbsp;</li><li data-inline-task-id="52"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> System reset coverage to make sure FNOC block has reset de-asserted at a different clock edge than the concerto block (#Cov.SYS.UnitResetDifferentThanFNocReset)</li><li class="checked" data-inline-task-id="53"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> All structures are empty when reset de-asserts (#Check.DMI.ResetDeAssertionStructuresEmpty)&nbsp;</li><li data-inline-task-id="54"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> DCE block level power management: Make sure multiple AIU agents are powered down at the same time (#Test.DCE.MultipleAgentsPoweredDown)</li><li data-inline-task-id="55"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> System level multiple agents going into isolation mode at the same time (#Test.SYS.MultipleAgentsInIsolMode): Not sure if we should be testing this.</li><li data-inline-task-id="56"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> System level test where the agent goes in isolation mode both before and after all other agents have been powered down (Test.SYS.IsolModeAllAgentsPoweredDownBeforeAndAfter) -&gt; powering down agents afterwards will cause coherency issues from which it might be difficult to recover.</li><li class="checked" data-inline-task-id="57"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> DMI Trans Actv check (#Check.DMI.TransActvCheck)</li><li class="checked" data-inline-task-id="60"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: #Cov.DMI.HntReqRspWhenHttFull</li><li class="checked" data-inline-task-id="61"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: #Check.DMI.NoDTwRspWithoutBResp</li><li class="checked" data-inline-task-id="62"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>:&nbsp;#Check.DMI.SFITransIDFieldCorrect</li><li class="checked" data-inline-task-id="63"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: From Concerto DMI Arch Spec Section 4.2:&nbsp;If a DMI is configured without HTT resources, the DMI transport layer simply returns an HNTrsp message when an HNTreq message is received. (#Check.DMI.HntWhenNoHTTPresent, #Cov.DMI.HntWhenNoHTTPresent)&nbsp;(P2)</li><li class="checked" data-inline-task-id="64"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> CMPS v7.0 Check that if its a WTT hit, the HntReq is discarded (#Check.DMI.WttHitHntReqDiscarded)</li><li class="checked" data-inline-task-id="65"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;CMPS v7.0 Check that if its a HTT hit, the HntReq is discarded (#Check.DMI.HttHitHntReqDiscarded)</li><li class="checked" data-inline-task-id="66"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Check that there are only unique addresses in the HTT (#Check.DMI.UniqueAddressInHTT)</li><li class="checked" data-inline-task-id="67"><s><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> If a HntReq hits an HTT entry, the timeout value should be refreshed (Check.DMI.TimeoutValueRefreshedOnHntReqHitInHTT) </s>This is not the implemented behavior</li><li class="checked" data-inline-task-id="68"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Htt full (#Cov.DMI.HttFull, #Cov.DMI.HttFullWithHntReqComingIn)</li><li data-inline-task-id="69"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Change the timeout in the middle of the test (#Test.DMI.TimeoutValueChangingInMiddleOfSim)</li><li class="checked" data-inline-task-id="70"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> DTWReq invalidates HTT resource (#Check.DMI.DTWReqInvalidatesHTT, #Cov.DMI.DTWReqHitsHTT)</li><li class="checked" data-inline-task-id="71"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> HTT full coverage conditions (#Cov.DMI.HTTFullDTWReq, #Cov.DMI.HTTFullMRDReq, #Cov.DMI.HTTFullHNTReq)</li><li data-inline-task-id="72"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> De-assert sfi_mst_req_rdy forever. Send one HntReq and, once you see a AR read request, the DMI should be able to accept the read response (To prevent system deadlock, the DMI must be able to accept a memory read response for every memory read request that has been issued in response to an HNTreq message.) (#Test.DMI.RReadyNotZeroForeverBecauseOfSFIMstReqRdyEqualto0)&nbsp;(P2)</li><li class="checked" data-inline-task-id="73"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (A subsequent DTWreq message may invalidate or update an HTT resource (see Section 7.4.1) while a memory read request is outstanding.) (#Check.DMI.OldReadDataShouldNotBeReceivedWhenDTWReqIsSentWithOutstandingReadReq)</li><li class="checked" data-inline-task-id="74"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (#Check.DMI.HntRspFields) (#Check.DMI.DTRReqFields) (#Check.DMI.DTWRspFields) (#Check.DMI.MRDRspFields)</li><li class="checked" data-inline-task-id="75"><s><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (Cov.DMI.MRDReqWithHTTReadResponseStillNotReceived) </s>- this is illegal</li><li class="checked" data-inline-task-id="76"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (#Cov.DMI.RTTFull) (#Cov.DMI.RTTFullHTTFullReadResponsesNotReceived) <s>(CeckDMIHTTFullRTTFullNoNewRequestsReceived - add an assertion for system level for this) </s>this check is incorrect. Instead this in scb: (#Check.DMI.RTTFullNoNewMRDReqReceived)</li><li data-inline-task-id="77"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> &nbsp;(If a DTRreq message cannot be issued, the DMI may backpressure the memory read responses, and to prevent system deadlock, blocking the memory read responses must not block protocol request and response messages) Directed test case where sfi_mst_req_rdy = 0 and wait till RTT and WTT get full (#Test.DMI.RTTFullHTTFullEvenThoughSFIMstReqRdyEqualTo0) (P2)</li><li data-inline-task-id="78"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (If the DMI is configured with RTT-Data resources, a DMI must accept the memory read response. In this case, the protocol layer updates the appropriate RTT-Ctrl resource and buffers the data in the appropriate RTT-Data resource) Directed test case to test this statement (#Test.DMI.RTTDataResponseNotBackPressuredDueToSFIMstReqRspEqualTo0)&nbsp;(P2)</li><li data-inline-task-id="79"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (To prevent system deadlock, a DMI must also ensure that HNTreq messages and DTWreq messages can make forward progress through the DMI, regardless of the availability of RTT resources.) Back pressure AR channel (#Test.DMI.RTTFullAndDTWReqAndHNTReqAreNotBackPressured) -&gt; similar to two points above&nbsp;(P2)</li><li class="checked" data-inline-task-id="80"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Check that this never happens - an RTT entry has an address and it gets a DTWReq wit hthe same address (#Check.DMI.DTWReqAddressHitOnAnRTTEntry)</li><li class="checked" data-inline-task-id="81"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> #Check.DMI.WTTFullAndNoNewDTWReqAccepted</li><li data-inline-task-id="82"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> (To prevent system deadlock, backpressure of memory write responses must not block protocol request and response messages) Directed test to test this (#Test.DMI.BackPressureOfMemoryWriteResponseShouldNotBlockMRDReqDTWReqHNTReq)</li><li class="checked" data-inline-task-id="83"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;Credit check for DTR #Check.DMI.DTRReqCreditCheck #Cov.DMI.DTRReqCreditsExhausted</li><li data-inline-task-id="84"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> HntReq should not get backpressured. Write a test which only sends HntReq and an assertion to check that the ready signal is never de-asserted for this test. LP item. #Check.DMI.HNTReqIsNotBackPressured</li><li data-inline-task-id="85"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Enable DMI scoreboard in psys regressions.<br /><br /></li></ul>
<h2 id="NcoreDMIDVchecklist-DMIArchSpecReview">DMI Arch Spec Review</h2><ul class="inline-task-list" data-inline-tasks-content-id="16168541"><li class="checked" data-inline-task-id="86"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> wAwid and wArid js check to make sure the width is correct based on HTT/RTT/WTT sizes (Sec 3.3) #Check.DMI.wAwId.width #<span style="line-height: 1.42857;">Check.DMI.wAwId.width</span></li><li class="checked" data-inline-task-id="87"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> AXI and SFI address widths should be the same #Check.DMI.AXIAndSFIAddressWidthSame</li><li data-inline-task-id="88"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> Check that HTT does not store address interleave bits. (Travis)</li><li class="checked" data-inline-task-id="89"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>&nbsp;JS TransId width checks #Check.DMI.wTransIDFromSoftware</li><li data-inline-task-id="91"><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>&nbsp;JS TransId width checks&nbsp;&nbsp;#Check.AIU.wTransIDFromSoftware #Check.DCE.wTransIDFromSoftware</li><li class="checked" data-inline-task-id="90"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a> #Check.DMI.DtrReqSFIFields&nbsp;</li></ul>
<p>&nbsp;</p>