

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:29:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Row_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 4.040 us | 4.040 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      100|      100|        50|          -|          -|     2|    no    |
        | + Row_Loop           |       48|       48|        24|          -|          -|     2|    no    |
        |  ++ Col_Loop         |       22|       22|        11|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     371|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     137|    -|
|Register         |        -|      -|     101|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     101|     574|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_399_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_265_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_1_fu_405_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_fu_271_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_423_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_fu_291_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_1_fu_450_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_437_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_247_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_187_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_207_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_379_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_532_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_538_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_373_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_181_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_201_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_241_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_393_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_259_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_343_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_355_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_361_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_496_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_502_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_514_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_520_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_337_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_235_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_367_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_508_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_526_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_349_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_544_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_385_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 371|         181|         130|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_116          |   9|          2|    2|          4|
    |conv_1_out_address0  |  15|          3|    5|         15|
    |f_0_reg_94           |   9|          2|    2|          4|
    |grp_fu_174_p1        |  15|          3|   32|         96|
    |max_1_0_reg_128      |   9|          2|   32|         64|
    |max_1_1_reg_151      |   9|          2|   32|         64|
    |mpc_0_0_reg_140      |   9|          2|    2|          4|
    |mpc_0_1_reg_163      |   9|          2|    2|          4|
    |r_0_reg_105          |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 137|         29|  112|        268|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln23_1_reg_629   |   2|   0|    2|          0|
    |add_ln23_reg_611     |   2|   0|    2|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_116          |   2|   0|    2|          0|
    |c_reg_597            |   2|   0|    2|          0|
    |f_0_reg_94           |   2|   0|    2|          0|
    |f_reg_555            |   2|   0|    2|          0|
    |max_1_0_reg_128      |  32|   0|   32|          0|
    |max_1_1_reg_151      |  32|   0|   32|          0|
    |mpc_0_0_reg_140      |   2|   0|    2|          0|
    |mpc_0_1_reg_163      |   2|   0|    2|          0|
    |or_ln25_reg_589      |   1|   0|    2|          1|
    |r_0_reg_105          |   2|   0|    2|          0|
    |r_reg_574            |   2|   0|    2|          0|
    |shl_ln26_reg_602     |   1|   0|    2|          1|
    |trunc_ln25_reg_579   |   1|   0|    1|          0|
    |zext_ln13_1_reg_566  |   2|   0|    5|          3|
    |zext_ln13_reg_560    |   2|   0|    6|          4|
    |zext_ln25_reg_584    |   2|   0|    4|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 101|   0|  112|         11|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 7 
6 --> 5 
7 --> 8 4 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %f_0, -2" [pooling.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [pooling.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [pooling.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %f_0 to i6" [pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %f_0 to i5" [pooling.cpp:13]   --->   Operation 21 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 22 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 23 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0, -2" [pooling.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 26 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [pooling.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pooling.cpp:13]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %r_0 to i1" [pooling.cpp:25]   --->   Operation 31 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 32 'shl' 'shl_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [pooling.cpp:35]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %tmp_s to i4" [pooling.cpp:25]   --->   Operation 34 'zext' 'zext_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln25 = or i2 %shl_ln25, 1" [pooling.cpp:25]   --->   Operation 35 'or' 'or_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:16]   --->   Operation 36 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pooling.cpp:38]   --->   Operation 37 'specregionend' 'empty_11' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 38 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.18>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Pool_Row_Loop_end ]"   --->   Operation 39 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 40 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [pooling.cpp:16]   --->   Operation 42 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Pool_Row_Loop_begin" [pooling.cpp:16]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %c_0, 1" [pooling.cpp:26]   --->   Operation 45 'shl' 'shl_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 46 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 47 'br' <Predicate = (!icmp_ln16)> <Delay = 1.18>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pooling.cpp:37]   --->   Operation 48 'specregionend' 'empty_10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 49 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ 0x3810000000000000, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pooling.cpp:28]   --->   Operation 50 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pooling.cpp:23]   --->   Operation 51 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pooling.cpp:23]   --->   Operation 52 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.00ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pooling.cpp:23]   --->   Operation 54 'add' 'add_ln23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop, label %._crit_edge.0" [pooling.cpp:23]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %shl_ln26, %mpc_0_0" [pooling.cpp:26]   --->   Operation 56 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i2.i1(i1 %trunc_ln25, i1 false, i2 %add_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 57 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_10 to i6" [pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.36ns)   --->   "%add_ln28 = add i6 %zext_ln13, %zext_ln28" [pooling.cpp:28]   --->   Operation 59 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 60 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 61 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 62 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3) nounwind" [pooling.cpp:33]   --->   Operation 63 'specregionend' 'empty_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 64 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.18ns)   --->   "br label %5" [pooling.cpp:23]   --->   Operation 65 'br' <Predicate = (icmp_ln23)> <Delay = 1.18>

State 6 <SV = 5> <Delay = 19.6>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 66 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 67 'load' 'conv_1_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 68 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 70 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pooling.cpp:28]   --->   Operation 71 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 72 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 73 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 74 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 75 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 76 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 77 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 78 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 79 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 80 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (15.7ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %max_1_0" [pooling.cpp:28]   --->   Operation 81 'fcmp' 'tmp_6' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pooling.cpp:28]   --->   Operation 82 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pooling.cpp:28]   --->   Operation 83 'select' 'select_ln28' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.03>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_1_0, %Pool_Row_Loop ], [ %select_ln28_1, %._crit_edge.1 ]" [pooling.cpp:28]   --->   Operation 85 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop ], [ %add_ln23_1, %._crit_edge.1 ]" [pooling.cpp:23]   --->   Operation 86 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.61ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pooling.cpp:23]   --->   Operation 87 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 88 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.00ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pooling.cpp:23]   --->   Operation 89 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end, label %._crit_edge.1" [pooling.cpp:23]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %shl_ln26, %mpc_0_1" [pooling.cpp:26]   --->   Operation 91 'add' 'add_ln26_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %or_ln25, i2 %add_ln26_1, i1 false)" [pooling.cpp:28]   --->   Operation 92 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %tmp_11 to i6" [pooling.cpp:28]   --->   Operation 93 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.36ns)   --->   "%add_ln28_1 = add i6 %zext_ln13, %zext_ln28_2" [pooling.cpp:28]   --->   Operation 94 'add' 'add_ln28_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 95 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 96 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 97 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 98 'specregionend' 'empty_8' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %c_0 to i4" [pooling.cpp:35]   --->   Operation 99 'zext' 'zext_ln35' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln25" [pooling.cpp:35]   --->   Operation 100 'add' 'add_ln35' <Predicate = (icmp_ln23_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 101 'bitconcatenate' 'tmp_15_cast' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %zext_ln13_1, %tmp_15_cast" [pooling.cpp:35]   --->   Operation 102 'add' 'add_ln35_1' <Predicate = (icmp_ln23_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 103 'zext' 'zext_ln35_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 104 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.42ns)   --->   "store float %max_1_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 105 'store' <Predicate = (icmp_ln23_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:16]   --->   Operation 106 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 19.6>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 109 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 110 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pooling.cpp:28]   --->   Operation 112 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 113 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 114 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 117 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 118 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 119 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 120 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 121 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (15.7ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pooling.cpp:28]   --->   Operation 122 'fcmp' 'tmp_9' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pooling.cpp:28]   --->   Operation 123 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pooling.cpp:28]   --->   Operation 124 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [pooling.cpp:23]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
f_0                 (phi              ) [ 001000000]
icmp_ln10           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
f                   (add              ) [ 011111111]
br_ln10             (br               ) [ 000000000]
specloopname_ln11   (specloopname     ) [ 000000000]
tmp                 (specregionbegin  ) [ 000111111]
zext_ln13           (zext             ) [ 000111111]
zext_ln13_1         (zext             ) [ 000111111]
br_ln13             (br               ) [ 001111111]
ret_ln39            (ret              ) [ 000000000]
r_0                 (phi              ) [ 000100000]
icmp_ln13           (icmp             ) [ 001111111]
empty_4             (speclooptripcount) [ 000000000]
r                   (add              ) [ 001111111]
br_ln13             (br               ) [ 000000000]
specloopname_ln14   (specloopname     ) [ 000000000]
tmp_2               (specregionbegin  ) [ 000011111]
trunc_ln25          (trunc            ) [ 000011111]
shl_ln25            (shl              ) [ 000000000]
tmp_s               (bitconcatenate   ) [ 000000000]
zext_ln25           (zext             ) [ 000011111]
or_ln25             (or               ) [ 000011111]
br_ln16             (br               ) [ 001111111]
empty_11            (specregionend    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
c_0                 (phi              ) [ 000011111]
icmp_ln16           (icmp             ) [ 001111111]
empty_5             (speclooptripcount) [ 000000000]
c                   (add              ) [ 001111111]
br_ln16             (br               ) [ 000000000]
specloopname_ln17   (specloopname     ) [ 000000000]
shl_ln26            (shl              ) [ 000001111]
tmp_3               (specregionbegin  ) [ 000001100]
br_ln23             (br               ) [ 001111111]
empty_10            (specregionend    ) [ 000000000]
br_ln13             (br               ) [ 001111111]
max_1_0             (phi              ) [ 000001111]
mpc_0_0             (phi              ) [ 000001000]
icmp_ln23           (icmp             ) [ 001111111]
empty_7             (speclooptripcount) [ 000000000]
add_ln23            (add              ) [ 001111111]
br_ln23             (br               ) [ 000000000]
add_ln26            (add              ) [ 000000000]
tmp_10              (bitconcatenate   ) [ 000000000]
zext_ln28           (zext             ) [ 000000000]
add_ln28            (add              ) [ 000000000]
zext_ln28_1         (zext             ) [ 000000000]
conv_1_out_addr     (getelementptr    ) [ 000000100]
empty_6             (specregionend    ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000000011]
br_ln23             (br               ) [ 001111111]
specloopname_ln24   (specloopname     ) [ 000000000]
conv_1_out_load     (load             ) [ 000000000]
bitcast_ln28        (bitcast          ) [ 000000000]
tmp_1               (partselect       ) [ 000000000]
trunc_ln28          (trunc            ) [ 000000000]
bitcast_ln28_1      (bitcast          ) [ 000000000]
tmp_5               (partselect       ) [ 000000000]
trunc_ln28_1        (trunc            ) [ 000000000]
icmp_ln28           (icmp             ) [ 000000000]
icmp_ln28_1         (icmp             ) [ 000000000]
or_ln28             (or               ) [ 000000000]
icmp_ln28_2         (icmp             ) [ 000000000]
icmp_ln28_3         (icmp             ) [ 000000000]
or_ln28_1           (or               ) [ 000000000]
and_ln28            (and              ) [ 000000000]
tmp_6               (fcmp             ) [ 000000000]
and_ln28_1          (and              ) [ 000000000]
select_ln28         (select           ) [ 001111111]
br_ln23             (br               ) [ 001111111]
max_1_1             (phi              ) [ 000000011]
mpc_0_1             (phi              ) [ 000000010]
icmp_ln23_1         (icmp             ) [ 001111111]
empty_9             (speclooptripcount) [ 000000000]
add_ln23_1          (add              ) [ 001111111]
br_ln23             (br               ) [ 000000000]
add_ln26_1          (add              ) [ 000000000]
tmp_11              (bitconcatenate   ) [ 000000000]
zext_ln28_2         (zext             ) [ 000000000]
add_ln28_1          (add              ) [ 000000000]
zext_ln28_3         (zext             ) [ 000000000]
conv_1_out_addr_1   (getelementptr    ) [ 000000001]
empty_8             (specregionend    ) [ 000000000]
zext_ln35           (zext             ) [ 000000000]
add_ln35            (add              ) [ 000000000]
tmp_15_cast         (bitconcatenate   ) [ 000000000]
add_ln35_1          (add              ) [ 000000000]
zext_ln35_1         (zext             ) [ 000000000]
max_pool_1_out_addr (getelementptr    ) [ 000000000]
store_ln35          (store            ) [ 000000000]
br_ln16             (br               ) [ 001111111]
specloopname_ln24   (specloopname     ) [ 000000000]
conv_1_out_load_1   (load             ) [ 000000000]
bitcast_ln28_2      (bitcast          ) [ 000000000]
tmp_7               (partselect       ) [ 000000000]
trunc_ln28_2        (trunc            ) [ 000000000]
bitcast_ln28_3      (bitcast          ) [ 000000000]
tmp_8               (partselect       ) [ 000000000]
trunc_ln28_3        (trunc            ) [ 000000000]
icmp_ln28_4         (icmp             ) [ 000000000]
icmp_ln28_5         (icmp             ) [ 000000000]
or_ln28_2           (or               ) [ 000000000]
icmp_ln28_6         (icmp             ) [ 000000000]
icmp_ln28_7         (icmp             ) [ 000000000]
or_ln28_3           (or               ) [ 000000000]
and_ln28_2          (and              ) [ 000000000]
tmp_9               (fcmp             ) [ 000000000]
and_ln28_3          (and              ) [ 000000000]
select_ln28_1       (select           ) [ 001111111]
br_ln23             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="conv_1_out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="conv_1_out_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="max_pool_1_out_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln35_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/7 "/>
</bind>
</comp>

<comp id="94" class="1005" name="f_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="1"/>
<pin id="96" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="f_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="r_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="1"/>
<pin id="107" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="2" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="c_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="max_1_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="max_1_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="mpc_0_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="mpc_0_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="max_1_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="max_1_1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/7 "/>
</bind>
</comp>

<comp id="163" class="1005" name="mpc_0_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="1"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="mpc_0_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="2" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 tmp_9/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln10_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="f_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln13_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln13_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln25_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln25_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln25_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln25_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln16_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln26_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln23_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln23_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln26_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_10_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="2"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="2" slack="0"/>
<pin id="281" dir="0" index="4" bw="1" slack="0"/>
<pin id="282" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln28_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln28_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="3"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln28_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln28_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln28_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln28_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln28_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln28_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln28_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="23" slack="0"/>
<pin id="345" dir="0" index="1" bw="23" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln28_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln28_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln28_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="23" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln28_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln28_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln28_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="1"/>
<pin id="389" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln23_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln23_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln26_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="2"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="3"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="0" index="3" bw="1" slack="0"/>
<pin id="415" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln28_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln28_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="4"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln28_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln35_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="2"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln35_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="3"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_15_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln35_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="4"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln35_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="bitcast_ln28_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln28_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="bitcast_ln28_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln28_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln28_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln28_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="23" slack="0"/>
<pin id="504" dir="0" index="1" bw="23" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln28_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln28_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln28_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="23" slack="0"/>
<pin id="522" dir="0" index="1" bw="23" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln28_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln28_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln28_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln28_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="1"/>
<pin id="548" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/8 "/>
</bind>
</comp>

<comp id="555" class="1005" name="f_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln13_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="3"/>
<pin id="562" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="566" class="1005" name="zext_ln13_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="4"/>
<pin id="568" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="r_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln25_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="2"/>
<pin id="581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln25_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="3"/>
<pin id="586" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="589" class="1005" name="or_ln25_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="3"/>
<pin id="591" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="597" class="1005" name="c_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="602" class="1005" name="shl_ln26_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln23_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="616" class="1005" name="conv_1_out_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="1"/>
<pin id="618" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln28_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln23_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="conv_1_out_addr_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="1"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln28_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="128" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="88" pin=1"/></net>

<net id="162"><net_src comp="154" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="67" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="128" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="151" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="98" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="98" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="98" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="98" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="109" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="109" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="109" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="109" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="109" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="217" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="120" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="120" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="120" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="144" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="144" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="144" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="271" pin="2"/><net_sink comp="276" pin=3"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="290"><net_src comp="276" pin="5"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="304"><net_src comp="67" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="128" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="319" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="305" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="315" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="337" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="323" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="333" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="349" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="174" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="67" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="128" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="167" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="167" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="167" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="422"><net_src comp="410" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="436"><net_src comp="116" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="463"><net_src comp="67" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="48" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="460" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="151" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="495"><net_src comp="478" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="464" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="52" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="474" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="496" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="482" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="492" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="508" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="174" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="67" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="151" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="558"><net_src comp="187" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="563"><net_src comp="193" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="569"><net_src comp="197" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="577"><net_src comp="207" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="582"><net_src comp="213" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="587"><net_src comp="231" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="592"><net_src comp="235" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="600"><net_src comp="247" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="605"><net_src comp="253" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="614"><net_src comp="265" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="619"><net_src comp="60" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="624"><net_src comp="385" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="632"><net_src comp="399" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="637"><net_src comp="73" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="642"><net_src comp="544" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		trunc_ln25 : 1
		shl_ln25 : 1
		tmp_s : 1
		zext_ln25 : 2
		or_ln25 : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln26 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln26 : 1
		tmp_10 : 2
		zext_ln28 : 3
		add_ln28 : 4
		zext_ln28_1 : 5
		conv_1_out_addr : 6
		conv_1_out_load : 7
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		tmp_5 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
	State 7
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		add_ln26_1 : 1
		tmp_11 : 2
		zext_ln28_2 : 3
		add_ln28_1 : 4
		zext_ln28_3 : 5
		conv_1_out_addr_1 : 6
		conv_1_out_load_1 : 7
		add_ln35 : 1
		tmp_15_cast : 2
		add_ln35_1 : 3
		zext_ln35_1 : 4
		max_pool_1_out_addr : 5
		store_ln35 : 6
	State 8
		bitcast_ln28_2 : 1
		tmp_7 : 2
		trunc_ln28_2 : 2
		tmp_8 : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 4
		tmp_9 : 1
		and_ln28_3 : 4
		select_ln28_1 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_181   |    0    |    0    |    8    |
|          |   icmp_ln13_fu_201   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_241   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_259   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_337   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_343  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_2_fu_355  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_361  |    0    |    0    |    18   |
|          |  icmp_ln23_1_fu_393  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_496  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_502  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_514  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_520  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_187       |    0    |    0    |    10   |
|          |       r_fu_207       |    0    |    0    |    10   |
|          |       c_fu_247       |    0    |    0    |    10   |
|          |    add_ln23_fu_265   |    0    |    0    |    10   |
|          |    add_ln26_fu_271   |    0    |    0    |    10   |
|    add   |    add_ln28_fu_291   |    0    |    0    |    15   |
|          |   add_ln23_1_fu_399  |    0    |    0    |    10   |
|          |   add_ln26_1_fu_405  |    0    |    0    |    10   |
|          |   add_ln28_1_fu_423  |    0    |    0    |    15   |
|          |    add_ln35_fu_437   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_450  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_174      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_385  |    0    |    0    |    32   |
|          | select_ln28_1_fu_544 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_235    |    0    |    0    |    0    |
|          |    or_ln28_fu_349    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_367   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_508   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_526   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_373   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_379  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_532  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_538  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_193   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_197  |    0    |    0    |    0    |
|          |   zext_ln25_fu_231   |    0    |    0    |    0    |
|          |   zext_ln28_fu_287   |    0    |    0    |    0    |
|   zext   |  zext_ln28_1_fu_296  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_419  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_428  |    0    |    0    |    0    |
|          |   zext_ln35_fu_433   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_455  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln25_fu_213  |    0    |    0    |    0    |
|          |   trunc_ln28_fu_315  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_333 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_474 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_492 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln25_fu_217   |    0    |    0    |    0    |
|          |    shl_ln26_fu_253   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_223     |    0    |    0    |    0    |
|bitconcatenate|     tmp_10_fu_276    |    0    |    0    |    0    |
|          |     tmp_11_fu_410    |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_442  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_305     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_323     |    0    |    0    |    0    |
|          |     tmp_7_fu_464     |    0    |    0    |    0    |
|          |     tmp_8_fu_482     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   429   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln23_1_reg_629   |    2   |
|     add_ln23_reg_611    |    2   |
|       c_0_reg_116       |    2   |
|        c_reg_597        |    2   |
|conv_1_out_addr_1_reg_634|    5   |
| conv_1_out_addr_reg_616 |    5   |
|        f_0_reg_94       |    2   |
|        f_reg_555        |    2   |
|     max_1_0_reg_128     |   32   |
|     max_1_1_reg_151     |   32   |
|     mpc_0_0_reg_140     |    2   |
|     mpc_0_1_reg_163     |    2   |
|     or_ln25_reg_589     |    2   |
|       r_0_reg_105       |    2   |
|        r_reg_574        |    2   |
|  select_ln28_1_reg_639  |   32   |
|   select_ln28_reg_621   |   32   |
|     shl_ln26_reg_602    |    2   |
|    trunc_ln25_reg_579   |    1   |
|   zext_ln13_1_reg_566   |    5   |
|    zext_ln13_reg_560    |    6   |
|    zext_ln25_reg_584    |    4   |
+-------------------------+--------+
|          Total          |   178  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   4  |   5  |   20   ||    21   |
|    c_0_reg_116   |  p0  |   2  |   2  |    4   ||    9    |
|  max_1_0_reg_128 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_174    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||  4.845  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   48   |
|  Register |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   178  |   477  |
+-----------+--------+--------+--------+--------+
