
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_56500Mlength_208M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2847833 heartbeat IPC: 3.51144 cumulative IPC: 3.51144 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5704976 heartbeat IPC: 3.5 cumulative IPC: 3.50571 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8509193 heartbeat IPC: 3.56606 cumulative IPC: 3.5256 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11009193 heartbeat IPC: 4 cumulative IPC: 3.63333 (Simulation time: 0 hr 1 min 34 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 11009193 (Simulation time: 0 hr 1 min 34 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 15955443 heartbeat IPC: 2.02173 cumulative IPC: 2.02173 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 19433166 heartbeat IPC: 2.87544 cumulative IPC: 2.37418 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 22868532 heartbeat IPC: 2.9109 cumulative IPC: 2.52965 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 36700759 heartbeat IPC: 0.72295 cumulative IPC: 1.55693 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 51059703 heartbeat IPC: 0.69643 cumulative IPC: 1.24842 (Simulation time: 0 hr 6 min 58 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 65484817 heartbeat IPC: 0.693236 cumulative IPC: 1.10141 (Simulation time: 0 hr 8 min 45 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 79850372 heartbeat IPC: 0.69611 cumulative IPC: 1.01683 (Simulation time: 0 hr 10 min 32 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 94191577 heartbeat IPC: 0.697292 cumulative IPC: 0.961742 (Simulation time: 0 hr 12 min 18 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 108639993 heartbeat IPC: 0.692117 cumulative IPC: 0.92184 (Simulation time: 0 hr 14 min 4 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 123005425 heartbeat IPC: 0.696115 cumulative IPC: 0.892887 (Simulation time: 0 hr 15 min 51 sec) 
Finished CPU 0 instructions: 100000004 cycles: 111996233 cumulative IPC: 0.892887 (Simulation time: 0 hr 15 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.892887 instructions: 100000004 cycles: 111996233
cpu0_DTLB TOTAL     ACCESS:   16107186  HIT:   16084569  MISS:      22617
cpu0_DTLB LOAD      ACCESS:   12853993  HIT:   12839340  MISS:      14653
cpu0_DTLB RFO       ACCESS:    3253193  HIT:    3245229  MISS:       7964
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 139.091 cycles
cpu0_DTLB MSHR FULL EVENTS: 337 MSHR MERGE EVENTS: 134185
cpu0_ITLB TOTAL     ACCESS:    3462372  HIT:    3462367  MISS:          5
cpu0_ITLB LOAD      ACCESS:    3462372  HIT:    3462367  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 303.6 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I LOAD      ACCESS:        202  HIT:        134  MISS:         68
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 191.706 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      22622  HIT:       1057  MISS:      21565
cpu0_STLB LOAD      ACCESS:      14658  HIT:       1024  MISS:      13634
cpu0_STLB RFO       ACCESS:       7964  HIT:         33  MISS:       7931
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 137.506 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:    6436351  HIT:    4992818  MISS:    1443533
cpu0_L1D LOAD      ACCESS:    3410570  HIT:    2477650  MISS:     932920
cpu0_L1D RFO       ACCESS:    3004220  HIT:    2495158  MISS:     509062
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      21561  HIT:      20010  MISS:       1551
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 405.203 cycles
cpu0_L1D MSHR FULL EVENTS: 1164097 MSHR MERGE EVENTS: 7988060
cpu0_L2C TOTAL     ACCESS:    1952574  HIT:     510555  MISS:    1442017
cpu0_L2C LOAD      ACCESS:     932988  HIT:         54  MISS:     932934
cpu0_L2C RFO       ACCESS:     509062  HIT:          5  MISS:     509057
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     508973  HIT:     508971  MISS:          2
cpu0_L2C TRANSLATION ACCESS:       1551  HIT:       1525  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 395.561 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2884036  HIT:      53206  MISS:    1388811
LLC LOAD      ACCESS:     932934  HIT:      52243  MISS:     880691
LLC RFO       ACCESS:     509057  HIT:        958  MISS:     508099
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1442019  HIT:          0  MISS:    1442019
LLC TRANSLATION ACCESS:         26  HIT:          5  MISS:         21
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 389.911 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      75456  ROW_BUFFER_MISS:    1313353
 DBUS AVG_CONGESTED_CYCLE:    3.99012
 WQ ROW_BUFFER_HIT:      49585  ROW_BUFFER_MISS:     471192  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9865% MPKI: 0.03057 Average ROB Occupancy at Mispredict: 156.143
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03008
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

