// Seed: 1547579362
macromodule module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    output tri1 id_3
);
  assign id_0 = 1;
  wire id_5;
  tri  id_6;
  always @(1'b0 ~^ 1 or posedge 1) id_0 = id_6;
  wire id_7;
  id_8(
      .id_0(1),
      .id_1(1),
      .id_2(id_5),
      .id_3(1 < 1),
      .id_4(id_6 == 1),
      .id_5(id_6),
      .id_6(1),
      .id_7(1 == id_7),
      .id_8(id_6),
      .id_9(1),
      .id_10({1 + 1'b0, (1'b0)}),
      .id_11(),
      .id_12(1),
      .id_13(id_2)
  );
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5
    , id_10,
    output tri0 id_6,
    input wor id_7,
    output wire id_8
);
  assign id_10 = id_7;
  module_0(
      id_10, id_10, id_4, id_8
  );
endmodule
