TimeQuest Timing Analyzer report for Single_Cycle_CPU
Tue May 14 16:36:22 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Arena_Control:inst1|Arena_controlLines[3]'
 12. Slow Model Setup: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 13. Slow Model Setup: 'INPUT_WE'
 14. Slow Model Hold: 'INPUT_WE'
 15. Slow Model Hold: 'Arena_Control:inst1|Arena_controlLines[3]'
 16. Slow Model Hold: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 17. Slow Model Minimum Pulse Width: 'INPUT_WE'
 18. Slow Model Minimum Pulse Width: 'Arena_ALU:inst3|Arena_ALU_OUT[0]'
 19. Slow Model Minimum Pulse Width: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 20. Slow Model Minimum Pulse Width: 'Arena_Control:inst1|Arena_controlLines[3]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'Arena_Control:inst1|Arena_controlLines[3]'
 31. Fast Model Setup: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 32. Fast Model Setup: 'INPUT_WE'
 33. Fast Model Hold: 'INPUT_WE'
 34. Fast Model Hold: 'Arena_Control:inst1|Arena_controlLines[3]'
 35. Fast Model Hold: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 36. Fast Model Minimum Pulse Width: 'INPUT_WE'
 37. Fast Model Minimum Pulse Width: 'Arena_ALU:inst3|Arena_ALU_OUT[0]'
 38. Fast Model Minimum Pulse Width: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'
 39. Fast Model Minimum Pulse Width: 'Arena_Control:inst1|Arena_controlLines[3]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Single_Cycle_CPU                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Arena_ALU:inst3|Arena_ALU_OUT[0] }                        ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] } ;
; Arena_Control:inst1|Arena_controlLines[3]               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Arena_Control:inst1|Arena_controlLines[3] }               ;
; INPUT_WE                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { INPUT_WE }                                                ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                       ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 100.73 MHz ; 100.73 MHz      ; INPUT_WE                                                ;      ;
; 144.63 MHz ; 144.63 MHz      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                          ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; Arena_Control:inst1|Arena_controlLines[3]               ; -10.712 ; -326.717      ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -8.106  ; -508.806      ;
; INPUT_WE                                                ; -4.464  ; -28.752       ;
+---------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; INPUT_WE                                                ; -4.423 ; -6.210        ;
; Arena_Control:inst1|Arena_controlLines[3]               ; -1.481 ; -4.351        ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -1.344 ; -12.241       ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; INPUT_WE                                                ; -1.222 ; -31.694       ;
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 0.500  ; 0.000         ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500  ; 0.000         ;
; Arena_Control:inst1|Arena_controlLines[3]               ; 0.500  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                                      ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; -10.712 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~788  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.103     ; 7.131      ;
; -10.658 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4369 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.274     ; 5.902      ;
; -10.656 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4373 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.272     ; 5.902      ;
; -10.640 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1044 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.970     ; 8.192      ;
; -10.639 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4379 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.429     ; 5.886      ;
; -10.626 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7774 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.694     ; 6.482      ;
; -10.480 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6980 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.397     ; 6.601      ;
; -10.429 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4377 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.328     ; 5.619      ;
; -10.425 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2247 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.228     ; 6.715      ;
; -10.411 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4370 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.286     ; 5.676      ;
; -10.407 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~285  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.361     ; 6.597      ;
; -10.402 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4360 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.389     ; 5.685      ;
; -10.395 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6803 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.618     ; 6.449      ;
; -10.311 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~5691 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -4.519     ; 5.968      ;
; -10.282 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4371 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.406     ; 5.548      ;
; -10.281 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~279  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.778     ; 6.021      ;
; -10.281 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6799 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.921     ; 6.907      ;
; -10.274 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4374 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.302     ; 5.490      ;
; -10.252 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~780  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.513     ; 7.257      ;
; -10.232 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~790  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.489     ; 6.261      ;
; -10.205 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~792  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.530     ; 7.194      ;
; -10.205 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~269  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.350     ; 6.373      ;
; -10.199 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4359 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.308     ; 5.409      ;
; -10.183 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4383 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.397     ; 5.458      ;
; -10.159 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~259  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.897     ; 5.939      ;
; -10.150 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4376 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.245     ; 5.424      ;
; -10.129 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2304 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.018     ; 6.925      ;
; -10.125 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4365 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.252     ; 5.391      ;
; -10.096 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4303 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.485     ; 7.158      ;
; -10.094 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4356 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.290     ; 5.322      ;
; -10.080 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6277 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.864     ; 6.888      ;
; -10.061 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7247 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.084     ; 7.524      ;
; -10.058 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4372 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.278     ; 5.302      ;
; -10.052 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4364 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.257     ; 5.313      ;
; -10.035 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3392 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.265     ; 6.584      ;
; -10.032 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~282  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.360     ; 6.191      ;
; -10.018 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3858 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.597     ; 6.972      ;
; -9.993  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4378 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.266     ; 5.246      ;
; -9.988  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3806 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.492     ; 7.046      ;
; -9.981  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6791 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.839     ; 6.660      ;
; -9.977  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4358 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.404     ; 5.390      ;
; -9.975  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~786  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.123     ; 6.403      ;
; -9.967  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3600 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.360     ; 7.279      ;
; -9.964  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4366 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.327     ; 5.156      ;
; -9.959  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4382 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.433     ; 5.076      ;
; -9.958  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3422 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.148     ; 8.360      ;
; -9.943  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7751 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.499     ; 6.962      ;
; -9.941  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7232 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.538     ; 7.217      ;
; -9.936  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3335 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.910     ; 6.544      ;
; -9.929  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2331 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.269     ; 7.336      ;
; -9.927  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2371 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.180     ; 6.424      ;
; -9.927  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4368 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.418     ; 5.181      ;
; -9.925  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4353 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.422     ; 5.174      ;
; -9.899  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~281  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.118     ; 6.299      ;
; -9.893  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~258  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.880     ; 5.685      ;
; -9.884  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4367 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.264     ; 5.167      ;
; -9.883  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6790 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.537     ; 7.163      ;
; -9.877  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3356 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.412     ; 7.020      ;
; -9.870  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2207 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.943     ; 6.599      ;
; -9.863  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4354 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.421     ; 5.114      ;
; -9.859  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6403 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.007     ; 6.529      ;
; -9.851  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2375 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.047     ; 6.322      ;
; -9.842  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~784  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.973     ; 7.541      ;
; -9.839  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~799  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.770     ; 7.741      ;
; -9.822  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2696 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.352     ; 7.142      ;
; -9.796  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1087 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -2.764     ; 7.204      ;
; -9.784  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4380 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.268     ; 5.071      ;
; -9.782  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~796  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.338     ; 5.999      ;
; -9.772  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~8142 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.247     ; 7.044      ;
; -9.766  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4352 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.392     ; 5.188      ;
; -9.758  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7771 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.506     ; 7.928      ;
; -9.744  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2641 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.650     ; 6.612      ;
; -9.719  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4355 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.426     ; 4.970      ;
; -9.715  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6486 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.714     ; 8.519      ;
; -9.702  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~362  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -3.103     ; 6.772      ;
; -9.696  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4430 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.291     ; 6.924      ;
; -9.686  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7510 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.669     ; 7.535      ;
; -9.685  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~278  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.359     ; 5.844      ;
; -9.682  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6995 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.437     ; 5.917      ;
; -9.677  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3520 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.245     ; 7.246      ;
; -9.675  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3136 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.063     ; 7.426      ;
; -9.674  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6810 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.141     ; 7.052      ;
; -9.673  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2098 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -3.136     ; 6.588      ;
; -9.668  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~774  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.249     ; 6.236      ;
; -9.660  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4363 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -4.422     ; 4.910      ;
; -9.656  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7754 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.850     ; 5.479      ;
; -9.652  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~541  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.857     ; 6.346      ;
; -9.649  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~263  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.122     ; 6.045      ;
; -9.647  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1631 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.318     ; 8.001      ;
; -9.635  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3734 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.096     ; 6.057      ;
; -9.627  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3663 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.174     ; 7.000      ;
; -9.625  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~271  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -3.062     ; 6.110      ;
; -9.624  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~135  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.964     ; 7.178      ;
; -9.620  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2834 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.309     ; 6.862      ;
; -9.614  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~5683 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -4.027     ; 5.759      ;
; -9.610  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2202 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.829     ; 6.300      ;
; -9.607  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~5695 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -4.165     ; 5.614      ;
; -9.599  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~5168 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 1.000        ; -2.823     ; 6.948      ;
; -9.596  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6482 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.718     ; 6.429      ;
; -9.586  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2397 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.869     ; 6.268      ;
+---------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -8.106 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.657     ; 6.010      ;
; -7.589 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.640     ; 6.010      ;
; -7.285 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[29] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.749     ; 5.350      ;
; -7.013 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.716     ; 4.972      ;
; -7.009 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[25] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.755     ; 5.068      ;
; -6.887 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[28] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.716     ; 4.847      ;
; -6.852 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[30] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.716     ; 4.950      ;
; -6.777 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.715     ; 4.734      ;
; -6.768 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[29] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.732     ; 5.350      ;
; -6.767 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.748     ; 4.652      ;
; -6.747 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[26] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.717     ; 4.705      ;
; -6.735 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.741     ; 4.808      ;
; -6.651 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.747     ; 4.714      ;
; -6.647 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.700     ; 4.758      ;
; -6.641 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.701     ; 4.616      ;
; -6.630 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.752     ; 4.692      ;
; -6.582 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.653     ; 2.474      ;
; -6.512 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.718     ; 4.459      ;
; -6.496 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.699     ; 4.972      ;
; -6.492 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[25] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.738     ; 5.068      ;
; -6.404 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.709     ; 4.516      ;
; -6.380 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.373     ; 2.516      ;
; -6.370 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[28] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.699     ; 4.847      ;
; -6.358 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.422     ; 2.435      ;
; -6.335 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[30] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.699     ; 4.950      ;
; -6.332 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.653     ; 2.188      ;
; -6.309 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.426     ; 2.433      ;
; -6.268 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.445     ; 2.367      ;
; -6.260 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.698     ; 4.734      ;
; -6.259 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.746     ; 4.324      ;
; -6.250 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.731     ; 4.652      ;
; -6.230 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[26] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.700     ; 4.705      ;
; -6.218 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.724     ; 4.808      ;
; -6.134 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.730     ; 4.714      ;
; -6.130 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.683     ; 4.758      ;
; -6.124 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.684     ; 4.616      ;
; -6.113 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.735     ; 4.692      ;
; -6.096 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.744     ; 4.024      ;
; -6.065 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.636     ; 2.474      ;
; -6.044 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.700     ; 3.853      ;
; -6.019 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.488     ; 2.034      ;
; -6.014 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.755     ; 4.073      ;
; -5.995 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.701     ; 4.459      ;
; -5.993 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_sign_conv_B[4]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; 0.563      ; 6.188      ;
; -5.921 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.937     ; 2.532      ;
; -5.914 ; Arena_ALU:inst3|Arena_sign_conv_A[2]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.059      ; 6.034      ;
; -5.894 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.373     ; 2.030      ;
; -5.887 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.692     ; 4.516      ;
; -5.863 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.356     ; 2.516      ;
; -5.856 ; Arena_ALU:inst3|Arena_sign_conv_A[6]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.042      ; 5.959      ;
; -5.842 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.976     ; 2.207      ;
; -5.841 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.405     ; 2.435      ;
; -5.829 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.707     ; 3.936      ;
; -5.815 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.636     ; 2.188      ;
; -5.792 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.409     ; 2.433      ;
; -5.782 ; Arena_ALU:inst3|Arena_sign_conv_B[2]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.038     ; 5.805      ;
; -5.755 ; Arena_ALU:inst3|Arena_sign_conv_B[1]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.059      ; 5.875      ;
; -5.751 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.428     ; 2.367      ;
; -5.750 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.996     ; 2.313      ;
; -5.742 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.729     ; 4.324      ;
; -5.713 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.720     ; 3.632      ;
; -5.700 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.930     ; 2.097      ;
; -5.645 ; Arena_ALU:inst3|Arena_sign_conv_A[1]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.058      ; 5.764      ;
; -5.630 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.680     ; 3.626      ;
; -5.617 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[7]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.699     ; 3.593      ;
; -5.608 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.743     ; 2.243      ;
; -5.604 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.420     ; 3.693      ;
; -5.596 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[2]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.715     ; 3.691      ;
; -5.592 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[6]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.699     ; 3.536      ;
; -5.592 ; Arena_ALU:inst3|Arena_sign_conv_B[0]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.049      ; 5.702      ;
; -5.579 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.727     ; 4.024      ;
; -5.575 ; Arena_ALU:inst3|Arena_sign_conv_A[14]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.058      ; 5.694      ;
; -5.551 ; Arena_ALU:inst3|Arena_sign_conv_B[3]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.102      ; 5.714      ;
; -5.546 ; Arena_ALU:inst3|Arena_sign_conv_B[4]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.036      ; 5.643      ;
; -5.519 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.768     ; 2.121      ;
; -5.519 ; Arena_ALU:inst3|Arena_sign_conv_B[7]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.059     ; 5.521      ;
; -5.502 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.471     ; 2.034      ;
; -5.497 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.738     ; 4.073      ;
; -5.486 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.001     ; 1.869      ;
; -5.485 ; Arena_ALU:inst3|Arena_sign_conv_B[6]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.042      ; 5.588      ;
; -5.469 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.420     ; 3.558      ;
; -5.468 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.674     ; 2.327      ;
; -5.425 ; Arena_ALU:inst3|Arena_sign_conv_B[12]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.049      ; 5.535      ;
; -5.417 ; Arena_ALU:inst3|Arena_sign_conv_A[3]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.096      ; 5.574      ;
; -5.409 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.740     ; 2.019      ;
; -5.404 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -2.920     ; 2.532      ;
; -5.390 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[8]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.700     ; 3.365      ;
; -5.377 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -3.356     ; 2.030      ;
; -5.373 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.911     ; 1.969      ;
; -5.346 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -3.001     ; 1.867      ;
; -5.325 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -2.959     ; 2.207      ;
; -5.322 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.976     ; 1.731      ;
; -5.314 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_sign_conv_B[6]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; 0.557      ; 5.495      ;
; -5.312 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.690     ; 3.936      ;
; -5.308 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.974     ; 1.719      ;
; -5.299 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[9]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.704     ; 3.237      ;
; -5.277 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.937     ; 1.876      ;
; -5.256 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -2.372     ; 2.395      ;
; -5.250 ; Arena_ALU:inst3|Arena_sign_conv_B[5]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.035      ; 5.346      ;
; -5.233 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -2.979     ; 2.313      ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'INPUT_WE'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -4.464 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -1.462     ; 2.476      ;
; -4.161 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -1.462     ; 2.195      ;
; -3.981 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -1.479     ; 2.476      ;
; -3.966 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.964     ; 2.476      ;
; -3.731 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.241      ; 3.968      ;
; -3.716 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.756      ; 3.968      ;
; -3.678 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -1.479     ; 2.195      ;
; -3.663 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.964     ; 2.195      ;
; -3.635 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.065     ; 3.544      ;
; -3.620 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.450      ; 3.544      ;
; -3.558 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.101     ; 3.356      ;
; -3.543 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.414      ; 3.356      ;
; -3.506 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.062     ; 3.418      ;
; -3.491 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.453      ; 3.418      ;
; -3.476 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.238      ; 3.710      ;
; -3.461 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.753      ; 3.710      ;
; -3.449 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.947     ; 2.476      ;
; -3.382 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.076      ; 3.342      ;
; -3.367 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.591      ; 3.342      ;
; -3.303 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.104     ; 3.098      ;
; -3.288 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.411      ; 3.098      ;
; -3.253 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.079      ; 3.216      ;
; -3.238 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.594      ; 3.216      ;
; -3.146 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.947     ; 2.195      ;
; -3.134 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -1.462     ; 1.071      ;
; -3.119 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.616      ; 3.619      ;
; -3.104 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.131      ; 3.619      ;
; -3.001 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.475      ; 3.450      ;
; -2.986 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.990      ; 3.450      ;
; -2.764 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.778      ; 3.538      ;
; -2.749 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.293      ; 3.538      ;
; -2.651 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -1.479     ; 1.071      ;
; -2.636 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.964     ; 1.071      ;
; -2.121 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.168      ; 5.763      ;
; -2.119 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.947     ; 1.071      ;
; -2.097 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.471      ; 6.064      ;
; -1.978 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.436      ; 2.313      ;
; -1.963 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.951      ; 2.313      ;
; -1.950 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.474      ; 5.962      ;
; -1.941 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.309      ; 5.634      ;
; -1.922 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.129      ; 5.450      ;
; -1.856 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.230      ; 5.693      ;
; -1.741 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.233      ; 5.759      ;
; -1.621 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.168      ; 5.763      ;
; -1.606 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.683      ; 5.763      ;
; -1.597 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.471      ; 6.064      ;
; -1.585 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 3.694      ; 4.929      ;
; -1.582 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.986      ; 6.064      ;
; -1.553 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 3.688      ; 4.893      ;
; -1.527 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 3.693      ; 4.902      ;
; -1.518 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 3.691      ; 4.876      ;
; -1.457 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 3.734      ; 4.878      ;
; -1.450 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.474      ; 5.962      ;
; -1.441 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.309      ; 5.634      ;
; -1.426 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.824      ; 5.634      ;
; -1.422 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.129      ; 5.450      ;
; -1.407 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 4.644      ; 5.450      ;
; -1.356 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.230      ; 5.693      ;
; -1.241 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.233      ; 5.759      ;
; -1.106 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.683      ; 5.763      ;
; -1.085 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 3.694      ; 4.929      ;
; -1.082 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.986      ; 6.064      ;
; -1.053 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 3.688      ; 4.893      ;
; -1.027 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 3.693      ; 4.902      ;
; -1.018 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 3.691      ; 4.876      ;
; -0.957 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 3.734      ; 4.878      ;
; -0.926 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.824      ; 5.634      ;
; -0.907 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 4.644      ; 5.450      ;
; 1.395  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.500        ; 4.309      ; 2.298      ;
; 1.895  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 1.000        ; 4.309      ; 2.298      ;
; 1.910  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.500        ; 4.824      ; 2.298      ;
; 2.410  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 1.000        ; 4.824      ; 2.298      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'INPUT_WE'                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -4.423 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.000        ; 5.788      ; 1.365      ;
; -4.406 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.000        ; 5.771      ; 1.365      ;
; -3.923 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; -0.500       ; 5.788      ; 1.365      ;
; -3.906 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; -0.500       ; 5.771      ; 1.365      ;
; -0.747 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.950      ; 5.203      ;
; -0.730 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.933      ; 5.203      ;
; -0.717 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.788      ; 5.071      ;
; -0.700 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.771      ; 5.071      ;
; -0.632 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.608      ; 4.976      ;
; -0.615 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.591      ; 4.976      ;
; -0.588 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.555      ; 0.967      ;
; -0.418 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.558      ; 1.140      ;
; -0.408 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.647      ; 5.239      ;
; -0.408 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.479      ; 1.071      ;
; -0.391 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 5.630      ; 5.239      ;
; -0.247 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.950      ; 5.203      ;
; -0.230 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.933      ; 5.203      ;
; -0.217 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.788      ; 5.071      ;
; -0.200 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.771      ; 5.071      ;
; -0.132 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.608      ; 4.976      ;
; -0.115 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.591      ; 4.976      ;
; -0.071 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.538      ; 0.967      ;
; -0.062 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.417      ; 1.355      ;
; 0.092  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.647      ; 5.239      ;
; 0.099  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.541      ; 1.140      ;
; 0.109  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 5.630      ; 5.239      ;
; 0.109  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.462      ; 1.071      ;
; 0.118  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.414      ; 1.532      ;
; 0.124  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.947      ; 1.071      ;
; 0.398  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.915      ; 2.313      ;
; 0.455  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.400      ; 1.355      ;
; 0.488  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.479      ; 1.967      ;
; 0.536  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.257      ; 2.793      ;
; 0.587  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.720      ; 2.307      ;
; 0.593  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.378      ; 1.971      ;
; 0.607  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.964      ; 1.071      ;
; 0.635  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.397      ; 1.532      ;
; 0.716  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.479      ; 2.195      ;
; 0.725  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.375      ; 2.100      ;
; 0.853  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.095      ; 2.948      ;
; 0.863  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.717      ; 2.580      ;
; 0.874  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.954      ; 2.828      ;
; 0.915  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.898      ; 2.313      ;
; 1.005  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.462      ; 1.967      ;
; 1.020  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.947      ; 1.967      ;
; 1.053  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.240      ; 2.793      ;
; 1.104  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.703      ; 2.307      ;
; 1.110  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.361      ; 1.971      ;
; 1.144  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 3.734      ; 4.878      ;
; 1.185  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 3.691      ; 4.876      ;
; 1.205  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 3.688      ; 4.893      ;
; 1.209  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 3.693      ; 4.902      ;
; 1.233  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.462      ; 2.195      ;
; 1.235  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 3.694      ; 4.929      ;
; 1.242  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.358      ; 2.100      ;
; 1.248  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.947      ; 2.195      ;
; 1.370  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.078      ; 2.948      ;
; 1.380  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.700      ; 2.580      ;
; 1.391  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.937      ; 2.828      ;
; 1.463  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 4.230      ; 5.693      ;
; 1.488  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 4.474      ; 5.962      ;
; 1.503  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.964      ; 1.967      ;
; 1.526  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 4.233      ; 5.759      ;
; 1.644  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 3.734      ; 4.878      ;
; 1.685  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 3.691      ; 4.876      ;
; 1.705  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 3.688      ; 4.893      ;
; 1.709  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 3.693      ; 4.902      ;
; 1.731  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.964      ; 2.195      ;
; 1.735  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 3.694      ; 4.929      ;
; 1.963  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 4.230      ; 5.693      ;
; 1.988  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 4.474      ; 5.962      ;
; 2.026  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 4.233      ; 5.759      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                                                                                                            ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                      ; Launch Clock                                            ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.481 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.605      ; 2.124      ;
; -0.981 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.605      ; 2.124      ;
; -0.689 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.572      ; 2.883      ;
; -0.503 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.461      ; 2.958      ;
; -0.420 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.420      ; 3.000      ;
; -0.381 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.598      ; 3.217      ;
; -0.376 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.589      ; 3.213      ;
; -0.218 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.458      ; 3.240      ;
; -0.189 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.572      ; 2.883      ;
; -0.138 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.459      ; 3.321      ;
; -0.116 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.442      ; 3.326      ;
; -0.029 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.621      ; 3.592      ;
; -0.003 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.461      ; 2.958      ;
; 0.022  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.439      ; 3.461      ;
; 0.062  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.464      ; 3.526      ;
; 0.080  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.420      ; 3.000      ;
; 0.119  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.598      ; 3.217      ;
; 0.124  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.589      ; 3.213      ;
; 0.257  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.589      ; 3.846      ;
; 0.282  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.458      ; 3.240      ;
; 0.317  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.573      ; 3.890      ;
; 0.362  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.459      ; 3.321      ;
; 0.370  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.469      ; 3.839      ;
; 0.384  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.442      ; 3.326      ;
; 0.399  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.615      ; 4.014      ;
; 0.418  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.632      ; 4.050      ;
; 0.471  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.621      ; 3.592      ;
; 0.522  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.439      ; 3.461      ;
; 0.522  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.584      ; 4.106      ;
; 0.562  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.464      ; 3.526      ;
; 0.571  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.603      ; 4.174      ;
; 0.583  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.561      ; 4.144      ;
; 0.606  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.459      ; 4.065      ;
; 0.736  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.587      ; 4.323      ;
; 0.757  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.589      ; 3.846      ;
; 0.804  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.454      ; 4.258      ;
; 0.812  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.479      ; 4.291      ;
; 0.817  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.573      ; 3.890      ;
; 0.855  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.598      ; 4.453      ;
; 0.870  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.469      ; 3.839      ;
; 0.899  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.615      ; 4.014      ;
; 0.918  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.632      ; 4.050      ;
; 0.946  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.565      ; 4.511      ;
; 0.999  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.437      ; 4.436      ;
; 1.022  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.584      ; 4.106      ;
; 1.044  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.582      ; 4.626      ;
; 1.046  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.563      ; 4.609      ;
; 1.071  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.603      ; 4.174      ;
; 1.083  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.561      ; 4.144      ;
; 1.106  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.459      ; 4.065      ;
; 1.110  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.621      ; 2.231      ;
; 1.123  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.347      ; 1.970      ;
; 1.145  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.470      ; 4.615      ;
; 1.236  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.587      ; 4.323      ;
; 1.273  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.602      ; 4.875      ;
; 1.304  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.454      ; 4.258      ;
; 1.312  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.479      ; 4.291      ;
; 1.340  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.368      ; 2.208      ;
; 1.355  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.598      ; 4.453      ;
; 1.361  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.411      ; 2.272      ;
; 1.380  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.448      ; 2.328      ;
; 1.385  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.476      ; 2.361      ;
; 1.401  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 3.596      ; 4.997      ;
; 1.424  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.611      ; 2.535      ;
; 1.446  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.565      ; 4.511      ;
; 1.499  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.437      ; 4.436      ;
; 1.520  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.609      ; 2.629      ;
; 1.544  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.582      ; 4.626      ;
; 1.546  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.563      ; 4.609      ;
; 1.574  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.464      ; 2.538      ;
; 1.575  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.277      ; 2.352      ;
; 1.618  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.298      ; 2.416      ;
; 1.625  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.602      ; 2.727      ;
; 1.633  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.370      ; 2.503      ;
; 1.640  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.590      ; 2.730      ;
; 1.645  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.470      ; 4.615      ;
; 1.645  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.185      ; 2.330      ;
; 1.674  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.476      ; 2.650      ;
; 1.676  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.382      ; 2.558      ;
; 1.714  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.298      ; 2.512      ;
; 1.717  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.287      ; 2.504      ;
; 1.761  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.185      ; 2.446      ;
; 1.773  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.602      ; 4.875      ;
; 1.773  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.638      ; 2.911      ;
; 1.781  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.611      ; 2.892      ;
; 1.816  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.621      ; 2.937      ;
; 1.819  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.604      ; 2.923      ;
; 1.828  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.430      ; 2.758      ;
; 1.831  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.257      ; 2.588      ;
; 1.836  ; Arena_ALU:inst3|Arena_ALU_OUT[1] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.364      ; 2.700      ;
; 1.855  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.401      ; 2.756      ;
; 1.881  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.341      ; 2.722      ;
; 1.882  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.400      ; 2.782      ;
; 1.884  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.485      ; 2.869      ;
; 1.885  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.238      ; 2.623      ;
; 1.901  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 3.596      ; 4.997      ;
; 1.915  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.190      ; 2.605      ;
; 1.923  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.287      ; 2.710      ;
; 1.927  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.593      ; 3.020      ;
; 1.933  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.165      ; 2.598      ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.344 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 3.275      ; 1.931      ;
; -1.070 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.904      ; 1.834      ;
; -0.890 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.879      ; 1.989      ;
; -0.886 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.907      ; 2.021      ;
; -0.844 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 3.275      ; 1.931      ;
; -0.670 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.671      ; 2.001      ;
; -0.668 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.670      ; 2.002      ;
; -0.665 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.675      ; 2.010      ;
; -0.603 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.678      ; 2.075      ;
; -0.601 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.879      ; 2.278      ;
; -0.570 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.904      ; 1.834      ;
; -0.453 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.973      ; 2.520      ;
; -0.450 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.976      ; 2.526      ;
; -0.450 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.956      ; 2.506      ;
; -0.440 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.710      ; 2.270      ;
; -0.438 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.673      ; 2.235      ;
; -0.426 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.671      ; 2.245      ;
; -0.390 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.879      ; 1.989      ;
; -0.386 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.907      ; 2.021      ;
; -0.361 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.646      ; 2.285      ;
; -0.358 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.646      ; 2.288      ;
; -0.325 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.671      ; 2.346      ;
; -0.188 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.202      ; 2.014      ;
; -0.185 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.225      ; 2.040      ;
; -0.183 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.717      ; 2.534      ;
; -0.182 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.221      ; 2.039      ;
; -0.181 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.736      ; 2.555      ;
; -0.181 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.716      ; 2.535      ;
; -0.170 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.671      ; 2.001      ;
; -0.168 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.670      ; 2.002      ;
; -0.165 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.675      ; 2.010      ;
; -0.103 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.678      ; 2.075      ;
; -0.101 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.879      ; 2.278      ;
; -0.043 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.159      ; 2.116      ;
; 0.047  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.973      ; 2.520      ;
; 0.050  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.976      ; 2.526      ;
; 0.050  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.956      ; 2.506      ;
; 0.060  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.710      ; 2.270      ;
; 0.062  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.673      ; 2.235      ;
; 0.074  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.671      ; 2.245      ;
; 0.139  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.646      ; 2.285      ;
; 0.140  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.274      ; 2.414      ;
; 0.141  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.994      ; 2.135      ;
; 0.142  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.646      ; 2.288      ;
; 0.175  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.671      ; 2.346      ;
; 0.264  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.994      ; 2.258      ;
; 0.301  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.274      ; 2.575      ;
; 0.312  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.202      ; 2.014      ;
; 0.315  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.225      ; 2.040      ;
; 0.317  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.717      ; 2.534      ;
; 0.318  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.221      ; 2.039      ;
; 0.319  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.736      ; 2.555      ;
; 0.319  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.716      ; 2.535      ;
; 0.328  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.755      ; 3.083      ;
; 0.338  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.710      ; 3.048      ;
; 0.411  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.651      ; 3.062      ;
; 0.457  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.159      ; 2.116      ;
; 0.640  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.274      ; 2.414      ;
; 0.641  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.994      ; 2.135      ;
; 0.764  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.994      ; 2.258      ;
; 0.801  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.274      ; 2.575      ;
; 0.828  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.755      ; 3.083      ;
; 0.838  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.710      ; 3.048      ;
; 0.911  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 2.651      ; 3.062      ;
; 1.372  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[23]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.237      ; 5.609      ;
; 1.421  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[7]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.352      ; 5.773      ;
; 1.423  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[14]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.237      ; 5.660      ;
; 1.438  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.717      ; 4.155      ;
; 1.539  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[8]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.251      ; 5.790      ;
; 1.558  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.879      ; 4.437      ;
; 1.559  ; Arena_ALU:inst3|Arena_sign_conv_A[23]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.004     ; 1.555      ;
; 1.565  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.716      ; 4.281      ;
; 1.589  ; Arena_ALU:inst3|Arena_sign_conv_A[9]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.005     ; 1.584      ;
; 1.630  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[2]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.331      ; 5.961      ;
; 1.637  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.973      ; 4.610      ;
; 1.650  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[9]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.250      ; 5.900      ;
; 1.655  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[27]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.315      ; 5.970      ;
; 1.658  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.755      ; 4.413      ;
; 1.671  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 3.275      ; 4.946      ;
; 1.671  ; Arena_ALU:inst3|Arena_sign_conv_A[31]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.025      ; 1.696      ;
; 1.672  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[1]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.234      ; 5.906      ;
; 1.674  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[26]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.246      ; 5.920      ;
; 1.676  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[0]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.244      ; 5.920      ;
; 1.679  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[6]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.251      ; 5.930      ;
; 1.680  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[29]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.458      ; 6.138      ;
; 1.682  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[16]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.214      ; 5.896      ;
; 1.685  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[19]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.247      ; 5.932      ;
; 1.685  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[22]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.207      ; 5.892      ;
; 1.690  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[17]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.213      ; 5.903      ;
; 1.693  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.710      ; 4.403      ;
; 1.700  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[24]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.250      ; 5.950      ;
; 1.704  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.879      ; 4.583      ;
; 1.717  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.274      ; 3.991      ;
; 1.736  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[31]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 4.207      ; 5.943      ;
; 1.740  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.159      ; 3.899      ;
; 1.740  ; Arena_ALU:inst3|Arena_sign_conv_A[8]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.004      ; 1.744      ;
; 1.741  ; Arena_ALU:inst3|Arena_sign_conv_A[0]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.761  ; Arena_ALU:inst3|Arena_sign_conv_A[5]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.001     ; 1.760      ;
; 1.763  ; Arena_ALU:inst3|Arena_sign_conv_A[24]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.771  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.221      ; 3.992      ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'INPUT_WE'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; INPUT_WE ; Rise       ; INPUT_WE                                                ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; -0.754 ; -0.754       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.754 ; -0.754       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.754 ; -0.754       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; -0.754 ; -0.754       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.447 ; -0.447       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; -0.447 ; -0.447       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.225  ; 0.225        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.225  ; 0.225        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|dataa                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|dataa                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~8|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~8|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~8|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~8|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|dataa                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|dataa                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datab                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datab                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[0]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[0]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[3]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[3]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[4]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[4]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[5]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[5]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[6]               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Arena_ALU:inst3|Arena_ALU_OUT[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~0    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~0    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~10   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~10   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~100  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~100  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1000 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1000 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1001 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1001 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1002 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1002 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1003 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1003 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1004 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1004 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1005 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1005 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1006 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1006 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1007 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1007 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1008 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1008 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1009 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1009 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~101  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~101  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1010 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1010 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1011 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1011 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1012 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1012 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1013 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1013 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1014 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1014 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1015 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1015 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1016 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1016 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1017 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1017 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1018 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1018 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1019 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1019 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~102  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~102  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1020 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1020 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1021 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1021 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1022 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1022 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1023 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1023 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1024 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1024 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1025 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1025 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1026 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1026 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1027 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1027 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1028 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1028 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1029 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1029 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~103  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~103  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1030 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1030 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1031 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1031 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1032 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1032 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1033 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1033 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1034 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1034 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1035 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1035 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1036 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1036 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1037 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1037 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1038 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1038 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1039 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1039 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~104  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~104  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1040 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1040 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1041 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1041 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25]|datac            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.235 ; 3.235 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.386 ; 8.386 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.163 ; 7.163 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.928 ; 6.928 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.627 ; 6.627 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.263 ; 7.263 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.386 ; 8.386 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.684 ; 6.684 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.001 ; 7.001 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.803 ; 6.803 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.358 ; 6.358 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.186 ; 6.186 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.140 ; 6.140 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.485 ; 6.485 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.405 ; 6.405 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.027 ; 6.027 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.799 ; 6.799 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.943 ; 6.943 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 2.106 ; 2.106 ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 6.628 ; 6.628 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 6.122 ; 6.122 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 5.929 ; 5.929 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 6.112 ; 6.112 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 6.022 ; 6.022 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 6.628 ; 6.628 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 5.635 ; 5.635 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 2.621 ; 2.621 ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 7.143 ; 7.143 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 6.637 ; 6.637 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 6.444 ; 6.444 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 6.627 ; 6.627 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 6.537 ; 6.537 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 7.143 ; 7.143 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 6.150 ; 6.150 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; 5.410 ; 5.410 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; 6.466 ; 6.466 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; 5.277 ; 5.277 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; 5.136 ; 5.136 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                    ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -1.372 ; -1.372 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -4.800 ; -4.800 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -6.102 ; -6.102 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.674 ; -5.674 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.536 ; -5.536 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -6.293 ; -6.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -7.395 ; -7.395 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.729 ; -5.729 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.835 ; -5.835 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.516 ; -5.516 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.209 ; -5.209 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.184 ; -5.184 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.163 ; -5.163 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.281 ; -5.281 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.442 ; -5.442 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.038 ; -5.038 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -5.611 ; -5.611 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -4.800 ; -4.800 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 0.730  ; 0.730  ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -3.272 ; -3.272 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -3.587 ; -3.587 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -3.272 ; -3.272 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -3.828 ; -3.828 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -3.633 ; -3.633 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -4.266 ; -4.266 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -3.354 ; -3.354 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 0.747  ; 0.747  ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -3.255 ; -3.255 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -3.570 ; -3.570 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -3.255 ; -3.255 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -3.811 ; -3.811 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -3.616 ; -3.616 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -4.249 ; -4.249 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -3.337 ; -3.337 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; -4.083 ; -4.083 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; -4.687 ; -4.687 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; -4.006 ; -4.006 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; -3.913 ; -3.913 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.980 ; 8.980 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.361 ; 8.361 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.687 ; 7.687 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.864 ; 7.864 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.684 ; 7.684 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.920 ; 7.920 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.840 ; 7.840 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.606 ; 7.606 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.276 ; 7.276 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.338 ; 7.338 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.713 ; 7.713 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.081 ; 7.081 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.495 ; 7.495 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.105 ; 8.105 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.066 ; 8.066 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.157 ; 7.157 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.255 ; 7.255 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.717 ; 6.717 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.285 ; 7.285 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.087 ; 8.087 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.591 ; 8.591 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.749 ; 7.749 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.448 ; 7.448 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.791 ; 7.791 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.909 ; 6.909 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.028 ; 7.028 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.379 ; 7.379 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.464 ; 7.464 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.980 ; 8.980 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.006 ; 7.006 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.234 ; 7.234 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.797 ; 6.797 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.717 ; 6.717 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.361 ; 8.361 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.687 ; 7.687 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.864 ; 7.864 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.684 ; 7.684 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.920 ; 7.920 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.840 ; 7.840 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.606 ; 7.606 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.276 ; 7.276 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.338 ; 7.338 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.713 ; 7.713 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.081 ; 7.081 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.495 ; 7.495 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.105 ; 8.105 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.066 ; 8.066 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.157 ; 7.157 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.255 ; 7.255 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.717 ; 6.717 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.285 ; 7.285 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.087 ; 8.087 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.591 ; 8.591 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.749 ; 7.749 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.448 ; 7.448 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.791 ; 7.791 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.909 ; 6.909 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.028 ; 7.028 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.379 ; 7.379 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.464 ; 7.464 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.980 ; 8.980 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.006 ; 7.006 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.234 ; 7.234 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.797 ; 6.797 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; Arena_Control:inst1|Arena_controlLines[3]               ; -4.579 ; -134.526      ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.205 ; -193.344      ;
; INPUT_WE                                                ; -1.611 ; -8.981        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; INPUT_WE                                                ; -2.180 ; -2.889        ;
; Arena_Control:inst1|Arena_controlLines[3]               ; -1.019 ; -7.801        ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.634 ; -5.969        ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; INPUT_WE                                                ; -1.222 ; -3.792        ;
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 0.500  ; 0.000         ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500  ; 0.000         ;
; Arena_Control:inst1|Arena_controlLines[3]               ; 0.500  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.579 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4369 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.993     ; 2.683      ;
; -4.490 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4373 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.001     ; 2.586      ;
; -4.452 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4379 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.073     ; 2.539      ;
; -4.401 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7774 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.560     ; 2.950      ;
; -4.363 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4377 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.041     ; 2.420      ;
; -4.349 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4360 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.037     ; 2.469      ;
; -4.349 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4359 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.030     ; 2.414      ;
; -4.313 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4370 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.007     ; 2.415      ;
; -4.309 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6980 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.359     ; 3.048      ;
; -4.297 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4356 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.014     ; 2.381      ;
; -4.283 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4374 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.028     ; 2.352      ;
; -4.280 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2247 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.269     ; 3.106      ;
; -4.279 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4365 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.972     ; 2.405      ;
; -4.256 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4383 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.038     ; 2.375      ;
; -4.252 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4376 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.975     ; 2.375      ;
; -4.252 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4371 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.052     ; 2.358      ;
; -4.228 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~788  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.172     ; 3.153      ;
; -4.224 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4364 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.979     ; 2.343      ;
; -4.220 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4378 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.982     ; 2.336      ;
; -4.182 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4382 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.068     ; 2.223      ;
; -4.179 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4367 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.992     ; 2.292      ;
; -4.179 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4366 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.049     ; 2.228      ;
; -4.174 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4358 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.048     ; 2.353      ;
; -4.157 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~285  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.316     ; 2.950      ;
; -4.154 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4372 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.002     ; 2.249      ;
; -4.123 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4380 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.992     ; 2.242      ;
; -4.120 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1044 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.638     ; 3.579      ;
; -4.117 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4368 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.063     ; 2.211      ;
; -4.108 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6803 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.356     ; 2.910      ;
; -4.101 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4353 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.062     ; 2.196      ;
; -4.098 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3600 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.103     ; 3.152      ;
; -4.094 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3734 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.433     ; 2.758      ;
; -4.089 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4354 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.069     ; 2.177      ;
; -4.084 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2696 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.046     ; 3.195      ;
; -4.084 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2202 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.294     ; 2.888      ;
; -4.079 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4303 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.875     ; 3.309      ;
; -4.075 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6799 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.032     ; 3.148      ;
; -4.071 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3724 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.400     ; 2.769      ;
; -4.070 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3203 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.965     ; 3.265      ;
; -4.064 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7751 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.961     ; 3.198      ;
; -4.057 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4363 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.064     ; 2.147      ;
; -4.044 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2207 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.343     ; 2.858      ;
; -4.030 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~269  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.308     ; 2.820      ;
; -4.023 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4355 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.069     ; 2.114      ;
; -4.022 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~8142 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.797     ; 3.323      ;
; -4.014 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4352 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.039     ; 2.200      ;
; -4.002 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7247 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.675     ; 3.432      ;
; -3.993 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~279  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.498     ; 2.592      ;
; -3.988 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3742 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.438     ; 2.659      ;
; -3.987 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7232 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.932     ; 3.280      ;
; -3.978 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~259  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.546     ; 2.592      ;
; -3.974 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2707 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.001     ; 3.131      ;
; -3.955 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7510 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.542     ; 3.510      ;
; -3.955 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3732 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.390     ; 2.662      ;
; -3.952 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~282  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.316     ; 2.734      ;
; -3.951 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6791 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.066     ; 2.980      ;
; -3.946 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4381 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.991     ; 2.064      ;
; -3.945 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~790  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.336     ; 2.706      ;
; -3.944 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2371 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.235     ; 2.869      ;
; -3.939 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2304 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.130     ; 3.034      ;
; -3.938 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3103 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.886     ; 3.209      ;
; -3.929 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~792  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.848     ; 3.179      ;
; -3.924 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3806 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.858     ; 3.175      ;
; -3.919 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3726 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.441     ; 2.576      ;
; -3.904 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3392 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.294     ; 2.835      ;
; -3.903 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2575 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.782     ; 3.226      ;
; -3.903 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2568 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.857     ; 3.203      ;
; -3.901 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6995 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.352     ; 2.707      ;
; -3.899 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6277 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.037     ; 3.019      ;
; -3.897 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7754 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.628     ; 2.427      ;
; -3.895 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3725 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.394     ; 2.599      ;
; -3.895 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6486 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.015     ; 3.977      ;
; -3.887 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2179 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.360     ; 2.687      ;
; -3.885 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2331 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.747     ; 3.298      ;
; -3.882 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3214 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.974     ; 3.006      ;
; -3.881 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3601 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.000     ; 2.978      ;
; -3.880 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3221 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.892     ; 3.085      ;
; -3.878 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4361 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.959     ; 2.030      ;
; -3.874 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~786  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.180     ; 2.803      ;
; -3.874 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7766 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.201     ; 2.770      ;
; -3.869 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3714 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.466     ; 2.560      ;
; -3.868 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3422 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.246     ; 3.731      ;
; -3.866 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2641 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.023     ; 2.940      ;
; -3.863 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2882 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.058     ; 2.962      ;
; -3.861 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3720 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.435     ; 2.583      ;
; -3.861 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3733 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.408     ; 2.550      ;
; -3.860 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3715 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.539     ; 2.481      ;
; -3.857 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2060 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.920     ; 3.035      ;
; -3.856 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3858 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.886     ; 3.079      ;
; -3.852 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~6790 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.846     ; 3.233      ;
; -3.848 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3101 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.853     ; 3.104      ;
; -3.848 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~4357 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -2.035     ; 1.970      ;
; -3.846 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~5456 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.749     ; 3.254      ;
; -3.846 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~258  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.584     ; 2.419      ;
; -3.843 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~780  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.825     ; 3.116      ;
; -3.843 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3100 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.902     ; 3.052      ;
; -3.837 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~2375 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.178     ; 2.754      ;
; -3.836 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~7771 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -0.469     ; 3.527      ;
; -3.833 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~3722 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.498     ; 2.493      ;
; -3.828 ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~281  ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_Control:inst1|Arena_controlLines[3] ; 0.500        ; -1.216     ; 2.710      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -3.205 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.570     ; 2.748      ;
; -2.787 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.803     ; 1.093      ;
; -2.780 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[29] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.596     ; 2.406      ;
; -2.703 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.568     ; 2.748      ;
; -2.690 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.667     ; 1.120      ;
; -2.684 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.696     ; 1.079      ;
; -2.679 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.576     ; 2.262      ;
; -2.669 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.700     ; 1.079      ;
; -2.655 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.801     ; 0.951      ;
; -2.646 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[25] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.601     ; 2.267      ;
; -2.637 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.708     ; 1.037      ;
; -2.601 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[28] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.576     ; 2.181      ;
; -2.587 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.990     ; 1.694      ;
; -2.586 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[30] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.576     ; 2.234      ;
; -2.531 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[26] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.577     ; 2.110      ;
; -2.529 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.723     ; 0.899      ;
; -2.505 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.594     ; 2.134      ;
; -2.505 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.600     ; 2.051      ;
; -2.504 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.573     ; 2.086      ;
; -2.499 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.483     ; 1.125      ;
; -2.475 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.568     ; 2.127      ;
; -2.463 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.668     ; 0.892      ;
; -2.459 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.599     ; 2.082      ;
; -2.457 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.598     ; 2.079      ;
; -2.448 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.568     ; 2.037      ;
; -2.434 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.501     ; 0.952      ;
; -2.419 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.579     ; 1.992      ;
; -2.407 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.506     ; 1.014      ;
; -2.385 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.857     ; 1.625      ;
; -2.363 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.397     ; 0.998      ;
; -2.353 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.468     ; 0.895      ;
; -2.350 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_sign_conv_B[4]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; 0.392      ; 2.884      ;
; -2.331 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.574     ; 1.984      ;
; -2.328 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.856     ; 1.569      ;
; -2.296 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.408     ; 0.918      ;
; -2.286 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.523     ; 0.798      ;
; -2.285 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.801     ; 1.093      ;
; -2.278 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[29] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.594     ; 2.406      ;
; -2.275 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.598     ; 1.898      ;
; -2.264 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.364     ; 1.006      ;
; -2.257 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.473     ; 0.877      ;
; -2.257 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.395     ; 0.885      ;
; -2.222 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.523     ; 0.798      ;
; -2.222 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.501     ; 0.756      ;
; -2.221 ; Arena_ALU:inst3|Arena_sign_conv_A[2]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.003      ; 2.837      ;
; -2.209 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.498     ; 0.747      ;
; -2.188 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.665     ; 1.120      ;
; -2.188 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.486     ; 0.806      ;
; -2.182 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.694     ; 1.079      ;
; -2.180 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.222     ; 1.054      ;
; -2.177 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.574     ; 2.262      ;
; -2.177 ; Arena_ALU:inst3|Arena_sign_conv_A[6]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.006     ; 2.784      ;
; -2.168 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.592     ; 1.731      ;
; -2.167 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.698     ; 1.079      ;
; -2.153 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.799     ; 0.951      ;
; -2.144 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[25] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.599     ; 2.267      ;
; -2.135 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.706     ; 1.037      ;
; -2.134 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.457     ; 0.779      ;
; -2.133 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.601     ; 1.754      ;
; -2.121 ; Arena_ALU:inst3|Arena_sign_conv_B[1]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.003      ; 2.737      ;
; -2.116 ; Arena_ALU:inst3|Arena_sign_conv_B[2]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.026     ; 2.703      ;
; -2.115 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.375     ; 0.838      ;
; -2.114 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.469     ; 0.746      ;
; -2.110 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.361     ; 0.783      ;
; -2.099 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[28] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.574     ; 2.181      ;
; -2.091 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.512     ; 0.680      ;
; -2.090 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.509     ; 0.682      ;
; -2.089 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.511     ; 0.679      ;
; -2.084 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[30] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.574     ; 2.234      ;
; -2.081 ; Arena_ALU:inst3|Arena_sign_conv_A[1]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.003      ; 2.697      ;
; -2.077 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.568     ; 1.730      ;
; -2.068 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.407     ; 0.772      ;
; -2.068 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.695     ; 1.486      ;
; -2.064 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.992     ; 1.181      ;
; -2.059 ; Arena_ALU:inst3|Arena_sign_conv_B[0]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.002     ; 2.670      ;
; -2.050 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.690     ; 1.379      ;
; -2.043 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.662     ; 1.474      ;
; -2.040 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.690     ; 1.385      ;
; -2.038 ; Arena_ALU:inst3|Arena_sign_conv_A[14]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.007      ; 2.658      ;
; -2.034 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -1.482     ; 0.579      ;
; -2.032 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.671     ; 1.388      ;
; -2.029 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[26] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.575     ; 2.110      ;
; -2.027 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.721     ; 0.899      ;
; -2.025 ; Arena_ALU:inst3|Arena_sign_conv_B[3]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.030      ; 2.668      ;
; -2.024 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.576     ; 1.591      ;
; -2.024 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.687     ; 1.373      ;
; -2.017 ; Arena_ALU:inst3|Arena_sign_conv_B[4]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.007     ; 2.623      ;
; -2.015 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_sign_conv_B[6]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; 0.392      ; 2.543      ;
; -2.003 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.592     ; 2.134      ;
; -2.003 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.598     ; 2.051      ;
; -2.002 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.571     ; 2.086      ;
; -1.997 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -1.481     ; 1.125      ;
; -1.985 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.885     ; 1.191      ;
; -1.985 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.672     ; 1.422      ;
; -1.983 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.557     ; 1.584      ;
; -1.982 ; Arena_ALU:inst3|Arena_sign_conv_B[6]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.007     ; 2.588      ;
; -1.981 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[7]  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.564     ; 1.571      ;
; -1.975 ; Arena_ALU:inst3|Arena_sign_conv_A[3]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; 0.025      ; 2.613      ;
; -1.973 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.000        ; -0.566     ; 2.127      ;
; -1.973 ; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.500        ; -0.912     ; 1.154      ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'INPUT_WE'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.611 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.631     ; 1.054      ;
; -1.529 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.631     ; 0.973      ;
; -1.393 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.413     ; 1.054      ;
; -1.348 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.292      ; 1.715      ;
; -1.325 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.146      ; 1.545      ;
; -1.311 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.413     ; 0.973      ;
; -1.268 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.142      ; 1.437      ;
; -1.245 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.148      ; 1.467      ;
; -1.230 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.290      ; 1.595      ;
; -1.219 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.218      ; 1.454      ;
; -1.150 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.140      ; 1.317      ;
; -1.139 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.220      ; 1.376      ;
; -1.113 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.633     ; 1.054      ;
; -1.072 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.472      ; 1.561      ;
; -1.072 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.631     ; 0.468      ;
; -1.068 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.072      ; 1.715      ;
; -1.045 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.074     ; 1.545      ;
; -1.031 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.633     ; 0.973      ;
; -1.027 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.400      ; 1.501      ;
; -0.988 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.078     ; 1.437      ;
; -0.965 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.072     ; 1.467      ;
; -0.950 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.070      ; 1.595      ;
; -0.939 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.544      ; 1.558      ;
; -0.939 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.002     ; 1.454      ;
; -0.891 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.411     ; 1.054      ;
; -0.870 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.080     ; 1.317      ;
; -0.859 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.000      ; 1.376      ;
; -0.854 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; -0.413     ; 0.468      ;
; -0.809 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.411     ; 0.973      ;
; -0.792 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.252      ; 1.561      ;
; -0.747 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.180      ; 1.501      ;
; -0.660 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.193      ; 2.928      ;
; -0.659 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.324      ; 1.558      ;
; -0.606 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 0.394      ; 1.027      ;
; -0.597 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.049      ; 2.720      ;
; -0.574 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.633     ; 0.468      ;
; -0.570 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.233      ; 2.893      ;
; -0.546 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.121      ; 2.684      ;
; -0.533 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.043      ; 2.603      ;
; -0.510 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.123      ; 2.838      ;
; -0.498 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.121      ; 2.748      ;
; -0.440 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.413      ; 2.928      ;
; -0.381 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.863      ; 2.390      ;
; -0.377 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.269      ; 2.720      ;
; -0.372 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.871      ; 2.393      ;
; -0.358 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.868      ; 2.382      ;
; -0.352 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; -0.411     ; 0.468      ;
; -0.346 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.869      ; 2.375      ;
; -0.326 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.341      ; 2.684      ;
; -0.326 ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 0.174      ; 1.027      ;
; -0.319 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 1.877      ; 2.359      ;
; -0.313 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.500        ; 2.263      ; 2.603      ;
; -0.160 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.193      ; 2.928      ;
; -0.097 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.049      ; 2.720      ;
; -0.070 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.233      ; 2.893      ;
; -0.046 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.121      ; 2.684      ;
; -0.033 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.043      ; 2.603      ;
; -0.010 ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.123      ; 2.838      ;
; 0.002  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.121      ; 2.748      ;
; 0.060  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.413      ; 2.928      ;
; 0.119  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 1.863      ; 2.390      ;
; 0.123  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.269      ; 2.720      ;
; 0.128  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 1.871      ; 2.393      ;
; 0.142  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 1.868      ; 2.382      ;
; 0.154  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 1.869      ; 2.375      ;
; 0.174  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.341      ; 2.684      ;
; 0.181  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 1.877      ; 2.359      ;
; 0.187  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 1.000        ; 2.263      ; 2.603      ;
; 1.161  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.500        ; 2.121      ; 0.977      ;
; 1.381  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.500        ; 2.341      ; 0.977      ;
; 1.661  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 1.000        ; 2.121      ; 0.977      ;
; 1.881  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 1.000        ; 2.341      ; 0.977      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'INPUT_WE'                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.180 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.000        ; 2.754      ; 0.574      ;
; -2.178 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; 0.000        ; 2.752      ; 0.574      ;
; -1.680 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; -0.500       ; 2.754      ; 0.574      ;
; -1.678 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE    ; -0.500       ; 2.752      ; 0.574      ;
; -0.310 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.754      ; 2.444      ;
; -0.308 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.752      ; 2.444      ;
; -0.285 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.826      ; 2.541      ;
; -0.283 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.824      ; 2.541      ;
; -0.266 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.676      ; 2.410      ;
; -0.264 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.674      ; 2.410      ;
; -0.225 ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.631      ; 0.406      ;
; -0.165 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.633      ; 0.468      ;
; -0.158 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.682      ; 2.524      ;
; -0.156 ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.680      ; 2.524      ;
; -0.156 ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.633      ; 0.477      ;
; 0.010  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.561      ; 0.571      ;
; 0.057  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.411      ; 0.468      ;
; 0.098  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.559      ; 0.657      ;
; 0.190  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.754      ; 2.444      ;
; 0.192  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.752      ; 2.444      ;
; 0.196  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.633      ; 0.829      ;
; 0.215  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.826      ; 2.541      ;
; 0.217  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.824      ; 2.541      ;
; 0.220  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.807      ; 1.027      ;
; 0.234  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.676      ; 2.410      ;
; 0.236  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.674      ; 2.410      ;
; 0.277  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.629      ; 0.406      ;
; 0.281  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.555      ; 0.836      ;
; 0.287  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.705      ; 0.992      ;
; 0.290  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.957      ; 1.247      ;
; 0.337  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.631      ; 0.468      ;
; 0.338  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.553      ; 0.891      ;
; 0.340  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.633      ; 0.973      ;
; 0.342  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.682      ; 2.524      ;
; 0.344  ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.680      ; 2.524      ;
; 0.346  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.631      ; 0.477      ;
; 0.408  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.703      ; 1.111      ;
; 0.418  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.411      ; 0.829      ;
; 0.419  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.885      ; 1.304      ;
; 0.445  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.813      ; 1.258      ;
; 0.482  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.877      ; 2.359      ;
; 0.506  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.869      ; 2.375      ;
; 0.512  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.559      ; 0.571      ;
; 0.514  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.868      ; 2.382      ;
; 0.522  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.871      ; 2.393      ;
; 0.527  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 1.863      ; 2.390      ;
; 0.555  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.413      ; 0.468      ;
; 0.562  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 0.411      ; 0.973      ;
; 0.600  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.557      ; 0.657      ;
; 0.627  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.121      ; 2.748      ;
; 0.660  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.233      ; 2.893      ;
; 0.698  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.631      ; 0.829      ;
; 0.715  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; 0.000        ; 2.123      ; 2.838      ;
; 0.722  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.805      ; 1.027      ;
; 0.783  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.553      ; 0.836      ;
; 0.789  ; Arena_Control:inst1|Arena_aluOP[2]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.703      ; 0.992      ;
; 0.792  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.955      ; 1.247      ;
; 0.840  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.551      ; 0.891      ;
; 0.842  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.631      ; 0.973      ;
; 0.910  ; Arena_Control:inst1|Arena_aluOP[1]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.701      ; 1.111      ;
; 0.916  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.413      ; 0.829      ;
; 0.921  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.883      ; 1.304      ;
; 0.947  ; Arena_Control:inst1|Arena_aluOP[0]                      ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.811      ; 1.258      ;
; 0.982  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[0]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.877      ; 2.359      ;
; 1.006  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[0]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.869      ; 2.375      ;
; 1.014  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[4]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.868      ; 2.382      ;
; 1.022  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[5]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.871      ; 2.393      ;
; 1.027  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[6]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 1.863      ; 2.390      ;
; 1.060  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 0.413      ; 0.973      ;
; 1.127  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[2]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.121      ; 2.748      ;
; 1.160  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_controlLines[3]               ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.233      ; 2.893      ;
; 1.215  ; INPUT_WE                                                ; Arena_Control:inst1|Arena_aluOP[1]                      ; INPUT_WE                                                ; INPUT_WE    ; -0.500       ; 2.123      ; 2.838      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                                                                                                            ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                      ; Launch Clock                                            ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.019 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.964      ; 0.945      ;
; -0.682 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.937      ; 1.255      ;
; -0.567 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.962      ; 1.395      ;
; -0.558 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.897      ; 1.339      ;
; -0.522 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.956      ; 1.434      ;
; -0.519 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.964      ; 0.945      ;
; -0.508 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.869      ; 1.361      ;
; -0.463 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.899      ; 1.436      ;
; -0.432 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.902      ; 1.470      ;
; -0.427 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.886      ; 1.459      ;
; -0.387 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.976      ; 1.589      ;
; -0.365 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.880      ; 1.515      ;
; -0.357 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.905      ; 1.548      ;
; -0.253 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.910      ; 1.657      ;
; -0.226 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.985      ; 1.759      ;
; -0.216 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.945      ; 1.729      ;
; -0.182 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.937      ; 1.255      ;
; -0.138 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.960      ; 1.822      ;
; -0.132 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.938      ; 1.806      ;
; -0.127 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.944      ; 1.817      ;
; -0.122 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.973      ; 1.851      ;
; -0.097 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.897      ; 1.800      ;
; -0.071 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.931      ; 1.860      ;
; -0.067 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.962      ; 1.395      ;
; -0.059 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.916      ; 1.857      ;
; -0.058 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.897      ; 1.339      ;
; -0.039 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.896      ; 1.857      ;
; -0.034 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.949      ; 1.915      ;
; -0.022 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.956      ; 1.434      ;
; -0.008 ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.869      ; 1.361      ;
; 0.037  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.899      ; 1.436      ;
; 0.052  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.958      ; 2.010      ;
; 0.068  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.902      ; 1.470      ;
; 0.073  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.886      ; 1.459      ;
; 0.098  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.911      ; 2.009      ;
; 0.113  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.976      ; 1.589      ;
; 0.123  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.882      ; 2.005      ;
; 0.124  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.931      ; 2.055      ;
; 0.135  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.880      ; 1.515      ;
; 0.143  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.905      ; 1.548      ;
; 0.158  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.947      ; 2.105      ;
; 0.179  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.926      ; 2.105      ;
; 0.189  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.965      ; 2.154      ;
; 0.224  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; 0.000        ; 1.956      ; 2.180      ;
; 0.247  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.910      ; 1.657      ;
; 0.274  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.985      ; 1.759      ;
; 0.284  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.945      ; 1.729      ;
; 0.362  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.960      ; 1.822      ;
; 0.368  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.938      ; 1.806      ;
; 0.373  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.944      ; 1.817      ;
; 0.378  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.973      ; 1.851      ;
; 0.403  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.897      ; 1.800      ;
; 0.413  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.092      ; 1.005      ;
; 0.423  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.961      ; 0.884      ;
; 0.429  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.931      ; 1.860      ;
; 0.441  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.916      ; 1.857      ;
; 0.461  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.896      ; 1.857      ;
; 0.466  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.949      ; 1.915      ;
; 0.474  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.974      ; 0.948      ;
; 0.491  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.032      ; 1.023      ;
; 0.517  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.003      ; 1.020      ;
; 0.520  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.085      ; 1.105      ;
; 0.546  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.005      ; 1.051      ;
; 0.552  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.958      ; 2.010      ;
; 0.583  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.079      ; 1.162      ;
; 0.598  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.911      ; 2.009      ;
; 0.600  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.942      ; 1.042      ;
; 0.622  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.018      ; 1.140      ;
; 0.623  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.882      ; 2.005      ;
; 0.624  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.931      ; 2.055      ;
; 0.641  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.963      ; 1.104      ;
; 0.646  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.922      ; 1.068      ;
; 0.650  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.065      ; 1.215      ;
; 0.651  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.030      ; 1.181      ;
; 0.652  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.978      ; 1.130      ;
; 0.654  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.883      ; 1.037      ;
; 0.657  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.106      ; 1.263      ;
; 0.658  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.947      ; 2.105      ;
; 0.660  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.077      ; 1.237      ;
; 0.673  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.923      ; 1.096      ;
; 0.679  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.926      ; 2.105      ;
; 0.683  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.887      ; 1.070      ;
; 0.689  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.965      ; 2.154      ;
; 0.694  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.094      ; 1.288      ;
; 0.698  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.035      ; 1.233      ;
; 0.702  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.011      ; 1.213      ;
; 0.702  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.928      ; 1.130      ;
; 0.707  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.958      ; 1.165      ;
; 0.711  ; Arena_ALU:inst3|Arena_ALU_OUT[4] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.083      ; 1.294      ;
; 0.724  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.956      ; 2.180      ;
; 0.732  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.916      ; 1.148      ;
; 0.748  ; Arena_ALU:inst3|Arena_ALU_OUT[7] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.890      ; 1.138      ;
; 0.749  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.083      ; 1.332      ;
; 0.749  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.986      ; 1.235      ;
; 0.752  ; Arena_ALU:inst3|Arena_ALU_OUT[1] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.959      ; 1.211      ;
; 0.755  ; Arena_ALU:inst3|Arena_ALU_OUT[2] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.920      ; 1.175      ;
; 0.766  ; Arena_ALU:inst3|Arena_ALU_OUT[5] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 1.037      ; 1.303      ;
; 0.771  ; Arena_ALU:inst3|Arena_ALU_OUT[6] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.917      ; 1.188      ;
; 0.786  ; Arena_ALU:inst3|Arena_ALU_OUT[1] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.919      ; 1.205      ;
; 0.787  ; Arena_ALU:inst3|Arena_ALU_OUT[3] ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3] ; -0.500       ; 0.991      ; 1.278      ;
+--------+----------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.634 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.460      ; 0.826      ;
; -0.506 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.285      ; 0.779      ;
; -0.416 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.274      ; 0.858      ;
; -0.415 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.287      ; 0.872      ;
; -0.314 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.171      ; 0.857      ;
; -0.313 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.200      ; 0.887      ;
; -0.312 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.170      ; 0.858      ;
; -0.309 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.173      ; 0.864      ;
; -0.281 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.275      ; 0.994      ;
; -0.219 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.318      ; 1.099      ;
; -0.219 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.184      ; 0.965      ;
; -0.214 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.321      ; 1.107      ;
; -0.211 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.181      ; 0.970      ;
; -0.209 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.307      ; 1.098      ;
; -0.206 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.196      ; 0.990      ;
; -0.172 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.159      ; 0.987      ;
; -0.169 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.181      ; 1.012      ;
; -0.162 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.159      ; 0.997      ;
; -0.134 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.460      ; 0.826      ;
; -0.122 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.214      ; 1.092      ;
; -0.114 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.213      ; 1.099      ;
; -0.107 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.974      ; 0.867      ;
; -0.106 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.986      ; 0.880      ;
; -0.102 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.982      ; 0.880      ;
; -0.090 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.209      ; 1.119      ;
; -0.047 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.959      ; 0.912      ;
; -0.006 ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.285      ; 0.779      ;
; 0.041  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.015      ; 1.056      ;
; 0.052  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.879      ; 0.931      ;
; 0.084  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.274      ; 0.858      ;
; 0.085  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.287      ; 0.872      ;
; 0.111  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.881      ; 0.992      ;
; 0.125  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.014      ; 1.139      ;
; 0.126  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.225      ; 1.351      ;
; 0.135  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.199      ; 1.334      ;
; 0.174  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 1.176      ; 1.350      ;
; 0.186  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.171      ; 0.857      ;
; 0.187  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.200      ; 0.887      ;
; 0.188  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.170      ; 0.858      ;
; 0.191  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.173      ; 0.864      ;
; 0.219  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.275      ; 0.994      ;
; 0.281  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.318      ; 1.099      ;
; 0.281  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.184      ; 0.965      ;
; 0.286  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.321      ; 1.107      ;
; 0.289  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.181      ; 0.970      ;
; 0.291  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.307      ; 1.098      ;
; 0.294  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.196      ; 0.990      ;
; 0.328  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.159      ; 0.987      ;
; 0.331  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.181      ; 1.012      ;
; 0.338  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.159      ; 0.997      ;
; 0.378  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.214      ; 1.092      ;
; 0.386  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.213      ; 1.099      ;
; 0.393  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.974      ; 0.867      ;
; 0.394  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.986      ; 0.880      ;
; 0.398  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.982      ; 0.880      ;
; 0.410  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.209      ; 1.119      ;
; 0.453  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.959      ; 0.912      ;
; 0.505  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[23]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.251      ; 2.756      ;
; 0.529  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[14]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.251      ; 2.780      ;
; 0.541  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.015      ; 1.056      ;
; 0.552  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.879      ; 0.931      ;
; 0.553  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[7]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.299      ; 2.852      ;
; 0.570  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[8]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.261      ; 2.831      ;
; 0.611  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 0.881      ; 0.992      ;
; 0.621  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[24]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.259      ; 2.880      ;
; 0.623  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[29]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.352      ; 2.975      ;
; 0.625  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[22]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.230      ; 2.855      ;
; 0.625  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.014      ; 1.139      ;
; 0.626  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[9]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.260      ; 2.886      ;
; 0.626  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.225      ; 1.351      ;
; 0.632  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[19]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.258      ; 2.890      ;
; 0.635  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.199      ; 1.334      ;
; 0.637  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[16]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.239      ; 2.876      ;
; 0.637  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[30]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.238      ; 2.875      ;
; 0.639  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[26]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.258      ; 2.897      ;
; 0.641  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[31]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.230      ; 2.871      ;
; 0.647  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[17]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.238      ; 2.885      ;
; 0.659  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[0]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.258      ; 2.917      ;
; 0.660  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[25]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.235      ; 2.895      ;
; 0.661  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[2]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.282      ; 2.943      ;
; 0.669  ; Arena_ALU:inst3|Arena_sign_conv_A[23]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.003     ; 0.666      ;
; 0.670  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[6]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.263      ; 2.933      ;
; 0.672  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[1]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.253      ; 2.925      ;
; 0.674  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.500       ; 1.176      ; 1.350      ;
; 0.678  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[27]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.274      ; 2.952      ;
; 0.681  ; Arena_ALU:inst3|Arena_sign_conv_A[9]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.006     ; 0.675      ;
; 0.685  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[12]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.258      ; 2.943      ;
; 0.687  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[28]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.254      ; 2.941      ;
; 0.696  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[13]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.268      ; 2.964      ;
; 0.698  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[18]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.257      ; 2.955      ;
; 0.699  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[15]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.238      ; 2.937      ;
; 0.712  ; Arena_ALU:inst3|Arena_sign_conv_A[31]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.018      ; 0.730      ;
; 0.714  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[5]      ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.264      ; 2.978      ;
; 0.721  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[20]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.254      ; 2.975      ;
; 0.736  ; INPUT_WE                                                ; Arena_ALU:inst3|Arena_sign_conv_B[11]     ; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 2.270      ; 3.006      ;
; 0.740  ; Arena_ALU:inst3|Arena_sign_conv_A[0]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.001     ; 0.739      ;
; 0.750  ; Arena_ALU:inst3|Arena_sign_conv_B[31]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.020      ; 0.770      ;
; 0.752  ; Arena_ALU:inst3|Arena_sign_conv_A[8]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.005      ; 0.757      ;
; 0.757  ; Arena_ALU:inst3|Arena_sign_conv_A[24]                   ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.758  ; Arena_ALU:inst3|Arena_sign_conv_A[5]                    ; Arena_ALU:inst3|Arena_arithmetic_conv[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 0.000        ; -0.001     ; 0.757      ;
+--------+---------------------------------------------------------+-------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'INPUT_WE'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; INPUT_WE ; Rise       ; INPUT_WE                                                ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; -0.133 ; -0.133       ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; -0.044 ; -0.044       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; -0.044 ; -0.044       ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[0]|dataa                  ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[1]|datac                  ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[2]|datac                  ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Arena_operation[3]|dataa                  ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|combout                           ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|combout                           ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datad                             ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|dataa                             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|dataa                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|dataa                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~5|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~7|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~8|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Rise       ; ALUCntrl_VHDL|Mux13~8|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~8|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux13~8|datab                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|dataa                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|dataa                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datab                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datab                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; ALUCntrl_VHDL|Mux6~2|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_aluOP[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[0]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[0]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[3]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[3]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[4]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[4]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[5]               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[5]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; INPUT_WE ; Fall       ; Arena_Control:inst1|Arena_controlLines[6]               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Arena_ALU:inst3|Arena_ALU_OUT[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~0    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~0    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~10   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~10   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~100  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~100  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1000 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1000 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1001 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1001 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1002 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1002 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1003 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1003 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1004 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1004 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1005 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1005 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1006 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1006 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1007 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1007 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1008 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1008 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1009 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1009 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~101  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~101  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1010 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1010 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1011 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1011 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1012 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1012 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1013 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1013 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1014 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1014 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1015 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1015 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1016 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1016 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1017 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1017 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1018 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1018 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1019 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1019 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~102  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~102  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1020 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1020 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1021 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1021 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1022 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1022 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1023 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1023 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1024 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1024 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1025 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1025 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1026 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1026 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1027 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1027 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1028 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1028 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1029 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1029 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~103  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~103  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1030 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1030 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1031 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1031 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1032 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1032 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1033 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1033 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1034 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1034 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1035 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1035 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1036 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1036 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1037 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1037 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1038 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1038 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1039 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1039 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~104  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~104  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1040 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1040 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1041 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU:inst3|Arena_ALU_OUT[0] ; Rise       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|dataMem_loc~1041 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]'                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; ALUCntrl_VHDL|Arena_operation[0]|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[10]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[11]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[12]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[13]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[14]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[15]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[16]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[17]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[18]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[19]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[20]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[21]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[22]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[23]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[24]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[25]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[26]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[27]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[28]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[29]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[30]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[31]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[8]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[9]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Rise       ; Arena_ALU:inst3|Arena_arithmetic_conv[24] ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Arena_Control:inst1|Arena_controlLines[3]'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Fall       ; Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[10]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[11]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[12]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[13]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[14]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[15]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[16]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[17]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[18]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[19]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[20]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[21]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[22]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[23]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[24]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_Control:inst1|Arena_controlLines[3] ; Rise       ; DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME|Arena_readData[25]|datac            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1.532 ; 1.532 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.533 ; 4.533 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.972 ; 3.972 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.865 ; 3.865 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.727 ; 3.727 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.044 ; 4.044 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.533 ; 4.533 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.737 ; 3.737 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.896 ; 3.896 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.804 ; 3.804 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.610 ; 3.610 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.568 ; 3.568 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.521 ; 3.521 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.672 ; 3.672 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.638 ; 3.638 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.444 ; 3.444 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.802 ; 3.802 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.886 ; 3.886 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 0.940 ; 0.940 ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 3.532 ; 3.532 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 3.349 ; 3.349 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 3.261 ; 3.261 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 3.318 ; 3.318 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 3.271 ; 3.271 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 3.532 ; 3.532 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 3.075 ; 3.075 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 1.160 ; 1.160 ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 3.752 ; 3.752 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 3.569 ; 3.569 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 3.481 ; 3.481 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 3.538 ; 3.538 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 3.491 ; 3.491 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 3.752 ; 3.752 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 3.295 ; 3.295 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; 3.045 ; 3.045 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; 3.546 ; 3.546 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; 2.984 ; 2.984 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; 2.926 ; 2.926 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                    ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.505 ; -0.505 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.641 ; -2.641 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.278 ; -3.278 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.078 ; -3.078 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.021 ; -3.021 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.440 ; -3.440 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.938 ; -3.938 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.080 ; -3.080 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.162 ; -3.162 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.009 ; -3.009 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.839 ; -2.839 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.870 ; -2.870 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.867 ; -2.867 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.883 ; -2.883 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.014 ; -3.014 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.830 ; -2.830 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.029 ; -3.029 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.641 ; -2.641 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 0.308  ; 0.308  ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -2.051 ; -2.051 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -2.252 ; -2.252 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -2.051 ; -2.051 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -2.318 ; -2.318 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -2.247 ; -2.247 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -2.537 ; -2.537 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -2.125 ; -2.125 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 0.310  ; 0.310  ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -2.049 ; -2.049 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -2.250 ; -2.250 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -2.049 ; -2.049 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -2.316 ; -2.316 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -2.245 ; -2.245 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -2.535 ; -2.535 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -2.123 ; -2.123 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; -2.452 ; -2.452 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; -2.732 ; -2.732 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; -2.397 ; -2.397 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; -2.359 ; -2.359 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.352 ; 4.352 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.117 ; 4.117 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.853 ; 3.853 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.911 ; 3.911 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.793 ; 3.793 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.888 ; 3.888 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.900 ; 3.900 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.806 ; 3.806 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.590 ; 3.590 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.540 ; 3.540 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.697 ; 3.697 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.479 ; 3.479 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.703 ; 3.703 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.957 ; 3.957 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.948 ; 3.948 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.517 ; 3.517 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.577 ; 3.577 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.293 ; 3.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.568 ; 3.568 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.950 ; 3.950 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.171 ; 4.171 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.788 ; 3.788 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.579 ; 3.579 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.766 ; 3.766 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.356 ; 3.356 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.490 ; 3.490 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.576 ; 3.576 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.679 ; 3.679 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.352 ; 4.352 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.413 ; 3.413 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.539 ; 3.539 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.354 ; 3.354 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.293 ; 3.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.117 ; 4.117 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.853 ; 3.853 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.911 ; 3.911 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.793 ; 3.793 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.888 ; 3.888 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.900 ; 3.900 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.806 ; 3.806 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.590 ; 3.590 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.540 ; 3.540 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.697 ; 3.697 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.479 ; 3.479 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.703 ; 3.703 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.957 ; 3.957 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.948 ; 3.948 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.517 ; 3.517 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.577 ; 3.577 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.293 ; 3.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.568 ; 3.568 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.950 ; 3.950 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.171 ; 4.171 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.788 ; 3.788 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.579 ; 3.579 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.766 ; 3.766 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.356 ; 3.356 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.490 ; 3.490 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.576 ; 3.576 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.679 ; 3.679 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.352 ; 4.352 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.413 ; 3.413 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.539 ; 3.539 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.354 ; 3.354 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                         ; -10.712  ; -4.423  ; N/A      ; N/A     ; -1.222              ;
;  Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; N/A      ; N/A     ; N/A      ; N/A     ; 0.500               ;
;  Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -8.106   ; -1.344  ; N/A      ; N/A     ; 0.500               ;
;  Arena_Control:inst1|Arena_controlLines[3]               ; -10.712  ; -1.481  ; N/A      ; N/A     ; 0.500               ;
;  INPUT_WE                                                ; -4.464   ; -4.423  ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS                                          ; -864.275 ; -22.802 ; 0.0      ; 0.0     ; -31.694             ;
;  Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -508.806 ; -12.241 ; N/A      ; N/A     ; 0.000               ;
;  Arena_Control:inst1|Arena_controlLines[3]               ; -326.717 ; -7.801  ; N/A      ; N/A     ; 0.000               ;
;  INPUT_WE                                                ; -28.752  ; -6.210  ; N/A      ; N/A     ; -31.694             ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.235 ; 3.235 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.386 ; 8.386 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.163 ; 7.163 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.928 ; 6.928 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.627 ; 6.627 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.263 ; 7.263 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.386 ; 8.386 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.684 ; 6.684 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.001 ; 7.001 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.803 ; 6.803 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.358 ; 6.358 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.186 ; 6.186 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.140 ; 6.140 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.485 ; 6.485 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.405 ; 6.405 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.027 ; 6.027 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.799 ; 6.799 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.943 ; 6.943 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 2.106 ; 2.106 ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 6.628 ; 6.628 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 6.122 ; 6.122 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 5.929 ; 5.929 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 6.112 ; 6.112 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 6.022 ; 6.022 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 6.628 ; 6.628 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 5.635 ; 5.635 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 2.621 ; 2.621 ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; 7.143 ; 7.143 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; 6.637 ; 6.637 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; 6.444 ; 6.444 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; 6.627 ; 6.627 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; 6.537 ; 6.537 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; 7.143 ; 7.143 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; 6.150 ; 6.150 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; 5.410 ; 5.410 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; 6.466 ; 6.466 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; 5.277 ; 5.277 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; 5.136 ; 5.136 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                    ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port  ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; INPUT_WE   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -0.505 ; -0.505 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; instr[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.641 ; -2.641 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[0]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.278 ; -3.278 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.078 ; -3.078 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.021 ; -3.021 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.440 ; -3.440 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.938 ; -3.938 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.080 ; -3.080 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.162 ; -3.162 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.009 ; -3.009 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.839 ; -2.839 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.870 ; -2.870 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.867 ; -2.867 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.883 ; -2.883 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.014 ; -3.014 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.830 ; -2.830 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -3.029 ; -3.029 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  instr[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; -2.641 ; -2.641 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; INPUT_WE   ; INPUT_WE                                                ; 0.730  ; 0.730  ; Rise       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -2.051 ; -2.051 ; Rise       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -2.252 ; -2.252 ; Rise       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -2.051 ; -2.051 ; Rise       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -2.318 ; -2.318 ; Rise       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -2.247 ; -2.247 ; Rise       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -2.537 ; -2.537 ; Rise       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -2.125 ; -2.125 ; Rise       ; INPUT_WE                                                ;
; INPUT_WE   ; INPUT_WE                                                ; 0.747  ; 0.747  ; Fall       ; INPUT_WE                                                ;
; instr[*]   ; INPUT_WE                                                ; -2.049 ; -2.049 ; Fall       ; INPUT_WE                                                ;
;  instr[0]  ; INPUT_WE                                                ; -2.250 ; -2.250 ; Fall       ; INPUT_WE                                                ;
;  instr[1]  ; INPUT_WE                                                ; -2.049 ; -2.049 ; Fall       ; INPUT_WE                                                ;
;  instr[2]  ; INPUT_WE                                                ; -2.316 ; -2.316 ; Fall       ; INPUT_WE                                                ;
;  instr[3]  ; INPUT_WE                                                ; -2.245 ; -2.245 ; Fall       ; INPUT_WE                                                ;
;  instr[4]  ; INPUT_WE                                                ; -2.535 ; -2.535 ; Fall       ; INPUT_WE                                                ;
;  instr[5]  ; INPUT_WE                                                ; -2.123 ; -2.123 ; Fall       ; INPUT_WE                                                ;
;  instr[26] ; INPUT_WE                                                ; -2.452 ; -2.452 ; Fall       ; INPUT_WE                                                ;
;  instr[27] ; INPUT_WE                                                ; -2.732 ; -2.732 ; Fall       ; INPUT_WE                                                ;
;  instr[28] ; INPUT_WE                                                ; -2.397 ; -2.397 ; Fall       ; INPUT_WE                                                ;
;  instr[29] ; INPUT_WE                                                ; -2.359 ; -2.359 ; Fall       ; INPUT_WE                                                ;
+------------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 5.071 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 5.071 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.980 ; 8.980 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.361 ; 8.361 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.687 ; 7.687 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.864 ; 7.864 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.684 ; 7.684 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.920 ; 7.920 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.840 ; 7.840 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.606 ; 7.606 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.276 ; 7.276 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.338 ; 7.338 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.713 ; 7.713 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.081 ; 7.081 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.495 ; 7.495 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.105 ; 8.105 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.066 ; 8.066 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.157 ; 7.157 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.255 ; 7.255 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.717 ; 6.717 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.285 ; 7.285 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.087 ; 8.087 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.591 ; 8.591 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.749 ; 7.749 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.448 ; 7.448 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.791 ; 7.791 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.909 ; 6.909 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.028 ; 7.028 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.379 ; 7.379 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.464 ; 7.464 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 8.980 ; 8.980 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.006 ; 7.006 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 7.234 ; 7.234 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 6.797 ; 6.797 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 9.106 ; 9.106 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 9.082 ; 9.082 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 9.116 ; 9.116 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 9.075 ; 9.075 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; 2.605 ;       ; Rise       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
;  result[0]  ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;       ; 2.605 ; Fall       ; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ;
; result[*]   ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.293 ; 3.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[1]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.117 ; 4.117 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[2]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.853 ; 3.853 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[3]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.911 ; 3.911 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[4]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.793 ; 3.793 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[5]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.888 ; 3.888 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[6]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.900 ; 3.900 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[7]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.806 ; 3.806 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[8]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.590 ; 3.590 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[9]  ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.540 ; 3.540 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[10] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.697 ; 3.697 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[11] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.479 ; 3.479 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[12] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.703 ; 3.703 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[13] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.957 ; 3.957 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[14] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.948 ; 3.948 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[15] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.517 ; 3.517 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[16] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.577 ; 3.577 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[17] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.293 ; 3.293 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[18] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.568 ; 3.568 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[19] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.950 ; 3.950 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[20] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.171 ; 4.171 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[21] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.788 ; 3.788 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[22] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.579 ; 3.579 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[23] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.766 ; 3.766 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[24] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.356 ; 3.356 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[25] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.490 ; 3.490 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[26] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.576 ; 3.576 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[27] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.679 ; 3.679 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[28] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 4.352 ; 4.352 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[29] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.413 ; 3.413 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[30] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.539 ; 3.539 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
;  result[31] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 3.354 ; 3.354 ; Rise       ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Rise       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Rise       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Rise       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Rise       ; INPUT_WE                                                ;
; DRAM_OE_N   ; INPUT_WE                                                ; 5.195 ; 5.195 ; Fall       ; INPUT_WE                                                ;
; DRAM_WE_N   ; INPUT_WE                                                ; 5.175 ; 5.175 ; Fall       ; INPUT_WE                                                ;
; SRAM_OE_N   ; INPUT_WE                                                ; 5.205 ; 5.205 ; Fall       ; INPUT_WE                                                ;
; SRAM_WE_N   ; INPUT_WE                                                ; 5.165 ; 5.165 ; Fall       ; INPUT_WE                                                ;
+-------------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1120     ; 32       ; 0        ; 0        ;
; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 688      ; 752      ; 0        ; 0        ;
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3]               ; 0        ; 0        ; 5111     ; 5111     ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3]               ; 0        ; 0        ; 7145     ; 0        ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; 6        ; 6        ; 6        ; 6        ;
; INPUT_WE                                                ; INPUT_WE                                                ; 114      ; 204      ; 122      ; 212      ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 1120     ; 32       ; 0        ; 0        ;
; INPUT_WE                                                ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; 688      ; 752      ; 0        ; 0        ;
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_Control:inst1|Arena_controlLines[3]               ; 0        ; 0        ; 5111     ; 5111     ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_Control:inst1|Arena_controlLines[3]               ; 0        ; 0        ; 7145     ; 0        ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; INPUT_WE                                                ; 6        ; 6        ; 6        ; 6        ;
; INPUT_WE                                                ; INPUT_WE                                                ; 114      ; 204      ; 122      ; 212      ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 145   ; 145  ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 14 16:36:13 2019
Info: Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8364 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name INPUT_WE INPUT_WE
    Info (332105): create_clock -period 1.000 -name Arena_ALU:inst3|Arena_ALU_OUT[0] Arena_ALU:inst3|Arena_ALU_OUT[0]
    Info (332105): create_clock -period 1.000 -name Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0]
    Info (332105): create_clock -period 1.000 -name Arena_Control:inst1|Arena_controlLines[3] Arena_Control:inst1|Arena_controlLines[3]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALUCntrl_VHDL|Mux13~5  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.712      -326.717 Arena_Control:inst1|Arena_controlLines[3] 
    Info (332119):    -8.106      -508.806 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
    Info (332119):    -4.464       -28.752 INPUT_WE 
Info (332146): Worst-case hold slack is -4.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.423        -6.210 INPUT_WE 
    Info (332119):    -1.481        -4.351 Arena_Control:inst1|Arena_controlLines[3] 
    Info (332119):    -1.344       -12.241 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -31.694 INPUT_WE 
    Info (332119):     0.500         0.000 Arena_ALU:inst3|Arena_ALU_OUT[0] 
    Info (332119):     0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
    Info (332119):     0.500         0.000 Arena_Control:inst1|Arena_controlLines[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALUCntrl_VHDL|Mux13~5  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.579      -134.526 Arena_Control:inst1|Arena_controlLines[3] 
    Info (332119):    -3.205      -193.344 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
    Info (332119):    -1.611        -8.981 INPUT_WE 
Info (332146): Worst-case hold slack is -2.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.180        -2.889 INPUT_WE 
    Info (332119):    -1.019        -7.801 Arena_Control:inst1|Arena_controlLines[3] 
    Info (332119):    -0.634        -5.969 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -3.792 INPUT_WE 
    Info (332119):     0.500         0.000 Arena_ALU:inst3|Arena_ALU_OUT[0] 
    Info (332119):     0.500         0.000 Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] 
    Info (332119):     0.500         0.000 Arena_Control:inst1|Arena_controlLines[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Tue May 14 16:36:22 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


