{
  "module_name": "others.json",
  "hash_id": "561abec00701aaa01696b7f35e5bb2d8ecd95e65457bacaf832a132db280ad72",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power10/others.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x1002C\",\n    \"EventName\": \"PM_LD_PREFETCH_CACHE_LINE_MISS\",\n    \"BriefDescription\": \"The L1 cache was reloaded with a line that fulfills a prefetch request.\"\n  },\n  {\n    \"EventCode\": \"0x1505E\",\n    \"EventName\": \"PM_LD_HIT_L1\",\n    \"BriefDescription\": \"Load finished without experiencing an L1 miss.\"\n  },\n  {\n    \"EventCode\": \"0x1F056\",\n    \"EventName\": \"PM_DISP_SS0_2_INSTR_CYC\",\n    \"BriefDescription\": \"Cycles in which Superslice 0 dispatches either 1 or 2 instructions.\"\n  },\n  {\n    \"EventCode\": \"0x1F05A\",\n    \"EventName\": \"PM_DISP_HELD_SYNC_CYC\",\n    \"BriefDescription\": \"Cycles dispatch is held because of a synchronizing instruction that requires the ICT to be empty before dispatch.\"\n  },\n  {\n    \"EventCode\": \"0x10066\",\n    \"EventName\": \"PM_ADJUNCT_CYC\",\n    \"BriefDescription\": \"Cycles in which the thread is in Adjunct state. MSR[S HV PR] bits = 011.\"\n  },\n  {\n    \"EventCode\": \"0x100FC\",\n    \"EventName\": \"PM_LD_REF_L1\",\n    \"BriefDescription\": \"All L1 D cache load references counted at finish, gated by reject. In P9 and earlier this event counted only cacheable loads but in P10 both cacheable and non-cacheable loads are included.\"\n  },\n  {\n    \"EventCode\": \"0x2E010\",\n    \"EventName\": \"PM_ADJUNCT_INST_CMPL\",\n    \"BriefDescription\": \"PowerPC instruction completed while the thread was in Adjunct state.\"\n  },\n  {\n    \"EventCode\": \"0x2E014\",\n    \"EventName\": \"PM_STCX_FIN\",\n    \"BriefDescription\": \"Conditional store instruction (STCX) finished. LARX and STCX are instructions used to acquire a lock.\"\n  },\n  {\n    \"EventCode\": \"0x2F054\",\n    \"EventName\": \"PM_DISP_SS1_2_INSTR_CYC\",\n    \"BriefDescription\": \"Cycles in which Superslice 1 dispatches either 1 or 2 instructions.\"\n  },\n  {\n    \"EventCode\": \"0x2F056\",\n    \"EventName\": \"PM_DISP_SS1_4_INSTR_CYC\",\n    \"BriefDescription\": \"Cycles in which Superslice 1 dispatches either 3 or 4 instructions.\"\n  },\n  {\n    \"EventCode\": \"0x200F2\",\n    \"EventName\": \"PM_INST_DISP\",\n    \"BriefDescription\": \"PowerPC instruction dispatched.\"\n  },\n  {\n    \"EventCode\": \"0x200FD\",\n    \"EventName\": \"PM_L1_ICACHE_MISS\",\n    \"BriefDescription\": \"Demand instruction cache miss.\"\n  },\n  {\n    \"EventCode\": \"0x3F04A\",\n    \"EventName\": \"PM_LSU_ST5_FIN\",\n    \"BriefDescription\": \"LSU Finished an internal operation in ST2 port.\"\n  },\n  {\n    \"EventCode\": \"0x3405A\",\n    \"EventName\": \"PM_PRIVILEGED_INST_CMPL\",\n    \"BriefDescription\": \"PowerPC instruction completed while the thread was in Privileged state.\"\n  },\n  {\n    \"EventCode\": \"0x3F054\",\n    \"EventName\": \"PM_DISP_SS0_4_INSTR_CYC\",\n    \"BriefDescription\": \"Cycles in which Superslice 0 dispatches either 3 or 4 instructions.\"\n  },\n  {\n    \"EventCode\": \"0x3F056\",\n    \"EventName\": \"PM_DISP_SS0_8_INSTR_CYC\",\n    \"BriefDescription\": \"Cycles in which Superslice 0 dispatches either 5, 6, 7 or 8 instructions.\"\n  },\n  {\n    \"EventCode\": \"0x30068\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_PREF\",\n    \"BriefDescription\": \"Counts all instruction cache prefetch reloads (includes demand turned into prefetch).\"\n  },\n  {\n    \"EventCode\": \"0x300F6\",\n    \"EventName\": \"PM_LD_DEMAND_MISS_L1\",\n    \"BriefDescription\": \"The L1 cache was reloaded with a line that fulfills a demand miss request. Counted at reload time, before finish.\"\n  },\n  {\n    \"EventCode\": \"0x300FE\",\n    \"EventName\": \"PM_DATA_FROM_L3MISS\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a source other than the local core's L1, L2, or L3 due to a demand miss.\"\n  },\n  {\n    \"EventCode\": \"0x40012\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_ALL\",\n    \"BriefDescription\": \"Counts all instruction cache reloads includes demand, prefetch, prefetch turned into demand and demand turned into prefetch.\"\n  },\n  {\n    \"EventCode\": \"0x44054\",\n    \"EventName\": \"PM_VECTOR_LD_CMPL\",\n    \"BriefDescription\": \"Vector load instruction completed.\"\n  },\n  {\n    \"EventCode\": \"0x4D05E\",\n    \"EventName\": \"PM_BR_CMPL\",\n    \"BriefDescription\": \"A branch completed. All branches are included.\"\n  },\n  {\n    \"EventCode\": \"0x400F0\",\n    \"EventName\": \"PM_LD_DEMAND_MISS_L1_FIN\",\n    \"BriefDescription\": \"Load missed L1, counted at finish time.\"\n  },\n  {\n    \"EventCode\": \"0x400FE\",\n    \"EventName\": \"PM_DATA_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local, remote, or distant memory due to a demand miss.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}