{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727054453948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054453948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:20:53 2024 " "Processing started: Sun Sep 22 20:20:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054453948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054453948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054453948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727054454065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727054454065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi " "Found entity 1: tamagotchi" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054458808 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "extra.v " "Can't analyze file -- file extra.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727054458808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sclk tamagotchi.v(29) " "Verilog HDL Implicit Net warning at tamagotchi.v(29): created implicit net for \"sclk\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "calor tamagotchi.v(46) " "Verilog HDL Implicit Net warning at tamagotchi.v(46): created implicit net for \"calor\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frio tamagotchi.v(46) " "Verilog HDL Implicit Net warning at tamagotchi.v(46): created implicit net for \"frio\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cerca tamagotchi.v(47) " "Verilog HDL Implicit Net warning at tamagotchi.v(47): created implicit net for \"cerca\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regluz tamagotchi.v(66) " "Verilog HDL Implicit Net warning at tamagotchi.v(66): created implicit net for \"regluz\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regjugar tamagotchi.v(68) " "Verilog HDL Implicit Net warning at tamagotchi.v(68): created implicit net for \"regjugar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regalimentar tamagotchi.v(69) " "Verilog HDL Implicit Net warning at tamagotchi.v(69): created implicit net for \"regalimentar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regcurar tamagotchi.v(70) " "Verilog HDL Implicit Net warning at tamagotchi.v(70): created implicit net for \"regcurar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regtest tamagotchi.v(71) " "Verilog HDL Implicit Net warning at tamagotchi.v(71): created implicit net for \"regtest\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regreset tamagotchi.v(72) " "Verilog HDL Implicit Net warning at tamagotchi.v(72): created implicit net for \"regreset\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o tamagotchi.v(91) " "Verilog HDL Implicit Net warning at tamagotchi.v(91): created implicit net for \"o\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enMue tamagotchi.v(92) " "Verilog HDL Implicit Net warning at tamagotchi.v(92): created implicit net for \"enMue\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(31) " "Verilog HDL Instantiation warning at tamagotchi.v(31): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(40) " "Verilog HDL Instantiation warning at tamagotchi.v(40): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(50) " "Verilog HDL Instantiation warning at tamagotchi.v(50): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchi " "Elaborating entity \"tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727054458852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DivFrec.v 1 1 " "Using design file DivFrec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivFrec " "Found entity 1: DivFrec" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFrec DivFrec:comb_3 " "Elaborating entity \"DivFrec\" for hierarchy \"DivFrec:comb_3\"" {  } { { "tamagotchi.v" "comb_3" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 DivFrec.v(15) " "Verilog HDL assignment warning at DivFrec.v(15): truncated value with size 32 to match size of target (25)" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458859 "|tamagotchi|DivFrec:comb_3"}
{ "Warning" "WSGN_SEARCH_FILE" "fulldisplay.v 1 1 " "Using design file fulldisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulldisplay " "Found entity 1: fulldisplay" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulldisplay fulldisplay:comb_4 " "Elaborating entity \"fulldisplay\" for hierarchy \"fulldisplay:comb_4\"" {  } { { "tamagotchi.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 fulldisplay.v(26) " "Verilog HDL assignment warning at fulldisplay.v(26): truncated value with size 32 to match size of target (27)" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458862 "|tamagotchi|fulldisplay:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fulldisplay.v(36) " "Verilog HDL assignment warning at fulldisplay.v(36): truncated value with size 32 to match size of target (3)" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458862 "|tamagotchi|fulldisplay:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "BCDtoSSeg.v 1 1 " "Using design file BCDtoSSeg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg fulldisplay:comb_4\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"fulldisplay:comb_4\|BCDtoSSeg:bcdtosseg\"" {  } { { "fulldisplay.v" "bcdtosseg" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458863 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null Nokia5110.v(40) " "Verilog HDL Declaration warning at Nokia5110.v(40): \"null\" is SystemVerilog-2005 keyword" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 40 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054458865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "352 Nokia5110.v(61) " "Verilog HDL Expression warning at Nokia5110.v(61): truncated literal to match 352 bits" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1727054458865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Nokia5110.v(104) " "Verilog HDL information at Nokia5110.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST Nokia5110.v(27) " "Verilog HDL Declaration information at Nokia5110.v(27): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Nokia5110.v 1 1 " "Using design file Nokia5110.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Nokia5110 " "Found entity 1: Nokia5110" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init Nokia5110.v(102) " "Verilog HDL Implicit Net warning at Nokia5110.v(102): created implicit net for \"init\"" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(35) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(35): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(39) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(39): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(40) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(40): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(42) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(42): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(43) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(43): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(44) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(44): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(45) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(45): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(46) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(46): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(47) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(47): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(48) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(48): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(49) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(49): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(50) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(50): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(51) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(51): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(52) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(52): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(53) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(53): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(54) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(54): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(55) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(55): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(56) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(56): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(57) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(57): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(58) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(58): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(59) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(59): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(60) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(60): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(61) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(61): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(62) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(62): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(63) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(63): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(64) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(64): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(65) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(65): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(66) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(66): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(67) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(67): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(68) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(68): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(69) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(69): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(70) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(70): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(71) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(71): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(72) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(72): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(73) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(73): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(74) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(74): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(75) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(75): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(76) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(76): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(77) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(77): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(78) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(78): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(79) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(79): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(80) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(80): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(81) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(81): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(82) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(82): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(83) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(83): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(84) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(84): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(85) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(85): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(86) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(86): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(87) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(87): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(88) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(88): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(89) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(89): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(90) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(90): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(91) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(91): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(92) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(92): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Nokia5110.v(102) " "Verilog HDL Instantiation warning at Nokia5110.v(102): instance has no name" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nokia5110 Nokia5110:comb_5 " "Elaborating entity \"Nokia5110\" for hierarchy \"Nokia5110:comb_5\"" {  } { { "tamagotchi.v" "comb_5" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(109) " "Verilog HDL assignment warning at Nokia5110.v(109): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458888 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 8 Nokia5110.v(216) " "Verilog HDL assignment warning at Nokia5110.v(216): truncated value with size 48 to match size of target (8)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458889 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Nokia5110.v(239) " "Verilog HDL assignment warning at Nokia5110.v(239): truncated value with size 32 to match size of target (12)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458889 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(239) " "Verilog HDL assignment warning at Nokia5110.v(239): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458889 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(248) " "Verilog HDL assignment warning at Nokia5110.v(248): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458889 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist measures.v(33) " "Verilog HDL Declaration warning at measures.v(33): \"dist\" is SystemVerilog-2005 keyword" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 33 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "measures.v 1 1 " "Using design file measures.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 measures " "Found entity 1: measures" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 measures.v(37) " "Verilog HDL Implicit Net warning at measures.v(37): created implicit net for \"clk1\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dclk measures.v(37) " "Verilog HDL Implicit Net warning at measures.v(37): created implicit net for \"dclk\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done measures.v(38) " "Verilog HDL Implicit Net warning at measures.v(38): created implicit net for \"done\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(37) " "Verilog HDL Instantiation warning at measures.v(37): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(38) " "Verilog HDL Instantiation warning at measures.v(38): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(39) " "Verilog HDL Instantiation warning at measures.v(39): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measures measures:measures " "Elaborating entity \"measures\" for hierarchy \"measures:measures\"" {  } { { "tamagotchi.v" "measures" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 measures.v(56) " "Verilog HDL assignment warning at measures.v(56): truncated value with size 32 to match size of target (3)" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458892 "|tamagotchi|measures:measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 measures.v(60) " "Verilog HDL assignment warning at measures.v(60): truncated value with size 32 to match size of target (3)" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458892 "|tamagotchi|measures:measures"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist ultrasonido.v(9) " "Verilog HDL Declaration warning at ultrasonido.v(9): \"dist\" is SystemVerilog-2005 keyword" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054458893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ultrasonido.v(23) " "Verilog HDL information at ultrasonido.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trigger TRIGGER ultrasonido.v(6) " "Verilog HDL Declaration information at ultrasonido.v(6): object \"trigger\" differs only in case from object \"TRIGGER\" in the same scope" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054458893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "echo ECHO ultrasonido.v(5) " "Verilog HDL Declaration information at ultrasonido.v(5): object \"echo\" differs only in case from object \"ECHO\" in the same scope" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054458893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ultrasonido.v 1 1 " "Using design file ultrasonido.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonido " "Found entity 1: ultrasonido" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458893 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ultrasonido.v(20) " "Verilog HDL Instantiation warning at ultrasonido.v(20): instance has no name" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458894 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ultrasonido.v(21) " "Verilog HDL Instantiation warning at ultrasonido.v(21): instance has no name" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054458894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonido measures:measures\|ultrasonido:comb_4 " "Elaborating entity \"ultrasonido\" for hierarchy \"measures:measures\|ultrasonido:comb_4\"" {  } { { "measures.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ultrasonido.v(44) " "Verilog HDL assignment warning at ultrasonido.v(44): truncated value with size 32 to match size of target (16)" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458894 "|tamagotchi|measures:measures|ultrasonido:comb_3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador.v(17) " "Verilog HDL information at contador.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.v 1 1 " "Using design file contador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "contador contador.v(12) " "Verilog HDL Parameter Declaration warning at contador.v(12): Parameter Declaration in module \"contador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador measures:measures\|ultrasonido:comb_4\|contador:comb_3 " "Elaborating entity \"contador\" for hierarchy \"measures:measures\|ultrasonido:comb_4\|contador:comb_3\"" {  } { { "ultrasonido.v" "comb_3" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "con contador.v(14) " "Verilog HDL or VHDL warning at contador.v(14): object \"con\" assigned a value but never read" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(22) " "Verilog HDL assignment warning at contador.v(22): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(30) " "Verilog HDL assignment warning at contador.v(30): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(34) " "Verilog HDL assignment warning at contador.v(34): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458896 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.v(15) " "Verilog HDL information at temporizador.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "temporizador.v 1 1 " "Using design file temporizador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458898 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "temporizador temporizador.v(11) " "Verilog HDL Parameter Declaration warning at temporizador.v(11): Parameter Declaration in module \"temporizador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054458898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador measures:measures\|ultrasonido:comb_4\|temporizador:comb_4 " "Elaborating entity \"temporizador\" for hierarchy \"measures:measures\|ultrasonido:comb_4\|temporizador:comb_4\"" {  } { { "ultrasonido.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(23) " "Verilog HDL assignment warning at temporizador.v(23): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458899 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 temporizador.v(28) " "Verilog HDL assignment warning at temporizador.v(28): truncated value with size 32 to match size of target (9)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458899 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(32) " "Verilog HDL assignment warning at temporizador.v(32): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458899 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(36) " "Verilog HDL assignment warning at temporizador.v(36): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458899 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(62) " "Verilog HDL information at dht.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht measures:measures\|dht:comb_5 " "Elaborating entity \"dht\" for hierarchy \"measures:measures\|dht:comb_5\"" {  } { { "measures.v" "comb_5" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "humidity dht.v(22) " "Verilog HDL or VHDL warning at dht.v(22): object \"humidity\" assigned a value but never read" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "humidity dht.v(48) " "Verilog HDL warning at dht.v(48): initial value for variable humidity should be constant" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 48 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temperature dht.v(48) " "Verilog HDL warning at dht.v(48): initial value for variable temperature should be constant" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 48 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(122) " "Verilog HDL assignment warning at dht.v(122): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(141) " "Verilog HDL assignment warning at dht.v(141): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(142) " "Verilog HDL assignment warning at dht.v(142): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg dht.v(12) " "Output port \"seg\" at dht.v(12) has no driver" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "an dht.v(14) " "Output port \"an\" at dht.v(14) has no driver" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727054458902 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "procesmeas.v(32) " "Verilog HDL information at procesmeas.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054458904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "procesmeas.v 1 1 " "Using design file procesmeas.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 procesmeas " "Found entity 1: procesmeas" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesmeas procesmeas:process_measures " "Elaborating entity \"procesmeas\" for hierarchy \"procesmeas:process_measures\"" {  } { { "tamagotchi.v" "process_measures" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(34) " "Verilog HDL assignment warning at procesmeas.v(34): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(35) " "Verilog HDL assignment warning at procesmeas.v(35): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(36) " "Verilog HDL assignment warning at procesmeas.v(36): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(51) " "Verilog HDL assignment warning at procesmeas.v(51): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(52) " "Verilog HDL assignment warning at procesmeas.v(52): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(53) " "Verilog HDL assignment warning at procesmeas.v(53): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(76) " "Verilog HDL assignment warning at procesmeas.v(76): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(77) " "Verilog HDL assignment warning at procesmeas.v(77): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(78) " "Verilog HDL assignment warning at procesmeas.v(78): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(101) " "Verilog HDL assignment warning at procesmeas.v(101): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(102) " "Verilog HDL assignment warning at procesmeas.v(102): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(122) " "Verilog HDL assignment warning at procesmeas.v(122): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(138) " "Verilog HDL assignment warning at procesmeas.v(138): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 procesmeas.v(155) " "Verilog HDL assignment warning at procesmeas.v(155): truncated value with size 32 to match size of target (8)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054458907 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WSGN_SEARCH_FILE" "maqestados.v 1 1 " "Using design file maqestados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maqestados " "Found entity 1: maqestados" {  } { { "maqestados.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/maqestados.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054458908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054458908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maqestados maqestados:state_machine " "Elaborating entity \"maqestados\" for hierarchy \"maqestados:state_machine\"" {  } { { "tamagotchi.v" "state_machine" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054458909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 264 " "Parameter TAP_DISTANCE set to 264" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 256 " "Parameter TAP_DISTANCE set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 248 " "Parameter TAP_DISTANCE set to 248" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 208 " "Parameter TAP_DISTANCE set to 208" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 200 " "Parameter TAP_DISTANCE set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 160 " "Parameter TAP_DISTANCE set to 160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 72 " "Parameter TAP_DISTANCE set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 64 " "Parameter TAP_DISTANCE set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_8 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_8\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_9 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_9\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460965 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727054460965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div0\"" {  } { { "procesmeas.v" "Div0" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div2\"" {  } { { "procesmeas.v" "Div2" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div1\"" {  } { { "procesmeas.v" "Div1" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measures:measures\|ultrasonido:comb_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measures:measures\|ultrasonido:comb_4\|Div0\"" {  } { { "ultrasonido.v" "Div0" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054460966 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727054460966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_0 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_0 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 264 " "Parameter \"TAP_DISTANCE\" = \"264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cpm " "Found entity 1: shift_taps_cpm" {  } { { "db/shift_taps_cpm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_cpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ih81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ih81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ih81 " "Found entity 1: altsyncram_ih81" {  } { { "db/altsyncram_ih81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ih81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksf " "Found entity 1: cntr_ksf" {  } { { "db/cntr_ksf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_ksf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_1 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_1 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 256 " "Parameter \"TAP_DISTANCE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_dpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jh81 " "Found entity 1: altsyncram_jh81" {  } { { "db/altsyncram_jh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_jh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lsf " "Found entity 1: cntr_lsf" {  } { { "db/cntr_lsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_lsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_2 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_2 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 248 " "Parameter \"TAP_DISTANCE\" = \"248\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461283 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_epm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_epm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_epm " "Found entity 1: shift_taps_epm" {  } { { "db/shift_taps_epm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_epm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_kh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_msf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_msf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_msf " "Found entity 1: cntr_msf" {  } { { "db/cntr_msf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_msf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_3 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_3 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 208 " "Parameter \"TAP_DISTANCE\" = \"208\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461386 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_apm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_apm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_apm " "Found entity 1: shift_taps_apm" {  } { { "db/shift_taps_apm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_apm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch81 " "Found entity 1: altsyncram_ch81" {  } { { "db/altsyncram_ch81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ch81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_hsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_4 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_4 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 200 " "Parameter \"TAP_DISTANCE\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461489 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2pm " "Found entity 1: shift_taps_2pm" {  } { { "db/shift_taps_2pm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_2pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i81 " "Found entity 1: altsyncram_0i81" {  } { { "db/altsyncram_0i81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_0i81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rsf " "Found entity 1: cntr_rsf" {  } { { "db/cntr_rsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_rsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_5 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_5 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 160 " "Parameter \"TAP_DISTANCE\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461592 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_8pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh81 " "Found entity 1: altsyncram_qh81" {  } { { "db/altsyncram_qh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_qh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsf " "Found entity 1: cntr_nsf" {  } { { "db/cntr_nsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_nsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_6 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_6 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 72 " "Parameter \"TAP_DISTANCE\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461696 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rnm " "Found entity 1: shift_taps_rnm" {  } { { "db/shift_taps_rnm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_rnm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ae81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_7 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_7 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 64 " "Parameter \"TAP_DISTANCE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_snm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_snm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_snm " "Found entity 1: shift_taps_snm" {  } { { "db/shift_taps_snm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_snm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e81 " "Found entity 1: altsyncram_8e81" {  } { { "db/altsyncram_8e81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_8e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0rf " "Found entity 1: cntr_0rf" {  } { { "db/cntr_0rf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_0rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_8 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054461945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_8 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054461945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054461945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nnm " "Found entity 1: shift_taps_nnm" {  } { { "db/shift_taps_nnm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_nnm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e81 " "Found entity 1: altsyncram_0e81" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_0e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054461990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054461990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_9 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054462070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_9 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462070 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054462070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fmm " "Found entity 1: shift_taps_fmm" {  } { { "db/shift_taps_fmm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_fmm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cb81 " "Found entity 1: altsyncram_cb81" {  } { { "db/altsyncram_cb81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_cb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesmeas:process_measures\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"procesmeas:process_measures\|lpm_divide:Div0\"" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054462167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesmeas:process_measures\|lpm_divide:Div0 " "Instantiated megafunction \"procesmeas:process_measures\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462167 ""}  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054462167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/alt_u_div_97f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0\"" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054462268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0 " "Instantiated megafunction \"measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054462269 ""}  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054462268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054462317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054462317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727054462940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727054464306 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727054465569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054465665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727054465925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054465925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4911 " "Implemented 4911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727054466184 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727054466184 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727054466184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4860 " "Implemented 4860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727054466184 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727054466184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727054466184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054466195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:21:06 2024 " "Processing ended: Sun Sep 22 20:21:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054466195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054466195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054466195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054466195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727054467263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054467263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:21:07 2024 " "Processing started: Sun Sep 22 20:21:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054467263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727054467263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727054467263 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727054467289 ""}
{ "Info" "0" "" "Project  = tamagotchi" {  } {  } 0 0 "Project  = tamagotchi" 0 0 "Fitter" 0 0 1727054467289 ""}
{ "Info" "0" "" "Revision = tamagotchi" {  } {  } 0 0 "Revision = tamagotchi" 0 0 "Fitter" 0 0 1727054467289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727054467371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727054467372 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tamagotchi EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"tamagotchi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727054467387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727054467447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727054467447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727054467559 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727054467562 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727054467626 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727054467626 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727054467636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727054467636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727054467636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727054467636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727054467636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727054467636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727054467638 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727054467699 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 30 " "No exact pin location assignment(s) for 1 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1727054468045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tamagotchi.sdc " "Synopsys Design Constraints File file not found: 'tamagotchi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727054468463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727054468463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727054468501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727054468502 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727054468503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727054468936 ""}  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727054468936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "Automatically promoted node Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727054468936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]~30 " "Destination node Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]~30" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727054468936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nokia5110:comb_5\|DivFrec:comb_3\|Equal0~1 " "Destination node Nokia5110:comb_5\|DivFrec:comb_3\|Equal0~1" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 7383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727054468936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dclk~output " "Destination node dclk~output" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 11856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727054468936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727054468936 ""}  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 5528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727054468936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivFrec:comb_3\|sclk  " "Automatically promoted node DivFrec:comb_3\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727054468936 ""}  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727054468936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "measures:measures\|DivFrec:comb_3\|sclk  " "Automatically promoted node measures:measures\|DivFrec:comb_3\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727054468936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "measures:measures\|enable " "Destination node measures:measures\|enable" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727054468936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727054468936 ""}  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 5507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727054468936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fulldisplay:comb_4\|cfreq\[16\]  " "Automatically promoted node fulldisplay:comb_4\|cfreq\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727054468936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fulldisplay:comb_4\|cfreq\[16\]~43 " "Destination node fulldisplay:comb_4\|cfreq\[16\]~43" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 6547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727054468936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727054468936 ""}  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 0 { 0 ""} 0 5476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727054468936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727054469334 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727054469342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727054469342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727054469352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727054469365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727054469380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727054469380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727054469387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727054469529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727054469537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727054469537 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1727054469541 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1727054469541 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1727054469541 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 4 4 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 6 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1727054469542 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1727054469542 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1727054469542 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outclk " "Node \"outclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "outclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727054469653 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1727054469653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727054469653 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1727054469660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727054470143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727054470659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727054470689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727054475152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727054475152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727054475714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/gabriel/Documentos/tamagotchiFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727054477761 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727054477761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727054482163 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727054482163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727054482166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.64 " "Total time spent on timing analysis during the Fitter is 2.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727054482317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727054482352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727054482670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727054482672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727054483129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727054483947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1727054484344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.fit.smsg " "Generated suppressed messages file /home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727054484575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1614 " "Peak virtual memory: 1614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054485120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:21:25 2024 " "Processing ended: Sun Sep 22 20:21:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054485120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054485120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054485120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727054485120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727054486175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054486175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:21:26 2024 " "Processing started: Sun Sep 22 20:21:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054486175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727054486175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727054486175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727054486356 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1727054486654 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727054486664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054486722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:21:26 2024 " "Processing ended: Sun Sep 22 20:21:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054486722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054486722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054486722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727054486722 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727054487385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727054487784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054487785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:21:27 2024 " "Processing started: Sun Sep 22 20:21:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054487785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727054487785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tamagotchi -c tamagotchi " "Command: quartus_sta tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727054487785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727054487812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727054487903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727054487903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054487969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054487969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tamagotchi.sdc " "Synopsys Design Constraints File file not found: 'tamagotchi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1727054488265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054488266 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727054488282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivFrec:comb_3\|sclk DivFrec:comb_3\|sclk " "create_clock -period 1.000 -name DivFrec:comb_3\|sclk DivFrec:comb_3\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727054488282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name measures:measures\|DivFrec:comb_3\|sclk measures:measures\|DivFrec:comb_3\|sclk " "create_clock -period 1.000 -name measures:measures\|DivFrec:comb_3\|sclk measures:measures\|DivFrec:comb_3\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727054488282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " "create_clock -period 1.000 -name Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727054488282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fulldisplay:comb_4\|cfreq\[16\] fulldisplay:comb_4\|cfreq\[16\] " "create_clock -period 1.000 -name fulldisplay:comb_4\|cfreq\[16\] fulldisplay:comb_4\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727054488282 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054488282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727054488300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054488301 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727054488302 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1727054488305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727054488441 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727054488441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.707 " "Worst-case setup slack is -67.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.707           -1215.452 clk  " "  -67.707           -1215.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.853            -467.327 DivFrec:comb_3\|sclk  " "  -26.853            -467.327 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.047           -6999.596 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -3.047           -6999.596 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -9.444 fulldisplay:comb_4\|cfreq\[16\]  " "   -1.219              -9.444 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -3.835 measures:measures\|DivFrec:comb_3\|sclk  " "   -0.937              -3.835 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054488442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "    0.319               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 measures:measures\|DivFrec:comb_3\|sclk  " "    0.328               0.000 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk  " "    0.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 fulldisplay:comb_4\|cfreq\[16\]  " "    0.428               0.000 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 DivFrec:comb_3\|sclk  " "    0.429               0.000 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054488453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054488453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054488454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -306.348 clk  " "   -3.000            -306.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799           -4313.784 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -2.799           -4313.784 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -69.889 DivFrec:comb_3\|sclk  " "   -1.487             -69.889 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 measures:measures\|DivFrec:comb_3\|sclk  " "   -1.487             -25.279 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 fulldisplay:comb_4\|cfreq\[16\]  " "   -1.487             -20.818 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054488456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054488456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727054488683 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054488683 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1727054488686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727054488709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727054489182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054489325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727054489353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727054489353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.955 " "Worst-case setup slack is -56.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.955           -1009.845 clk  " "  -56.955           -1009.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.505            -392.339 DivFrec:comb_3\|sclk  " "  -22.505            -392.339 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630           -5758.287 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -2.630           -5758.287 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865              -6.030 fulldisplay:comb_4\|cfreq\[16\]  " "   -0.865              -6.030 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -1.759 measures:measures\|DivFrec:comb_3\|sclk  " "   -0.687              -1.759 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 measures:measures\|DivFrec:comb_3\|sclk  " "    0.278               0.000 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "    0.323               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk  " "    0.329               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 fulldisplay:comb_4\|cfreq\[16\]  " "    0.343               0.000 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 DivFrec:comb_3\|sclk  " "    0.358               0.000 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054489367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054489369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -265.140 clk  " "   -3.000            -265.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -3739.524 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -2.649           -3739.524 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -60.395 DivFrec:comb_3\|sclk  " "   -1.285             -60.395 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 measures:measures\|DivFrec:comb_3\|sclk  " "   -1.285             -21.845 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 fulldisplay:comb_4\|cfreq\[16\]  " "   -1.285             -17.990 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727054489606 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054489606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1727054489611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054489747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727054489758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727054489758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.439 " "Worst-case setup slack is -30.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.439            -457.511 clk  " "  -30.439            -457.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.426            -187.078 DivFrec:comb_3\|sclk  " "  -11.426            -187.078 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077           -1945.875 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -1.077           -1945.875 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 fulldisplay:comb_4\|cfreq\[16\]  " "   -0.037              -0.037 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 measures:measures\|DivFrec:comb_3\|sclk  " "    0.127               0.000 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 measures:measures\|DivFrec:comb_3\|sclk  " "    0.115               0.000 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "    0.135               0.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 fulldisplay:comb_4\|cfreq\[16\]  " "    0.180               0.000 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 DivFrec:comb_3\|sclk  " "    0.184               0.000 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054489776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727054489779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -219.954 clk  " "   -3.000            -219.954 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2856.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\]  " "   -1.000           -2856.000 Nokia5110:comb_5\|DivFrec:comb_3\|maincount\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 DivFrec:comb_3\|sclk  " "   -1.000             -47.000 DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 measures:measures\|DivFrec:comb_3\|sclk  " "   -1.000             -17.000 measures:measures\|DivFrec:comb_3\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 fulldisplay:comb_4\|cfreq\[16\]  " "   -1.000             -14.000 fulldisplay:comb_4\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727054489783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727054489783 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727054490022 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727054490022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727054490270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727054490271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054490325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:21:30 2024 " "Processing ended: Sun Sep 22 20:21:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054490325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054490325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054490325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727054490325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1727054491380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054491380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:21:31 2024 " "Processing started: Sun Sep 22 20:21:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054491380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727054491380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727054491380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1727054491607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tamagotchi.vo /home/gabriel/Documentos/tamagotchiFinal/simulation/questa/ simulation " "Generated file tamagotchi.vo in folder \"/home/gabriel/Documentos/tamagotchiFinal/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727054492025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054492058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:21:32 2024 " "Processing ended: Sun Sep 22 20:21:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054492058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054492058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054492058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727054492058 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727054492671 ""}
