

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplinga51667d8e15abdb1f03be3ee4c9e19ba  /home/pars/Documents/sim_11/cc_warp
Extracting PTX file and ptxas options    1: cc_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_11/cc_warp
self exe links to: /home/pars/Documents/sim_11/cc_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_11/cc_warp
Running md5sum using "md5sum /home/pars/Documents/sim_11/cc_warp "
self exe links to: /home/pars/Documents/sim_11/cc_warp
Extracting specific PTX file named cc_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x55d3474b7f0b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ4hookiPKmPKiPiPbE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=23, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x55d3474b7d90, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 1565976 redundent edges are removed
|V| 916428 |E| 8644102
This graph is symmetrized
Launching CUDA CC solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (cc_warp.1.sm_75.ptx:49) @%p1 bra $L__BB0_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (cc_warp.1.sm_75.ptx:65) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (cc_warp.1.sm_75.ptx:74) ld.shared.u32 %r9, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (cc_warp.1.sm_75.ptx:81) @%p3 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a0 (cc_warp.1.sm_75.ptx:90) @%p4 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (cc_warp.1.sm_75.ptx:101) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x220 (cc_warp.1.sm_75.ptx:110) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x248 (cc_warp.1.sm_75.ptx:118) @%p7 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x278 (cc_warp.1.sm_75.ptx:127) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b8 (cc_warp.1.sm_75.ptx:136) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2e0 (cc_warp.1.sm_75.ptx:144) @%p10 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x310 (cc_warp.1.sm_75.ptx:153) @%p11 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x350 (cc_warp.1.sm_75.ptx:162) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x378 (cc_warp.1.sm_75.ptx:172) @%p13 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3b8 (cc_warp.1.sm_75.ptx:185) @%p14 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3f8 (cc_warp.1.sm_75.ptx:194) @%p15 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x438 (cc_warp.1.sm_75.ptx:207) @%p16 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x478 (cc_warp.1.sm_75.ptx:216) @%p17 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4b8 (cc_warp.1.sm_75.ptx:229) @%p18 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4f8 (cc_warp.1.sm_75.ptx:238) @%p19 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x538 (cc_warp.1.sm_75.ptx:251) @%p20 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x578 (cc_warp.1.sm_75.ptx:260) @%p21 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (cc_warp.1.sm_75.ptx:269) @%p22 bra $L__BB0_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5c0 (cc_warp.1.sm_75.ptx:274) @%p23 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 2660313
gpu_sim_insn = 541501436
gpu_ipc =     203.5480
gpu_tot_sim_cycle = 2660313
gpu_tot_sim_insn = 541501436
gpu_tot_ipc =     203.5480
gpu_tot_issued_cta = 120
gpu_occupancy = 89.3708% 
gpu_tot_occupancy = 89.3708% 
max_total_param_size = 0
gpu_stall_dramfull = 1580
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.2933
partiton_level_parallism_total  =       5.2933
partiton_level_parallism_util =       6.0650
partiton_level_parallism_util_total  =       6.0650
L2_BW  =     231.2128 GB/Sec
L2_BW_total  =     231.2128 GB/Sec
gpu_total_sim_rate=25391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 556715, Miss = 443075, Miss_rate = 0.796, Pending_hits = 10574, Reservation_fails = 50306
	L1D_cache_core[1]: Access = 539498, Miss = 428497, Miss_rate = 0.794, Pending_hits = 11165, Reservation_fails = 46998
	L1D_cache_core[2]: Access = 549859, Miss = 441570, Miss_rate = 0.803, Pending_hits = 10543, Reservation_fails = 52841
	L1D_cache_core[3]: Access = 533021, Miss = 421738, Miss_rate = 0.791, Pending_hits = 11697, Reservation_fails = 46397
	L1D_cache_core[4]: Access = 524732, Miss = 418195, Miss_rate = 0.797, Pending_hits = 9343, Reservation_fails = 46453
	L1D_cache_core[5]: Access = 533726, Miss = 425436, Miss_rate = 0.797, Pending_hits = 9045, Reservation_fails = 45120
	L1D_cache_core[6]: Access = 546143, Miss = 431739, Miss_rate = 0.791, Pending_hits = 11573, Reservation_fails = 50745
	L1D_cache_core[7]: Access = 530268, Miss = 421580, Miss_rate = 0.795, Pending_hits = 10090, Reservation_fails = 45142
	L1D_cache_core[8]: Access = 545641, Miss = 430311, Miss_rate = 0.789, Pending_hits = 12545, Reservation_fails = 51910
	L1D_cache_core[9]: Access = 536125, Miss = 425318, Miss_rate = 0.793, Pending_hits = 10806, Reservation_fails = 46140
	L1D_cache_core[10]: Access = 542808, Miss = 433297, Miss_rate = 0.798, Pending_hits = 10341, Reservation_fails = 52886
	L1D_cache_core[11]: Access = 554048, Miss = 447307, Miss_rate = 0.807, Pending_hits = 8735, Reservation_fails = 51201
	L1D_cache_core[12]: Access = 545721, Miss = 431056, Miss_rate = 0.790, Pending_hits = 11537, Reservation_fails = 50898
	L1D_cache_core[13]: Access = 524607, Miss = 413991, Miss_rate = 0.789, Pending_hits = 11653, Reservation_fails = 45704
	L1D_cache_core[14]: Access = 548098, Miss = 437632, Miss_rate = 0.798, Pending_hits = 8953, Reservation_fails = 52407
	L1D_cache_core[15]: Access = 524667, Miss = 410157, Miss_rate = 0.782, Pending_hits = 12291, Reservation_fails = 42601
	L1D_cache_core[16]: Access = 533123, Miss = 426482, Miss_rate = 0.800, Pending_hits = 9551, Reservation_fails = 46636
	L1D_cache_core[17]: Access = 540159, Miss = 425985, Miss_rate = 0.789, Pending_hits = 11874, Reservation_fails = 46895
	L1D_cache_core[18]: Access = 552555, Miss = 441537, Miss_rate = 0.799, Pending_hits = 9038, Reservation_fails = 53870
	L1D_cache_core[19]: Access = 545985, Miss = 438339, Miss_rate = 0.803, Pending_hits = 9087, Reservation_fails = 50347
	L1D_cache_core[20]: Access = 534608, Miss = 424550, Miss_rate = 0.794, Pending_hits = 10284, Reservation_fails = 49365
	L1D_cache_core[21]: Access = 543607, Miss = 439368, Miss_rate = 0.808, Pending_hits = 7824, Reservation_fails = 48512
	L1D_cache_core[22]: Access = 529697, Miss = 416337, Miss_rate = 0.786, Pending_hits = 12137, Reservation_fails = 47279
	L1D_cache_core[23]: Access = 559768, Miss = 447429, Miss_rate = 0.799, Pending_hits = 11092, Reservation_fails = 51475
	L1D_cache_core[24]: Access = 546443, Miss = 437934, Miss_rate = 0.801, Pending_hits = 9819, Reservation_fails = 52563
	L1D_cache_core[25]: Access = 563443, Miss = 454553, Miss_rate = 0.807, Pending_hits = 10016, Reservation_fails = 54180
	L1D_cache_core[26]: Access = 529951, Miss = 416639, Miss_rate = 0.786, Pending_hits = 12198, Reservation_fails = 46008
	L1D_cache_core[27]: Access = 539917, Miss = 430494, Miss_rate = 0.797, Pending_hits = 9849, Reservation_fails = 48072
	L1D_cache_core[28]: Access = 532104, Miss = 420488, Miss_rate = 0.790, Pending_hits = 11309, Reservation_fails = 46913
	L1D_cache_core[29]: Access = 531333, Miss = 422587, Miss_rate = 0.795, Pending_hits = 10379, Reservation_fails = 42646
	L1D_total_cache_accesses = 16218370
	L1D_total_cache_misses = 12903621
	L1D_total_cache_miss_rate = 0.7956
	L1D_total_cache_pending_hits = 315348
	L1D_total_cache_reservation_fails = 1462510
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.179
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1821100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 315348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11793408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1429194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1109917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 315348
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1178301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15039773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1178597

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 356
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1428802
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33316
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
43294, 43120, 43727, 43236, 43940, 43717, 43197, 43097, 43473, 43402, 43405, 43330, 43500, 43725, 44190, 43482, 44919, 42932, 44473, 48057, 43308, 45524, 43529, 43332, 43697, 43436, 43296, 43984, 43321, 43662, 43268, 43188, 
gpgpu_n_tot_thrd_icount = 1338480960
gpgpu_n_tot_w_icount = 41827530
gpgpu_n_stall_shd_mem = 4253210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12903325
gpgpu_n_mem_write_global = 1178597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53308233
gpgpu_n_store_insn = 2299620
gpgpu_n_shmem_insn = 60484248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3882064
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 371146
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230291	W0_Idle:11858425	W0_Scoreboard:234042542	W1:5181449	W2:8143873	W3:2407868	W4:1861900	W5:1479495	W6:1237690	W7:1080946	W8:1010273	W9:906024	W10:798275	W11:696317	W12:612205	W13:547017	W14:476054	W15:424887	W16:385816	W17:334473	W18:308531	W19:314406	W20:298310	W21:219566	W22:174277	W23:140392	W24:123761	W25:109147	W26:98205	W27:94643	W28:89759	W29:86984	W30:90572	W31:95696	W32:11998719
single_issue_nums: WS0:10463945	WS1:10457798	WS2:10456609	WS3:10449178	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103226600 {8:12903325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47143880 {40:1178597,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516133000 {40:12903325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9428776 {8:1178597,}
maxmflatency = 5377 
max_icnt2mem_latency = 908 
maxmrqlatency = 5032 
max_icnt2sh_latency = 68 
averagemflatency = 418 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 159 
avg_icnt2sh_latency = 2 
mrq_lat_table:1211883 	46018 	95350 	202370 	470522 	828255 	1396979 	1908377 	1338856 	282641 	37597 	2942 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6188692 	3882132 	3785244 	217609 	8109 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13682491 	269175 	82776 	39132 	8348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12359953 	1415586 	263708 	40512 	2141 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2649 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        13        14        12        13        15        11        12        13        12        41        40        14        22        12        22 
dram[1]:        16        15        15        15        12        11         9        10        12        14        40        40        26        18        29        13 
dram[2]:        16        13        15        14        11        13        12        12        11        12        33        36        30        31        16        14 
dram[3]:        14        18        15        12        12        14        10        13        21        11        34        36        38        38        17        20 
dram[4]:        13        12        18        12        11        12        13        18        13        13        39        39        26        17        16        20 
dram[5]:        14        14        13        15        12        15        15        12        12        11        40        39        23        15        14        14 
dram[6]:        11        14        12        14        12        11        14        14        16        11        40        34        15        27        13        18 
dram[7]:        15        14        13        12        14        13        12        14         9        13        40        31        18        22        14        11 
dram[8]:        13        10        11        13        16        11        15        15        10        11        31        32        13        18        15        11 
dram[9]:        22        17        14        14        16        11        14        12        14        16        30        32        19        16        20        23 
dram[10]:        14        13        13        14        18        14        11        12        11        16        35        40        15        20        25        15 
dram[11]:        15        11        12        12        12        13        14        14        13        13        42        42        19        17        19        11 
maximum service time to same row:
dram[0]:     78830     76167     72389     74022     75549     85871     55927     48723     71282     71865     42885     40726     68739     38277     51865     65841 
dram[1]:     71751     32160     46201     78050     86963     56625     92186     74550     42267     32396     33746     35783     62307     47334     56756     82142 
dram[2]:     68202     68509     96934     46598    120850     35189     62383     42943     45592     88207     55061     38826    101506     27955     89099     65674 
dram[3]:     40232     62356     50898     53643     63321     57864     50167     66141     34524     43543     51118    162445     58298     73340     40816     66512 
dram[4]:     62789     82273     57958     77065    100636     65050     94341     48159     71119     36352     67983     55801     65749     68075     50774     30030 
dram[5]:     57547     46162    126808     92076     41714    164511     52059     81100     69331     68898     81113     31902     91959     56659     56884     53916 
dram[6]:     43659     64710     70393     74780     69178     40864     57962     56876     57194     97974     56656     84917     36928     73031    111894     29222 
dram[7]:     93313    109137     91026     82695     67805     59057     53542     43635     59997     53141     63876    114370    106084     63856     61460     37074 
dram[8]:     86994     41223     35230     47432     34965     58010     43599     54731     62765     76485     45711     35195     37075     61625     88864     77026 
dram[9]:     50512     47120     30241     72492     50590     53993     46280    102930     50252     51047     53816     74834     67004     89184     46379     78560 
dram[10]:     45214     64553    100291     55197     36650     82460     49967     75468     63134     48735     84416     83756     80908     37494     96576     51354 
dram[11]:     92426     64596     74290     47890    121748     41408    105294     81912     30012     79973     88582     63491     49042     42889     47634     82173 
average row accesses per activate:
dram[0]:  1.398457  1.419778  1.393535  1.398453  1.405170  1.412725  1.389913  1.396114  1.415787  1.430188  1.431283  1.433540  1.438750  1.438622  1.394506  1.391666 
dram[1]:  1.398498  1.408048  1.367607  1.403590  1.386257  1.387287  1.379443  1.374772  1.399911  1.413444  1.393030  1.421615  1.421191  1.409297  1.382865  1.388210 
dram[2]:  1.394779  1.397106  1.384618  1.382491  1.400897  1.398151  1.386651  1.400042  1.409820  1.390455  1.421210  1.405794  1.433593  1.427073  1.383337  1.391164 
dram[3]:  1.387225  1.401121  1.389725  1.381962  1.388339  1.390630  1.384615  1.378170  1.390367  1.401380  1.400329  1.396873  1.403719  1.413433  1.384178  1.365985 
dram[4]:  1.383494  1.386096  1.372584  1.376381  1.380954  1.383821  1.385063  1.369144  1.393304  1.399870  1.419054  1.401590  1.414753  1.410013  1.382130  1.370802 
dram[5]:  1.397252  1.381738  1.384972  1.392336  1.408626  1.404142  1.398331  1.392161  1.406151  1.406362  1.406956  1.419178  1.434333  1.431348  1.384153  1.383114 
dram[6]:  1.371118  1.408073  1.366004  1.389951  1.401190  1.384963  1.383061  1.397965  1.396726  1.420118  1.407196  1.418562  1.424076  1.422810  1.380323  1.377808 
dram[7]:  1.404537  1.394349  1.383632  1.388581  1.402647  1.413734  1.385945  1.383459  1.413670  1.404965  1.438105  1.424166  1.431296  1.441824  1.388211  1.380568 
dram[8]:  1.404225  1.417551  1.385308  1.393208  1.401422  1.400944  1.376408  1.394146  1.407901  1.428752  1.423004  1.426393  1.420290  1.428815  1.373469  1.389604 
dram[9]:  1.396900  1.384848  1.376897  1.365917  1.396837  1.373592  1.392857  1.369938  1.418404  1.403050  1.405559  1.382378  1.431448  1.415760  1.378799  1.375075 
dram[10]:  1.401199  1.398633  1.383836  1.401048  1.386519  1.396751  1.385765  1.385573  1.416469  1.412259  1.437734  1.417072  1.425443  1.427371  1.377941  1.385855 
dram[11]:  1.381217  1.399408  1.368828  1.374777  1.401932  1.374107  1.374311  1.379309  1.383621  1.395587  1.394190  1.411562  1.431646  1.411609  1.377307  1.369923 
average row locality = 7821829/5592606 = 1.398602
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38193     38958     37540     38194     38804     38897     37311     37911     38931     39842     40004     39977     40126     40615     38579     38414 
dram[1]:     38926     38208     37046     38356     37826     37932     37165     37005     38655     39504     38273     39974     40305     39624     37588     37768 
dram[2]:     37687     38428     37519     37473     38989     37953     37547     37529     38708     38207     40013     39106     40728     40617     38160     38361 
dram[3]:     37869     38512     37969     37497     37461     37696     37651     37371     38630     38906     39280     39221     39432     39661     38261     37268 
dram[4]:     38149     37973     36832     37291     37932     37796     37512     36591     38655     38582     39481     39229     40065     39730     37708     37428 
dram[5]:     38144     37927     37586     37252     38873     38755     38052     37025     38493     38907     38862     39888     40544     40528     37894     37695 
dram[6]:     37251     39112     36934     38047     38005     37643     37254     38429     38627     39844     38490     40134     40245     39940     37411     37593 
dram[7]:     39087     38132     37513     37721     38389     39016     37370     37247     39751     38548     40708     38787     40632     40496     37685     37881 
dram[8]:     38486     38761     37826     38695     37936     38103     37180     37724     38898     39392     39475     40454     39812     40389     37773     38337 
dram[9]:     38974     37989     37091     36668     38731     37346     37418     36697     39979     38438     39872     37561     40812     40061     37543     37066 
dram[10]:     38648     38285     37483     37872     37185     38148     37565     37337     39476     39105     40320     39576     40175     40279     37924     37732 
dram[11]:     38130     38400     37152     37177     38485     36968     36668     37338     37898     38133     38646     38989     40261     39794     37620     37881 
total dram reads = 7385599
bank skew: 40812/36591 = 1.12
chip skew: 622296/609540 = 1.02
number of total write accesses:
dram[0]:      3290      3286      3325      3193      3389      3271      3374      3291      3462      3434      3542      3465      3644      3570      3330      3333 
dram[1]:      3281      3283      3196      3287      3306      3261      3347      3274      3471      3519      3522      3530      3620      3539      3262      3389 
dram[2]:      3240      3314      3217      3258      3296      3346      3309      3377      3455      3441      3477      3548      3571      3522      3262      3314 
dram[3]:      3252      3268      3253      3257      3352      3282      3349      3284      3375      3434      3577      3485      3675      3611      3258      3200 
dram[4]:      3242      3287      3204      3276      3273      3333      3337      3365      3397      3387      3585      3523      3522      3512      3295      3237 
dram[5]:      3274      3234      3200      3286      3330      3350      3284      3341      3447      3422      3479      3511      3607      3582      3257      3258 
dram[6]:      3253      3299      3222      3261      3340      3290      3359      3367      3444      3492      3545      3496      3595      3563      3261      3263 
dram[7]:      3273      3212      3183      3247      3291      3294      3277      3318      3497      3464      3497      3580      3622      3606      3258      3258 
dram[8]:      3291      3290      3238      3299      3362      3299      3267      3304      3373      3463      3588      3485      3570      3562      3232      3272 
dram[9]:      3351      3290      3281      3222      3354      3353      3328      3214      3537      3401      3647      3501      3657      3520      3313      3234 
dram[10]:      3301      3284      3180      3343      3299      3311      3240      3244      3455      3499      3544      3530      3571      3629      3209      3226 
dram[11]:      3269      3313      3231      3209      3388      3341      3307      3249      3435      3406      3546      3570      3585      3559      3248      3314 
total dram writes = 647642
bank skew: 3675/3180 = 1.16
chip skew: 54203/53775 = 1.01
average mf latency per bank:
dram[0]:        689       716       692       713       698       703       695       706       733       745       814       799       761       788       723       719
dram[1]:        688       719       682       686       679       711       681       728       753       747       805       835       748       764       727       698
dram[2]:        710       688       703       707       699       686       681       702       723       723       787       780       772       787       723       718
dram[3]:        724       693       686       678       671       686       685       675       757       729       782       788       717       731       731       705
dram[4]:        675       700       738       675       686       671       666       662       707       751       780       761       763       748      2545       729
dram[5]:        687       697       695       684       673       683       694       668       724       699       808       765       759       778       736       720
dram[6]:        693       711       714       693       717       681       671       674       744       760       813       782       759       755       735       714
dram[7]:        704       729       728       696       734       699       707       675       722       737       820       795       749       779       722       738
dram[8]:        684       697       697       686       674       713       696       698       756       739       808       844       775       780       734       725
dram[9]:        681       692       727       663       681       661       664       713       707       755       763       777       735       757       710       734
dram[10]:        685       679       734       686       683       688       711       684       736       715       812       823       754       748       729       753
dram[11]:        680       663       691       677       660       660       696       702       740       749       747       779       767       737       712       695
maximum mf latency per bank:
dram[0]:       2342      3404      2318      3198      3226      2899      2883      2306      3129      4360      5062      2721      3049      2639      2775      2587
dram[1]:       2171      2388      2143      2385      2630      3259      2260      2625      3185      2100      4214      2521      3498      2210      3548      2854
dram[2]:       2866      2280      4223      2993      2296      2407      2515      5377      3002      3680      2942      3339      3187      2608      2930      2287
dram[3]:       2110      2359      4366      2497      3486      3071      3616      2602      4579      2567      2869      2626      2270      2471      2908      2330
dram[4]:       3528      2094      2233      3170      2509      2790      3304      2555      2756      3040      4225      2519      2965      2038      2250      2757
dram[5]:       2234      2301      2378      1991      2669      3174      3803      3238      2311      2338      2882      3589      3899      3166      3844      2360
dram[6]:       3072      2666      1934      2381      3651      3030      2891      3006      4255      2768      4304      3486      2676      2637      2595      2368
dram[7]:       2746      2935      2302      2313      3949      2967      3111      2455      2821      2964      3524      2958      4224      4871      2679      2169
dram[8]:       2229      4456      2081      2777      3949      3344      2646      2874      2785      3375      3465      4206      3418      3714      2639      2218
dram[9]:       2470      2483      2184      3164      3338      2851      2828      3352      2739      2694      2238      2100      3038      2300      2382      3264
dram[10]:       2676      2288      2922      3146      3251      2813      2623      1892      2422      2589      3148      2252      3103      3646      2565      2587
dram[11]:       2584      2809      2226      2350      3034      2854      2189      2124      3174      2258      2789      2671      2591      3531      2383      2033

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5424769 n_act=466653 n_pre=466637 n_ref_event=0 n_req=658902 n_rd=622296 n_rd_L2_A=0 n_write=0 n_wr_bk=54199 bw_util=0.3966
n_activity=6023117 dram_eff=0.4493
bk0: 38193a 2184263i bk1: 38958a 2117048i bk2: 37540a 2204697i bk3: 38194a 2206221i bk4: 38804a 2084987i bk5: 38897a 2122929i bk6: 37311a 2206233i bk7: 37911a 2181069i bk8: 38931a 2050119i bk9: 39842a 1983318i bk10: 40004a 1940545i bk11: 39977a 1964706i bk12: 40126a 1934501i bk13: 40615a 1909571i bk14: 38579a 2097405i bk15: 38414a 2114802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291775
Row_Buffer_Locality_read = 0.294431
Row_Buffer_Locality_write = 0.246626
Bank_Level_Parallism = 12.957804
Bank_Level_Parallism_Col = 3.410961
Bank_Level_Parallism_Ready = 1.297617
write_to_read_ratio_blp_rw_average = 0.239642
GrpLevelPara = 2.545344 

BW Util details:
bwutil = 0.396638 
total_CMD = 6822288 
util_bw = 2705980 
Wasted_Col = 3104968 
Wasted_Row = 101154 
Idle = 910186 

BW Util Bottlenecks: 
RCDc_limit = 5725337 
RCDWRc_limit = 176770 
WTRc_limit = 1223127 
RTWc_limit = 3100812 
CCDLc_limit = 865173 
rwq = 0 
CCDLc_limit_alone = 622349 
WTRc_limit_alone = 1178184 
RTWc_limit_alone = 2902931 

Commands details: 
total_CMD = 6822288 
n_nop = 5424769 
Read = 622296 
Write = 0 
L2_Alloc = 0 
L2_WB = 54199 
n_act = 466653 
n_pre = 466637 
n_ref = 0 
n_req = 658902 
total_req = 676495 

Dual Bus Interface Util: 
issued_total_row = 933290 
issued_total_col = 676495 
Row_Bus_Util =  0.136800 
CoL_Bus_Util = 0.099160 
Either_Row_CoL_Bus_Util = 0.204846 
Issued_on_Two_Bus_Simul_Util = 0.031114 
issued_two_Eff = 0.151888 
queue_avg = 41.331814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5437112 n_act=466031 n_pre=466015 n_ref_event=0 n_req=650651 n_rd=614155 n_rd_L2_A=0 n_write=0 n_wr_bk=54087 bw_util=0.3918
n_activity=6008248 dram_eff=0.4449
bk0: 38926a 2130948i bk1: 38208a 2181296i bk2: 37046a 2305938i bk3: 38356a 2183306i bk4: 37826a 2195570i bk5: 37932a 2177479i bk6: 37165a 2239023i bk7: 37005a 2286797i bk8: 38655a 2113073i bk9: 39504a 2072707i bk10: 38273a 2097517i bk11: 39974a 2006371i bk12: 40305a 1954467i bk13: 39624a 2034376i bk14: 37588a 2192749i bk15: 37768a 2214597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.283750
Row_Buffer_Locality_read = 0.286861
Row_Buffer_Locality_write = 0.231395
Bank_Level_Parallism = 12.794080
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.287749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.391799 
total_CMD = 6822288 
util_bw = 2672968 
Wasted_Col = 3126953 
Wasted_Row = 101905 
Idle = 920462 

BW Util Bottlenecks: 
RCDc_limit = 5761854 
RCDWRc_limit = 183014 
WTRc_limit = 1224894 
RTWc_limit = 2977984 
CCDLc_limit = 846020 
rwq = 0 
CCDLc_limit_alone = 612814 
WTRc_limit_alone = 1180644 
RTWc_limit_alone = 2789028 

Commands details: 
total_CMD = 6822288 
n_nop = 5437112 
Read = 614155 
Write = 0 
L2_Alloc = 0 
L2_WB = 54087 
n_act = 466031 
n_pre = 466015 
n_ref = 0 
n_req = 650651 
total_req = 668242 

Dual Bus Interface Util: 
issued_total_row = 932046 
issued_total_col = 668242 
Row_Bus_Util =  0.136618 
CoL_Bus_Util = 0.097950 
Either_Row_CoL_Bus_Util = 0.203037 
Issued_on_Two_Bus_Simul_Util = 0.031531 
issued_two_Eff = 0.155296 
queue_avg = 38.664288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5433040 n_act=466365 n_pre=466349 n_ref_event=0 n_req=653218 n_rd=617025 n_rd_L2_A=0 n_write=0 n_wr_bk=53947 bw_util=0.3934
n_activity=6013872 dram_eff=0.4463
bk0: 37687a 2233046i bk1: 38428a 2168439i bk2: 37519a 2252601i bk3: 37473a 2215243i bk4: 38989a 2130196i bk5: 37953a 2190366i bk6: 37547a 2219740i bk7: 37529a 2213104i bk8: 38708a 2081598i bk9: 38207a 2130976i bk10: 40013a 1993204i bk11: 39106a 2017350i bk12: 40728a 1928879i bk13: 40617a 1934619i bk14: 38160a 2150960i bk15: 38361a 2184464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.286053
Row_Buffer_Locality_read = 0.288977
Row_Buffer_Locality_write = 0.236206
Bank_Level_Parallism = 12.844992
Bank_Level_Parallism_Col = 3.362527
Bank_Level_Parallism_Ready = 1.288394
write_to_read_ratio_blp_rw_average = 0.234580
GrpLevelPara = 2.527729 

BW Util details:
bwutil = 0.393400 
total_CMD = 6822288 
util_bw = 2683888 
Wasted_Col = 3119913 
Wasted_Row = 101696 
Idle = 916791 

BW Util Bottlenecks: 
RCDc_limit = 5754255 
RCDWRc_limit = 179370 
WTRc_limit = 1215840 
RTWc_limit = 3014002 
CCDLc_limit = 850078 
rwq = 0 
CCDLc_limit_alone = 614709 
WTRc_limit_alone = 1172290 
RTWc_limit_alone = 2822183 

Commands details: 
total_CMD = 6822288 
n_nop = 5433040 
Read = 617025 
Write = 0 
L2_Alloc = 0 
L2_WB = 53947 
n_act = 466365 
n_pre = 466349 
n_ref = 0 
n_req = 653218 
total_req = 670972 

Dual Bus Interface Util: 
issued_total_row = 932714 
issued_total_col = 670972 
Row_Bus_Util =  0.136716 
CoL_Bus_Util = 0.098350 
Either_Row_CoL_Bus_Util = 0.203634 
Issued_on_Two_Bus_Simul_Util = 0.031432 
issued_two_Eff = 0.154355 
queue_avg = 39.674698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5438001 n_act=466513 n_pre=466497 n_ref_event=0 n_req=649034 n_rd=612685 n_rd_L2_A=0 n_write=0 n_wr_bk=53912 bw_util=0.3908
n_activity=6028102 dram_eff=0.4423
bk0: 37869a 2244010i bk1: 38512a 2188019i bk2: 37969a 2234013i bk3: 37497a 2267760i bk4: 37461a 2273255i bk5: 37696a 2240567i bk6: 37651a 2220387i bk7: 37371a 2282661i bk8: 38630a 2143021i bk9: 38906a 2128913i bk10: 39280a 2043041i bk11: 39221a 2070081i bk12: 39432a 2030708i bk13: 39661a 1998875i bk14: 38261a 2212042i bk15: 37268a 2259228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281223
Row_Buffer_Locality_read = 0.284172
Row_Buffer_Locality_write = 0.231506
Bank_Level_Parallism = 12.679638
Bank_Level_Parallism_Col = 3.351436
Bank_Level_Parallism_Ready = 1.287793
write_to_read_ratio_blp_rw_average = 0.235265
GrpLevelPara = 2.517145 

BW Util details:
bwutil = 0.390835 
total_CMD = 6822288 
util_bw = 2666388 
Wasted_Col = 3146854 
Wasted_Row = 106340 
Idle = 902706 

BW Util Bottlenecks: 
RCDc_limit = 5792294 
RCDWRc_limit = 182481 
WTRc_limit = 1228788 
RTWc_limit = 3019696 
CCDLc_limit = 845084 
rwq = 0 
CCDLc_limit_alone = 609560 
WTRc_limit_alone = 1184236 
RTWc_limit_alone = 2828724 

Commands details: 
total_CMD = 6822288 
n_nop = 5438001 
Read = 612685 
Write = 0 
L2_Alloc = 0 
L2_WB = 53912 
n_act = 466513 
n_pre = 466497 
n_ref = 0 
n_req = 649034 
total_req = 666597 

Dual Bus Interface Util: 
issued_total_row = 933010 
issued_total_col = 666597 
Row_Bus_Util =  0.136759 
CoL_Bus_Util = 0.097709 
Either_Row_CoL_Bus_Util = 0.202907 
Issued_on_Two_Bus_Simul_Util = 0.031561 
issued_two_Eff = 0.155546 
queue_avg = 38.223797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5439737 n_act=465735 n_pre=465719 n_ref_event=0 n_req=647151 n_rd=610954 n_rd_L2_A=0 n_write=0 n_wr_bk=53775 bw_util=0.3897
n_activity=6006100 dram_eff=0.4427
bk0: 38149a 2224717i bk1: 37973a 2262784i bk2: 36832a 2336013i bk3: 37291a 2269237i bk4: 37932a 2252650i bk5: 37796a 2258769i bk6: 37512a 2274169i bk7: 36591a 2348254i bk8: 38655a 2150567i bk9: 38582a 2140558i bk10: 39481a 2033607i bk11: 39229a 2068360i bk12: 40065a 2021126i bk13: 39730a 2063677i bk14: 37708a 2251650i bk15: 37428a 2281775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280333
Row_Buffer_Locality_read = 0.283630
Row_Buffer_Locality_write = 0.224687
Bank_Level_Parallism = 12.650698
Bank_Level_Parallism_Col = 3.312414
Bank_Level_Parallism_Ready = 1.279214
write_to_read_ratio_blp_rw_average = 0.228551
GrpLevelPara = 2.501590 

BW Util details:
bwutil = 0.389740 
total_CMD = 6822288 
util_bw = 2658916 
Wasted_Col = 3140806 
Wasted_Row = 101041 
Idle = 921525 

BW Util Bottlenecks: 
RCDc_limit = 5784021 
RCDWRc_limit = 183716 
WTRc_limit = 1224982 
RTWc_limit = 2915609 
CCDLc_limit = 837106 
rwq = 0 
CCDLc_limit_alone = 608986 
WTRc_limit_alone = 1180397 
RTWc_limit_alone = 2732074 

Commands details: 
total_CMD = 6822288 
n_nop = 5439737 
Read = 610954 
Write = 0 
L2_Alloc = 0 
L2_WB = 53775 
n_act = 465735 
n_pre = 465719 
n_ref = 0 
n_req = 647151 
total_req = 664729 

Dual Bus Interface Util: 
issued_total_row = 931454 
issued_total_col = 664729 
Row_Bus_Util =  0.136531 
CoL_Bus_Util = 0.097435 
Either_Row_CoL_Bus_Util = 0.202652 
Issued_on_Two_Bus_Simul_Util = 0.031314 
issued_two_Eff = 0.154520 
queue_avg = 37.266739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5435942 n_act=465438 n_pre=465422 n_ref_event=0 n_req=652621 n_rd=616425 n_rd_L2_A=0 n_write=0 n_wr_bk=53862 bw_util=0.393
n_activity=5998587 dram_eff=0.447
bk0: 38144a 2186545i bk1: 37927a 2240170i bk2: 37586a 2254390i bk3: 37252a 2266593i bk4: 38873a 2124890i bk5: 38755a 2146509i bk6: 38052a 2174418i bk7: 37025a 2272593i bk8: 38493a 2125776i bk9: 38907a 2086787i bk10: 38862a 2056118i bk11: 39888a 1979607i bk12: 40544a 1952756i bk13: 40528a 1942930i bk14: 37894a 2174753i bk15: 37695a 2194629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.286820
Row_Buffer_Locality_read = 0.289706
Row_Buffer_Locality_write = 0.237678
Bank_Level_Parallism = 12.846129
Bank_Level_Parallism_Col = 3.379369
Bank_Level_Parallism_Ready = 1.293841
write_to_read_ratio_blp_rw_average = 0.235309
GrpLevelPara = 2.528884 

BW Util details:
bwutil = 0.392998 
total_CMD = 6822288 
util_bw = 2681148 
Wasted_Col = 3112588 
Wasted_Row = 100333 
Idle = 928219 

BW Util Bottlenecks: 
RCDc_limit = 5740136 
RCDWRc_limit = 178404 
WTRc_limit = 1217137 
RTWc_limit = 3033132 
CCDLc_limit = 851799 
rwq = 0 
CCDLc_limit_alone = 615245 
WTRc_limit_alone = 1172703 
RTWc_limit_alone = 2841012 

Commands details: 
total_CMD = 6822288 
n_nop = 5435942 
Read = 616425 
Write = 0 
L2_Alloc = 0 
L2_WB = 53862 
n_act = 465438 
n_pre = 465422 
n_ref = 0 
n_req = 652621 
total_req = 670287 

Dual Bus Interface Util: 
issued_total_row = 930860 
issued_total_col = 670287 
Row_Bus_Util =  0.136444 
CoL_Bus_Util = 0.098250 
Either_Row_CoL_Bus_Util = 0.203208 
Issued_on_Two_Bus_Simul_Util = 0.031485 
issued_two_Eff = 0.154940 
queue_avg = 39.506969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5437252 n_act=466211 n_pre=466195 n_ref_event=0 n_req=651356 n_rd=614959 n_rd_L2_A=0 n_write=0 n_wr_bk=54050 bw_util=0.3922
n_activity=6015931 dram_eff=0.4448
bk0: 37251a 2307665i bk1: 39112a 2141938i bk2: 36934a 2301963i bk3: 38047a 2235113i bk4: 38005a 2251226i bk5: 37643a 2263562i bk6: 37254a 2284369i bk7: 38429a 2196507i bk8: 38627a 2131070i bk9: 39844a 2047027i bk10: 38490a 2091319i bk11: 40134a 1998643i bk12: 40245a 1981684i bk13: 39940a 1994370i bk14: 37411a 2271425i bk15: 37593a 2261838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284249
Row_Buffer_Locality_read = 0.286839
Row_Buffer_Locality_write = 0.240487
Bank_Level_Parallism = 12.717820
Bank_Level_Parallism_Col = 3.361524
Bank_Level_Parallism_Ready = 1.289672
write_to_read_ratio_blp_rw_average = 0.234244
GrpLevelPara = 2.520364 

BW Util details:
bwutil = 0.392249 
total_CMD = 6822288 
util_bw = 2676036 
Wasted_Col = 3129195 
Wasted_Row = 102548 
Idle = 914509 

BW Util Bottlenecks: 
RCDc_limit = 5768452 
RCDWRc_limit = 178606 
WTRc_limit = 1214307 
RTWc_limit = 3021371 
CCDLc_limit = 850096 
rwq = 0 
CCDLc_limit_alone = 615116 
WTRc_limit_alone = 1169972 
RTWc_limit_alone = 2830726 

Commands details: 
total_CMD = 6822288 
n_nop = 5437252 
Read = 614959 
Write = 0 
L2_Alloc = 0 
L2_WB = 54050 
n_act = 466211 
n_pre = 466195 
n_ref = 0 
n_req = 651356 
total_req = 669009 

Dual Bus Interface Util: 
issued_total_row = 932406 
issued_total_col = 669009 
Row_Bus_Util =  0.136671 
CoL_Bus_Util = 0.098062 
Either_Row_CoL_Bus_Util = 0.203016 
Issued_on_Two_Bus_Simul_Util = 0.031716 
issued_two_Eff = 0.156226 
queue_avg = 38.662586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6626
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5432911 n_act=466304 n_pre=466288 n_ref_event=0 n_req=655279 n_rd=618963 n_rd_L2_A=0 n_write=0 n_wr_bk=53877 bw_util=0.3945
n_activity=6011165 dram_eff=0.4477
bk0: 39087a 2101281i bk1: 38132a 2184059i bk2: 37513a 2239837i bk3: 37721a 2207906i bk4: 38389a 2162227i bk5: 39016a 2114987i bk6: 37370a 2235285i bk7: 37247a 2226806i bk8: 39751a 2020861i bk9: 38548a 2094855i bk10: 40708a 1918406i bk11: 38787a 2031711i bk12: 40632a 1918132i bk13: 40496a 1922279i bk14: 37685a 2192576i bk15: 37881a 2180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288392
Row_Buffer_Locality_read = 0.291282
Row_Buffer_Locality_write = 0.239123
Bank_Level_Parallism = 12.895117
Bank_Level_Parallism_Col = 3.373811
Bank_Level_Parallism_Ready = 1.291094
write_to_read_ratio_blp_rw_average = 0.235099
GrpLevelPara = 2.528081 

BW Util details:
bwutil = 0.394495 
total_CMD = 6822288 
util_bw = 2691360 
Wasted_Col = 3112813 
Wasted_Row = 100993 
Idle = 917122 

BW Util Bottlenecks: 
RCDc_limit = 5739843 
RCDWRc_limit = 178322 
WTRc_limit = 1211528 
RTWc_limit = 3022194 
CCDLc_limit = 855327 
rwq = 0 
CCDLc_limit_alone = 618482 
WTRc_limit_alone = 1167647 
RTWc_limit_alone = 2829230 

Commands details: 
total_CMD = 6822288 
n_nop = 5432911 
Read = 618963 
Write = 0 
L2_Alloc = 0 
L2_WB = 53877 
n_act = 466304 
n_pre = 466288 
n_ref = 0 
n_req = 655279 
total_req = 672840 

Dual Bus Interface Util: 
issued_total_row = 932592 
issued_total_col = 672840 
Row_Bus_Util =  0.136698 
CoL_Bus_Util = 0.098624 
Either_Row_CoL_Bus_Util = 0.203653 
Issued_on_Two_Bus_Simul_Util = 0.031669 
issued_two_Eff = 0.155505 
queue_avg = 40.287102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.2871
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5432757 n_act=466661 n_pre=466645 n_ref_event=0 n_req=655488 n_rd=619241 n_rd_L2_A=0 n_write=0 n_wr_bk=53895 bw_util=0.3947
n_activity=6014749 dram_eff=0.4477
bk0: 38486a 2153161i bk1: 38761a 2114499i bk2: 37826a 2230270i bk3: 38695a 2155682i bk4: 37936a 2200373i bk5: 38103a 2182825i bk6: 37180a 2227487i bk7: 37724a 2221021i bk8: 38898a 2082275i bk9: 39392a 2007394i bk10: 39475a 1989040i bk11: 40454a 1947932i bk12: 39812a 1974183i bk13: 40389a 1925093i bk14: 37773a 2209098i bk15: 38337a 2173695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288074
Row_Buffer_Locality_read = 0.290795
Row_Buffer_Locality_write = 0.241592
Bank_Level_Parallism = 12.884749
Bank_Level_Parallism_Col = 3.390102
Bank_Level_Parallism_Ready = 1.292299
write_to_read_ratio_blp_rw_average = 0.237521
GrpLevelPara = 2.533368 

BW Util details:
bwutil = 0.394669 
total_CMD = 6822288 
util_bw = 2692544 
Wasted_Col = 3113625 
Wasted_Row = 100610 
Idle = 915509 

BW Util Bottlenecks: 
RCDc_limit = 5744621 
RCDWRc_limit = 178511 
WTRc_limit = 1208822 
RTWc_limit = 3070703 
CCDLc_limit = 861485 
rwq = 0 
CCDLc_limit_alone = 622256 
WTRc_limit_alone = 1164716 
RTWc_limit_alone = 2875580 

Commands details: 
total_CMD = 6822288 
n_nop = 5432757 
Read = 619241 
Write = 0 
L2_Alloc = 0 
L2_WB = 53895 
n_act = 466661 
n_pre = 466645 
n_ref = 0 
n_req = 655488 
total_req = 673136 

Dual Bus Interface Util: 
issued_total_row = 933306 
issued_total_col = 673136 
Row_Bus_Util =  0.136802 
CoL_Bus_Util = 0.098667 
Either_Row_CoL_Bus_Util = 0.203675 
Issued_on_Two_Bus_Simul_Util = 0.031794 
issued_two_Eff = 0.156104 
queue_avg = 40.508987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5437995 n_act=466044 n_pre=466028 n_ref_event=0 n_req=648788 n_rd=612246 n_rd_L2_A=0 n_write=0 n_wr_bk=54203 bw_util=0.3907
n_activity=6025839 dram_eff=0.4424
bk0: 38974a 2175538i bk1: 37989a 2260870i bk2: 37091a 2322211i bk3: 36668a 2386296i bk4: 38731a 2202541i bk5: 37346a 2266137i bk6: 37418a 2290981i bk7: 36697a 2347238i bk8: 39979a 2030881i bk9: 38438a 2183678i bk10: 39872a 2029922i bk11: 37561a 2191257i bk12: 40812a 1965536i bk13: 40061a 2016991i bk14: 37543a 2280547i bk15: 37066a 2316823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281673
Row_Buffer_Locality_read = 0.284464
Row_Buffer_Locality_write = 0.234908
Bank_Level_Parallism = 12.616188
Bank_Level_Parallism_Col = 3.336979
Bank_Level_Parallism_Ready = 1.288952
write_to_read_ratio_blp_rw_average = 0.230453
GrpLevelPara = 2.506927 

BW Util details:
bwutil = 0.390748 
total_CMD = 6822288 
util_bw = 2665796 
Wasted_Col = 3143108 
Wasted_Row = 106338 
Idle = 907046 

BW Util Bottlenecks: 
RCDc_limit = 5783374 
RCDWRc_limit = 181457 
WTRc_limit = 1238023 
RTWc_limit = 2961064 
CCDLc_limit = 841359 
rwq = 0 
CCDLc_limit_alone = 609455 
WTRc_limit_alone = 1193032 
RTWc_limit_alone = 2774151 

Commands details: 
total_CMD = 6822288 
n_nop = 5437995 
Read = 612246 
Write = 0 
L2_Alloc = 0 
L2_WB = 54203 
n_act = 466044 
n_pre = 466028 
n_ref = 0 
n_req = 648788 
total_req = 666449 

Dual Bus Interface Util: 
issued_total_row = 932072 
issued_total_col = 666449 
Row_Bus_Util =  0.136622 
CoL_Bus_Util = 0.097687 
Either_Row_CoL_Bus_Util = 0.202907 
Issued_on_Two_Bus_Simul_Util = 0.031401 
issued_two_Eff = 0.154756 
queue_avg = 37.558872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5589
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5434588 n_act=465856 n_pre=465840 n_ref_event=0 n_req=653465 n_rd=617110 n_rd_L2_A=0 n_write=0 n_wr_bk=53865 bw_util=0.3934
n_activity=6005112 dram_eff=0.4469
bk0: 38648a 2174079i bk1: 38285a 2184941i bk2: 37483a 2249826i bk3: 37872a 2201366i bk4: 37185a 2274911i bk5: 38148a 2166617i bk6: 37565a 2236816i bk7: 37337a 2266015i bk8: 39476a 2065980i bk9: 39105a 2049522i bk10: 40320a 1939405i bk11: 39576a 2006450i bk12: 40175a 1965709i bk13: 40279a 1932920i bk14: 37924a 2183927i bk15: 37732a 2223308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287102
Row_Buffer_Locality_read = 0.290182
Row_Buffer_Locality_write = 0.234823
Bank_Level_Parallism = 12.841311
Bank_Level_Parallism_Col = 3.371799
Bank_Level_Parallism_Ready = 1.291607
write_to_read_ratio_blp_rw_average = 0.234233
GrpLevelPara = 2.526217 

BW Util details:
bwutil = 0.393402 
total_CMD = 6822288 
util_bw = 2683900 
Wasted_Col = 3115925 
Wasted_Row = 100871 
Idle = 921592 

BW Util Bottlenecks: 
RCDc_limit = 5741876 
RCDWRc_limit = 179984 
WTRc_limit = 1220509 
RTWc_limit = 3018863 
CCDLc_limit = 856091 
rwq = 0 
CCDLc_limit_alone = 619124 
WTRc_limit_alone = 1175998 
RTWc_limit_alone = 2826407 

Commands details: 
total_CMD = 6822288 
n_nop = 5434588 
Read = 617110 
Write = 0 
L2_Alloc = 0 
L2_WB = 53865 
n_act = 465856 
n_pre = 465840 
n_ref = 0 
n_req = 653465 
total_req = 670975 

Dual Bus Interface Util: 
issued_total_row = 931696 
issued_total_col = 670975 
Row_Bus_Util =  0.136567 
CoL_Bus_Util = 0.098350 
Either_Row_CoL_Bus_Util = 0.203407 
Issued_on_Two_Bus_Simul_Util = 0.031510 
issued_two_Eff = 0.154912 
queue_avg = 39.834358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8344
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6822288 n_nop=5441944 n_act=464819 n_pre=464803 n_ref_event=0 n_req=645876 n_rd=609540 n_rd_L2_A=0 n_write=0 n_wr_bk=53970 bw_util=0.389
n_activity=5992953 dram_eff=0.4429
bk0: 38130a 2243736i bk1: 38400a 2238774i bk2: 37152a 2324385i bk3: 37177a 2333316i bk4: 38485a 2224401i bk5: 36968a 2321789i bk6: 36668a 2399745i bk7: 37338a 2296485i bk8: 37898a 2232693i bk9: 38133a 2198963i bk10: 38646a 2104859i bk11: 38989a 2104357i bk12: 40261a 2031023i bk13: 39794a 2044655i bk14: 37620a 2247203i bk15: 37881a 2246116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280331
Row_Buffer_Locality_read = 0.283072
Row_Buffer_Locality_write = 0.234341
Bank_Level_Parallism = 12.618710
Bank_Level_Parallism_Col = 3.332894
Bank_Level_Parallism_Ready = 1.285154
write_to_read_ratio_blp_rw_average = 0.231425
GrpLevelPara = 2.510237 

BW Util details:
bwutil = 0.389025 
total_CMD = 6822288 
util_bw = 2654040 
Wasted_Col = 3133680 
Wasted_Row = 99713 
Idle = 934855 

BW Util Bottlenecks: 
RCDc_limit = 5775579 
RCDWRc_limit = 181559 
WTRc_limit = 1228293 
RTWc_limit = 2952944 
CCDLc_limit = 838009 
rwq = 0 
CCDLc_limit_alone = 606239 
WTRc_limit_alone = 1183873 
RTWc_limit_alone = 2765594 

Commands details: 
total_CMD = 6822288 
n_nop = 5441944 
Read = 609540 
Write = 0 
L2_Alloc = 0 
L2_WB = 53970 
n_act = 464819 
n_pre = 464803 
n_ref = 0 
n_req = 645876 
total_req = 663510 

Dual Bus Interface Util: 
issued_total_row = 929622 
issued_total_col = 663510 
Row_Bus_Util =  0.136262 
CoL_Bus_Util = 0.097256 
Either_Row_CoL_Bus_Util = 0.202329 
Issued_on_Two_Bus_Simul_Util = 0.031190 
issued_two_Eff = 0.154156 
queue_avg = 36.798462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.7985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 560526, Miss = 309591, Miss_rate = 0.552, Pending_hits = 3499, Reservation_fails = 0
L2_cache_bank[1]: Access = 572923, Miss = 312923, Miss_rate = 0.546, Pending_hits = 3533, Reservation_fails = 0
L2_cache_bank[2]: Access = 570622, Miss = 305953, Miss_rate = 0.536, Pending_hits = 3347, Reservation_fails = 0
L2_cache_bank[3]: Access = 595338, Miss = 308524, Miss_rate = 0.518, Pending_hits = 3360, Reservation_fails = 221
L2_cache_bank[4]: Access = 569834, Miss = 309462, Miss_rate = 0.543, Pending_hits = 3257, Reservation_fails = 0
L2_cache_bank[5]: Access = 567037, Miss = 307794, Miss_rate = 0.543, Pending_hits = 3353, Reservation_fails = 0
L2_cache_bank[6]: Access = 576236, Miss = 306696, Miss_rate = 0.532, Pending_hits = 3086, Reservation_fails = 0
L2_cache_bank[7]: Access = 562936, Miss = 306279, Miss_rate = 0.544, Pending_hits = 3255, Reservation_fails = 0
L2_cache_bank[8]: Access = 880320, Miss = 306455, Miss_rate = 0.348, Pending_hits = 3058, Reservation_fails = 51
L2_cache_bank[9]: Access = 573926, Miss = 304754, Miss_rate = 0.531, Pending_hits = 3044, Reservation_fails = 0
L2_cache_bank[10]: Access = 571987, Miss = 308585, Miss_rate = 0.539, Pending_hits = 3372, Reservation_fails = 0
L2_cache_bank[11]: Access = 556765, Miss = 308105, Miss_rate = 0.553, Pending_hits = 3179, Reservation_fails = 0
L2_cache_bank[12]: Access = 591465, Miss = 304338, Miss_rate = 0.515, Pending_hits = 3257, Reservation_fails = 0
L2_cache_bank[13]: Access = 579568, Miss = 310858, Miss_rate = 0.536, Pending_hits = 3377, Reservation_fails = 0
L2_cache_bank[14]: Access = 586317, Miss = 311271, Miss_rate = 0.531, Pending_hits = 3497, Reservation_fails = 0
L2_cache_bank[15]: Access = 575095, Miss = 307966, Miss_rate = 0.536, Pending_hits = 3434, Reservation_fails = 0
L2_cache_bank[16]: Access = 572172, Miss = 307489, Miss_rate = 0.537, Pending_hits = 3141, Reservation_fails = 0
L2_cache_bank[17]: Access = 579188, Miss = 311941, Miss_rate = 0.539, Pending_hits = 3481, Reservation_fails = 0
L2_cache_bank[18]: Access = 566778, Miss = 310550, Miss_rate = 0.548, Pending_hits = 3354, Reservation_fails = 0
L2_cache_bank[19]: Access = 578252, Miss = 301993, Miss_rate = 0.522, Pending_hits = 3006, Reservation_fails = 0
L2_cache_bank[20]: Access = 583233, Miss = 308909, Miss_rate = 0.530, Pending_hits = 3281, Reservation_fails = 0
L2_cache_bank[21]: Access = 567778, Miss = 308450, Miss_rate = 0.543, Pending_hits = 3158, Reservation_fails = 0
L2_cache_bank[22]: Access = 574114, Miss = 305001, Miss_rate = 0.531, Pending_hits = 2947, Reservation_fails = 0
L2_cache_bank[23]: Access = 569512, Miss = 304824, Miss_rate = 0.535, Pending_hits = 2979, Reservation_fails = 0
L2_total_cache_accesses = 14081922
L2_total_cache_misses = 7388711
L2_total_cache_miss_rate = 0.5247
L2_total_cache_pending_hits = 78255
L2_total_cache_reservation_fails = 272
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5439494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3793237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3592362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78232
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1175462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12903325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1178597
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 272
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.116

icnt_total_pkts_mem_to_simt=14081922
icnt_total_pkts_simt_to_mem=14081922
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14081922
Req_Network_cycles = 2660313
Req_Network_injected_packets_per_cycle =       5.2933 
Req_Network_conflicts_per_cycle =       1.1238
Req_Network_conflicts_per_cycle_util =       1.2876
Req_Bank_Level_Parallism =       6.0650
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5325
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2212

Reply_Network_injected_packets_num = 14081922
Reply_Network_cycles = 2660313
Reply_Network_injected_packets_per_cycle =        5.2933
Reply_Network_conflicts_per_cycle =        1.5279
Reply_Network_conflicts_per_cycle_util =       1.7493
Reply_Bank_Level_Parallism =       6.0603
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1384
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1764
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 55 min, 26 sec (21326 sec)
gpgpu_simulation_rate = 25391 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x610 (cc_warp.1.sm_75.ptx:299) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x650 (cc_warp.1.sm_75.ptx:308) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x688 (cc_warp.1.sm_75.ptx:317) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 70560
gpu_sim_insn = 19861815
gpu_ipc =     281.4883
gpu_tot_sim_cycle = 2730873
gpu_tot_sim_insn = 561363251
gpu_tot_ipc =     205.5618
gpu_tot_issued_cta = 3700
gpu_occupancy = 91.4053% 
gpu_tot_occupancy = 89.4244% 
max_total_param_size = 0
gpu_stall_dramfull = 1580
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.5834
partiton_level_parallism_total  =       5.5334
partiton_level_parallism_util =      15.8319
partiton_level_parallism_util_total  =       6.3310
L2_BW  =     637.0050 GB/Sec
L2_BW_total  =     241.6976 GB/Sec
gpu_total_sim_rate=25467

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 607610, Miss = 475752, Miss_rate = 0.783, Pending_hits = 11908, Reservation_fails = 99558
	L1D_cache_core[1]: Access = 590986, Miss = 461718, Miss_rate = 0.781, Pending_hits = 13514, Reservation_fails = 96811
	L1D_cache_core[2]: Access = 602729, Miss = 474746, Miss_rate = 0.788, Pending_hits = 12319, Reservation_fails = 102736
	L1D_cache_core[3]: Access = 582706, Miss = 454463, Miss_rate = 0.780, Pending_hits = 15277, Reservation_fails = 96089
	L1D_cache_core[4]: Access = 574942, Miss = 450924, Miss_rate = 0.784, Pending_hits = 12457, Reservation_fails = 97220
	L1D_cache_core[5]: Access = 582544, Miss = 457568, Miss_rate = 0.785, Pending_hits = 12758, Reservation_fails = 96428
	L1D_cache_core[6]: Access = 598193, Miss = 464778, Miss_rate = 0.777, Pending_hits = 13643, Reservation_fails = 101805
	L1D_cache_core[7]: Access = 582746, Miss = 454461, Miss_rate = 0.780, Pending_hits = 12324, Reservation_fails = 91244
	L1D_cache_core[8]: Access = 595237, Miss = 462749, Miss_rate = 0.777, Pending_hits = 15497, Reservation_fails = 104498
	L1D_cache_core[9]: Access = 586619, Miss = 458015, Miss_rate = 0.781, Pending_hits = 13868, Reservation_fails = 98201
	L1D_cache_core[10]: Access = 589834, Miss = 464698, Miss_rate = 0.788, Pending_hits = 14089, Reservation_fails = 106295
	L1D_cache_core[11]: Access = 602625, Miss = 479859, Miss_rate = 0.796, Pending_hits = 12280, Reservation_fails = 104121
	L1D_cache_core[12]: Access = 596788, Miss = 464287, Miss_rate = 0.778, Pending_hits = 14950, Reservation_fails = 99817
	L1D_cache_core[13]: Access = 573127, Miss = 446100, Miss_rate = 0.778, Pending_hits = 14600, Reservation_fails = 98294
	L1D_cache_core[14]: Access = 596487, Miss = 469962, Miss_rate = 0.788, Pending_hits = 12822, Reservation_fails = 105201
	L1D_cache_core[15]: Access = 572819, Miss = 441927, Miss_rate = 0.771, Pending_hits = 16157, Reservation_fails = 92205
	L1D_cache_core[16]: Access = 584908, Miss = 459421, Miss_rate = 0.785, Pending_hits = 11383, Reservation_fails = 96437
	L1D_cache_core[17]: Access = 592555, Miss = 459463, Miss_rate = 0.775, Pending_hits = 13881, Reservation_fails = 98026
	L1D_cache_core[18]: Access = 603990, Miss = 474176, Miss_rate = 0.785, Pending_hits = 11425, Reservation_fails = 101629
	L1D_cache_core[19]: Access = 593193, Miss = 469807, Miss_rate = 0.792, Pending_hits = 13067, Reservation_fails = 101536
	L1D_cache_core[20]: Access = 583274, Miss = 457190, Miss_rate = 0.784, Pending_hits = 14255, Reservation_fails = 103735
	L1D_cache_core[21]: Access = 590776, Miss = 470914, Miss_rate = 0.797, Pending_hits = 11368, Reservation_fails = 100023
	L1D_cache_core[22]: Access = 578444, Miss = 448550, Miss_rate = 0.775, Pending_hits = 15679, Reservation_fails = 102072
	L1D_cache_core[23]: Access = 612072, Miss = 481139, Miss_rate = 0.786, Pending_hits = 13322, Reservation_fails = 102825
	L1D_cache_core[24]: Access = 596827, Miss = 470841, Miss_rate = 0.789, Pending_hits = 12146, Reservation_fails = 103599
	L1D_cache_core[25]: Access = 613564, Miss = 487064, Miss_rate = 0.794, Pending_hits = 12535, Reservation_fails = 105745
	L1D_cache_core[26]: Access = 578723, Miss = 448923, Miss_rate = 0.776, Pending_hits = 15552, Reservation_fails = 97857
	L1D_cache_core[27]: Access = 587080, Miss = 461927, Miss_rate = 0.787, Pending_hits = 13094, Reservation_fails = 101248
	L1D_cache_core[28]: Access = 583496, Miss = 453897, Miss_rate = 0.778, Pending_hits = 13479, Reservation_fails = 98597
	L1D_cache_core[29]: Access = 581727, Miss = 455667, Miss_rate = 0.783, Pending_hits = 12919, Reservation_fails = 96918
	L1D_total_cache_accesses = 17716621
	L1D_total_cache_misses = 13880986
	L1D_total_cache_miss_rate = 0.7835
	L1D_total_cache_pending_hits = 402568
	L1D_total_cache_reservation_fails = 3000770
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2203143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 402548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12487846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2964913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1318871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 402548
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1229924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16412408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1304213

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1835033
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1128881
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35815
ctas_completed 3700, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44083, 43923, 44537, 44046, 44750, 44527, 43986, 43900, 44290, 44219, 44208, 44126, 44310, 44521, 45000, 44285, 45697, 43717, 45272, 48856, 44100, 46323, 44307, 44117, 44500, 44253, 44092, 44787, 44117, 44465, 44078, 43991, 
gpgpu_n_tot_thrd_icount = 1362408320
gpgpu_n_tot_w_icount = 42575260
gpgpu_n_stall_shd_mem = 5223622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13806717
gpgpu_n_mem_write_global = 1304213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 55984166
gpgpu_n_store_insn = 3142697
gpgpu_n_shmem_insn = 60484248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4803777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 419845
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1684782	W0_Idle:11898492	W0_Scoreboard:239600158	W1:5192936	W2:8147457	W3:2410045	W4:1863237	W5:1480328	W6:1238418	W7:1081569	W8:1010959	W9:906717	W10:798863	W11:697073	W12:612878	W13:547493	W14:476488	W15:425223	W16:386299	W17:334949	W18:309168	W19:315029	W20:299199	W21:220994	W22:176475	W23:143906	W24:130299	W25:120151	W26:115677	W27:119892	W28:122953	W29:125064	W30:125250	W31:118222	W32:12522049
single_issue_nums: WS0:10650925	WS1:10644918	WS2:10643526	WS3:10635891	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 110453736 {8:13806717,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52168520 {40:1304213,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 552268680 {40:13806717,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10433704 {8:1304213,}
maxmflatency = 5377 
max_icnt2mem_latency = 908 
maxmrqlatency = 5032 
max_icnt2sh_latency = 328 
averagemflatency = 418 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 157 
avg_icnt2sh_latency = 5 
mrq_lat_table:1281059 	48925 	97524 	206139 	477041 	833326 	1399659 	1908629 	1338856 	282641 	37597 	2942 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6209122 	4719835 	3956119 	217609 	8109 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13798606 	486982 	597852 	219130 	8360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12461350 	1523728 	405313 	226304 	219577 	197129 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2715 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        57        60        56        60        53        55        54        59        51        60        57        55        57        55 
dram[1]:        61        63        58        59        62        62        59        59        61        51        50        57        58        61        57        53 
dram[2]:        57        59        54        54        63        61        60        63        60        62        53        51        54        62        56        53 
dram[3]:        63        61        57        61        55        61        60        63        57        55        58        57        63        58        59        57 
dram[4]:        56        55        54        54        57        57        63        58        62        61        58        58        52        60        51        57 
dram[5]:        64        61        52        60        62        61        52        58        56        57        50        58        52        58        55        51 
dram[6]:        55        63        49        54        56        62        56        64        56        53        56        55        57        60        61        54 
dram[7]:        63        62        54        59        55        63        61        57        62        59        53        55        63        64        53        61 
dram[8]:        61        63        53        50        61        64        58        60        61        63        56        49        60        60        57        62 
dram[9]:        62        61        61        56        64        59        64        59        59        60        57        50        58        56        59        58 
dram[10]:        57        60        55        60        59        60        44        58        57        55        52        54        61        61        49        55 
dram[11]:        58        64        56        54        58        58        63        64        58        56        56        52        60        54        53        53 
maximum service time to same row:
dram[0]:     78830     76167     72389     74022     75549     85871     55927     48723     71282     71865     42885     40726     68739     38277     51865     65841 
dram[1]:     71751     32160     46201     78050     86963     56625     92186     74550     42267     32396     33746     35783     62307     47334     56756     82142 
dram[2]:     68202     68509     96934     46598    120850     35189     62383     42943     45592     88207     55061     38826    101506     27955     89099     65674 
dram[3]:     40232     62356     50898     53643     63321     57864     50167     66141     34524     43543     51118    162445     58298     73340     40816     66512 
dram[4]:     62789     82273     57958     77065    100636     65050     94341     48159     71119     36352     67983     55801     65749     68075     50774     30030 
dram[5]:     57547     46162    126808     92076     41714    164511     52059     81100     69331     68898     81113     31902     91959     56659     56884     53916 
dram[6]:     43659     64710     70393     74780     69178     40864     57962     56876     57194     97974     56656     84917     36928     73031    111894     29222 
dram[7]:     93313    109137     91026     82695     67805     59057     53542     43635     59997     53141     63876    114370    106084     63856     61460     37074 
dram[8]:     86994     41223     35230     47432     34965     58010     43599     54731     62765     76485     45711     35195     37075     61625     88864     77026 
dram[9]:     50512     47120     30241     72492     50590     53993     46280    102930     50252     51047     53816     74834     67004     89184     46379     78560 
dram[10]:     45214     64553    100291     55197     36650     82460     49967     75468     63134     48735     84416     83756     80908     37494     96576     51354 
dram[11]:     92426     64596     74290     47890    121748     41408    105294     81912     30012     79973     88582     63491     49042     42889     47634     82173 
average row accesses per activate:
dram[0]:  1.413532  1.435079  1.408067  1.413487  1.419840  1.427782  1.404974  1.411130  1.430302  1.445587  1.445749  1.448299  1.454301  1.453517  1.408434  1.406366 
dram[1]:  1.413236  1.423203  1.382117  1.418356  1.400774  1.402048  1.394578  1.389247  1.414273  1.426711  1.407453  1.435945  1.436958  1.424542  1.396906  1.401771 
dram[2]:  1.409358  1.411971  1.400209  1.396309  1.415411  1.413155  1.401491  1.414253  1.425097  1.405406  1.436489  1.421049  1.448994  1.442187  1.397758  1.405343 
dram[3]:  1.402337  1.415960  1.405257  1.396126  1.403826  1.405448  1.399113  1.392171  1.405349  1.416435  1.415962  1.411486  1.419566  1.428782  1.398850  1.380863 
dram[4]:  1.397500  1.400758  1.387140  1.390744  1.395136  1.398489  1.399555  1.383901  1.408163  1.414971  1.434057  1.416650  1.429475  1.425896  1.395074  1.384346 
dram[5]:  1.411663  1.396168  1.398550  1.407706  1.422442  1.418764  1.411399  1.406549  1.420785  1.422423  1.421830  1.433950  1.448456  1.446834  1.397688  1.396792 
dram[6]:  1.385846  1.422700  1.380015  1.404639  1.415560  1.399868  1.397265  1.413073  1.412179  1.434632  1.421876  1.433699  1.438924  1.439064  1.393957  1.392487 
dram[7]:  1.419755  1.408468  1.398229  1.402553  1.417110  1.428420  1.400875  1.399048  1.428883  1.420172  1.453056  1.439354  1.447626  1.456659  1.403382  1.393900 
dram[8]:  1.419115  1.431751  1.399349  1.406355  1.416583  1.415973  1.390683  1.409181  1.422237  1.443791  1.438919  1.440367  1.435971  1.444356  1.387682  1.403996 
dram[9]:  1.411256  1.399181  1.392000  1.380725  1.411705  1.388346  1.408052  1.385277  1.433687  1.417540  1.421678  1.397704  1.447644  1.429885  1.393361  1.389936 
dram[10]:  1.415145  1.413961  1.397474  1.416041  1.400926  1.411038  1.398605  1.399671  1.430790  1.427096  1.452065  1.432490  1.441160  1.441858  1.391213  1.400215 
dram[11]:  1.395471  1.413972  1.382731  1.388652  1.415534  1.389161  1.388691  1.394063  1.397953  1.410333  1.409238  1.426551  1.445841  1.426542  1.390392  1.383333 
average row locality = 7914377/5599968 = 1.413290
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38664     39424     37977     38650     39261     39366     37769     38368     39401     40334     40465     40450     40632     41108     39013     38877 
dram[1]:     39390     38665     37493     38812     38271     38380     37617     37442     39113     39942     38731     40439     40810     40115     38019     38188 
dram[2]:     38132     38889     37985     37891     39442     38407     37999     37956     39192     38696     40501     39587     41227     41117     38609     38796 
dram[3]:     38329     38968     38438     37923     37932     38146     38110     37799     39103     39389     39772     39683     39946     40147     38717     37719 
dram[4]:     38580     38421     37268     37723     38367     38244     37960     37038     39142     39068     39955     39702     40538     40241     38108     37850 
dram[5]:     38584     38369     38001     37708     39307     39212     38455     37456     38950     39416     39332     40362     41003     41030     38314     38114 
dram[6]:     37700     39569     37360     38497     38447     38099     37686     38895     39107     40311     38947     40614     40731     40460     37832     38049 
dram[7]:     39559     38571     37957     38140     38826     39466     37825     37719     40243     39024     41181     39251     41163     40984     38144     38305 
dram[8]:     38957     39203     38251     39109     38398     38555     37617     38185     39372     39870     39971     40905     40324     40890     38215     38789 
dram[9]:     39423     38429     37554     37111     39193     37798     37880     37152     40481     38906     40386     38033     41336     40526     37995     37520 
dram[10]:     39090     38749     37900     38321     37624     38587     37958     37763     39948     39580     40781     40061     40674     40756     38343     38178 
dram[11]:     38571     38849     37578     37598     38905     37425     37099     37789     38352     38602     39121     39452     40731     40276     38025     38297 
total dram reads = 7473530
bank skew: 41336/37038 = 1.12
chip skew: 629759/616670 = 1.02
number of total write accesses:
dram[0]:      3398      3394      3417      3261      3493      3387      3454      3363      3590      3538      3614      3577      3772      3682      3414      3429 
dram[1]:      3397      3407      3296      3375      3418      3381      3432      3342      3571      3615      3607      3615      3717      3645      3342      3474 
dram[2]:      3352      3426      3297      3350      3424      3466      3405      3465      3571      3561      3557      3624      3651      3626      3342      3378 
dram[3]:      3360      3380      3329      3337      3448      3383      3453      3380      3471      3546      3669      3573      3787      3719      3326      3253 
dram[4]:      3342      3403      3280      3352      3381      3438      3433      3441      3517      3513      3674      3623      3614      3613      3360      3317 
dram[5]:      3366      3362      3292      3358      3426      3446      3356      3421      3563      3530      3551      3600      3731      3698      3345      3322 
dram[6]:      3368      3395      3298      3341      3456      3406      3427      3459      3540      3608      3630      3584      3707      3655      3337      3339 
dram[7]:      3385      3320      3275      3339      3387      3414      3357      3378      3593      3576      3590      3653      3727      3708      3338      3354 
dram[8]:      3419      3406      3338      3395      3458      3415      3351      3396      3485      3563      3656      3569      3686      3655      3316      3344 
dram[9]:      3455      3402      3381      3310      3454      3453      3404      3294      3637      3513      3743      3585      3769      3628      3401      3318 
dram[10]:      3405      3377      3261      3411      3404      3420      3296      3316      3577      3611      3640      3622      3683      3741      3321      3314 
dram[11]:      3365      3425      3311      3317      3512      3433      3392      3341      3543      3506      3626      3630      3687      3689      3312      3382 
total dram writes = 666007
bank skew: 3787/3253 = 1.16
chip skew: 55783/55301 = 1.01
average mf latency per bank:
dram[0]:        719       746       718       739       718       723       713       726       811       831       909       890       812       844       766       761
dram[1]:        719       749       710       709       697       729       699       746       826       812       908       920       802       816       769       731
dram[2]:        741       717       730       729       719       707       698       720       790       801       875       875       826       839       767       754
dram[3]:        754       724       709       701       693       706       700       693       834       795       865       877       774       788       768       743
dram[4]:        706       731       761       702       705       690       684       681       778       830       865       849       820       801      2569       769
dram[5]:        717       727       718       711       693       705       713       686       795       769       890       850       805       830       775       761
dram[6]:        721       741       740       717       736       701       688       691       824       833       912       868       815       812       778       756
dram[7]:        728       761       752       722       753       720       724       696       790       820       904       899       798       837       761       786
dram[8]:        713       725       722       708       692       731       713       714       831       806       896       937       823       828       773       764
dram[9]:        708       726       751       688       700       682       680       733       781       842       846       874       781       814       749       776
dram[10]:        717       710       763       709       703       705       730       701       812       780       908       902       808       798       775       795
dram[11]:        711       695       716       706       680       682       714       720       812       826       831       889       821       793       753       743
maximum mf latency per bank:
dram[0]:       2342      3404      2318      3198      3226      2899      2883      2306      3129      4360      5062      2721      3049      2639      2775      2587
dram[1]:       2171      2388      2143      2385      2630      3259      2260      2625      3185      2100      4214      2521      3498      2210      3548      2854
dram[2]:       2866      2280      4223      2993      2296      2407      2515      5377      3002      3680      2942      3339      3187      2608      2930      2287
dram[3]:       2110      2359      4366      2497      3486      3071      3616      2602      4579      2567      2869      2626      2270      2471      2908      2330
dram[4]:       3528      2094      2233      3170      2509      2790      3304      2555      2756      3040      4225      2519      2965      2038      2250      2757
dram[5]:       2234      2301      2378      1991      2669      3174      3803      3238      2311      2338      2882      3589      3899      3166      3844      2360
dram[6]:       3072      2666      1934      2381      3651      3030      2891      3006      4255      2768      4304      3486      2676      2637      2595      2368
dram[7]:       2746      2935      2302      2313      3949      2967      3111      2455      2821      2964      3524      2958      4224      4871      2679      2169
dram[8]:       2229      4456      2081      2777      3949      3344      2646      2874      2785      3375      3465      4206      3418      3714      2639      2218
dram[9]:       2470      2483      2184      3164      3338      2851      2828      3352      2739      2694      2238      2100      3038      2300      2382      3264
dram[10]:       2676      2288      2922      3146      3251      2813      2623      1892      2422      2589      3148      2252      3103      3646      2565      2587
dram[11]:       2584      2809      2226      2350      3034      2854      2189      2124      3174      2258      2789      2671      2591      3531      2383      2033

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5595407 n_act=467296 n_pre=467280 n_ref_event=0 n_req=666761 n_rd=629759 n_rd_L2_A=0 n_write=0 n_wr_bk=55783 bw_util=0.3916
n_activity=6112005 dram_eff=0.4487
bk0: 38664a 2359380i bk1: 39424a 2292851i bk2: 37977a 2381652i bk3: 38650a 2383322i bk4: 39261a 2260785i bk5: 39366a 2298211i bk6: 37769a 2383013i bk7: 38368a 2357935i bk8: 39401a 2224716i bk9: 40334a 2158693i bk10: 40465a 2116676i bk11: 40450a 2140309i bk12: 40632a 2109079i bk13: 41108a 2083989i bk14: 39013a 2274405i bk15: 38877a 2290692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.299158
Row_Buffer_Locality_read = 0.302274
Row_Buffer_Locality_write = 0.246122
Bank_Level_Parallism = 12.879120
Bank_Level_Parallism_Col = 3.400078
Bank_Level_Parallism_Ready = 1.295073
write_to_read_ratio_blp_rw_average = 0.239999
GrpLevelPara = 2.538477 

BW Util details:
bwutil = 0.391557 
total_CMD = 7003235 
util_bw = 2742168 
Wasted_Col = 3118338 
Wasted_Row = 105719 
Idle = 1037010 

BW Util Bottlenecks: 
RCDc_limit = 5730638 
RCDWRc_limit = 178981 
WTRc_limit = 1226330 
RTWc_limit = 3106416 
CCDLc_limit = 871818 
rwq = 0 
CCDLc_limit_alone = 627948 
WTRc_limit_alone = 1181069 
RTWc_limit_alone = 2907807 

Commands details: 
total_CMD = 7003235 
n_nop = 5595407 
Read = 629759 
Write = 0 
L2_Alloc = 0 
L2_WB = 55783 
n_act = 467296 
n_pre = 467280 
n_ref = 0 
n_req = 666761 
total_req = 685542 

Dual Bus Interface Util: 
issued_total_row = 934576 
issued_total_col = 685542 
Row_Bus_Util =  0.133449 
CoL_Bus_Util = 0.097889 
Either_Row_CoL_Bus_Util = 0.201025 
Issued_on_Two_Bus_Simul_Util = 0.030313 
issued_two_Eff = 0.150793 
queue_avg = 40.285465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.2855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5608021 n_act=466651 n_pre=466635 n_ref_event=0 n_req=658315 n_rd=621427 n_rd_L2_A=0 n_write=0 n_wr_bk=55634 bw_util=0.3867
n_activity=6096230 dram_eff=0.4442
bk0: 39390a 2307239i bk1: 38665a 2357107i bk2: 37493a 2482283i bk3: 38812a 2359847i bk4: 38271a 2372013i bk5: 38380a 2353620i bk6: 37617a 2415846i bk7: 37442a 2463983i bk8: 39113a 2288754i bk9: 39942a 2248161i bk10: 38731a 2273780i bk11: 40439a 2182274i bk12: 40810a 2130429i bk13: 40115a 2209556i bk14: 38019a 2369474i bk15: 38188a 2390827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291146
Row_Buffer_Locality_read = 0.294688
Row_Buffer_Locality_write = 0.231484
Bank_Level_Parallism = 12.714538
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.285018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.386713 
total_CMD = 7003235 
util_bw = 2708244 
Wasted_Col = 3140558 
Wasted_Row = 107226 
Idle = 1047207 

BW Util Bottlenecks: 
RCDc_limit = 5767211 
RCDWRc_limit = 185285 
WTRc_limit = 1227730 
RTWc_limit = 2983236 
CCDLc_limit = 852212 
rwq = 0 
CCDLc_limit_alone = 618134 
WTRc_limit_alone = 1183197 
RTWc_limit_alone = 2793691 

Commands details: 
total_CMD = 7003235 
n_nop = 5608021 
Read = 621427 
Write = 0 
L2_Alloc = 0 
L2_WB = 55634 
n_act = 466651 
n_pre = 466635 
n_ref = 0 
n_req = 658315 
total_req = 677061 

Dual Bus Interface Util: 
issued_total_row = 933286 
issued_total_col = 677061 
Row_Bus_Util =  0.133265 
CoL_Bus_Util = 0.096678 
Either_Row_CoL_Bus_Util = 0.199224 
Issued_on_Two_Bus_Simul_Util = 0.030719 
issued_two_Eff = 0.154194 
queue_avg = 37.687511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5603833 n_act=466979 n_pre=466963 n_ref_event=0 n_req=661006 n_rd=624426 n_rd_L2_A=0 n_write=0 n_wr_bk=55495 bw_util=0.3883
n_activity=6101980 dram_eff=0.4457
bk0: 38132a 2408370i bk1: 38889a 2344025i bk2: 37985a 2429727i bk3: 37891a 2392050i bk4: 39442a 2306084i bk5: 38407a 2366497i bk6: 37999a 2395973i bk7: 37956a 2389712i bk8: 39192a 2256762i bk9: 38696a 2305352i bk10: 40501a 2169225i bk11: 39587a 2193694i bk12: 41227a 2104860i bk13: 41117a 2109666i bk14: 38609a 2327704i bk15: 38796a 2361951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293536
Row_Buffer_Locality_read = 0.296909
Row_Buffer_Locality_write = 0.235949
Bank_Level_Parallism = 12.768640
Bank_Level_Parallism_Col = 3.351946
Bank_Level_Parallism_Ready = 1.285925
write_to_read_ratio_blp_rw_average = 0.234980
GrpLevelPara = 2.521082 

BW Util details:
bwutil = 0.388347 
total_CMD = 7003235 
util_bw = 2719684 
Wasted_Col = 3132965 
Wasted_Row = 105955 
Idle = 1044631 

BW Util Bottlenecks: 
RCDc_limit = 5759301 
RCDWRc_limit = 181588 
WTRc_limit = 1219137 
RTWc_limit = 3019606 
CCDLc_limit = 856259 
rwq = 0 
CCDLc_limit_alone = 619896 
WTRc_limit_alone = 1175290 
RTWc_limit_alone = 2827090 

Commands details: 
total_CMD = 7003235 
n_nop = 5603833 
Read = 624426 
Write = 0 
L2_Alloc = 0 
L2_WB = 55495 
n_act = 466979 
n_pre = 466963 
n_ref = 0 
n_req = 661006 
total_req = 679921 

Dual Bus Interface Util: 
issued_total_row = 933942 
issued_total_col = 679921 
Row_Bus_Util =  0.133359 
CoL_Bus_Util = 0.097087 
Either_Row_CoL_Bus_Util = 0.199822 
Issued_on_Two_Bus_Simul_Util = 0.030623 
issued_two_Eff = 0.153252 
queue_avg = 38.669571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5608858 n_act=467102 n_pre=467086 n_ref_event=0 n_req=656847 n_rd=620121 n_rd_L2_A=0 n_write=0 n_wr_bk=55414 bw_util=0.3858
n_activity=6116437 dram_eff=0.4418
bk0: 38329a 2420154i bk1: 38968a 2364226i bk2: 38438a 2411165i bk3: 37923a 2444756i bk4: 37932a 2449909i bk5: 38146a 2417150i bk6: 38110a 2396245i bk7: 37799a 2459181i bk8: 39103a 2319161i bk9: 39389a 2303911i bk10: 39772a 2218819i bk11: 39683a 2246180i bk12: 39946a 2205637i bk13: 40147a 2174440i bk14: 38717a 2388759i bk15: 37719a 2436469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288875
Row_Buffer_Locality_read = 0.292264
Row_Buffer_Locality_write = 0.231661
Bank_Level_Parallism = 12.603454
Bank_Level_Parallism_Col = 3.340609
Bank_Level_Parallism_Ready = 1.285532
write_to_read_ratio_blp_rw_average = 0.235570
GrpLevelPara = 2.510344 

BW Util details:
bwutil = 0.385842 
total_CMD = 7003235 
util_bw = 2702140 
Wasted_Col = 3160159 
Wasted_Row = 110797 
Idle = 1030139 

BW Util Bottlenecks: 
RCDc_limit = 5797293 
RCDWRc_limit = 184577 
WTRc_limit = 1232101 
RTWc_limit = 3024844 
CCDLc_limit = 851377 
rwq = 0 
CCDLc_limit_alone = 614908 
WTRc_limit_alone = 1187266 
RTWc_limit_alone = 2833210 

Commands details: 
total_CMD = 7003235 
n_nop = 5608858 
Read = 620121 
Write = 0 
L2_Alloc = 0 
L2_WB = 55414 
n_act = 467102 
n_pre = 467086 
n_ref = 0 
n_req = 656847 
total_req = 675535 

Dual Bus Interface Util: 
issued_total_row = 934188 
issued_total_col = 675535 
Row_Bus_Util =  0.133394 
CoL_Bus_Util = 0.096460 
Either_Row_CoL_Bus_Util = 0.199105 
Issued_on_Two_Bus_Simul_Util = 0.030750 
issued_two_Eff = 0.154439 
queue_avg = 37.257187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5610713 n_act=466345 n_pre=466329 n_ref_event=0 n_req=654787 n_rd=618205 n_rd_L2_A=0 n_write=0 n_wr_bk=55301 bw_util=0.3847
n_activity=6096332 dram_eff=0.4419
bk0: 38580a 2401068i bk1: 38421a 2438809i bk2: 37268a 2513143i bk3: 37723a 2446551i bk4: 38367a 2429024i bk5: 38244a 2435181i bk6: 37960a 2450114i bk7: 37038a 2525182i bk8: 39142a 2324626i bk9: 39068a 2315259i bk10: 39955a 2209942i bk11: 39702a 2244552i bk12: 40538a 2197274i bk13: 40241a 2239025i bk14: 38108a 2428862i bk15: 37850a 2458440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287794
Row_Buffer_Locality_read = 0.291518
Row_Buffer_Locality_write = 0.224865
Bank_Level_Parallism = 12.573604
Bank_Level_Parallism_Col = 3.302040
Bank_Level_Parallism_Ready = 1.276689
write_to_read_ratio_blp_rw_average = 0.228931
GrpLevelPara = 2.495013 

BW Util details:
bwutil = 0.384683 
total_CMD = 7003235 
util_bw = 2694024 
Wasted_Col = 3154442 
Wasted_Row = 106537 
Idle = 1048232 

BW Util Bottlenecks: 
RCDc_limit = 5789427 
RCDWRc_limit = 186008 
WTRc_limit = 1228130 
RTWc_limit = 2920931 
CCDLc_limit = 843253 
rwq = 0 
CCDLc_limit_alone = 614286 
WTRc_limit_alone = 1183225 
RTWc_limit_alone = 2736869 

Commands details: 
total_CMD = 7003235 
n_nop = 5610713 
Read = 618205 
Write = 0 
L2_Alloc = 0 
L2_WB = 55301 
n_act = 466345 
n_pre = 466329 
n_ref = 0 
n_req = 654787 
total_req = 673506 

Dual Bus Interface Util: 
issued_total_row = 932674 
issued_total_col = 673506 
Row_Bus_Util =  0.133178 
CoL_Bus_Util = 0.096171 
Either_Row_CoL_Bus_Util = 0.198840 
Issued_on_Two_Bus_Simul_Util = 0.030508 
issued_two_Eff = 0.153432 
queue_avg = 36.325687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5607035 n_act=466036 n_pre=466020 n_ref_event=0 n_req=660186 n_rd=623613 n_rd_L2_A=0 n_write=0 n_wr_bk=55367 bw_util=0.3878
n_activity=6088690 dram_eff=0.4461
bk0: 38584a 2363284i bk1: 38369a 2415831i bk2: 38001a 2431254i bk3: 37708a 2443727i bk4: 39307a 2301403i bk5: 39212a 2322997i bk6: 38455a 2351525i bk7: 37456a 2449988i bk8: 38950a 2301579i bk9: 39416a 2261872i bk10: 39332a 2232483i bk11: 40362a 2155982i bk12: 41003a 2128019i bk13: 41030a 2118301i bk14: 38314a 2351561i bk15: 38114a 2372217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294087
Row_Buffer_Locality_read = 0.297404
Row_Buffer_Locality_write = 0.237525
Bank_Level_Parallism = 12.769470
Bank_Level_Parallism_Col = 3.368360
Bank_Level_Parallism_Ready = 1.291145
write_to_read_ratio_blp_rw_average = 0.235656
GrpLevelPara = 2.521908 

BW Util details:
bwutil = 0.387809 
total_CMD = 7003235 
util_bw = 2715920 
Wasted_Col = 3126128 
Wasted_Row = 105134 
Idle = 1056053 

BW Util Bottlenecks: 
RCDc_limit = 5745311 
RCDWRc_limit = 180674 
WTRc_limit = 1220546 
RTWc_limit = 3037709 
CCDLc_limit = 858205 
rwq = 0 
CCDLc_limit_alone = 620766 
WTRc_limit_alone = 1175775 
RTWc_limit_alone = 2845041 

Commands details: 
total_CMD = 7003235 
n_nop = 5607035 
Read = 623613 
Write = 0 
L2_Alloc = 0 
L2_WB = 55367 
n_act = 466036 
n_pre = 466020 
n_ref = 0 
n_req = 660186 
total_req = 678980 

Dual Bus Interface Util: 
issued_total_row = 932056 
issued_total_col = 678980 
Row_Bus_Util =  0.133089 
CoL_Bus_Util = 0.096952 
Either_Row_CoL_Bus_Util = 0.199365 
Issued_on_Two_Bus_Simul_Util = 0.030677 
issued_two_Eff = 0.153872 
queue_avg = 38.507462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.5075
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5608187 n_act=466810 n_pre=466794 n_ref_event=0 n_req=659077 n_rd=622304 n_rd_L2_A=0 n_write=0 n_wr_bk=55550 bw_util=0.3872
n_activity=6104010 dram_eff=0.4442
bk0: 37700a 2483857i bk1: 39569a 2317985i bk2: 37360a 2479047i bk3: 38497a 2411610i bk4: 38447a 2427583i bk5: 38099a 2440078i bk6: 37686a 2461188i bk7: 38895a 2373213i bk8: 39107a 2307461i bk9: 40311a 2222579i bk10: 38947a 2267121i bk11: 40614a 2174791i bk12: 40731a 2157134i bk13: 40460a 2169896i bk14: 37832a 2448840i bk15: 38049a 2438643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291725
Row_Buffer_Locality_read = 0.294763
Row_Buffer_Locality_write = 0.240312
Bank_Level_Parallism = 12.643362
Bank_Level_Parallism_Col = 3.350730
Bank_Level_Parallism_Ready = 1.287041
write_to_read_ratio_blp_rw_average = 0.234589
GrpLevelPara = 2.513572 

BW Util details:
bwutil = 0.387166 
total_CMD = 7003235 
util_bw = 2711416 
Wasted_Col = 3142231 
Wasted_Row = 106827 
Idle = 1042761 

BW Util Bottlenecks: 
RCDc_limit = 5773582 
RCDWRc_limit = 180761 
WTRc_limit = 1217240 
RTWc_limit = 3026137 
CCDLc_limit = 856306 
rwq = 0 
CCDLc_limit_alone = 620505 
WTRc_limit_alone = 1172681 
RTWc_limit_alone = 2834895 

Commands details: 
total_CMD = 7003235 
n_nop = 5608187 
Read = 622304 
Write = 0 
L2_Alloc = 0 
L2_WB = 55550 
n_act = 466810 
n_pre = 466794 
n_ref = 0 
n_req = 659077 
total_req = 677854 

Dual Bus Interface Util: 
issued_total_row = 933604 
issued_total_col = 677854 
Row_Bus_Util =  0.133310 
CoL_Bus_Util = 0.096792 
Either_Row_CoL_Bus_Util = 0.199201 
Issued_on_Two_Bus_Simul_Util = 0.030901 
issued_two_Eff = 0.155127 
queue_avg = 37.684086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5603787 n_act=466899 n_pre=466883 n_ref_event=0 n_req=663057 n_rd=626358 n_rd_L2_A=0 n_write=0 n_wr_bk=55394 bw_util=0.3894
n_activity=6102419 dram_eff=0.4469
bk0: 39559a 2277149i bk1: 38571a 2359753i bk2: 37957a 2416620i bk3: 38140a 2384815i bk4: 38826a 2338965i bk5: 39466a 2291024i bk6: 37825a 2411922i bk7: 37719a 2403904i bk8: 40243a 2196806i bk9: 39024a 2270770i bk10: 41181a 2094754i bk11: 39251a 2208225i bk12: 41163a 2093445i bk13: 40984a 2097840i bk14: 38144a 2369765i bk15: 38305a 2357177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295842
Row_Buffer_Locality_read = 0.299156
Row_Buffer_Locality_write = 0.239271
Bank_Level_Parallism = 12.816386
Bank_Level_Parallism_Col = 3.362540
Bank_Level_Parallism_Ready = 1.288365
write_to_read_ratio_blp_rw_average = 0.235476
GrpLevelPara = 2.520947 

BW Util details:
bwutil = 0.389393 
total_CMD = 7003235 
util_bw = 2727008 
Wasted_Col = 3126611 
Wasted_Row = 105820 
Idle = 1043796 

BW Util Bottlenecks: 
RCDc_limit = 5745156 
RCDWRc_limit = 180549 
WTRc_limit = 1214531 
RTWc_limit = 3027091 
CCDLc_limit = 861787 
rwq = 0 
CCDLc_limit_alone = 624035 
WTRc_limit_alone = 1170415 
RTWc_limit_alone = 2833455 

Commands details: 
total_CMD = 7003235 
n_nop = 5603787 
Read = 626358 
Write = 0 
L2_Alloc = 0 
L2_WB = 55394 
n_act = 466899 
n_pre = 466883 
n_ref = 0 
n_req = 663057 
total_req = 681752 

Dual Bus Interface Util: 
issued_total_row = 933782 
issued_total_col = 681752 
Row_Bus_Util =  0.133336 
CoL_Bus_Util = 0.097348 
Either_Row_CoL_Bus_Util = 0.199829 
Issued_on_Two_Bus_Simul_Util = 0.030855 
issued_two_Eff = 0.154408 
queue_avg = 39.268169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.2682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5603542 n_act=467301 n_pre=467285 n_ref_event=0 n_req=663248 n_rd=626611 n_rd_L2_A=0 n_write=0 n_wr_bk=55452 bw_util=0.3896
n_activity=6105005 dram_eff=0.4469
bk0: 38957a 2328201i bk1: 39203a 2290538i bk2: 38251a 2406670i bk3: 39109a 2331980i bk4: 38398a 2376516i bk5: 38555a 2358858i bk6: 37617a 2404104i bk7: 38185a 2397585i bk8: 39372a 2256757i bk9: 39870a 2183119i bk10: 39971a 2165759i bk11: 40905a 2124357i bk12: 40324a 2149358i bk13: 40890a 2101259i bk14: 38215a 2385674i bk15: 38789a 2350662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295438
Row_Buffer_Locality_read = 0.298621
Row_Buffer_Locality_write = 0.241013
Bank_Level_Parallism = 12.805934
Bank_Level_Parallism_Col = 3.378900
Bank_Level_Parallism_Ready = 1.289614
write_to_read_ratio_blp_rw_average = 0.237882
GrpLevelPara = 2.526369 

BW Util details:
bwutil = 0.389570 
total_CMD = 7003235 
util_bw = 2728252 
Wasted_Col = 3127437 
Wasted_Row = 105466 
Idle = 1042080 

BW Util Bottlenecks: 
RCDc_limit = 5749970 
RCDWRc_limit = 180936 
WTRc_limit = 1211956 
RTWc_limit = 3075917 
CCDLc_limit = 868078 
rwq = 0 
CCDLc_limit_alone = 627895 
WTRc_limit_alone = 1167539 
RTWc_limit_alone = 2880151 

Commands details: 
total_CMD = 7003235 
n_nop = 5603542 
Read = 626611 
Write = 0 
L2_Alloc = 0 
L2_WB = 55452 
n_act = 467301 
n_pre = 467285 
n_ref = 0 
n_req = 663248 
total_req = 682063 

Dual Bus Interface Util: 
issued_total_row = 934586 
issued_total_col = 682063 
Row_Bus_Util =  0.133451 
CoL_Bus_Util = 0.097393 
Either_Row_CoL_Bus_Util = 0.199864 
Issued_on_Two_Bus_Simul_Util = 0.030979 
issued_two_Eff = 0.155003 
queue_avg = 39.484238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.4842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5608709 n_act=466668 n_pre=466652 n_ref_event=0 n_req=656651 n_rd=619723 n_rd_L2_A=0 n_write=0 n_wr_bk=55747 bw_util=0.3858
n_activity=6115999 dram_eff=0.4418
bk0: 39423a 2352216i bk1: 38429a 2437060i bk2: 37554a 2498183i bk3: 37111a 2563269i bk4: 39193a 2378898i bk5: 37798a 2442345i bk6: 37880a 2468116i bk7: 37152a 2523728i bk8: 40481a 2206200i bk9: 38906a 2359004i bk10: 40386a 2205948i bk11: 38033a 2367538i bk12: 41336a 2140589i bk13: 40526a 2192259i bk14: 37995a 2456510i bk15: 37520a 2493481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289324
Row_Buffer_Locality_read = 0.292579
Row_Buffer_Locality_write = 0.234700
Bank_Level_Parallism = 12.540091
Bank_Level_Parallism_Col = 3.326295
Bank_Level_Parallism_Ready = 1.286211
write_to_read_ratio_blp_rw_average = 0.230775
GrpLevelPara = 2.500216 

BW Util details:
bwutil = 0.385805 
total_CMD = 7003235 
util_bw = 2701880 
Wasted_Col = 3156584 
Wasted_Row = 111188 
Idle = 1033583 

BW Util Bottlenecks: 
RCDc_limit = 5788649 
RCDWRc_limit = 183589 
WTRc_limit = 1241650 
RTWc_limit = 2966003 
CCDLc_limit = 847984 
rwq = 0 
CCDLc_limit_alone = 615132 
WTRc_limit_alone = 1196283 
RTWc_limit_alone = 2778518 

Commands details: 
total_CMD = 7003235 
n_nop = 5608709 
Read = 619723 
Write = 0 
L2_Alloc = 0 
L2_WB = 55747 
n_act = 466668 
n_pre = 466652 
n_ref = 0 
n_req = 656651 
total_req = 675470 

Dual Bus Interface Util: 
issued_total_row = 933320 
issued_total_col = 675470 
Row_Bus_Util =  0.133270 
CoL_Bus_Util = 0.096451 
Either_Row_CoL_Bus_Util = 0.199126 
Issued_on_Two_Bus_Simul_Util = 0.030595 
issued_two_Eff = 0.153646 
queue_avg = 36.610626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6106
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5605594 n_act=466479 n_pre=466463 n_ref_event=0 n_req=661056 n_rd=624313 n_rd_L2_A=0 n_write=0 n_wr_bk=55399 bw_util=0.3882
n_activity=6094266 dram_eff=0.4461
bk0: 39090a 2350041i bk1: 38749a 2361505i bk2: 37900a 2427236i bk3: 38321a 2378743i bk4: 37624a 2451446i bk5: 38587a 2342710i bk6: 37958a 2414148i bk7: 37763a 2443149i bk8: 39948a 2241194i bk9: 39580a 2225327i bk10: 40781a 2115419i bk11: 40061a 2182704i bk12: 40674a 2141258i bk13: 40756a 2108077i bk14: 38343a 2359680i bk15: 38178a 2399712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294346
Row_Buffer_Locality_read = 0.297859
Row_Buffer_Locality_write = 0.234657
Bank_Level_Parallism = 12.762794
Bank_Level_Parallism_Col = 3.360542
Bank_Level_Parallism_Ready = 1.288924
write_to_read_ratio_blp_rw_average = 0.234635
GrpLevelPara = 2.519306 

BW Util details:
bwutil = 0.388227 
total_CMD = 7003235 
util_bw = 2718848 
Wasted_Col = 3129538 
Wasted_Row = 106050 
Idle = 1048799 

BW Util Bottlenecks: 
RCDc_limit = 5747179 
RCDWRc_limit = 182430 
WTRc_limit = 1223324 
RTWc_limit = 3024297 
CCDLc_limit = 862079 
rwq = 0 
CCDLc_limit_alone = 624290 
WTRc_limit_alone = 1178557 
RTWc_limit_alone = 2831275 

Commands details: 
total_CMD = 7003235 
n_nop = 5605594 
Read = 624313 
Write = 0 
L2_Alloc = 0 
L2_WB = 55399 
n_act = 466479 
n_pre = 466463 
n_ref = 0 
n_req = 661056 
total_req = 679712 

Dual Bus Interface Util: 
issued_total_row = 932942 
issued_total_col = 679712 
Row_Bus_Util =  0.133216 
CoL_Bus_Util = 0.097057 
Either_Row_CoL_Bus_Util = 0.199571 
Issued_on_Two_Bus_Simul_Util = 0.030702 
issued_two_Eff = 0.153840 
queue_avg = 38.826168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.8262
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7003235 n_nop=5613076 n_act=465426 n_pre=465410 n_ref_event=0 n_req=653386 n_rd=616670 n_rd_L2_A=0 n_write=0 n_wr_bk=55471 bw_util=0.3839
n_activity=6081261 dram_eff=0.4421
bk0: 38571a 2419929i bk1: 38849a 2414984i bk2: 37578a 2501270i bk3: 37598a 2509640i bk4: 38905a 2400300i bk5: 37425a 2497626i bk6: 37099a 2576663i bk7: 37789a 2472893i bk8: 38352a 2408489i bk9: 38602a 2374880i bk10: 39121a 2281347i bk11: 39452a 2281017i bk12: 40731a 2206269i bk13: 40276a 2220230i bk14: 38025a 2424293i bk15: 38297a 2422903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287674
Row_Buffer_Locality_read = 0.290861
Row_Buffer_Locality_write = 0.234149
Bank_Level_Parallism = 12.545469
Bank_Level_Parallism_Col = 3.322792
Bank_Level_Parallism_Ready = 1.282716
write_to_read_ratio_blp_rw_average = 0.231834
GrpLevelPara = 2.503785 

BW Util details:
bwutil = 0.383903 
total_CMD = 7003235 
util_bw = 2688564 
Wasted_Col = 3146718 
Wasted_Row = 104332 
Idle = 1063621 

BW Util Bottlenecks: 
RCDc_limit = 5780647 
RCDWRc_limit = 183775 
WTRc_limit = 1231597 
RTWc_limit = 2958224 
CCDLc_limit = 844021 
rwq = 0 
CCDLc_limit_alone = 611333 
WTRc_limit_alone = 1186872 
RTWc_limit_alone = 2770261 

Commands details: 
total_CMD = 7003235 
n_nop = 5613076 
Read = 616670 
Write = 0 
L2_Alloc = 0 
L2_WB = 55471 
n_act = 465426 
n_pre = 465410 
n_ref = 0 
n_req = 653386 
total_req = 672141 

Dual Bus Interface Util: 
issued_total_row = 930836 
issued_total_col = 672141 
Row_Bus_Util =  0.132915 
CoL_Bus_Util = 0.095976 
Either_Row_CoL_Bus_Util = 0.198502 
Issued_on_Two_Bus_Simul_Util = 0.030389 
issued_two_Eff = 0.153089 
queue_avg = 35.866852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 604306, Miss = 313285, Miss_rate = 0.518, Pending_hits = 3499, Reservation_fails = 0
L2_cache_bank[1]: Access = 616704, Miss = 316692, Miss_rate = 0.514, Pending_hits = 3533, Reservation_fails = 0
L2_cache_bank[2]: Access = 614070, Miss = 309613, Miss_rate = 0.504, Pending_hits = 3347, Reservation_fails = 0
L2_cache_bank[3]: Access = 637038, Miss = 312136, Miss_rate = 0.490, Pending_hits = 3360, Reservation_fails = 221
L2_cache_bank[4]: Access = 612670, Miss = 313198, Miss_rate = 0.511, Pending_hits = 3262, Reservation_fails = 10
L2_cache_bank[5]: Access = 610181, Miss = 311459, Miss_rate = 0.510, Pending_hits = 3354, Reservation_fails = 0
L2_cache_bank[6]: Access = 619107, Miss = 310490, Miss_rate = 0.502, Pending_hits = 3086, Reservation_fails = 0
L2_cache_bank[7]: Access = 605090, Miss = 309921, Miss_rate = 0.512, Pending_hits = 3257, Reservation_fails = 0
L2_cache_bank[8]: Access = 922731, Miss = 310039, Miss_rate = 0.336, Pending_hits = 3058, Reservation_fails = 51
L2_cache_bank[9]: Access = 617262, Miss = 308421, Miss_rate = 0.500, Pending_hits = 3044, Reservation_fails = 0
L2_cache_bank[10]: Access = 613968, Miss = 312083, Miss_rate = 0.508, Pending_hits = 3372, Reservation_fails = 0
L2_cache_bank[11]: Access = 599265, Miss = 311795, Miss_rate = 0.520, Pending_hits = 3179, Reservation_fails = 0
L2_cache_bank[12]: Access = 634899, Miss = 307931, Miss_rate = 0.485, Pending_hits = 3260, Reservation_fails = 0
L2_cache_bank[13]: Access = 622526, Miss = 314610, Miss_rate = 0.505, Pending_hits = 3377, Reservation_fails = 0
L2_cache_bank[14]: Access = 627874, Miss = 315034, Miss_rate = 0.502, Pending_hits = 3497, Reservation_fails = 0
L2_cache_bank[15]: Access = 619635, Miss = 311598, Miss_rate = 0.503, Pending_hits = 3434, Reservation_fails = 0
L2_cache_bank[16]: Access = 614757, Miss = 311208, Miss_rate = 0.506, Pending_hits = 3143, Reservation_fails = 0
L2_cache_bank[17]: Access = 621877, Miss = 315592, Miss_rate = 0.507, Pending_hits = 3481, Reservation_fails = 0
L2_cache_bank[18]: Access = 609154, Miss = 314378, Miss_rate = 0.516, Pending_hits = 3354, Reservation_fails = 0
L2_cache_bank[19]: Access = 621872, Miss = 305642, Miss_rate = 0.491, Pending_hits = 3006, Reservation_fails = 0
L2_cache_bank[20]: Access = 627093, Miss = 312451, Miss_rate = 0.498, Pending_hits = 3282, Reservation_fails = 0
L2_cache_bank[21]: Access = 609141, Miss = 312111, Miss_rate = 0.512, Pending_hits = 3158, Reservation_fails = 0
L2_cache_bank[22]: Access = 616508, Miss = 308523, Miss_rate = 0.500, Pending_hits = 2947, Reservation_fails = 0
L2_cache_bank[23]: Access = 613202, Miss = 308432, Miss_rate = 0.503, Pending_hits = 2979, Reservation_fails = 0
L2_total_cache_accesses = 15110930
L2_total_cache_misses = 7476642
L2_total_cache_miss_rate = 0.4948
L2_total_cache_pending_hits = 78269
L2_total_cache_reservation_fails = 282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6254941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3809518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3664012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78246
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1301078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13806717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1304213
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 282
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.114

icnt_total_pkts_mem_to_simt=15110930
icnt_total_pkts_simt_to_mem=15110930
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15110930
Req_Network_cycles = 2730873
Req_Network_injected_packets_per_cycle =       5.5334 
Req_Network_conflicts_per_cycle =       1.3902
Req_Network_conflicts_per_cycle_util =       1.5906
Req_Bank_Level_Parallism =       6.3310
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8770
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2312

Reply_Network_injected_packets_num = 15110930
Reply_Network_cycles = 2730873
Reply_Network_injected_packets_per_cycle =        5.5334
Reply_Network_conflicts_per_cycle =        1.7563
Reply_Network_conflicts_per_cycle_util =       2.0079
Reply_Bank_Level_Parallism =       6.3262
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8219
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1844
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 7 min, 22 sec (22042 sec)
gpgpu_simulation_rate = 25467 (inst/sec)
gpgpu_simulation_rate = 123 (cycle/sec)
gpgpu_silicon_slowdown = 11097560x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 2426800
gpu_sim_insn = 510300987
gpu_ipc =     210.2773
gpu_tot_sim_cycle = 5157673
gpu_tot_sim_insn = 1071664238
gpu_tot_ipc =     207.7806
gpu_tot_issued_cta = 3820
gpu_occupancy = 89.9997% 
gpu_tot_occupancy = 89.6944% 
max_total_param_size = 0
gpu_stall_dramfull = 13048
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8701
partiton_level_parallism_total  =       5.2213
partiton_level_parallism_util =       5.5825
partiton_level_parallism_util_total  =       5.9791
L2_BW  =     212.7252 GB/Sec
L2_BW_total  =     228.0655 GB/Sec
gpu_total_sim_rate=25858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1033896, Miss = 864096, Miss_rate = 0.836, Pending_hits = 26153, Reservation_fails = 141793
	L1D_cache_core[1]: Access = 1021211, Miss = 859674, Miss_rate = 0.842, Pending_hits = 25677, Reservation_fails = 140072
	L1D_cache_core[2]: Access = 1041350, Miss = 880961, Miss_rate = 0.846, Pending_hits = 22791, Reservation_fails = 147926
	L1D_cache_core[3]: Access = 1013402, Miss = 848081, Miss_rate = 0.837, Pending_hits = 29056, Reservation_fails = 139295
	L1D_cache_core[4]: Access = 993016, Miss = 838960, Miss_rate = 0.845, Pending_hits = 22965, Reservation_fails = 134758
	L1D_cache_core[5]: Access = 1015463, Miss = 855308, Miss_rate = 0.842, Pending_hits = 25266, Reservation_fails = 140934
	L1D_cache_core[6]: Access = 1017319, Miss = 845462, Miss_rate = 0.831, Pending_hits = 27720, Reservation_fails = 142103
	L1D_cache_core[7]: Access = 1006775, Miss = 842930, Miss_rate = 0.837, Pending_hits = 24855, Reservation_fails = 131925
	L1D_cache_core[8]: Access = 1023348, Miss = 855703, Miss_rate = 0.836, Pending_hits = 27966, Reservation_fails = 146770
	L1D_cache_core[9]: Access = 1023691, Miss = 862461, Miss_rate = 0.843, Pending_hits = 23976, Reservation_fails = 144489
	L1D_cache_core[10]: Access = 1021052, Miss = 865053, Miss_rate = 0.847, Pending_hits = 25162, Reservation_fails = 148028
	L1D_cache_core[11]: Access = 1028077, Miss = 867328, Miss_rate = 0.844, Pending_hits = 25900, Reservation_fails = 147130
	L1D_cache_core[12]: Access = 1028611, Miss = 867748, Miss_rate = 0.844, Pending_hits = 24381, Reservation_fails = 140806
	L1D_cache_core[13]: Access = 996385, Miss = 833911, Miss_rate = 0.837, Pending_hits = 27253, Reservation_fails = 139695
	L1D_cache_core[14]: Access = 1036211, Miss = 871961, Miss_rate = 0.841, Pending_hits = 26880, Reservation_fails = 150556
	L1D_cache_core[15]: Access = 1003988, Miss = 836997, Miss_rate = 0.834, Pending_hits = 28546, Reservation_fails = 138379
	L1D_cache_core[16]: Access = 1029097, Miss = 868405, Miss_rate = 0.844, Pending_hits = 24080, Reservation_fails = 144634
	L1D_cache_core[17]: Access = 1015364, Miss = 848585, Miss_rate = 0.836, Pending_hits = 24384, Reservation_fails = 138276
	L1D_cache_core[18]: Access = 1032568, Miss = 866476, Miss_rate = 0.839, Pending_hits = 24158, Reservation_fails = 143552
	L1D_cache_core[19]: Access = 1018041, Miss = 857307, Miss_rate = 0.842, Pending_hits = 26620, Reservation_fails = 143638
	L1D_cache_core[20]: Access = 1005981, Miss = 845251, Miss_rate = 0.840, Pending_hits = 26825, Reservation_fails = 144112
	L1D_cache_core[21]: Access = 1031698, Miss = 876340, Miss_rate = 0.849, Pending_hits = 23888, Reservation_fails = 146485
	L1D_cache_core[22]: Access = 1003468, Miss = 837088, Miss_rate = 0.834, Pending_hits = 28976, Reservation_fails = 143004
	L1D_cache_core[23]: Access = 1046656, Miss = 879261, Miss_rate = 0.840, Pending_hits = 26806, Reservation_fails = 148671
	L1D_cache_core[24]: Access = 1021466, Miss = 861521, Miss_rate = 0.843, Pending_hits = 24056, Reservation_fails = 145337
	L1D_cache_core[25]: Access = 1033243, Miss = 873438, Miss_rate = 0.845, Pending_hits = 25080, Reservation_fails = 147635
	L1D_cache_core[26]: Access = 1002052, Miss = 839814, Miss_rate = 0.838, Pending_hits = 26339, Reservation_fails = 137479
	L1D_cache_core[27]: Access = 1017506, Miss = 855830, Miss_rate = 0.841, Pending_hits = 26007, Reservation_fails = 147561
	L1D_cache_core[28]: Access = 1005623, Miss = 842185, Miss_rate = 0.837, Pending_hits = 25970, Reservation_fails = 137743
	L1D_cache_core[29]: Access = 1010607, Miss = 844072, Miss_rate = 0.835, Pending_hits = 28307, Reservation_fails = 141659
	L1D_total_cache_accesses = 30577165
	L1D_total_cache_misses = 25692207
	L1D_total_cache_miss_rate = 0.8402
	L1D_total_cache_pending_hits = 776043
	L1D_total_cache_reservation_fails = 4284445
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2871495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 776023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23197953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4248588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2419952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 776023
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1237420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29265423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1311742

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3118644
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1128945
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35815
ctas_completed 3820, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
81571, 80664, 81870, 81671, 81979, 82390, 81575, 81530, 83288, 81324, 81360, 81228, 82108, 82548, 82847, 82628, 83333, 81262, 83598, 87368, 81292, 84273, 81971, 81666, 82190, 81503, 81210, 82299, 81415, 82204, 81176, 81537, 
gpgpu_n_tot_thrd_icount = 2517756096
gpgpu_n_tot_w_icount = 78679878
gpgpu_n_stall_shd_mem = 8610962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25617905
gpgpu_n_mem_write_global = 1311742
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 104998767
gpgpu_n_store_insn = 3152267
gpgpu_n_shmem_insn = 120968496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2140160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7874039
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 736923
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1805466	W0_Idle:21275451	W0_Scoreboard:455432101	W1:9183237	W2:15291294	W3:4150439	W4:3238435	W5:2606761	W6:2199368	W7:1939171	W8:1833436	W9:1654213	W10:1462502	W11:1278656	W12:1126969	W13:1011068	W14:882608	W15:788540	W16:717707	W17:623138	W18:575743	W19:590057	W20:560707	W21:410270	W22:322882	W23:258970	W24:229102	W25:205620	W26:190140	W27:190019	W28:185706	W29:182430	W30:179540	W31:165694	W32:24445456
single_issue_nums: WS0:19681988	WS1:19668518	WS2:19667927	WS3:19661445	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204943240 {8:25617905,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52469680 {40:1311742,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1024716200 {40:25617905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10493936 {8:1311742,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 429 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 156 
avg_icnt2sh_latency = 4 
mrq_lat_table:2421674 	90156 	186433 	392354 	909988 	1592907 	2687123 	3686731 	2571454 	415389 	61303 	23109 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10721117 	8161311 	7646521 	363147 	36065 	1486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25485943 	612647 	602786 	219910 	8361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23473457 	2274819 	458528 	228596 	219589 	197129 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5009 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        57        60        56        60        53        55        54        59        51        60        57        55        57        55 
dram[1]:        61        63        58        59        62        62        59        59        61        51        50        57        58        61        57        53 
dram[2]:        57        59        54        54        63        61        60        63        60        62        53        51        54        62        56        53 
dram[3]:        63        61        57        61        55        61        60        63        57        55        58        57        63        58        59        57 
dram[4]:        56        55        54        54        57        57        63        58        62        61        58        58        52        60        51        57 
dram[5]:        64        61        52        60        62        61        52        58        56        57        50        58        52        58        55        51 
dram[6]:        55        63        49        54        56        62        56        64        56        53        56        55        57        60        61        54 
dram[7]:        63        62        54        59        55        63        61        57        62        59        53        55        63        64        53        61 
dram[8]:        61        63        53        50        61        64        58        60        61        63        56        49        60        60        57        62 
dram[9]:        62        61        61        56        64        59        64        59        59        60        57        50        58        56        59        58 
dram[10]:        57        60        55        60        59        60        44        58        57        55        52        54        61        61        49        55 
dram[11]:        58        64        56        54        58        58        63        64        58        56        56        52        60        54        53        53 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     40726     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41691     33746     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     46598    120850     35189     62383     42943     45592     88207     55061     38826    101506     32424     89099     79388 
dram[3]:     43037     62356     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65679     82273     57958    108370    100636     65050    103606     48159     71119     39603     67983     66145     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     56884     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58680     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     46545     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     45711     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     30241     72492     50590     53993     46280    102930     50252     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     30012     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.394712  1.414538  1.390131  1.396951  1.404055  1.414668  1.390082  1.394352  1.415200  1.420951  1.442549  1.439132  1.432102  1.441844  1.395360  1.391884 
dram[1]:  1.398151  1.403083  1.372224  1.402771  1.386594  1.393083  1.376440  1.381425  1.395673  1.409933  1.400590  1.436716  1.424116  1.417001  1.384551  1.385424 
dram[2]:  1.393083  1.394601  1.384855  1.379062  1.398460  1.392858  1.382170  1.392412  1.406062  1.398518  1.430259  1.422873  1.431906  1.432871  1.379196  1.392635 
dram[3]:  1.394252  1.397136  1.389519  1.381108  1.384713  1.388624  1.382916  1.376461  1.396327  1.398970  1.417887  1.407818  1.407350  1.425925  1.390026  1.369714 
dram[4]:  1.384355  1.388601  1.372895  1.374428  1.381564  1.384128  1.384213  1.369075  1.395642  1.397025  1.425430  1.417667  1.420859  1.414148  1.388979  1.370348 
dram[5]:  1.394941  1.383107  1.385750  1.392974  1.401816  1.401362  1.394720  1.387253  1.401291  1.403230  1.412834  1.429373  1.424984  1.432554  1.389067  1.385007 
dram[6]:  1.380397  1.403699  1.369441  1.390092  1.396680  1.385416  1.380214  1.396456  1.402170  1.420149  1.409058  1.427319  1.428373  1.422284  1.379126  1.377601 
dram[7]:  1.402866  1.394320  1.385637  1.389473  1.401131  1.415125  1.385387  1.386870  1.413880  1.411864  1.448030  1.432868  1.436752  1.444763  1.394270  1.388034 
dram[8]:  1.399283  1.406976  1.379841  1.392620  1.392443  1.396117  1.375560  1.390901  1.405047  1.417235  1.423455  1.444361  1.419877  1.425605  1.376469  1.392691 
dram[9]:  1.396314  1.385155  1.380767  1.371229  1.402799  1.376450  1.394619  1.372626  1.425618  1.403952  1.424159  1.403834  1.439152  1.419420  1.381361  1.379511 
dram[10]:  1.402247  1.395577  1.389625  1.396654  1.386700  1.401269  1.386156  1.387851  1.420141  1.414486  1.446945  1.421784  1.428305  1.427774  1.385147  1.388791 
dram[11]:  1.379626  1.397905  1.364788  1.376936  1.390234  1.378854  1.369964  1.379264  1.386923  1.396346  1.403071  1.420620  1.419417  1.414787  1.379041  1.374154 
average row locality = 15039042/10741387 = 1.400102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     75157     76118     74138     74969     76287     76754     73329     74339     76921     78105     79879     79523     79070     80400     75535     75635 
dram[1]:     76413     74964     72940     75585     74481     75021     72652     72916     76238     78148     76286     80017     79877     78544     73755     74446 
dram[2]:     74367     75374     73579     73807     76278     74730     73441     73609     75855     76006     79092     77783     80105     80566     74780     75539 
dram[3]:     74969     75755     75095     73647     74148     74178     74350     73647     77002     76525     78901     77818     78458     78321     75716     73011 
dram[4]:     74646     74639     72632     73651     74558     74443     73795     72031     76123     76289     78792     77981     79470     79150     74300     73526 
dram[5]:     74710     74959     73382     73689     76108     76615     74385     72840     75821     76592     76944     79218     79376     80399     74178     74408 
dram[6]:     73328     76441     72745     74699     74837     73890     73569     75310     76978     78886     76467     79687     79666     79207     73891     74086 
dram[7]:     76539     75218     73562     74557     75675     77170     73199     73604     78122     76380     80737     77340     80550     80860     73925     74740 
dram[8]:     75281     75926     73877     75501     74336     74828     72877     74067     76822     77442     78359     80402     78443     79568     74071     75376 
dram[9]:     76795     74786     73392     72250     76795     73625     73907     72513     79385     76583     79695     75338     81267     79637     74025     73366 
dram[10]:     76088     75221     73995     74502     73254     75300     73573     73574     78189     77302     80693     78588     79365     79965     74614     74044 
dram[11]:     74590     75767     72395     73213     75530     73244     71703     73833     75041     75665     76376     77743     79032     78860     73685     74911 
total dram reads = 14570799
bank skew: 81267/71703 = 1.13
chip skew: 1226159/1201588 = 1.02
number of total write accesses:
dram[0]:      3876      3877      3910      3777      3972      3851      3953      3874      4086      4052      4224      4148      4308      4239      3947      3940 
dram[1]:      3868      3876      3780      3874      3886      3843      3929      3853      4082      4133      4193      4215      4280      4213      3871      3992 
dram[2]:      3824      3903      3807      3840      3881      3928      3894      3960      4089      4072      4149      4230      4235      4189      3863      3919 
dram[3]:      3839      3857      3838      3839      3936      3866      3932      3863      3995      4057      4247      4170      4338      4286      3860      3803 
dram[4]:      3828      3875      3787      3860      3853      3917      3919      3951      4023      4000      4257      4215      4183      4171      3912      3840 
dram[5]:      3862      3817      3788      3873      3919      3934      3871      3920      4077      4049      4154      4197      4263      4248      3872      3858 
dram[6]:      3853      3887      3801      3845      3917      3876      3940      3950      4071      4127      4229      4172      4263      4233      3860      3863 
dram[7]:      3861      3802      3765      3830      3872      3879      3859      3904      4131      4113      4176      4266      4287      4276      3867      3867 
dram[8]:      3881      3875      3821      3886      3947      3885      3854      3885      3995      4093      4264      4167      4229      4224      3834      3875 
dram[9]:      3937      3876      3867      3805      3938      3935      3916      3793      4180      4026      4321      4185      4322      4171      3916      3835 
dram[10]:      3887      3871      3767      3930      3882      3896      3819      3824      4076      4135      4220      4198      4242      4291      3808      3827 
dram[11]:      3851      3903      3806      3792      3964      3924      3886      3826      4064      4029      4213      4257      4252      4226      3853      3914 
total dram writes = 765537
bank skew: 4338/3765 = 1.15
chip skew: 64034/63591 = 1.01
average mf latency per bank:
dram[0]:        707       737       706       732       713       720       713       728       798       812       855       835       791       817       747       739
dram[1]:        702       733       698       695       691       727       693       748       805       791       832       869       765       788       745       708
dram[2]:        724       706       721       713       717       699       694       714       762       770       826       825       795       809       737       733
dram[3]:        756       719       705       702       689       706       703       697       808       788       817       835       749       778       756       737
dram[4]:        694       722       753       687       702       688       680       683       764       796       802       808       782       766      1708       746
dram[5]:        700       712       718       703       686       697       712       681       760       743       840       804       778       799       765       739
dram[6]:        720       734       735       715       737       703       687       694       787       794       844       816       793       787       756       732
dram[7]:        725       756       757       714       749       721       730       700       766       791       857       848       775       801       754       771
dram[8]:        700       707       709       702       684       727       711       711       790       760       826       884       793       795       753       746
dram[9]:        708       725       759       692       714       685       693       744       767       802       811       831       773       788       744       763
dram[10]:        710       699       761       703       704       707       736       705       781       747       846       852       783       767       757       780
dram[11]:        698       685       708       694       670       681       714       717       772       785       779       820       786       763       734       718
maximum mf latency per bank:
dram[0]:       2342      5128      2318      3340      3881      3657      4321      4536      4565      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2673      3297      3762      3708      2260      3811      4030      3353      4214      4134      3731      3659      4776      3944
dram[2]:       4373      4189      4223      2993      4357      3886      4050      5377      3817      4236      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4287      3824      4832      3579      4794      3773      4156
dram[4]:       4497      4205      4005      3466      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      4651      3009
dram[5]:       4884      2301      4938      4154      3100      3378      4338      3590      4215      3764      3811      4556      3899      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4075
dram[7]:       3859      4608      5054      2313      3949      3475      3729      3766      4409      4585      4146      4405      4224      4871      3729      5270
dram[8]:       4350      4456      3121      4559      3949      3528      2776      4319      4517      3726      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      4278      3164      4728      2851      4053      3352      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3352      3869      5036      4882      3677      4113      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3164      2124      4154      4249      3894      3477      5067      3991      3903      3412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10603383 n_act=896575 n_pre=896559 n_ref_event=0 n_req=1265434 n_rd=1226159 n_rd_L2_A=0 n_write=0 n_wr_bk=64034 bw_util=0.3902
n_activity=11609946 dram_eff=0.4445
bk0: 75157a 4361185i bk1: 76118a 4261528i bk2: 74138a 4412642i bk3: 74969a 4383591i bk4: 76287a 4216317i bk5: 76754a 4214493i bk6: 73329a 4461047i bk7: 74339a 4362895i bk8: 76921a 4075153i bk9: 78105a 3951188i bk10: 79879a 3807787i bk11: 79523a 3842352i bk12: 79070a 3873734i bk13: 80400a 3801341i bk14: 75535a 4225006i bk15: 75635a 4225911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291490
Row_Buffer_Locality_read = 0.293008
Row_Buffer_Locality_write = 0.244099
Bank_Level_Parallism = 12.893822
Bank_Level_Parallism_Col = 2.923147
Bank_Level_Parallism_Ready = 1.197851
write_to_read_ratio_blp_rw_average = 0.148927
GrpLevelPara = 2.314468 

BW Util details:
bwutil = 0.390179 
total_CMD = 13226686 
util_bw = 5160772 
Wasted_Col = 6032191 
Wasted_Row = 186061 
Idle = 1847662 

BW Util Bottlenecks: 
RCDc_limit = 11408800 
RCDWRc_limit = 187620 
WTRc_limit = 1325979 
RTWc_limit = 3572061 
CCDLc_limit = 1577837 
rwq = 0 
CCDLc_limit_alone = 1297713 
WTRc_limit_alone = 1275064 
RTWc_limit_alone = 3342852 

Commands details: 
total_CMD = 13226686 
n_nop = 10603383 
Read = 1226159 
Write = 0 
L2_Alloc = 0 
L2_WB = 64034 
n_act = 896575 
n_pre = 896559 
n_ref = 0 
n_req = 1265434 
total_req = 1290193 

Dual Bus Interface Util: 
issued_total_row = 1793134 
issued_total_col = 1290193 
Row_Bus_Util =  0.135569 
CoL_Bus_Util = 0.097545 
Either_Row_CoL_Bus_Util = 0.198334 
Issued_on_Two_Bus_Simul_Util = 0.034780 
issued_two_Eff = 0.175361 
queue_avg = 39.940853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9409
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10622895 n_act=894982 n_pre=894966 n_ref_event=0 n_req=1251427 n_rd=1212283 n_rd_L2_A=0 n_write=0 n_wr_bk=63888 bw_util=0.3859
n_activity=11579297 dram_eff=0.4408
bk0: 76413a 4283667i bk1: 74964a 4382112i bk2: 72940a 4597016i bk3: 75585a 4354481i bk4: 74481a 4419048i bk5: 75021a 4337071i bk6: 72652a 4534278i bk7: 72916a 4560948i bk8: 76238a 4205746i bk9: 78148a 4071556i bk10: 76286a 4126589i bk11: 80017a 3866354i bk12: 79877a 3908738i bk13: 78544a 4032505i bk14: 73755a 4426205i bk15: 74446a 4443570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284832
Row_Buffer_Locality_read = 0.286601
Row_Buffer_Locality_write = 0.230048
Bank_Level_Parallism = 12.735210
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.190097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385938 
total_CMD = 13226686 
util_bw = 5104684 
Wasted_Col = 6064684 
Wasted_Row = 186212 
Idle = 1871106 

BW Util Bottlenecks: 
RCDc_limit = 11465797 
RCDWRc_limit = 194327 
WTRc_limit = 1324837 
RTWc_limit = 3426026 
CCDLc_limit = 1547931 
rwq = 0 
CCDLc_limit_alone = 1278542 
WTRc_limit_alone = 1274813 
RTWc_limit_alone = 3206661 

Commands details: 
total_CMD = 13226686 
n_nop = 10622895 
Read = 1212283 
Write = 0 
L2_Alloc = 0 
L2_WB = 63888 
n_act = 894982 
n_pre = 894966 
n_ref = 0 
n_req = 1251427 
total_req = 1276171 

Dual Bus Interface Util: 
issued_total_row = 1789948 
issued_total_col = 1276171 
Row_Bus_Util =  0.135329 
CoL_Bus_Util = 0.096485 
Either_Row_CoL_Bus_Util = 0.196859 
Issued_on_Two_Bus_Simul_Util = 0.034954 
issued_two_Eff = 0.177560 
queue_avg = 37.443588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10621108 n_act=894905 n_pre=894889 n_ref_event=0 n_req=1253771 n_rd=1214911 n_rd_L2_A=0 n_write=0 n_wr_bk=63783 bw_util=0.3867
n_activity=11585209 dram_eff=0.4415
bk0: 74367a 4468410i bk1: 75374a 4374689i bk2: 73579a 4527657i bk3: 73807a 4483958i bk4: 76278a 4308220i bk5: 74730a 4411343i bk6: 73441a 4518438i bk7: 73609a 4483589i bk8: 75855a 4231156i bk9: 76006a 4216076i bk10: 79092a 3965199i bk11: 77783a 3993530i bk12: 80105a 3889029i bk13: 80566a 3860844i bk14: 74780a 4361877i bk15: 75539a 4373590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.286231
Row_Buffer_Locality_read = 0.287852
Row_Buffer_Locality_write = 0.235564
Bank_Level_Parallism = 12.740283
Bank_Level_Parallism_Col = 2.902924
Bank_Level_Parallism_Ready = 1.193872
write_to_read_ratio_blp_rw_average = 0.148749
GrpLevelPara = 2.306665 

BW Util details:
bwutil = 0.386701 
total_CMD = 13226686 
util_bw = 5114776 
Wasted_Col = 6057303 
Wasted_Row = 186079 
Idle = 1868528 

BW Util Bottlenecks: 
RCDc_limit = 11455522 
RCDWRc_limit = 189979 
WTRc_limit = 1316771 
RTWc_limit = 3532072 
CCDLc_limit = 1556760 
rwq = 0 
CCDLc_limit_alone = 1280203 
WTRc_limit_alone = 1267352 
RTWc_limit_alone = 3304934 

Commands details: 
total_CMD = 13226686 
n_nop = 10621108 
Read = 1214911 
Write = 0 
L2_Alloc = 0 
L2_WB = 63783 
n_act = 894905 
n_pre = 894889 
n_ref = 0 
n_req = 1253771 
total_req = 1278694 

Dual Bus Interface Util: 
issued_total_row = 1789794 
issued_total_col = 1278694 
Row_Bus_Util =  0.135317 
CoL_Bus_Util = 0.096675 
Either_Row_CoL_Bus_Util = 0.196994 
Issued_on_Two_Bus_Simul_Util = 0.034998 
issued_two_Eff = 0.177661 
queue_avg = 38.239834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10623934 n_act=896790 n_pre=896774 n_ref_event=0 n_req=1250559 n_rd=1211541 n_rd_L2_A=0 n_write=0 n_wr_bk=63726 bw_util=0.3857
n_activity=11617066 dram_eff=0.4391
bk0: 74969a 4399634i bk1: 75755a 4349850i bk2: 75095a 4400206i bk3: 73647a 4516927i bk4: 74148a 4484936i bk5: 74178a 4465468i bk6: 74350a 4410379i bk7: 73647a 4519680i bk8: 77002a 4163706i bk9: 76525a 4191690i bk10: 78901a 3953941i bk11: 77818a 4027867i bk12: 78458a 3995640i bk13: 78321a 3972501i bk14: 75716a 4356307i bk15: 73011a 4514665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.282890
Row_Buffer_Locality_read = 0.284600
Row_Buffer_Locality_write = 0.229791
Bank_Level_Parallism = 12.680185
Bank_Level_Parallism_Col = 2.887595
Bank_Level_Parallism_Ready = 1.190904
write_to_read_ratio_blp_rw_average = 0.147357
GrpLevelPara = 2.296945 

BW Util details:
bwutil = 0.385665 
total_CMD = 13226686 
util_bw = 5101068 
Wasted_Col = 6099214 
Wasted_Row = 191227 
Idle = 1835177 

BW Util Bottlenecks: 
RCDc_limit = 11521481 
RCDWRc_limit = 194105 
WTRc_limit = 1336721 
RTWc_limit = 3501553 
CCDLc_limit = 1550466 
rwq = 0 
CCDLc_limit_alone = 1276722 
WTRc_limit_alone = 1286074 
RTWc_limit_alone = 3278456 

Commands details: 
total_CMD = 13226686 
n_nop = 10623934 
Read = 1211541 
Write = 0 
L2_Alloc = 0 
L2_WB = 63726 
n_act = 896790 
n_pre = 896774 
n_ref = 0 
n_req = 1250559 
total_req = 1275267 

Dual Bus Interface Util: 
issued_total_row = 1793564 
issued_total_col = 1275267 
Row_Bus_Util =  0.135602 
CoL_Bus_Util = 0.096416 
Either_Row_CoL_Bus_Util = 0.196780 
Issued_on_Two_Bus_Simul_Util = 0.035238 
issued_two_Eff = 0.179072 
queue_avg = 37.689545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10628025 n_act=894237 n_pre=894221 n_ref_event=0 n_req=1244890 n_rd=1206026 n_rd_L2_A=0 n_write=0 n_wr_bk=63591 bw_util=0.384
n_activity=11573855 dram_eff=0.4388
bk0: 74646a 4531844i bk1: 74639a 4545276i bk2: 72632a 4699308i bk3: 73651a 4565378i bk4: 74558a 4556112i bk5: 74443a 4551312i bk6: 73795a 4605018i bk7: 72031a 4705878i bk8: 76123a 4292980i bk9: 76289a 4274458i bk10: 78792a 4043096i bk11: 77981a 4083386i bk12: 79470a 4034896i bk13: 79150a 4083108i bk14: 74300a 4499435i bk15: 73526a 4596236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.281675
Row_Buffer_Locality_read = 0.283548
Row_Buffer_Locality_write = 0.223575
Bank_Level_Parallism = 12.552771
Bank_Level_Parallism_Col = 2.861490
Bank_Level_Parallism_Ready = 1.187023
write_to_read_ratio_blp_rw_average = 0.141803
GrpLevelPara = 2.283697 

BW Util details:
bwutil = 0.383956 
total_CMD = 13226686 
util_bw = 5078468 
Wasted_Col = 6087653 
Wasted_Row = 184875 
Idle = 1875690 

BW Util Bottlenecks: 
RCDc_limit = 11504881 
RCDWRc_limit = 195225 
WTRc_limit = 1330386 
RTWc_limit = 3355991 
CCDLc_limit = 1534487 
rwq = 0 
CCDLc_limit_alone = 1270197 
WTRc_limit_alone = 1279303 
RTWc_limit_alone = 3142784 

Commands details: 
total_CMD = 13226686 
n_nop = 10628025 
Read = 1206026 
Write = 0 
L2_Alloc = 0 
L2_WB = 63591 
n_act = 894237 
n_pre = 894221 
n_ref = 0 
n_req = 1244890 
total_req = 1269617 

Dual Bus Interface Util: 
issued_total_row = 1788458 
issued_total_col = 1269617 
Row_Bus_Util =  0.135216 
CoL_Bus_Util = 0.095989 
Either_Row_CoL_Bus_Util = 0.196471 
Issued_on_Two_Bus_Simul_Util = 0.034734 
issued_two_Eff = 0.176789 
queue_avg = 35.871704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8717
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10620077 n_act=893674 n_pre=893658 n_ref_event=0 n_req=1252500 n_rd=1213624 n_rd_L2_A=0 n_write=0 n_wr_bk=63702 bw_util=0.3863
n_activity=11566626 dram_eff=0.4417
bk0: 74710a 4435990i bk1: 74959a 4442610i bk2: 73382a 4545270i bk3: 73689a 4506178i bk4: 76108a 4295095i bk5: 76615a 4256143i bk6: 74385a 4427372i bk7: 72840a 4569671i bk8: 75821a 4268463i bk9: 76592a 4172851i bk10: 76944a 4075592i bk11: 79218a 3915470i bk12: 79376a 3976907i bk13: 80399a 3877945i bk14: 74178a 4399782i bk15: 74408a 4403309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.286489
Row_Buffer_Locality_read = 0.288088
Row_Buffer_Locality_write = 0.236573
Bank_Level_Parallism = 12.748213
Bank_Level_Parallism_Col = 2.907583
Bank_Level_Parallism_Ready = 1.194567
write_to_read_ratio_blp_rw_average = 0.148811
GrpLevelPara = 2.306188 

BW Util details:
bwutil = 0.386288 
total_CMD = 13226686 
util_bw = 5109304 
Wasted_Col = 6048708 
Wasted_Row = 185111 
Idle = 1883563 

BW Util Bottlenecks: 
RCDc_limit = 11440518 
RCDWRc_limit = 189430 
WTRc_limit = 1319937 
RTWc_limit = 3536350 
CCDLc_limit = 1554348 
rwq = 0 
CCDLc_limit_alone = 1277939 
WTRc_limit_alone = 1269607 
RTWc_limit_alone = 3310271 

Commands details: 
total_CMD = 13226686 
n_nop = 10620077 
Read = 1213624 
Write = 0 
L2_Alloc = 0 
L2_WB = 63702 
n_act = 893674 
n_pre = 893658 
n_ref = 0 
n_req = 1252500 
total_req = 1277326 

Dual Bus Interface Util: 
issued_total_row = 1787332 
issued_total_col = 1277326 
Row_Bus_Util =  0.135131 
CoL_Bus_Util = 0.096572 
Either_Row_CoL_Bus_Util = 0.197072 
Issued_on_Two_Bus_Simul_Util = 0.034631 
issued_two_Eff = 0.175726 
queue_avg = 38.045765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10621677 n_act=895892 n_pre=895876 n_ref_event=0 n_req=1252763 n_rd=1213687 n_rd_L2_A=0 n_write=0 n_wr_bk=63887 bw_util=0.3864
n_activity=11598331 dram_eff=0.4406
bk0: 73328a 4602658i bk1: 76441a 4308743i bk2: 72745a 4610453i bk3: 74699a 4466983i bk4: 74837a 4453397i bk5: 73890a 4512303i bk6: 73569a 4512869i bk7: 75310a 4384287i bk8: 76978a 4136769i bk9: 78886a 4017916i bk10: 76467a 4128578i bk11: 79687a 3944437i bk12: 79666a 3927383i bk13: 79207a 3948192i bk14: 73891a 4489513i bk15: 74086a 4499142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284869
Row_Buffer_Locality_read = 0.286374
Row_Buffer_Locality_write = 0.238100
Bank_Level_Parallism = 12.685794
Bank_Level_Parallism_Col = 2.895001
Bank_Level_Parallism_Ready = 1.191398
write_to_read_ratio_blp_rw_average = 0.147305
GrpLevelPara = 2.300771 

BW Util details:
bwutil = 0.386363 
total_CMD = 13226686 
util_bw = 5110296 
Wasted_Col = 6072159 
Wasted_Row = 187122 
Idle = 1857109 

BW Util Bottlenecks: 
RCDc_limit = 11484353 
RCDWRc_limit = 189918 
WTRc_limit = 1317229 
RTWc_limit = 3514729 
CCDLc_limit = 1554600 
rwq = 0 
CCDLc_limit_alone = 1280482 
WTRc_limit_alone = 1267148 
RTWc_limit_alone = 3290692 

Commands details: 
total_CMD = 13226686 
n_nop = 10621677 
Read = 1213687 
Write = 0 
L2_Alloc = 0 
L2_WB = 63887 
n_act = 895892 
n_pre = 895876 
n_ref = 0 
n_req = 1252763 
total_req = 1277574 

Dual Bus Interface Util: 
issued_total_row = 1791768 
issued_total_col = 1277574 
Row_Bus_Util =  0.135466 
CoL_Bus_Util = 0.096591 
Either_Row_CoL_Bus_Util = 0.196951 
Issued_on_Two_Bus_Simul_Util = 0.035106 
issued_two_Eff = 0.178246 
queue_avg = 37.619278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6193
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10615560 n_act=895396 n_pre=895380 n_ref_event=0 n_req=1261216 n_rd=1222178 n_rd_L2_A=0 n_write=0 n_wr_bk=63755 bw_util=0.3889
n_activity=11587375 dram_eff=0.4439
bk0: 76539a 4239447i bk1: 75218a 4332100i bk2: 73562a 4491079i bk3: 74557a 4425437i bk4: 75675a 4339043i bk5: 77170a 4204534i bk6: 73199a 4510273i bk7: 73604a 4453183i bk8: 78122a 4032554i bk9: 76380a 4115868i bk10: 80737a 3797821i bk11: 77340a 3997968i bk12: 80550a 3822137i bk13: 80860a 3804172i bk14: 73925a 4399463i bk15: 74740a 4341997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290055
Row_Buffer_Locality_read = 0.291755
Row_Buffer_Locality_write = 0.236821
Bank_Level_Parallism = 12.841627
Bank_Level_Parallism_Col = 2.920330
Bank_Level_Parallism_Ready = 1.194173
write_to_read_ratio_blp_rw_average = 0.151736
GrpLevelPara = 2.315093 

BW Util details:
bwutil = 0.388890 
total_CMD = 13226686 
util_bw = 5143732 
Wasted_Col = 6031126 
Wasted_Row = 185247 
Idle = 1866581 

BW Util Bottlenecks: 
RCDc_limit = 11403735 
RCDWRc_limit = 189832 
WTRc_limit = 1316162 
RTWc_limit = 3595389 
CCDLc_limit = 1575224 
rwq = 0 
CCDLc_limit_alone = 1294084 
WTRc_limit_alone = 1266452 
RTWc_limit_alone = 3363959 

Commands details: 
total_CMD = 13226686 
n_nop = 10615560 
Read = 1222178 
Write = 0 
L2_Alloc = 0 
L2_WB = 63755 
n_act = 895396 
n_pre = 895380 
n_ref = 0 
n_req = 1261216 
total_req = 1285933 

Dual Bus Interface Util: 
issued_total_row = 1790776 
issued_total_col = 1285933 
Row_Bus_Util =  0.135391 
CoL_Bus_Util = 0.097223 
Either_Row_CoL_Bus_Util = 0.197413 
Issued_on_Two_Bus_Simul_Util = 0.035200 
issued_two_Eff = 0.178307 
queue_avg = 39.375496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.3755
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10621061 n_act=895493 n_pre=895477 n_ref_event=0 n_req=1256078 n_rd=1217176 n_rd_L2_A=0 n_write=0 n_wr_bk=63715 bw_util=0.3874
n_activity=11588907 dram_eff=0.4421
bk0: 75281a 4355267i bk1: 75926a 4304614i bk2: 73877a 4527389i bk3: 75501a 4369408i bk4: 74336a 4434984i bk5: 74828a 4397598i bk6: 72877a 4517972i bk7: 74067a 4477824i bk8: 76822a 4136899i bk9: 77442a 4087213i bk10: 78359a 3941987i bk11: 80402a 3868366i bk12: 78443a 3983092i bk13: 79568a 3911413i bk14: 74071a 4430497i bk15: 75376a 4348522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287074
Row_Buffer_Locality_read = 0.288593
Row_Buffer_Locality_write = 0.239551
Bank_Level_Parallism = 12.770267
Bank_Level_Parallism_Col = 2.911876
Bank_Level_Parallism_Ready = 1.194356
write_to_read_ratio_blp_rw_average = 0.149094
GrpLevelPara = 2.307285 

BW Util details:
bwutil = 0.387366 
total_CMD = 13226686 
util_bw = 5123564 
Wasted_Col = 6052239 
Wasted_Row = 185662 
Idle = 1865221 

BW Util Bottlenecks: 
RCDc_limit = 11448459 
RCDWRc_limit = 189738 
WTRc_limit = 1307982 
RTWc_limit = 3565855 
CCDLc_limit = 1567962 
rwq = 0 
CCDLc_limit_alone = 1290192 
WTRc_limit_alone = 1258437 
RTWc_limit_alone = 3337630 

Commands details: 
total_CMD = 13226686 
n_nop = 10621061 
Read = 1217176 
Write = 0 
L2_Alloc = 0 
L2_WB = 63715 
n_act = 895493 
n_pre = 895477 
n_ref = 0 
n_req = 1256078 
total_req = 1280891 

Dual Bus Interface Util: 
issued_total_row = 1790970 
issued_total_col = 1280891 
Row_Bus_Util =  0.135406 
CoL_Bus_Util = 0.096841 
Either_Row_CoL_Bus_Util = 0.196998 
Issued_on_Two_Bus_Simul_Util = 0.035250 
issued_two_Eff = 0.178934 
queue_avg = 38.591942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.5919
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10622486 n_act=896135 n_pre=896119 n_ref_event=0 n_req=1252560 n_rd=1213359 n_rd_L2_A=0 n_write=0 n_wr_bk=64023 bw_util=0.3863
n_activity=11612630 dram_eff=0.44
bk0: 76795a 4280419i bk1: 74786a 4430003i bk2: 73392a 4563968i bk3: 72250a 4683338i bk4: 76795a 4300480i bk5: 73625a 4494082i bk6: 73907a 4497858i bk7: 72513a 4579738i bk8: 79385a 3950014i bk9: 76583a 4165425i bk10: 79695a 3896773i bk11: 75338a 4166106i bk12: 81267a 3833867i bk13: 79637a 3919904i bk14: 74025a 4477734i bk15: 73366a 4515603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284559
Row_Buffer_Locality_read = 0.286175
Row_Buffer_Locality_write = 0.234535
Bank_Level_Parallism = 12.690109
Bank_Level_Parallism_Col = 2.884924
Bank_Level_Parallism_Ready = 1.192807
write_to_read_ratio_blp_rw_average = 0.144416
GrpLevelPara = 2.292816 

BW Util details:
bwutil = 0.386304 
total_CMD = 13226686 
util_bw = 5109528 
Wasted_Col = 6080978 
Wasted_Row = 190794 
Idle = 1845386 

BW Util Bottlenecks: 
RCDc_limit = 11490203 
RCDWRc_limit = 191878 
WTRc_limit = 1341461 
RTWc_limit = 3439273 
CCDLc_limit = 1551809 
rwq = 0 
CCDLc_limit_alone = 1281733 
WTRc_limit_alone = 1290336 
RTWc_limit_alone = 3220322 

Commands details: 
total_CMD = 13226686 
n_nop = 10622486 
Read = 1213359 
Write = 0 
L2_Alloc = 0 
L2_WB = 64023 
n_act = 896135 
n_pre = 896119 
n_ref = 0 
n_req = 1252560 
total_req = 1277382 

Dual Bus Interface Util: 
issued_total_row = 1792254 
issued_total_col = 1277382 
Row_Bus_Util =  0.135503 
CoL_Bus_Util = 0.096576 
Either_Row_CoL_Bus_Util = 0.196890 
Issued_on_Two_Bus_Simul_Util = 0.035189 
issued_two_Eff = 0.178725 
queue_avg = 37.604927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10619398 n_act=894667 n_pre=894651 n_ref_event=0 n_req=1257277 n_rd=1218267 n_rd_L2_A=0 n_write=0 n_wr_bk=63673 bw_util=0.3877
n_activity=11570656 dram_eff=0.4432
bk0: 76088a 4336691i bk1: 75221a 4366019i bk2: 73995a 4477615i bk3: 74502a 4426478i bk4: 73254a 4529769i bk5: 75300a 4333678i bk6: 73573a 4502206i bk7: 73574a 4498439i bk8: 78189a 4076656i bk9: 77302a 4072615i bk10: 80693a 3812779i bk11: 78588a 3954734i bk12: 79365a 3914835i bk13: 79965a 3869741i bk14: 74614a 4377723i bk15: 74044a 4431368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288411
Row_Buffer_Locality_read = 0.290190
Row_Buffer_Locality_write = 0.232838
Bank_Level_Parallism = 12.792939
Bank_Level_Parallism_Col = 2.897827
Bank_Level_Parallism_Ready = 1.193545
write_to_read_ratio_blp_rw_average = 0.145189
GrpLevelPara = 2.301669 

BW Util details:
bwutil = 0.387683 
total_CMD = 13226686 
util_bw = 5127760 
Wasted_Col = 6036605 
Wasted_Row = 185024 
Idle = 1877297 

BW Util Bottlenecks: 
RCDc_limit = 11415739 
RCDWRc_limit = 190982 
WTRc_limit = 1318380 
RTWc_limit = 3465355 
CCDLc_limit = 1564406 
rwq = 0 
CCDLc_limit_alone = 1291721 
WTRc_limit_alone = 1268475 
RTWc_limit_alone = 3242575 

Commands details: 
total_CMD = 13226686 
n_nop = 10619398 
Read = 1218267 
Write = 0 
L2_Alloc = 0 
L2_WB = 63673 
n_act = 894667 
n_pre = 894651 
n_ref = 0 
n_req = 1257277 
total_req = 1281940 

Dual Bus Interface Util: 
issued_total_row = 1789318 
issued_total_col = 1281940 
Row_Bus_Util =  0.135281 
CoL_Bus_Util = 0.096921 
Either_Row_CoL_Bus_Util = 0.197123 
Issued_on_Two_Bus_Simul_Util = 0.035078 
issued_two_Eff = 0.177951 
queue_avg = 38.613831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6138
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13226686 n_nop=10634284 n_act=892665 n_pre=892649 n_ref_event=0 n_req=1240567 n_rd=1201588 n_rd_L2_A=0 n_write=0 n_wr_bk=63760 bw_util=0.3827
n_activity=11557034 dram_eff=0.4379
bk0: 74590a 4513230i bk1: 75767a 4416725i bk2: 72395a 4705924i bk3: 73213a 4681277i bk4: 75530a 4467954i bk5: 73244a 4615581i bk6: 71703a 4807771i bk7: 73833a 4579209i bk8: 75041a 4417633i bk9: 75665a 4335029i bk10: 76376a 4198463i bk11: 77743a 4128559i bk12: 79032a 4063874i bk13: 78860a 4062448i bk14: 73685a 4529331i bk15: 74911a 4441037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.280439
Row_Buffer_Locality_read = 0.281993
Row_Buffer_Locality_write = 0.232561
Bank_Level_Parallism = 12.547507
Bank_Level_Parallism_Col = 2.864486
Bank_Level_Parallism_Ready = 1.189350
write_to_read_ratio_blp_rw_average = 0.141946
GrpLevelPara = 2.284359 

BW Util details:
bwutil = 0.382665 
total_CMD = 13226686 
util_bw = 5061392 
Wasted_Col = 6084853 
Wasted_Row = 185559 
Idle = 1894882 

BW Util Bottlenecks: 
RCDc_limit = 11502705 
RCDWRc_limit = 192723 
WTRc_limit = 1328460 
RTWc_limit = 3365828 
CCDLc_limit = 1527255 
rwq = 0 
CCDLc_limit_alone = 1261962 
WTRc_limit_alone = 1278338 
RTWc_limit_alone = 3150657 

Commands details: 
total_CMD = 13226686 
n_nop = 10634284 
Read = 1201588 
Write = 0 
L2_Alloc = 0 
L2_WB = 63760 
n_act = 892665 
n_pre = 892649 
n_ref = 0 
n_req = 1240567 
total_req = 1265348 

Dual Bus Interface Util: 
issued_total_row = 1785314 
issued_total_col = 1265348 
Row_Bus_Util =  0.134978 
CoL_Bus_Util = 0.095666 
Either_Row_CoL_Bus_Util = 0.195998 
Issued_on_Two_Bus_Simul_Util = 0.034647 
issued_two_Eff = 0.176770 
queue_avg = 35.502655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1091215, Miss = 610421, Miss_rate = 0.559, Pending_hits = 7081, Reservation_fails = 0
L2_cache_bank[1]: Access = 1111682, Miss = 615958, Miss_rate = 0.554, Pending_hits = 6968, Reservation_fails = 0
L2_cache_bank[2]: Access = 1105735, Miss = 602812, Miss_rate = 0.545, Pending_hits = 6449, Reservation_fails = 259
L2_cache_bank[3]: Access = 1154011, Miss = 609795, Miss_rate = 0.528, Pending_hits = 6568, Reservation_fails = 510
L2_cache_bank[4]: Access = 1099859, Miss = 607610, Miss_rate = 0.552, Pending_hits = 6476, Reservation_fails = 10
L2_cache_bank[5]: Access = 1094021, Miss = 607535, Miss_rate = 0.555, Pending_hits = 6607, Reservation_fails = 0
L2_cache_bank[6]: Access = 1113310, Miss = 608782, Miss_rate = 0.547, Pending_hits = 6215, Reservation_fails = 0
L2_cache_bank[7]: Access = 1091950, Miss = 603051, Miss_rate = 0.552, Pending_hits = 6568, Reservation_fails = 0
L2_cache_bank[8]: Access = 1419627, Miss = 604454, Miss_rate = 0.426, Pending_hits = 6066, Reservation_fails = 51
L2_cache_bank[9]: Access = 1111990, Miss = 601844, Miss_rate = 0.541, Pending_hits = 5992, Reservation_fails = 0
L2_cache_bank[10]: Access = 1105817, Miss = 605042, Miss_rate = 0.547, Pending_hits = 6675, Reservation_fails = 0
L2_cache_bank[11]: Access = 1077698, Miss = 608848, Miss_rate = 0.565, Pending_hits = 6437, Reservation_fails = 0
L2_cache_bank[12]: Access = 1141187, Miss = 601607, Miss_rate = 0.527, Pending_hits = 6557, Reservation_fails = 0
L2_cache_bank[13]: Access = 1115618, Miss = 612323, Miss_rate = 0.549, Pending_hits = 6703, Reservation_fails = 668
L2_cache_bank[14]: Access = 1131460, Miss = 612448, Miss_rate = 0.541, Pending_hits = 7056, Reservation_fails = 0
L2_cache_bank[15]: Access = 1111032, Miss = 610009, Miss_rate = 0.549, Pending_hits = 6941, Reservation_fails = 0
L2_cache_bank[16]: Access = 1101233, Miss = 604170, Miss_rate = 0.549, Pending_hits = 6233, Reservation_fails = 0
L2_cache_bank[17]: Access = 1119697, Miss = 613197, Miss_rate = 0.548, Pending_hits = 6821, Reservation_fails = 0
L2_cache_bank[18]: Access = 1096822, Miss = 615392, Miss_rate = 0.561, Pending_hits = 6794, Reservation_fails = 0
L2_cache_bank[19]: Access = 1110854, Miss = 598267, Miss_rate = 0.539, Pending_hits = 6258, Reservation_fails = 0
L2_cache_bank[20]: Access = 1125938, Miss = 609905, Miss_rate = 0.542, Pending_hits = 6655, Reservation_fails = 0
L2_cache_bank[21]: Access = 1094967, Miss = 608614, Miss_rate = 0.556, Pending_hits = 6279, Reservation_fails = 0
L2_cache_bank[22]: Access = 1105421, Miss = 598495, Miss_rate = 0.541, Pending_hits = 6060, Reservation_fails = 0
L2_cache_bank[23]: Access = 1098503, Miss = 603381, Miss_rate = 0.549, Pending_hits = 6062, Reservation_fails = 0
L2_total_cache_accesses = 26929647
L2_total_cache_misses = 14573960
L2_total_cache_miss_rate = 0.5412
L2_total_cache_pending_hits = 156521
L2_total_cache_reservation_fails = 1498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10890608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7436990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7133809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156498
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1308558
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25617905
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1311742
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1498
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=26929647
icnt_total_pkts_simt_to_mem=26929647
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26929647
Req_Network_cycles = 5157673
Req_Network_injected_packets_per_cycle =       5.2213 
Req_Network_conflicts_per_cycle =       1.0670
Req_Network_conflicts_per_cycle_util =       1.2218
Req_Bank_Level_Parallism =       5.9791
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0285
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2210

Reply_Network_injected_packets_num = 26929647
Reply_Network_cycles = 5157673
Reply_Network_injected_packets_per_cycle =        5.2213
Reply_Network_conflicts_per_cycle =        1.4248
Reply_Network_conflicts_per_cycle_util =       1.6298
Reply_Bank_Level_Parallism =       5.9723
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4667
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1740
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 30 min, 44 sec (41444 sec)
gpgpu_simulation_rate = 25858 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 37325
gpu_sim_insn = 19746230
gpu_ipc =     529.0350
gpu_tot_sim_cycle = 5194998
gpu_tot_sim_insn = 1091410468
gpu_tot_ipc =     210.0887
gpu_tot_issued_cta = 7400
gpu_occupancy = 91.5897% 
gpu_tot_occupancy = 89.7074% 
max_total_param_size = 0
gpu_stall_dramfull = 13048
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.9168
partiton_level_parallism_total  =       5.2406
partiton_level_parallism_util =       9.2754
partiton_level_parallism_util_total  =       6.0023
L2_BW  =     345.8075 GB/Sec
L2_BW_total  =     228.9114 GB/Sec
gpu_total_sim_rate=26089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1057093, Miss = 870097, Miss_rate = 0.823, Pending_hits = 26320, Reservation_fails = 143751
	L1D_cache_core[1]: Access = 1044513, Miss = 865713, Miss_rate = 0.829, Pending_hits = 25901, Reservation_fails = 142253
	L1D_cache_core[2]: Access = 1064457, Miss = 886849, Miss_rate = 0.833, Pending_hits = 22958, Reservation_fails = 150037
	L1D_cache_core[3]: Access = 1036148, Miss = 853978, Miss_rate = 0.824, Pending_hits = 29243, Reservation_fails = 141857
	L1D_cache_core[4]: Access = 1016449, Miss = 844923, Miss_rate = 0.831, Pending_hits = 23098, Reservation_fails = 137215
	L1D_cache_core[5]: Access = 1038376, Miss = 861125, Miss_rate = 0.829, Pending_hits = 25423, Reservation_fails = 143301
	L1D_cache_core[6]: Access = 1040408, Miss = 851423, Miss_rate = 0.818, Pending_hits = 27907, Reservation_fails = 143940
	L1D_cache_core[7]: Access = 1029897, Miss = 848903, Miss_rate = 0.824, Pending_hits = 25113, Reservation_fails = 134128
	L1D_cache_core[8]: Access = 1046423, Miss = 861665, Miss_rate = 0.823, Pending_hits = 28193, Reservation_fails = 148795
	L1D_cache_core[9]: Access = 1046643, Miss = 868397, Miss_rate = 0.830, Pending_hits = 24160, Reservation_fails = 146929
	L1D_cache_core[10]: Access = 1044085, Miss = 870947, Miss_rate = 0.834, Pending_hits = 25304, Reservation_fails = 150302
	L1D_cache_core[11]: Access = 1051118, Miss = 873244, Miss_rate = 0.831, Pending_hits = 26090, Reservation_fails = 149403
	L1D_cache_core[12]: Access = 1051827, Miss = 873741, Miss_rate = 0.831, Pending_hits = 24577, Reservation_fails = 142993
	L1D_cache_core[13]: Access = 1019588, Miss = 839911, Miss_rate = 0.824, Pending_hits = 27496, Reservation_fails = 141717
	L1D_cache_core[14]: Access = 1059232, Miss = 877875, Miss_rate = 0.829, Pending_hits = 27008, Reservation_fails = 152804
	L1D_cache_core[15]: Access = 1026778, Miss = 842936, Miss_rate = 0.821, Pending_hits = 28792, Reservation_fails = 141188
	L1D_cache_core[16]: Access = 1052407, Miss = 874430, Miss_rate = 0.831, Pending_hits = 24263, Reservation_fails = 146321
	L1D_cache_core[17]: Access = 1038114, Miss = 854478, Miss_rate = 0.823, Pending_hits = 24673, Reservation_fails = 140807
	L1D_cache_core[18]: Access = 1055678, Miss = 872406, Miss_rate = 0.826, Pending_hits = 24335, Reservation_fails = 145797
	L1D_cache_core[19]: Access = 1040986, Miss = 863248, Miss_rate = 0.829, Pending_hits = 26798, Reservation_fails = 146046
	L1D_cache_core[20]: Access = 1029390, Miss = 851265, Miss_rate = 0.827, Pending_hits = 27025, Reservation_fails = 146132
	L1D_cache_core[21]: Access = 1054367, Miss = 882155, Miss_rate = 0.837, Pending_hits = 23965, Reservation_fails = 149016
	L1D_cache_core[22]: Access = 1026530, Miss = 843010, Miss_rate = 0.821, Pending_hits = 29075, Reservation_fails = 145415
	L1D_cache_core[23]: Access = 1069823, Miss = 885225, Miss_rate = 0.827, Pending_hits = 26958, Reservation_fails = 150602
	L1D_cache_core[24]: Access = 1044422, Miss = 867449, Miss_rate = 0.831, Pending_hits = 24287, Reservation_fails = 147742
	L1D_cache_core[25]: Access = 1056323, Miss = 879367, Miss_rate = 0.832, Pending_hits = 25287, Reservation_fails = 150187
	L1D_cache_core[26]: Access = 1025220, Miss = 845738, Miss_rate = 0.825, Pending_hits = 26617, Reservation_fails = 139414
	L1D_cache_core[27]: Access = 1040885, Miss = 861867, Miss_rate = 0.828, Pending_hits = 26133, Reservation_fails = 149881
	L1D_cache_core[28]: Access = 1028722, Miss = 848206, Miss_rate = 0.825, Pending_hits = 26105, Reservation_fails = 139623
	L1D_cache_core[29]: Access = 1033463, Miss = 849911, Miss_rate = 0.822, Pending_hits = 28521, Reservation_fails = 144215
	L1D_total_cache_accesses = 31269365
	L1D_total_cache_misses = 25870482
	L1D_total_cache_miss_rate = 0.8273
	L1D_total_cache_pending_hits = 781625
	L1D_total_cache_reservation_fails = 4351811
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3262617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 781605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23280108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4313133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2516072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 781605
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1354641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29840402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1428963

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3183189
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1128945
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38636
ctas_completed 7400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
82328, 81421, 82627, 82428, 82736, 83147, 82332, 82287, 84059, 82081, 82124, 81992, 82858, 83312, 83604, 83385, 84097, 82019, 84355, 88118, 82049, 85044, 82721, 82423, 82947, 82260, 81967, 83063, 82172, 82961, 81926, 82294, 
gpgpu_n_tot_thrd_icount = 2540936864
gpgpu_n_tot_w_icount = 79404277
gpgpu_n_stall_shd_mem = 8769216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25796180
gpgpu_n_mem_write_global = 1428963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 107663219
gpgpu_n_store_insn = 3983863
gpgpu_n_shmem_insn = 120968496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3973120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8013578
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 755638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1863908	W0_Idle:21333316	W0_Scoreboard:458448011	W1:9185932	W2:15292498	W3:4151538	W4:3239380	W5:2607489	W6:2200005	W7:1939535	W8:1833695	W9:1654409	W10:1462607	W11:1278698	W12:1127012	W13:1011089	W14:882636	W15:788554	W16:717735	W17:623145	W18:575750	W19:590064	W20:560707	W21:410326	W22:323071	W23:259621	W24:230908	W25:210331	W26:201312	W27:212349	W28:220580	W29:227699	W30:222464	W31:193470	W32:24969668
single_issue_nums: WS0:19863060	WS1:19849716	WS2:19848999	WS3:19842502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 206369440 {8:25796180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57158520 {40:1428963,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1031847200 {40:25796180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11431704 {8:1428963,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 428 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 4 
mrq_lat_table:2469803 	98089 	193739 	398544 	918809 	1597183 	2692832 	3692089 	2571973 	415391 	61303 	23109 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10894067 	8278747 	7651631 	363147 	36065 	1486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25749511 	641112 	606130 	220029 	8361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23671794 	2330700 	486758 	240208 	221013 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5042 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        62        57        60        56        60        55        64        64        64        60        61        64        64        64        64 
dram[1]:        61        63        58        59        62        63        59        60        64        56        64        60        64        64        64        64 
dram[2]:        57        61        56        54        63        61        60        63        64        64        64        60        64        64        64        64 
dram[3]:        63        63        57        61        56        61        61        63        64        64        63        62        64        64        64        64 
dram[4]:        57        55        57        56        57        57        63        58        64        64        58        59        64        64        64        64 
dram[5]:        64        63        58        60        62        62        64        64        64        64        61        58        64        64        64        64 
dram[6]:        60        63        50        56        56        64        64        64        58        64        64        62        59        64        64        64 
dram[7]:        63        62        54        60        56        63        64        60        64        64        62        63        64        64        64        64 
dram[8]:        61        63        57        51        61        64        61        64        64        63        61        60        64        64        64        64 
dram[9]:        64        61        61        56        64        60        64        59        64        64        63        64        64        64        64        64 
dram[10]:        57        63        55        62        62        60        44        64        64        64        52        62        64        64        60        61 
dram[11]:        58        64        56        54        59        59        63        64        64        64        59        61        64        64        64        56 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     40726     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41691     33746     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     46598    120850     35189     62383     42943     45592     88207     55061     38826    101506     32424     89099     79388 
dram[3]:     43037     62356     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65679     82273     57958    108370    100636     65050    103606     48159     71119     39603     67983     66145     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     56884     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58680     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     46545     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     45711     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     30241     72492     50590     53993     46280    102930     50252     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     30012     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.403329  1.422988  1.398450  1.405167  1.412112  1.423003  1.398529  1.402564  1.423723  1.429603  1.450890  1.447670  1.441279  1.450824  1.403295  1.400064 
dram[1]:  1.406276  1.411432  1.380118  1.411184  1.394699  1.401223  1.384590  1.389832  1.404010  1.418043  1.409340  1.444858  1.433166  1.425918  1.392547  1.393449 
dram[2]:  1.401042  1.403019  1.393013  1.386656  1.406374  1.401166  1.390518  1.400425  1.414404  1.407156  1.438850  1.431625  1.440629  1.441707  1.387056  1.400515 
dram[3]:  1.402512  1.405225  1.397872  1.389079  1.393256  1.397175  1.391235  1.384418  1.404817  1.407474  1.426654  1.416278  1.416903  1.434832  1.398197  1.378310 
dram[4]:  1.392175  1.396460  1.380826  1.382134  1.389458  1.392331  1.392481  1.377226  1.403973  1.405922  1.433998  1.426091  1.429284  1.423499  1.396469  1.378077 
dram[5]:  1.403299  1.391130  1.393568  1.401080  1.409852  1.409477  1.402432  1.395499  1.409614  1.412014  1.421403  1.437907  1.433080  1.441275  1.396577  1.393139 
dram[6]:  1.388500  1.411911  1.377431  1.398275  1.404728  1.393912  1.388139  1.404891  1.410612  1.428392  1.417798  1.435882  1.437127  1.431329  1.387194  1.386052 
dram[7]:  1.411153  1.402480  1.393757  1.397330  1.408869  1.423278  1.393607  1.395348  1.422489  1.420644  1.456547  1.441824  1.446252  1.453660  1.402825  1.395780 
dram[8]:  1.407392  1.415114  1.387124  1.400383  1.400838  1.404305  1.383585  1.399079  1.413428  1.425628  1.432250  1.452686  1.428879  1.434486  1.384488  1.400749 
dram[9]:  1.404520  1.393458  1.389237  1.379461  1.411230  1.384650  1.402816  1.380565  1.434397  1.412488  1.433000  1.412516  1.448443  1.427829  1.389930  1.387907 
dram[10]:  1.409935  1.404026  1.397188  1.404616  1.394896  1.409016  1.393069  1.395883  1.428516  1.423086  1.455198  1.430548  1.437283  1.436275  1.393000  1.397189 
dram[11]:  1.387761  1.406033  1.372353  1.384746  1.398218  1.387039  1.377400  1.387666  1.395262  1.404820  1.411778  1.429069  1.427945  1.423494  1.386742  1.381784 
average row locality = 15133285/10744951 = 1.408409
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     75648     76591     74600     75431     76740     77216     73791     74789     77405     78600     80364     80020     79600     80917     75983     76099 
dram[1]:     76875     75435     73379     76055     74930     75477     73099     73376     76712     78618     76785     80492     80399     79060     74197     74887 
dram[2]:     74811     75851     74029     74230     76728     75193     73898     74051     76328     76501     79585     78284     80613     81085     75223     75989 
dram[3]:     75436     76216     75565     74089     74621     74650     74816     74085     77492     77013     79413     78312     79015     78835     76175     73484 
dram[4]:     75091     75082     73074     74080     75002     74895     74254     72483     76602     76796     79285     78465     79963     79689     74719     73952 
dram[5]:     75173     75406     73814     74145     76555     77075     74812     73286     76292     77093     77432     79719     79849     80910     74600     74861 
dram[6]:     73779     76909     73184     75159     75285     74360     74004     75781     77466     79372     76965     80186     80178     79738     74340     74551 
dram[7]:     77016     75680     74014     74992     76101     77631     73653     74073     78624     76878     81233     77848     81107     81378     74397     75173 
dram[8]:     75734     76386     74288     75939     74802     75283     73315     74521     77299     77925     78864     80882     78961     80091     74525     75829 
dram[9]:     77266     75251     73861     72700     77268     74077     74362     72954     79899     77072     80209     75820     81807     80127     74502     73827 
dram[10]:     76522     75694     74416     74946     73704     75733     73957     74017     78665     77799     81172     79094     79884     80461     75058     74510 
dram[11]:     75050     76235     72808     73649     75975     73698     72114     74301     75514     76147     76880     78225     79525     79370     74116     75346 
total dram reads = 14660926
bank skew: 81807/72114 = 1.13
chip skew: 1233794/1208953 = 1.02
number of total write accesses:
dram[0]:      3980      3981      4006      3853      4080      3947      4041      3942      4178      4156      4284      4212      4388      4343      4011      4008 
dram[1]:      3964      3952      3848      3966      3966      3907      4001      3933      4186      4241      4269      4291      4380      4289      3955      4116 
dram[2]:      3924      3979      3879      3936      3957      4012      3970      4048      4181      4156      4229      4318      4323      4273      3959      3999 
dram[3]:      3927      3941      3926      3931      4028      3942      4004      3951      4091      4145      4323      4250      4422      4362      3948      3895 
dram[4]:      3888      3975      3883      3948      3945      4009      3987      3999      4107      4092      4373      4291      4271      4267      3996      3940 
dram[5]:      3970      3921      3856      3949      4023      4026      3927      3992      4161      4149      4238      4261      4355      4340      3956      3938 
dram[6]:      3949      3979      3901      3925      4001      3956      4028      4022      4163      4211      4289      4264      4347      4305      3948      3983 
dram[7]:      3953      3882      3857      3946      3976      3971      3919      3976      4207      4193      4268      4338      4363      4372      3963      3939 
dram[8]:      3977      3983      3913      3954      4035      3989      3934      3961      4075      4181      4348      4251      4321      4312      3914      3951 
dram[9]:      4017      3972      3955      3889      4046      4039      3964      3837      4264      4106      4413      4269      4422      4267      3992      3927 
dram[10]:      3991      3971      3839      4014      3966      3984      3891      3904      4172      4215      4308      4278      4330      4379      3904      3911 
dram[11]:      3931      3979      3914      3888      4076      4016      3950      3898      4160      4117      4281      4349      4344      4310      3921      4002 
total dram writes = 782001
bank skew: 4422/3837 = 1.15
chip skew: 65410/64971 = 1.01
average mf latency per bank:
dram[0]:        707       737       706       732       713       720       713       728       799       813       858       836       792       817       748       740
dram[1]:        701       734       698       695       691       727       693       748       805       791       833       871       765       789       746       708
dram[2]:        723       706       722       713       717       699       694       714       764       770       827       827       797       809       737       734
dram[3]:        756       720       705       702       689       706       703       697       808       788       817       837       749       779       756       736
dram[4]:        694       722       753       687       702       688       681       684       765       796       803       811       783       766      1702       746
dram[5]:        700       712       718       703       686       697       712       681       761       744       841       805       779       799       766       739
dram[6]:        720       734       735       715       737       703       687       694       788       795       845       817       794       787       756       732
dram[7]:        724       756       757       714       749       721       730       700       767       793       858       850       775       801       754       771
dram[8]:        700       706       709       702       683       726       711       711       791       761       827       886       793       795       753       747
dram[9]:        708       725       758       692       713       684       694       744       768       803       812       833       773       788       744       763
dram[10]:        710       699       761       703       704       707       736       705       782       748       848       853       783       768       757       780
dram[11]:        698       685       707       694       670       681       714       717       774       786       780       822       787       763       734       719
maximum mf latency per bank:
dram[0]:       2342      5128      2318      3340      3881      3657      4321      4536      4565      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2673      3297      3762      3708      2260      3811      4030      3353      4214      4134      3731      3659      4776      3944
dram[2]:       4373      4189      4223      2993      4357      3886      4050      5377      3817      4236      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4287      3824      4832      3579      4794      3773      4156
dram[4]:       4497      4205      4005      3466      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      4651      3009
dram[5]:       4884      2301      4938      4154      3100      3378      4338      3590      4215      3764      3811      4556      3899      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4075
dram[7]:       3859      4608      5054      2313      3949      3475      3729      3766      4409      4585      4146      4405      4224      4871      3729      5270
dram[8]:       4350      4456      3121      4559      3949      3528      2776      4319      4517      3726      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      4278      3164      4728      2851      4053      3352      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3352      3869      5036      4882      3677      4113      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3164      2124      4154      4249      3894      3477      5067      3991      3903      3412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10689532 n_act=896866 n_pre=896850 n_ref_event=0 n_req=1273413 n_rd=1233794 n_rd_L2_A=0 n_write=0 n_wr_bk=65410 bw_util=0.3901
n_activity=11668284 dram_eff=0.4454
bk0: 75648a 4450493i bk1: 76591a 4351070i bk2: 74600a 4501887i bk3: 75431a 4473760i bk4: 76740a 4306481i bk5: 77216a 4305062i bk6: 73791a 4551096i bk7: 74789a 4453761i bk8: 77405a 4164794i bk9: 78600a 4040295i bk10: 80364a 3898787i bk11: 80020a 3931727i bk12: 79600a 3962322i bk13: 80917a 3889466i bk14: 75983a 4315274i bk15: 76099a 4316289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295701
Row_Buffer_Locality_read = 0.297239
Row_Buffer_Locality_write = 0.247785
Bank_Level_Parallism = 12.857867
Bank_Level_Parallism_Col = 2.921504
Bank_Level_Parallism_Ready = 1.198576
write_to_read_ratio_blp_rw_average = 0.149121
GrpLevelPara = 2.313233 

BW Util details:
bwutil = 0.390081 
total_CMD = 13322403 
util_bw = 5196816 
Wasted_Col = 6039772 
Wasted_Row = 187399 
Idle = 1898416 

BW Util Bottlenecks: 
RCDc_limit = 11411140 
RCDWRc_limit = 187937 
WTRc_limit = 1327368 
RTWc_limit = 3574420 
CCDLc_limit = 1583205 
rwq = 0 
CCDLc_limit_alone = 1302747 
WTRc_limit_alone = 1276354 
RTWc_limit_alone = 3344976 

Commands details: 
total_CMD = 13322403 
n_nop = 10689532 
Read = 1233794 
Write = 0 
L2_Alloc = 0 
L2_WB = 65410 
n_act = 896866 
n_pre = 896850 
n_ref = 0 
n_req = 1273413 
total_req = 1299204 

Dual Bus Interface Util: 
issued_total_row = 1793716 
issued_total_col = 1299204 
Row_Bus_Util =  0.134639 
CoL_Bus_Util = 0.097520 
Either_Row_CoL_Bus_Util = 0.197627 
Issued_on_Two_Bus_Simul_Util = 0.034532 
issued_two_Eff = 0.174733 
queue_avg = 39.685036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10709192 n_act=895266 n_pre=895250 n_ref_event=0 n_req=1259264 n_rd=1219776 n_rd_L2_A=0 n_write=0 n_wr_bk=65264 bw_util=0.3858
n_activity=11637881 dram_eff=0.4417
bk0: 76875a 4373644i bk1: 75435a 4472428i bk2: 73379a 4686949i bk3: 76055a 4444062i bk4: 74930a 4509680i bk5: 75477a 4427885i bk6: 73099a 4625270i bk7: 73376a 4651065i bk8: 76712a 4295215i bk9: 78618a 4160267i bk10: 76785a 4215712i bk11: 80492a 3955738i bk12: 80399a 3997767i bk13: 79060a 4121951i bk14: 74197a 4515538i bk15: 74887a 4532076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289058
Row_Buffer_Locality_read = 0.290839
Row_Buffer_Locality_write = 0.234046
Bank_Level_Parallism = 12.700493
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.191113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.385828 
total_CMD = 13322403 
util_bw = 5140160 
Wasted_Col = 6072415 
Wasted_Row = 187689 
Idle = 1922139 

BW Util Bottlenecks: 
RCDc_limit = 11468203 
RCDWRc_limit = 194660 
WTRc_limit = 1326575 
RTWc_limit = 3429347 
CCDLc_limit = 1553349 
rwq = 0 
CCDLc_limit_alone = 1283558 
WTRc_limit_alone = 1276407 
RTWc_limit_alone = 3209724 

Commands details: 
total_CMD = 13322403 
n_nop = 10709192 
Read = 1219776 
Write = 0 
L2_Alloc = 0 
L2_WB = 65264 
n_act = 895266 
n_pre = 895250 
n_ref = 0 
n_req = 1259264 
total_req = 1285040 

Dual Bus Interface Util: 
issued_total_row = 1790516 
issued_total_col = 1285040 
Row_Bus_Util =  0.134399 
CoL_Bus_Util = 0.096457 
Either_Row_CoL_Bus_Util = 0.196152 
Issued_on_Two_Bus_Simul_Util = 0.034704 
issued_two_Eff = 0.176926 
queue_avg = 37.211010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10707407 n_act=895205 n_pre=895189 n_ref_event=0 n_req=1261599 n_rd=1222399 n_rd_L2_A=0 n_write=0 n_wr_bk=65143 bw_util=0.3866
n_activity=11642305 dram_eff=0.4424
bk0: 74811a 4558641i bk1: 75851a 4464500i bk2: 74029a 4617687i bk3: 74230a 4573450i bk4: 76728a 4398580i bk5: 75193a 4501598i bk6: 73898a 4609374i bk7: 74051a 4573250i bk8: 76328a 4319930i bk9: 76501a 4304899i bk10: 79585a 4055296i bk11: 78284a 4083202i bk12: 80613a 3977724i bk13: 81085a 3948366i bk14: 75223a 4450946i bk15: 75989a 4463149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290422
Row_Buffer_Locality_read = 0.292072
Row_Buffer_Locality_write = 0.238980
Bank_Level_Parallism = 12.706166
Bank_Level_Parallism_Col = 2.901856
Bank_Level_Parallism_Ready = 1.195084
write_to_read_ratio_blp_rw_average = 0.149001
GrpLevelPara = 2.305655 

BW Util details:
bwutil = 0.386580 
total_CMD = 13322403 
util_bw = 5150168 
Wasted_Col = 6064488 
Wasted_Row = 187428 
Idle = 1920319 

BW Util Bottlenecks: 
RCDc_limit = 11457902 
RCDWRc_limit = 190295 
WTRc_limit = 1317719 
RTWc_limit = 3535085 
CCDLc_limit = 1561647 
rwq = 0 
CCDLc_limit_alone = 1284797 
WTRc_limit_alone = 1268244 
RTWc_limit_alone = 3307710 

Commands details: 
total_CMD = 13322403 
n_nop = 10707407 
Read = 1222399 
Write = 0 
L2_Alloc = 0 
L2_WB = 65143 
n_act = 895205 
n_pre = 895189 
n_ref = 0 
n_req = 1261599 
total_req = 1287542 

Dual Bus Interface Util: 
issued_total_row = 1790394 
issued_total_col = 1287542 
Row_Bus_Util =  0.134390 
CoL_Bus_Util = 0.096645 
Either_Row_CoL_Bus_Util = 0.196286 
Issued_on_Two_Bus_Simul_Util = 0.034749 
issued_two_Eff = 0.177033 
queue_avg = 37.998219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10710042 n_act=897088 n_pre=897072 n_ref_event=0 n_req=1258575 n_rd=1219217 n_rd_L2_A=0 n_write=0 n_wr_bk=65086 bw_util=0.3856
n_activity=11675509 dram_eff=0.44
bk0: 75436a 4489867i bk1: 76216a 4440117i bk2: 75565a 4489649i bk3: 74089a 4606321i bk4: 74621a 4574188i bk5: 74650a 4555531i bk6: 74816a 4501351i bk7: 74085a 4610159i bk8: 77492a 4251561i bk9: 77013a 4280418i bk10: 79413a 4042297i bk11: 78312a 4115570i bk12: 79015a 4084027i bk13: 78835a 4060784i bk14: 76175a 4445090i bk15: 73484a 4603523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287221
Row_Buffer_Locality_read = 0.288963
Row_Buffer_Locality_write = 0.233269
Bank_Level_Parallism = 12.646435
Bank_Level_Parallism_Col = 2.886989
Bank_Level_Parallism_Ready = 1.192149
write_to_read_ratio_blp_rw_average = 0.147609
GrpLevelPara = 2.296105 

BW Util details:
bwutil = 0.385607 
total_CMD = 13322403 
util_bw = 5137212 
Wasted_Col = 6106521 
Wasted_Row = 192576 
Idle = 1886094 

BW Util Bottlenecks: 
RCDc_limit = 11523750 
RCDWRc_limit = 194414 
WTRc_limit = 1338072 
RTWc_limit = 3505492 
CCDLc_limit = 1555906 
rwq = 0 
CCDLc_limit_alone = 1281688 
WTRc_limit_alone = 1287378 
RTWc_limit_alone = 3281968 

Commands details: 
total_CMD = 13322403 
n_nop = 10710042 
Read = 1219217 
Write = 0 
L2_Alloc = 0 
L2_WB = 65086 
n_act = 897088 
n_pre = 897072 
n_ref = 0 
n_req = 1258575 
total_req = 1284303 

Dual Bus Interface Util: 
issued_total_row = 1794160 
issued_total_col = 1284303 
Row_Bus_Util =  0.134672 
CoL_Bus_Util = 0.096402 
Either_Row_CoL_Bus_Util = 0.196088 
Issued_on_Two_Bus_Simul_Util = 0.034986 
issued_two_Eff = 0.178422 
queue_avg = 37.455582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10714384 n_act=894538 n_pre=894522 n_ref_event=0 n_req=1252641 n_rd=1213432 n_rd_L2_A=0 n_write=0 n_wr_bk=64971 bw_util=0.3838
n_activity=11631562 dram_eff=0.4396
bk0: 75091a 4623177i bk1: 75082a 4635130i bk2: 73074a 4787914i bk3: 74080a 4655529i bk4: 75002a 4645490i bk5: 74895a 4641226i bk6: 74254a 4695620i bk7: 72483a 4796801i bk8: 76602a 4382976i bk9: 76796a 4363986i bk10: 79285a 4131275i bk11: 78465a 4172860i bk12: 79963a 4123390i bk13: 79689a 4171531i bk14: 74719a 4588722i bk15: 73952a 4685418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285880
Row_Buffer_Locality_read = 0.287772
Row_Buffer_Locality_write = 0.227320
Bank_Level_Parallism = 12.518293
Bank_Level_Parallism_Col = 2.860341
Bank_Level_Parallism_Ready = 1.187963
write_to_read_ratio_blp_rw_average = 0.142087
GrpLevelPara = 2.282717 

BW Util details:
bwutil = 0.383836 
total_CMD = 13322403 
util_bw = 5113612 
Wasted_Col = 6095603 
Wasted_Row = 186444 
Idle = 1926744 

BW Util Bottlenecks: 
RCDc_limit = 11507235 
RCDWRc_limit = 195570 
WTRc_limit = 1331721 
RTWc_limit = 3359908 
CCDLc_limit = 1540160 
rwq = 0 
CCDLc_limit_alone = 1275480 
WTRc_limit_alone = 1280557 
RTWc_limit_alone = 3146392 

Commands details: 
total_CMD = 13322403 
n_nop = 10714384 
Read = 1213432 
Write = 0 
L2_Alloc = 0 
L2_WB = 64971 
n_act = 894538 
n_pre = 894522 
n_ref = 0 
n_req = 1252641 
total_req = 1278403 

Dual Bus Interface Util: 
issued_total_row = 1789060 
issued_total_col = 1278403 
Row_Bus_Util =  0.134290 
CoL_Bus_Util = 0.095959 
Either_Row_CoL_Bus_Util = 0.195762 
Issued_on_Two_Bus_Simul_Util = 0.034487 
issued_two_Eff = 0.176166 
queue_avg = 35.649780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10706475 n_act=893967 n_pre=893951 n_ref_event=0 n_req=1260238 n_rd=1221022 n_rd_L2_A=0 n_write=0 n_wr_bk=65062 bw_util=0.3861
n_activity=11624667 dram_eff=0.4425
bk0: 75173a 4525426i bk1: 75406a 4532719i bk2: 73814a 4635805i bk3: 74145a 4595823i bk4: 76555a 4385447i bk5: 77075a 4346454i bk6: 74812a 4518197i bk7: 73286a 4660424i bk8: 76292a 4358022i bk9: 77093a 4261808i bk10: 77432a 4166317i bk11: 79719a 4005787i bk12: 79849a 4065436i bk13: 80910a 3966262i bk14: 74600a 4489253i bk15: 74861a 4492493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290638
Row_Buffer_Locality_read = 0.292261
Row_Buffer_Locality_write = 0.240106
Bank_Level_Parallism = 12.713317
Bank_Level_Parallism_Col = 2.906112
Bank_Level_Parallism_Ready = 1.195436
write_to_read_ratio_blp_rw_average = 0.149045
GrpLevelPara = 2.304950 

BW Util details:
bwutil = 0.386142 
total_CMD = 13322403 
util_bw = 5144336 
Wasted_Col = 6056503 
Wasted_Row = 186768 
Idle = 1934796 

BW Util Bottlenecks: 
RCDc_limit = 11442870 
RCDWRc_limit = 189812 
WTRc_limit = 1321238 
RTWc_limit = 3539704 
CCDLc_limit = 1559797 
rwq = 0 
CCDLc_limit_alone = 1283039 
WTRc_limit_alone = 1270831 
RTWc_limit_alone = 3313353 

Commands details: 
total_CMD = 13322403 
n_nop = 10706475 
Read = 1221022 
Write = 0 
L2_Alloc = 0 
L2_WB = 65062 
n_act = 893967 
n_pre = 893951 
n_ref = 0 
n_req = 1260238 
total_req = 1286084 

Dual Bus Interface Util: 
issued_total_row = 1787918 
issued_total_col = 1286084 
Row_Bus_Util =  0.134204 
CoL_Bus_Util = 0.096535 
Either_Row_CoL_Bus_Util = 0.196356 
Issued_on_Two_Bus_Simul_Util = 0.034384 
issued_two_Eff = 0.175110 
queue_avg = 37.806126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8061
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10707856 n_act=896195 n_pre=896179 n_ref_event=0 n_req=1260679 n_rd=1221257 n_rd_L2_A=0 n_write=0 n_wr_bk=65271 bw_util=0.3863
n_activity=11656016 dram_eff=0.4415
bk0: 73779a 4691791i bk1: 76909a 4398391i bk2: 73184a 4698943i bk3: 75159a 4556733i bk4: 75285a 4542893i bk5: 74360a 4602562i bk6: 74004a 4603119i bk7: 75781a 4474744i bk8: 77466a 4226158i bk9: 79372a 4106553i bk10: 76965a 4218236i bk11: 80186a 4033726i bk12: 80178a 4015242i bk13: 79738a 4036291i bk14: 74340a 4579086i bk15: 74551a 4587554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289119
Row_Buffer_Locality_read = 0.290651
Row_Buffer_Locality_write = 0.241667
Bank_Level_Parallism = 12.651095
Bank_Level_Parallism_Col = 2.894066
Bank_Level_Parallism_Ready = 1.192624
write_to_read_ratio_blp_rw_average = 0.147540
GrpLevelPara = 2.299819 

BW Util details:
bwutil = 0.386275 
total_CMD = 13322403 
util_bw = 5146112 
Wasted_Col = 6079971 
Wasted_Row = 188451 
Idle = 1907869 

BW Util Bottlenecks: 
RCDc_limit = 11486834 
RCDWRc_limit = 190263 
WTRc_limit = 1318544 
RTWc_limit = 3519011 
CCDLc_limit = 1560179 
rwq = 0 
CCDLc_limit_alone = 1285714 
WTRc_limit_alone = 1268370 
RTWc_limit_alone = 3294720 

Commands details: 
total_CMD = 13322403 
n_nop = 10707856 
Read = 1221257 
Write = 0 
L2_Alloc = 0 
L2_WB = 65271 
n_act = 896195 
n_pre = 896179 
n_ref = 0 
n_req = 1260679 
total_req = 1286528 

Dual Bus Interface Util: 
issued_total_row = 1792374 
issued_total_col = 1286528 
Row_Bus_Util =  0.134538 
CoL_Bus_Util = 0.096569 
Either_Row_CoL_Bus_Util = 0.196252 
Issued_on_Two_Bus_Simul_Util = 0.034855 
issued_two_Eff = 0.177604 
queue_avg = 37.387314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3873
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10701715 n_act=895697 n_pre=895681 n_ref_event=0 n_req=1269178 n_rd=1229798 n_rd_L2_A=0 n_write=0 n_wr_bk=65123 bw_util=0.3888
n_activity=11645678 dram_eff=0.4448
bk0: 77016a 4329284i bk1: 75680a 4422308i bk2: 74014a 4580984i bk3: 74992a 4515021i bk4: 76101a 4428920i bk5: 77631a 4294084i bk6: 73653a 4600639i bk7: 74073a 4543084i bk8: 78624a 4122504i bk9: 76878a 4205987i bk10: 81233a 3886972i bk11: 77848a 4087319i bk12: 81107a 3910732i bk13: 81378a 3892606i bk14: 74397a 4488548i bk15: 75173a 4432503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294272
Row_Buffer_Locality_read = 0.296001
Row_Buffer_Locality_write = 0.240249
Bank_Level_Parallism = 12.806217
Bank_Level_Parallism_Col = 2.918921
Bank_Level_Parallism_Ready = 1.195003
write_to_read_ratio_blp_rw_average = 0.151932
GrpLevelPara = 2.313976 

BW Util details:
bwutil = 0.388795 
total_CMD = 13322403 
util_bw = 5179684 
Wasted_Col = 6038597 
Wasted_Row = 186711 
Idle = 1917411 

BW Util Bottlenecks: 
RCDc_limit = 11405992 
RCDWRc_limit = 190171 
WTRc_limit = 1317545 
RTWc_limit = 3598523 
CCDLc_limit = 1580461 
rwq = 0 
CCDLc_limit_alone = 1298873 
WTRc_limit_alone = 1267721 
RTWc_limit_alone = 3366759 

Commands details: 
total_CMD = 13322403 
n_nop = 10701715 
Read = 1229798 
Write = 0 
L2_Alloc = 0 
L2_WB = 65123 
n_act = 895697 
n_pre = 895681 
n_ref = 0 
n_req = 1269178 
total_req = 1294921 

Dual Bus Interface Util: 
issued_total_row = 1791378 
issued_total_col = 1294921 
Row_Bus_Util =  0.134464 
CoL_Bus_Util = 0.097199 
Either_Row_CoL_Bus_Util = 0.196713 
Issued_on_Two_Bus_Simul_Util = 0.034949 
issued_two_Eff = 0.177667 
queue_avg = 39.124172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.1242
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10707350 n_act=895795 n_pre=895779 n_ref_event=0 n_req=1263892 n_rd=1224644 n_rd_L2_A=0 n_write=0 n_wr_bk=65099 bw_util=0.3872
n_activity=11646060 dram_eff=0.443
bk0: 75734a 4444228i bk1: 76386a 4393743i bk2: 74288a 4616266i bk3: 75939a 4459489i bk4: 74802a 4523945i bk5: 75283a 4486070i bk6: 73315a 4607867i bk7: 74521a 4568009i bk8: 77299a 4225963i bk9: 77925a 4175959i bk10: 78864a 4031172i bk11: 80882a 3958310i bk12: 78961a 4071213i bk13: 80091a 3999493i bk14: 74525a 4520148i bk15: 75829a 4437968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291242
Row_Buffer_Locality_read = 0.292785
Row_Buffer_Locality_write = 0.243121
Bank_Level_Parallism = 12.735820
Bank_Level_Parallism_Col = 2.911116
Bank_Level_Parallism_Ready = 1.195541
write_to_read_ratio_blp_rw_average = 0.149334
GrpLevelPara = 2.306242 

BW Util details:
bwutil = 0.387240 
total_CMD = 13322403 
util_bw = 5158972 
Wasted_Col = 6059818 
Wasted_Row = 186995 
Idle = 1916618 

BW Util Bottlenecks: 
RCDc_limit = 11450583 
RCDWRc_limit = 190158 
WTRc_limit = 1309275 
RTWc_limit = 3569779 
CCDLc_limit = 1573599 
rwq = 0 
CCDLc_limit_alone = 1295351 
WTRc_limit_alone = 1259649 
RTWc_limit_alone = 3341157 

Commands details: 
total_CMD = 13322403 
n_nop = 10707350 
Read = 1224644 
Write = 0 
L2_Alloc = 0 
L2_WB = 65099 
n_act = 895795 
n_pre = 895779 
n_ref = 0 
n_req = 1263892 
total_req = 1289743 

Dual Bus Interface Util: 
issued_total_row = 1791574 
issued_total_col = 1289743 
Row_Bus_Util =  0.134478 
CoL_Bus_Util = 0.096810 
Either_Row_CoL_Bus_Util = 0.196290 
Issued_on_Two_Bus_Simul_Util = 0.034998 
issued_two_Eff = 0.178300 
queue_avg = 38.349575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3496
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10708663 n_act=896412 n_pre=896396 n_ref_event=0 n_req=1260542 n_rd=1221002 n_rd_L2_A=0 n_write=0 n_wr_bk=65379 bw_util=0.3862
n_activity=11671073 dram_eff=0.4409
bk0: 77266a 4369888i bk1: 75251a 4519303i bk2: 73861a 4651824i bk3: 72700a 4773418i bk4: 77268a 4389570i bk5: 74077a 4583251i bk6: 74362a 4589385i bk7: 72954a 4670879i bk8: 79899a 4038790i bk9: 77072a 4254774i bk10: 80209a 3985990i bk11: 75820a 4256605i bk12: 81807a 3921858i bk13: 80127a 4008799i bk14: 74502a 4567464i bk15: 73827a 4605402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288869
Row_Buffer_Locality_read = 0.290501
Row_Buffer_Locality_write = 0.238493
Bank_Level_Parallism = 12.655250
Bank_Level_Parallism_Col = 2.883872
Bank_Level_Parallism_Ready = 1.193892
write_to_read_ratio_blp_rw_average = 0.144697
GrpLevelPara = 2.291744 

BW Util details:
bwutil = 0.386231 
total_CMD = 13322403 
util_bw = 5145524 
Wasted_Col = 6088843 
Wasted_Row = 192110 
Idle = 1895926 

BW Util Bottlenecks: 
RCDc_limit = 11492533 
RCDWRc_limit = 192182 
WTRc_limit = 1342537 
RTWc_limit = 3444504 
CCDLc_limit = 1557658 
rwq = 0 
CCDLc_limit_alone = 1287013 
WTRc_limit_alone = 1291362 
RTWc_limit_alone = 3225034 

Commands details: 
total_CMD = 13322403 
n_nop = 10708663 
Read = 1221002 
Write = 0 
L2_Alloc = 0 
L2_WB = 65379 
n_act = 896412 
n_pre = 896396 
n_ref = 0 
n_req = 1260542 
total_req = 1286381 

Dual Bus Interface Util: 
issued_total_row = 1792808 
issued_total_col = 1286381 
Row_Bus_Util =  0.134571 
CoL_Bus_Util = 0.096558 
Either_Row_CoL_Bus_Util = 0.196191 
Issued_on_Two_Bus_Simul_Util = 0.034937 
issued_two_Eff = 0.178078 
queue_avg = 37.368820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10705794 n_act=894965 n_pre=894949 n_ref_event=0 n_req=1264988 n_rd=1225632 n_rd_L2_A=0 n_write=0 n_wr_bk=65057 bw_util=0.3875
n_activity=11627240 dram_eff=0.444
bk0: 76522a 4426281i bk1: 75694a 4455277i bk2: 74416a 4568534i bk3: 74946a 4516118i bk4: 73704a 4619921i bk5: 75733a 4423047i bk6: 73957a 4593372i bk7: 74017a 4587945i bk8: 78665a 4166109i bk9: 77799a 4162416i bk10: 81172a 3903049i bk11: 79094a 4044635i bk12: 79884a 4004145i bk13: 80461a 3957534i bk14: 75058a 4465756i bk15: 74510a 4520930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292513
Row_Buffer_Locality_read = 0.294309
Row_Buffer_Locality_write = 0.236559
Bank_Level_Parallism = 12.758418
Bank_Level_Parallism_Col = 2.896681
Bank_Level_Parallism_Ready = 1.194563
write_to_read_ratio_blp_rw_average = 0.145423
GrpLevelPara = 2.300750 

BW Util details:
bwutil = 0.387524 
total_CMD = 13322403 
util_bw = 5162756 
Wasted_Col = 6043957 
Wasted_Row = 186423 
Idle = 1929267 

BW Util Bottlenecks: 
RCDc_limit = 11418159 
RCDWRc_limit = 191437 
WTRc_limit = 1319885 
RTWc_limit = 3468551 
CCDLc_limit = 1569347 
rwq = 0 
CCDLc_limit_alone = 1296296 
WTRc_limit_alone = 1269876 
RTWc_limit_alone = 3245509 

Commands details: 
total_CMD = 13322403 
n_nop = 10705794 
Read = 1225632 
Write = 0 
L2_Alloc = 0 
L2_WB = 65057 
n_act = 894965 
n_pre = 894949 
n_ref = 0 
n_req = 1264988 
total_req = 1290689 

Dual Bus Interface Util: 
issued_total_row = 1789914 
issued_total_col = 1290689 
Row_Bus_Util =  0.134354 
CoL_Bus_Util = 0.096881 
Either_Row_CoL_Bus_Util = 0.196407 
Issued_on_Two_Bus_Simul_Util = 0.034828 
issued_two_Eff = 0.177326 
queue_avg = 38.369572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13322403 n_nop=10720658 n_act=892981 n_pre=892965 n_ref_event=0 n_req=1248276 n_rd=1208953 n_rd_L2_A=0 n_write=0 n_wr_bk=65136 bw_util=0.3825
n_activity=11614741 dram_eff=0.4388
bk0: 75050a 4604052i bk1: 76235a 4507614i bk2: 72808a 4795978i bk3: 73649a 4770544i bk4: 75975a 4557505i bk5: 73698a 4705422i bk6: 72114a 4898939i bk7: 74301a 4669218i bk8: 75514a 4506860i bk9: 76147a 4424363i bk10: 76880a 4287738i bk11: 78225a 4218584i bk12: 79525a 4153074i bk13: 79370a 4151321i bk14: 74116a 4619586i bk15: 75346a 4530533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284630
Row_Buffer_Locality_read = 0.286213
Row_Buffer_Locality_write = 0.235969
Bank_Level_Parallism = 12.514127
Bank_Level_Parallism_Col = 2.863232
Bank_Level_Parallism_Ready = 1.190199
write_to_read_ratio_blp_rw_average = 0.142195
GrpLevelPara = 2.283414 

BW Util details:
bwutil = 0.382540 
total_CMD = 13322403 
util_bw = 5096356 
Wasted_Col = 6092036 
Wasted_Row = 187066 
Idle = 1946945 

BW Util Bottlenecks: 
RCDc_limit = 11505139 
RCDWRc_limit = 192987 
WTRc_limit = 1329912 
RTWc_limit = 3368232 
CCDLc_limit = 1532050 
rwq = 0 
CCDLc_limit_alone = 1266545 
WTRc_limit_alone = 1279712 
RTWc_limit_alone = 3152927 

Commands details: 
total_CMD = 13322403 
n_nop = 10720658 
Read = 1208953 
Write = 0 
L2_Alloc = 0 
L2_WB = 65136 
n_act = 892981 
n_pre = 892965 
n_ref = 0 
n_req = 1248276 
total_req = 1274089 

Dual Bus Interface Util: 
issued_total_row = 1785946 
issued_total_col = 1274089 
Row_Bus_Util =  0.134056 
CoL_Bus_Util = 0.095635 
Either_Row_CoL_Bus_Util = 0.195291 
Issued_on_Two_Bus_Simul_Util = 0.034400 
issued_two_Eff = 0.176147 
queue_avg = 35.277519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1104020, Miss = 614236, Miss_rate = 0.556, Pending_hits = 7081, Reservation_fails = 0
L2_cache_bank[1]: Access = 1124143, Miss = 619778, Miss_rate = 0.551, Pending_hits = 6968, Reservation_fails = 0
L2_cache_bank[2]: Access = 1117547, Miss = 606546, Miss_rate = 0.543, Pending_hits = 6449, Reservation_fails = 259
L2_cache_bank[3]: Access = 1166538, Miss = 613554, Miss_rate = 0.526, Pending_hits = 6568, Reservation_fails = 510
L2_cache_bank[4]: Access = 1112311, Miss = 611328, Miss_rate = 0.550, Pending_hits = 6476, Reservation_fails = 10
L2_cache_bank[5]: Access = 1106417, Miss = 611305, Miss_rate = 0.553, Pending_hits = 6607, Reservation_fails = 0
L2_cache_bank[6]: Access = 1125404, Miss = 612676, Miss_rate = 0.544, Pending_hits = 6215, Reservation_fails = 0
L2_cache_bank[7]: Access = 1104333, Miss = 606833, Miss_rate = 0.550, Pending_hits = 6568, Reservation_fails = 0
L2_cache_bank[8]: Access = 1431744, Miss = 608128, Miss_rate = 0.425, Pending_hits = 6066, Reservation_fails = 51
L2_cache_bank[9]: Access = 1124189, Miss = 605576, Miss_rate = 0.539, Pending_hits = 5992, Reservation_fails = 0
L2_cache_bank[10]: Access = 1118259, Miss = 608665, Miss_rate = 0.544, Pending_hits = 6675, Reservation_fails = 0
L2_cache_bank[11]: Access = 1089908, Miss = 612623, Miss_rate = 0.562, Pending_hits = 6437, Reservation_fails = 0
L2_cache_bank[12]: Access = 1153603, Miss = 605327, Miss_rate = 0.525, Pending_hits = 6557, Reservation_fails = 0
L2_cache_bank[13]: Access = 1127910, Miss = 616173, Miss_rate = 0.546, Pending_hits = 6703, Reservation_fails = 668
L2_cache_bank[14]: Access = 1143562, Miss = 616284, Miss_rate = 0.539, Pending_hits = 7056, Reservation_fails = 0
L2_cache_bank[15]: Access = 1124036, Miss = 613793, Miss_rate = 0.546, Pending_hits = 6941, Reservation_fails = 0
L2_cache_bank[16]: Access = 1113086, Miss = 607892, Miss_rate = 0.546, Pending_hits = 6233, Reservation_fails = 0
L2_cache_bank[17]: Access = 1132120, Miss = 616943, Miss_rate = 0.545, Pending_hits = 6821, Reservation_fails = 0
L2_cache_bank[18]: Access = 1109166, Miss = 619305, Miss_rate = 0.558, Pending_hits = 6794, Reservation_fails = 0
L2_cache_bank[19]: Access = 1122984, Miss = 601997, Miss_rate = 0.536, Pending_hits = 6258, Reservation_fails = 0
L2_cache_bank[20]: Access = 1138083, Miss = 613512, Miss_rate = 0.539, Pending_hits = 6655, Reservation_fails = 0
L2_cache_bank[21]: Access = 1106984, Miss = 612372, Miss_rate = 0.553, Pending_hits = 6279, Reservation_fails = 0
L2_cache_bank[22]: Access = 1117750, Miss = 602125, Miss_rate = 0.539, Pending_hits = 6060, Reservation_fails = 0
L2_cache_bank[23]: Access = 1111046, Miss = 607116, Miss_rate = 0.546, Pending_hits = 6062, Reservation_fails = 0
L2_total_cache_accesses = 27225143
L2_total_cache_misses = 14664087
L2_total_cache_miss_rate = 0.5386
L2_total_cache_pending_hits = 156521
L2_total_cache_reservation_fails = 1498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10978756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7453288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7207638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156498
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1425779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25796180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1428963
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1498
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=27225143
icnt_total_pkts_simt_to_mem=27225143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27225143
Req_Network_cycles = 5194998
Req_Network_injected_packets_per_cycle =       5.2406 
Req_Network_conflicts_per_cycle =       1.0820
Req_Network_conflicts_per_cycle_util =       1.2393
Req_Bank_Level_Parallism =       6.0023
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0329
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2218

Reply_Network_injected_packets_num = 27225143
Reply_Network_cycles = 5194998
Reply_Network_injected_packets_per_cycle =        5.2406
Reply_Network_conflicts_per_cycle =        1.4423
Reply_Network_conflicts_per_cycle_util =       1.6500
Reply_Bank_Level_Parallism =       5.9954
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4692
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1747
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 37 min, 14 sec (41834 sec)
gpgpu_simulation_rate = 26089 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 2331389
gpu_sim_insn = 506383666
gpu_ipc =     217.2026
gpu_tot_sim_cycle = 7526387
gpu_tot_sim_insn = 1597794134
gpu_tot_ipc =     212.2923
gpu_tot_issued_cta = 7520
gpu_occupancy = 90.2889% 
gpu_tot_occupancy = 89.8886% 
max_total_param_size = 0
gpu_stall_dramfull = 20621
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9835
partiton_level_parallism_total  =       5.1610
partiton_level_parallism_util =       5.6379
partiton_level_parallism_util_total  =       5.8885
L2_BW  =     217.6784 GB/Sec
L2_BW_total  =     225.4319 GB/Sec
gpu_total_sim_rate=26346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1475312, Miss = 1258477, Miss_rate = 0.853, Pending_hits = 39769, Reservation_fails = 186492
	L1D_cache_core[1]: Access = 1466513, Miss = 1253825, Miss_rate = 0.855, Pending_hits = 41058, Reservation_fails = 188413
	L1D_cache_core[2]: Access = 1494501, Miss = 1286538, Miss_rate = 0.861, Pending_hits = 35742, Reservation_fails = 196885
	L1D_cache_core[3]: Access = 1458698, Miss = 1241042, Miss_rate = 0.851, Pending_hits = 45129, Reservation_fails = 188839
	L1D_cache_core[4]: Access = 1426837, Miss = 1221916, Miss_rate = 0.856, Pending_hits = 38247, Reservation_fails = 177305
	L1D_cache_core[5]: Access = 1462945, Miss = 1256020, Miss_rate = 0.859, Pending_hits = 38079, Reservation_fails = 188305
	L1D_cache_core[6]: Access = 1451746, Miss = 1222675, Miss_rate = 0.842, Pending_hits = 46367, Reservation_fails = 187763
	L1D_cache_core[7]: Access = 1445849, Miss = 1232041, Miss_rate = 0.852, Pending_hits = 39238, Reservation_fails = 177651
	L1D_cache_core[8]: Access = 1466708, Miss = 1245771, Miss_rate = 0.849, Pending_hits = 43709, Reservation_fails = 194172
	L1D_cache_core[9]: Access = 1474965, Miss = 1264508, Miss_rate = 0.857, Pending_hits = 37444, Reservation_fails = 192955
	L1D_cache_core[10]: Access = 1467236, Miss = 1261130, Miss_rate = 0.860, Pending_hits = 40661, Reservation_fails = 197938
	L1D_cache_core[11]: Access = 1468374, Miss = 1255555, Miss_rate = 0.855, Pending_hits = 41168, Reservation_fails = 193762
	L1D_cache_core[12]: Access = 1475579, Miss = 1272414, Miss_rate = 0.862, Pending_hits = 35268, Reservation_fails = 186921
	L1D_cache_core[13]: Access = 1434973, Miss = 1217624, Miss_rate = 0.849, Pending_hits = 43978, Reservation_fails = 186136
	L1D_cache_core[14]: Access = 1490129, Miss = 1272196, Miss_rate = 0.854, Pending_hits = 44197, Reservation_fails = 200500
	L1D_cache_core[15]: Access = 1449655, Miss = 1232488, Miss_rate = 0.850, Pending_hits = 42984, Reservation_fails = 188414
	L1D_cache_core[16]: Access = 1487890, Miss = 1279642, Miss_rate = 0.860, Pending_hits = 37238, Reservation_fails = 194475
	L1D_cache_core[17]: Access = 1452994, Miss = 1233644, Miss_rate = 0.849, Pending_hits = 41631, Reservation_fails = 184930
	L1D_cache_core[18]: Access = 1476179, Miss = 1259938, Miss_rate = 0.854, Pending_hits = 38984, Reservation_fails = 188857
	L1D_cache_core[19]: Access = 1458059, Miss = 1246703, Miss_rate = 0.855, Pending_hits = 42367, Reservation_fails = 190459
	L1D_cache_core[20]: Access = 1444136, Miss = 1235013, Miss_rate = 0.855, Pending_hits = 40859, Reservation_fails = 187699
	L1D_cache_core[21]: Access = 1486915, Miss = 1280313, Miss_rate = 0.861, Pending_hits = 39835, Reservation_fails = 197654
	L1D_cache_core[22]: Access = 1443484, Miss = 1223979, Miss_rate = 0.848, Pending_hits = 45376, Reservation_fails = 188899
	L1D_cache_core[23]: Access = 1495628, Miss = 1276240, Miss_rate = 0.853, Pending_hits = 42697, Reservation_fails = 198530
	L1D_cache_core[24]: Access = 1461243, Miss = 1252003, Miss_rate = 0.857, Pending_hits = 39208, Reservation_fails = 190082
	L1D_cache_core[25]: Access = 1468489, Miss = 1260636, Miss_rate = 0.858, Pending_hits = 39183, Reservation_fails = 191992
	L1D_cache_core[26]: Access = 1440717, Miss = 1232946, Miss_rate = 0.856, Pending_hits = 38220, Reservation_fails = 181057
	L1D_cache_core[27]: Access = 1462614, Miss = 1248437, Miss_rate = 0.854, Pending_hits = 41586, Reservation_fails = 195850
	L1D_cache_core[28]: Access = 1443166, Miss = 1231688, Miss_rate = 0.853, Pending_hits = 40258, Reservation_fails = 180934
	L1D_cache_core[29]: Access = 1454133, Miss = 1233234, Miss_rate = 0.848, Pending_hits = 46706, Reservation_fails = 190165
	L1D_total_cache_accesses = 43885667
	L1D_total_cache_misses = 37488636
	L1D_total_cache_miss_rate = 0.8542
	L1D_total_cache_pending_hits = 1227186
	L1D_total_cache_reservation_fails = 5694034
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3814927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33795601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5655356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3618703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1227166
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1354918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42456397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1429270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4525351
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129006
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38636
ctas_completed 7520, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
118238, 116976, 118562, 118561, 118553, 119350, 118381, 118511, 120949, 117932, 117922, 117632, 118928, 119819, 119855, 119876, 120011, 118242, 120935, 124676, 117721, 121414, 118725, 118398, 119049, 118066, 117539, 119171, 117990, 119124, 117658, 118342, 
gpgpu_n_tot_thrd_icount = 3648647968
gpgpu_n_tot_w_icount = 114020249
gpgpu_n_stall_shd_mem = 12142190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37414304
gpgpu_n_mem_write_global = 1429270
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 156118857
gpgpu_n_store_insn = 3984273
gpgpu_n_shmem_insn = 181452744
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4126720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11069740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1072450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1978275	W0_Idle:30059584	W0_Scoreboard:668902232	W1:12452071	W2:22158621	W3:5750390	W4:4528910	W5:3676660	W6:3118291	W7:2765867	W8:2633210	W9:2384245	W10:2112080	W11:1848535	W12:1631435	W13:1466446	W14:1281628	W15:1146239	W16:1044455	W17:907182	W18:838933	W19:862276	W20:819719	W21:597690	W22:467822	W23:372893	W24:328415	W25:294408	W26:274703	W27:281332	W28:282373	W29:284241	W30:276034	W31:240294	W32:36892851
single_issue_nums: WS0:28521901	WS1:28502728	WS2:28500150	WS3:28495470	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299314432 {8:37414304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57170800 {40:1429270,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1496572160 {40:37414304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11434160 {8:1429270,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 434 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 156 
avg_icnt2sh_latency = 3 
mrq_lat_table:3439738 	135093 	272722 	563573 	1302612 	2293500 	3944428 	5581440 	4004176 	556839 	66368 	27682 	503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15257650 	11405224 	11619876 	516695 	42291 	1838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37226637 	777437 	610417 	220688 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34468449 	3095678 	541239 	242515 	221023 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7168 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        62        57        60        56        60        55        64        64        64        60        61        64        64        64        64 
dram[1]:        61        63        58        59        62        63        59        60        64        56        64        60        64        64        64        64 
dram[2]:        57        61        56        54        63        61        60        63        64        64        64        60        64        64        64        64 
dram[3]:        63        63        57        61        56        61        61        63        64        64        63        62        64        64        64        64 
dram[4]:        57        55        57        56        57        57        63        58        64        64        58        59        64        64        64        64 
dram[5]:        64        63        58        60        62        62        64        64        64        64        61        58        64        64        64        64 
dram[6]:        60        63        50        56        56        64        64        64        58        64        64        62        59        64        64        64 
dram[7]:        63        62        54        60        56        63        64        60        64        64        62        63        64        64        64        64 
dram[8]:        61        63        57        51        61        64        61        64        64        63        61        60        64        64        64        64 
dram[9]:        64        61        61        56        64        60        64        59        64        64        63        64        64        64        64        64 
dram[10]:        57        63        55        62        62        60        44        64        64        64        52        62        64        64        60        61 
dram[11]:        58        64        56        54        59        59        63        64        64        64        59        61        64        64        64        56 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41695     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54357    120850     35189     62383     42943     45592     88207     55061     38826    101506     32875     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     39603     67983     66145     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     46545     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     45711     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     30241     72492     50590     53993     46280    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     48852     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.406456  1.417790  1.397709  1.404286  1.415061  1.419930  1.394264  1.401360  1.426013  1.426319  1.455006  1.447692  1.441192  1.448828  1.404090  1.398426 
dram[1]:  1.404432  1.406680  1.378537  1.405931  1.393832  1.398208  1.380015  1.388564  1.400706  1.418021  1.406206  1.442404  1.430552  1.425441  1.387010  1.388797 
dram[2]:  1.399713  1.402727  1.393650  1.388137  1.410002  1.398722  1.390102  1.397990  1.413021  1.411783  1.439156  1.429650  1.444444  1.444499  1.389286  1.400391 
dram[3]:  1.400675  1.402469  1.397772  1.386097  1.392402  1.394305  1.390662  1.384390  1.404824  1.405621  1.427478  1.413889  1.419310  1.426956  1.398468  1.377149 
dram[4]:  1.394398  1.392415  1.381103  1.382011  1.389867  1.391390  1.389821  1.374385  1.400864  1.404631  1.429684  1.421164  1.431224  1.422971  1.409358  1.377045 
dram[5]:  1.400725  1.396597  1.389730  1.399254  1.409153  1.412995  1.400350  1.392992  1.407035  1.413410  1.418019  1.437103  1.432043  1.439789  1.392819  1.393436 
dram[6]:  1.387843  1.409621  1.378865  1.397345  1.401505  1.394839  1.390029  1.404163  1.414512  1.429383  1.414517  1.437241  1.438601  1.427722  1.386648  1.386746 
dram[7]:  1.410839  1.401607  1.391565  1.395901  1.405656  1.423073  1.391706  1.393973  1.423389  1.415776  1.451606  1.433960  1.440333  1.453641  1.394710  1.393371 
dram[8]:  1.406909  1.412263  1.390024  1.402576  1.399877  1.401085  1.386645  1.399558  1.415518  1.423834  1.434436  1.452143  1.431221  1.434897  1.386539  1.399851 
dram[9]:  1.405363  1.394814  1.390239  1.377909  1.411615  1.386759  1.398893  1.381478  1.430525  1.412793  1.432840  1.410496  1.446684  1.427541  1.388763  1.386307 
dram[10]:  1.411336  1.401928  1.395869  1.398373  1.394662  1.405540  1.391369  1.394403  1.427957  1.420486  1.456689  1.427535  1.434468  1.432400  1.394248  1.393502 
dram[11]:  1.388444  1.404457  1.372569  1.383728  1.397042  1.388401  1.374268  1.390935  1.393390  1.406019  1.411062  1.426743  1.430618  1.425999  1.385032  1.385643 
average row locality = 22188674/15763932 = 1.407560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    111929    112964    110310    111544    113579    114308    108876    110692    114660    116113    119222    118587    118038    120053    112499    112408 
dram[1]:    113471    111298    108143    112206    110578    111662    107631    108190    113578    116406    113553    119162    118787    117091    109348    110443 
dram[2]:    110723    112269    109430    109835    113587    111244    109309    109715    113308    113948    117910    116205    119617    120252    111352    112732 
dram[3]:    111674    112525    111827    109141    110703    110336    110757    109233    115180    113479    117917    115906    117374    116322    112732    108346 
dram[4]:    111307    110705    108323    109378    111329    110596    109773    106846    113514    113624    117754    115868    119080    117836    110591    109125 
dram[5]:    111030    111937    108861    109610    113157    114098    110268    108569    112976    114159    114690    118208    118008    119973    110210    110814 
dram[6]:    109074    113567    108336    111013    111407    110065    109429    112134    114973    117601    114205    118917    119028    117983    109829    110582 
dram[7]:    113459    111960    108783    110607    112026    114958    108587    109726    115969    113620    119962    115289    119589    120620    109415    111110 
dram[8]:    111915    112774    109720    112281    110811    111387    108561    110251    114903    115225    117372    120212    117084    118782    110504    112222 
dram[9]:    114439    110932    109310    107271    114397    109553    110087    107760    117939    114196    119193    112489    121222    118655    110234    109174 
dram[10]:    113547    111492    110157    110430    109411    111594    109582    108990    116626    114777    120750    116700    118338    118675    111298    109674 
dram[11]:    110836    112878    107518    108879    112260    109509    106536    110186    111769    113287    113671    116195    118112    117790    109441    111578 
total dram reads = 21691598
bank skew: 121222/106536 = 1.14
chip skew: 1825782/1790445 = 1.02
number of total write accesses:
dram[0]:      4453      4455      4486      4353      4549      4427      4529      4450      4690      4655      4865      4791      4950      4879      4540      4534 
dram[1]:      4444      4452      4356      4450      4462      4419      4505      4429      4680      4733      4829      4849      4922      4854      4463      4585 
dram[2]:      4400      4479      4383      4416      4457      4504      4470      4537      4690      4675      4790      4871      4877      4831      4455      4511 
dram[3]:      4411      4433      4414      4415      4513      4443      4508      4439      4595      4659      4884      4809      4980      4929      4447      4391 
dram[4]:      4405      4452      4364      4437      4425      4493      4493      4524      4625      4601      4898      4858      4824      4811      4576      4420 
dram[5]:      4438      4393      4360      4450      4495      4510      4447      4496      4677      4650      4788      4839      4906      4888      4460      4446 
dram[6]:      4429      4459      4373      4422      4489      4453      4516      4526      4672      4729      4865      4812      4903      4871      4446      4451 
dram[7]:      4437      4374      4337      4406      4444      4455      4431      4480      4733      4713      4814      4911      4928      4916      4456      4455 
dram[8]:      4457      4451      4397      4462      4523      4461      4430      4461      4595      4696      4906      4805      4869      4864      4423      4463 
dram[9]:      4513      4452      4439      4381      4514      4511      4492      4369      4785      4629      4963      4826      4963      4811      4504      4420 
dram[10]:      4463      4447      4340      4506      4458      4472      4391      4400      4678      4738      4862      4838      4882      4932      4396      4416 
dram[11]:      4427      4480      4382      4369      4540      4501      4462      4402      4667      4630      4857      4898      4894      4869      4437      4504 
total dram writes = 880182
bank skew: 4980/4337 = 1.15
chip skew: 73606/73206 = 1.01
average mf latency per bank:
dram[0]:        709       733       707       733       717       719       715       729       783       795       838       814       784       805       742       732
dram[1]:        699       726       696       693       691       725       695       749       785       773       804       846       755       779       736       705
dram[2]:        729       709       728       719       730       704       703       720       753       761       814       804       796       806       742       735
dram[3]:        750       716       705       700       688       706       705       699       789       775       798       814       739       759       753       731
dram[4]:        697       724       758       690       710       693       688       689       749       781       785       792       775       761      1418       745
dram[5]:        699       713       718       702       689       699       714       683       746       731       823       784       775       789       758       734
dram[6]:        721       735       740       719       738       708       692       700       776       783       821       801       782       778       753       731
dram[7]:        720       750       758       714       750       718       730       698       753       774       834       815       761       786       744       761
dram[8]:        703       708       715       708       690       732       722       720       783       755       809       864       789       792       754       745
dram[9]:        707       726       763       693       717       689       696       748       756       788       792       807       765       780       741       758
dram[10]:        706       694       758       700       702       708       738       705       767       735       825       836       771       759       751       773
dram[11]:        700       683       711       697       674       684       720       723       763       775       760       799       782       758       730       718
maximum mf latency per bank:
dram[0]:       4105      5128      2318      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2673      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4287      4226      4832      3579      4794      4372      4171
dram[4]:       4497      4205      4005      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      2301      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       3859      4608      5284      2313      3949      3475      3729      3766      4409      4857      4146      4405      4224      4871      3729      5270
dram[8]:       4350      4456      3121      4559      3949      3528      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      3352      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3571      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15478430 n_act=1315760 n_pre=1315744 n_ref_event=0 n_req=1867466 n_rd=1825782 n_rd_L2_A=0 n_write=0 n_wr_bk=73606 bw_util=0.3936
n_activity=17014393 dram_eff=0.4465
bk0: 111929a 6180187i bk1: 112964a 6024937i bk2: 110310a 6245638i bk3: 111544a 6184434i bk4: 113579a 5969034i bk5: 114308a 5926167i bk6: 108876a 6317367i bk7: 110692a 6158507i bk8: 114660a 5747772i bk9: 116113a 5586920i bk10: 119222a 5373529i bk11: 118587a 5389751i bk12: 118038a 5472716i bk13: 120053a 5344016i bk14: 112499a 5978907i bk15: 112408a 5998333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295431
Row_Buffer_Locality_read = 0.296517
Row_Buffer_Locality_write = 0.247865
Bank_Level_Parallism = 13.012358
Bank_Level_Parallism_Col = 2.733473
Bank_Level_Parallism_Ready = 1.164304
write_to_read_ratio_blp_rw_average = 0.108276
GrpLevelPara = 2.223481 

BW Util details:
bwutil = 0.393632 
total_CMD = 19301175 
util_bw = 7597552 
Wasted_Col = 8834668 
Wasted_Row = 261695 
Idle = 2607260 

BW Util Bottlenecks: 
RCDc_limit = 16866533 
RCDWRc_limit = 195177 
WTRc_limit = 1414078 
RTWc_limit = 3754260 
CCDLc_limit = 2273329 
rwq = 0 
CCDLc_limit_alone = 1975959 
WTRc_limit_alone = 1357573 
RTWc_limit_alone = 3513395 

Commands details: 
total_CMD = 19301175 
n_nop = 15478430 
Read = 1825782 
Write = 0 
L2_Alloc = 0 
L2_WB = 73606 
n_act = 1315760 
n_pre = 1315744 
n_ref = 0 
n_req = 1867466 
total_req = 1899388 

Dual Bus Interface Util: 
issued_total_row = 2631504 
issued_total_col = 1899388 
Row_Bus_Util =  0.136339 
CoL_Bus_Util = 0.098408 
Either_Row_CoL_Bus_Util = 0.198058 
Issued_on_Two_Bus_Simul_Util = 0.036689 
issued_two_Eff = 0.185246 
queue_avg = 40.484421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.4844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15508836 n_act=1312946 n_pre=1312930 n_ref_event=0 n_req=1843083 n_rd=1801547 n_rd_L2_A=0 n_write=0 n_wr_bk=73432 bw_util=0.3886
n_activity=16973982 dram_eff=0.4418
bk0: 113471a 6105796i bk1: 111298a 6288403i bk2: 108143a 6587840i bk3: 112206a 6221082i bk4: 110578a 6345817i bk5: 111662a 6191132i bk6: 107631a 6509492i bk7: 108190a 6535215i bk8: 113578a 5946381i bk9: 116406a 5760106i bk10: 113553a 5869839i bk11: 119162a 5504467i bk12: 118787a 5552526i bk13: 117091a 5712065i bk14: 109348a 6340006i bk15: 110443a 6339692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287637
Row_Buffer_Locality_read = 0.288898
Row_Buffer_Locality_write = 0.232930
Bank_Level_Parallism = 12.802106
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.157913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.388573 
total_CMD = 19301175 
util_bw = 7499916 
Wasted_Col = 8895700 
Wasted_Row = 263472 
Idle = 2642087 

BW Util Bottlenecks: 
RCDc_limit = 16975656 
RCDWRc_limit = 202080 
WTRc_limit = 1411573 
RTWc_limit = 3609538 
CCDLc_limit = 2227876 
rwq = 0 
CCDLc_limit_alone = 1941818 
WTRc_limit_alone = 1356441 
RTWc_limit_alone = 3378612 

Commands details: 
total_CMD = 19301175 
n_nop = 15508836 
Read = 1801547 
Write = 0 
L2_Alloc = 0 
L2_WB = 73432 
n_act = 1312946 
n_pre = 1312930 
n_ref = 0 
n_req = 1843083 
total_req = 1874979 

Dual Bus Interface Util: 
issued_total_row = 2625876 
issued_total_col = 1874979 
Row_Bus_Util =  0.136047 
CoL_Bus_Util = 0.097143 
Either_Row_CoL_Bus_Util = 0.196482 
Issued_on_Two_Bus_Simul_Util = 0.036708 
issued_two_Eff = 0.186828 
queue_avg = 37.552711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15498586 n_act=1314076 n_pre=1314060 n_ref_event=0 n_req=1852695 n_rd=1811436 n_rd_L2_A=0 n_write=0 n_wr_bk=73346 bw_util=0.3906
n_activity=16981032 dram_eff=0.444
bk0: 110723a 6316636i bk1: 112269a 6185639i bk2: 109430a 6414099i bk3: 109835a 6335033i bk4: 113587a 6057841i bk5: 111244a 6212876i bk6: 109309a 6397991i bk7: 109715a 6328431i bk8: 113308a 5942557i bk9: 113948a 5882408i bk10: 117910a 5580366i bk11: 116205a 5622730i bk12: 119617a 5451533i bk13: 120252a 5421661i bk14: 111352a 6142342i bk15: 112732a 6108834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290723
Row_Buffer_Locality_read = 0.291944
Row_Buffer_Locality_write = 0.237136
Bank_Level_Parallism = 12.882892
Bank_Level_Parallism_Col = 2.713722
Bank_Level_Parallism_Ready = 1.160819
write_to_read_ratio_blp_rw_average = 0.107107
GrpLevelPara = 2.215049 

BW Util details:
bwutil = 0.390605 
total_CMD = 19301175 
util_bw = 7539128 
Wasted_Col = 8867139 
Wasted_Row = 258871 
Idle = 2636037 

BW Util Bottlenecks: 
RCDc_limit = 16931845 
RCDWRc_limit = 197917 
WTRc_limit = 1403324 
RTWc_limit = 3682907 
CCDLc_limit = 2244505 
rwq = 0 
CCDLc_limit_alone = 1952722 
WTRc_limit_alone = 1348714 
RTWc_limit_alone = 3445734 

Commands details: 
total_CMD = 19301175 
n_nop = 15498586 
Read = 1811436 
Write = 0 
L2_Alloc = 0 
L2_WB = 73346 
n_act = 1314076 
n_pre = 1314060 
n_ref = 0 
n_req = 1852695 
total_req = 1884782 

Dual Bus Interface Util: 
issued_total_row = 2628136 
issued_total_col = 1884782 
Row_Bus_Util =  0.136165 
CoL_Bus_Util = 0.097651 
Either_Row_CoL_Bus_Util = 0.197013 
Issued_on_Two_Bus_Simul_Util = 0.036802 
issued_two_Eff = 0.186801 
queue_avg = 38.909382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15504531 n_act=1316239 n_pre=1316223 n_ref_event=0 n_req=1844867 n_rd=1803452 n_rd_L2_A=0 n_write=0 n_wr_bk=73270 bw_util=0.3889
n_activity=17028763 dram_eff=0.4408
bk0: 111674a 6262559i bk1: 112525a 6169433i bk2: 111827a 6217508i bk3: 109141a 6440615i bk4: 110703a 6339886i bk5: 110336a 6325472i bk6: 110757a 6248294i bk7: 109233a 6421467i bk8: 115180a 5845367i bk9: 113479a 5961037i bk10: 117917a 5572858i bk11: 115906a 5693972i bk12: 117374a 5652282i bk13: 116322a 5682046i bk14: 112732a 6136496i bk15: 108346a 6443125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.286541
Row_Buffer_Locality_read = 0.287779
Row_Buffer_Locality_write = 0.232645
Bank_Level_Parallism = 12.786041
Bank_Level_Parallism_Col = 2.704958
Bank_Level_Parallism_Ready = 1.159023
write_to_read_ratio_blp_rw_average = 0.107314
GrpLevelPara = 2.207940 

BW Util details:
bwutil = 0.388934 
total_CMD = 19301175 
util_bw = 7506888 
Wasted_Col = 8937953 
Wasted_Row = 267128 
Idle = 2589206 

BW Util Bottlenecks: 
RCDc_limit = 17048611 
RCDWRc_limit = 201669 
WTRc_limit = 1423232 
RTWc_limit = 3687223 
CCDLc_limit = 2230790 
rwq = 0 
CCDLc_limit_alone = 1939736 
WTRc_limit_alone = 1367456 
RTWc_limit_alone = 3451945 

Commands details: 
total_CMD = 19301175 
n_nop = 15504531 
Read = 1803452 
Write = 0 
L2_Alloc = 0 
L2_WB = 73270 
n_act = 1316239 
n_pre = 1316223 
n_ref = 0 
n_req = 1844867 
total_req = 1876722 

Dual Bus Interface Util: 
issued_total_row = 2632462 
issued_total_col = 1876722 
Row_Bus_Util =  0.136389 
CoL_Bus_Util = 0.097234 
Either_Row_CoL_Bus_Util = 0.196705 
Issued_on_Two_Bus_Simul_Util = 0.036917 
issued_two_Eff = 0.187676 
queue_avg = 38.010574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15512281 n_act=1312291 n_pre=1312275 n_ref_event=0 n_req=1836985 n_rd=1795649 n_rd_L2_A=0 n_write=0 n_wr_bk=73206 bw_util=0.3873
n_activity=16965195 dram_eff=0.4406
bk0: 111307a 6439786i bk1: 110705a 6478022i bk2: 108323a 6684224i bk3: 109378a 6516900i bk4: 111329a 6419333i bk5: 110596a 6473012i bk6: 109773a 6525201i bk7: 106846a 6750216i bk8: 113514a 6086221i bk9: 113624a 6077789i bk10: 117754a 5719079i bk11: 115868a 5830916i bk12: 119080a 5671611i bk13: 117836a 5809408i bk14: 110591a 6339502i bk15: 109125a 6568780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285629
Row_Buffer_Locality_read = 0.286954
Row_Buffer_Locality_write = 0.228082
Bank_Level_Parallism = 12.650354
Bank_Level_Parallism_Col = 2.691317
Bank_Level_Parallism_Ready = 1.156702
write_to_read_ratio_blp_rw_average = 0.104970
GrpLevelPara = 2.200575 

BW Util details:
bwutil = 0.387304 
total_CMD = 19301175 
util_bw = 7475420 
Wasted_Col = 8917463 
Wasted_Row = 260423 
Idle = 2647869 

BW Util Bottlenecks: 
RCDc_limit = 17014276 
RCDWRc_limit = 202911 
WTRc_limit = 1418217 
RTWc_limit = 3579244 
CCDLc_limit = 2217225 
rwq = 0 
CCDLc_limit_alone = 1933067 
WTRc_limit_alone = 1361954 
RTWc_limit_alone = 3351349 

Commands details: 
total_CMD = 19301175 
n_nop = 15512281 
Read = 1795649 
Write = 0 
L2_Alloc = 0 
L2_WB = 73206 
n_act = 1312291 
n_pre = 1312275 
n_ref = 0 
n_req = 1836985 
total_req = 1868855 

Dual Bus Interface Util: 
issued_total_row = 2624566 
issued_total_col = 1868855 
Row_Bus_Util =  0.135980 
CoL_Bus_Util = 0.096826 
Either_Row_CoL_Bus_Util = 0.196304 
Issued_on_Two_Bus_Simul_Util = 0.036502 
issued_two_Eff = 0.185945 
queue_avg = 36.572483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5725
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15502546 n_act=1311691 n_pre=1311675 n_ref_event=0 n_req=1847836 n_rd=1806568 n_rd_L2_A=0 n_write=0 n_wr_bk=73243 bw_util=0.3896
n_activity=16957706 dram_eff=0.4434
bk0: 111030a 6306458i bk1: 111937a 6264039i bk2: 108861a 6471113i bk3: 109610a 6407271i bk4: 113157a 6112725i bk5: 114098a 6042724i bk6: 110268a 6308635i bk7: 108569a 6473835i bk8: 112976a 5999940i bk9: 114159a 5897410i bk10: 114690a 5750444i bk11: 118208a 5515854i bk12: 118008a 5611479i bk13: 119973a 5464311i bk14: 110210a 6278759i bk15: 110814a 6261462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290149
Row_Buffer_Locality_read = 0.291303
Row_Buffer_Locality_write = 0.239605
Bank_Level_Parallism = 12.853928
Bank_Level_Parallism_Col = 2.715870
Bank_Level_Parallism_Ready = 1.161059
write_to_read_ratio_blp_rw_average = 0.107180
GrpLevelPara = 2.213202 

BW Util details:
bwutil = 0.389574 
total_CMD = 19301175 
util_bw = 7519244 
Wasted_Col = 8862625 
Wasted_Row = 261257 
Idle = 2658049 

BW Util Bottlenecks: 
RCDc_limit = 16920748 
RCDWRc_limit = 197334 
WTRc_limit = 1408838 
RTWc_limit = 3686402 
CCDLc_limit = 2238718 
rwq = 0 
CCDLc_limit_alone = 1947260 
WTRc_limit_alone = 1353089 
RTWc_limit_alone = 3450693 

Commands details: 
total_CMD = 19301175 
n_nop = 15502546 
Read = 1806568 
Write = 0 
L2_Alloc = 0 
L2_WB = 73243 
n_act = 1311691 
n_pre = 1311675 
n_ref = 0 
n_req = 1847836 
total_req = 1879811 

Dual Bus Interface Util: 
issued_total_row = 2623366 
issued_total_col = 1879811 
Row_Bus_Util =  0.135917 
CoL_Bus_Util = 0.097394 
Either_Row_CoL_Bus_Util = 0.196808 
Issued_on_Two_Bus_Simul_Util = 0.036503 
issued_two_Eff = 0.185474 
queue_avg = 38.363857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15502701 n_act=1314989 n_pre=1314973 n_ref_event=0 n_req=1849608 n_rd=1808143 n_rd_L2_A=0 n_write=0 n_wr_bk=73416 bw_util=0.3899
n_activity=16999174 dram_eff=0.4427
bk0: 109074a 6517034i bk1: 113567a 6121095i bk2: 108336a 6516317i bk3: 111013a 6322926i bk4: 111407a 6298322i bk5: 110065a 6384721i bk6: 109429a 6406188i bk7: 112134a 6174347i bk8: 114973a 5822363i bk9: 117601a 5644808i bk10: 114205a 5799575i bk11: 118917a 5534595i bk12: 119028a 5518778i bk13: 117983a 5573995i bk14: 109829a 6358148i bk15: 110582a 6311079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289046
Row_Buffer_Locality_read = 0.290132
Row_Buffer_Locality_write = 0.241650
Bank_Level_Parallism = 12.816122
Bank_Level_Parallism_Col = 2.710974
Bank_Level_Parallism_Ready = 1.159186
write_to_read_ratio_blp_rw_average = 0.107177
GrpLevelPara = 2.211573 

BW Util details:
bwutil = 0.389937 
total_CMD = 19301175 
util_bw = 7526236 
Wasted_Col = 8893045 
Wasted_Row = 262162 
Idle = 2619732 

BW Util Bottlenecks: 
RCDc_limit = 16978937 
RCDWRc_limit = 197562 
WTRc_limit = 1400926 
RTWc_limit = 3698085 
CCDLc_limit = 2244487 
rwq = 0 
CCDLc_limit_alone = 1953106 
WTRc_limit_alone = 1345841 
RTWc_limit_alone = 3461789 

Commands details: 
total_CMD = 19301175 
n_nop = 15502701 
Read = 1808143 
Write = 0 
L2_Alloc = 0 
L2_WB = 73416 
n_act = 1314989 
n_pre = 1314973 
n_ref = 0 
n_req = 1849608 
total_req = 1881559 

Dual Bus Interface Util: 
issued_total_row = 2629962 
issued_total_col = 1881559 
Row_Bus_Util =  0.136259 
CoL_Bus_Util = 0.097484 
Either_Row_CoL_Bus_Util = 0.196800 
Issued_on_Two_Bus_Simul_Util = 0.036943 
issued_two_Eff = 0.187719 
queue_avg = 38.223301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2233
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15496591 n_act=1313183 n_pre=1313167 n_ref_event=0 n_req=1857110 n_rd=1815680 n_rd_L2_A=0 n_write=0 n_wr_bk=73290 bw_util=0.3915
n_activity=16981259 dram_eff=0.445
bk0: 113459a 6055761i bk1: 111960a 6156720i bk2: 108783a 6447635i bk3: 110607a 6305874i bk4: 112026a 6200510i bk5: 114958a 5943388i bk6: 108587a 6434403i bk7: 109726a 6310697i bk8: 115969a 5748311i bk9: 113620a 5834462i bk10: 119962a 5387328i bk11: 115289a 5668689i bk12: 119589a 5436734i bk13: 120620a 5395477i bk14: 109415a 6294123i bk15: 111110a 6181625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292890
Row_Buffer_Locality_read = 0.294091
Row_Buffer_Locality_write = 0.240237
Bank_Level_Parallism = 12.921871
Bank_Level_Parallism_Col = 2.727577
Bank_Level_Parallism_Ready = 1.161933
write_to_read_ratio_blp_rw_average = 0.109801
GrpLevelPara = 2.220456 

BW Util details:
bwutil = 0.391473 
total_CMD = 19301175 
util_bw = 7555880 
Wasted_Col = 8844158 
Wasted_Row = 262432 
Idle = 2638705 

BW Util Bottlenecks: 
RCDc_limit = 16878880 
RCDWRc_limit = 197282 
WTRc_limit = 1400325 
RTWc_limit = 3762625 
CCDLc_limit = 2260517 
rwq = 0 
CCDLc_limit_alone = 1963072 
WTRc_limit_alone = 1345453 
RTWc_limit_alone = 3520052 

Commands details: 
total_CMD = 19301175 
n_nop = 15496591 
Read = 1815680 
Write = 0 
L2_Alloc = 0 
L2_WB = 73290 
n_act = 1313183 
n_pre = 1313167 
n_ref = 0 
n_req = 1857110 
total_req = 1888970 

Dual Bus Interface Util: 
issued_total_row = 2626350 
issued_total_col = 1888970 
Row_Bus_Util =  0.136072 
CoL_Bus_Util = 0.097868 
Either_Row_CoL_Bus_Util = 0.197117 
Issued_on_Two_Bus_Simul_Util = 0.036823 
issued_two_Eff = 0.186810 
queue_avg = 39.309425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.3094
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15500730 n_act=1314528 n_pre=1314512 n_ref_event=0 n_req=1855299 n_rd=1814004 n_rd_L2_A=0 n_write=0 n_wr_bk=73263 bw_util=0.3911
n_activity=16988418 dram_eff=0.4444
bk0: 111915a 6198171i bk1: 112774a 6130628i bk2: 109720a 6424146i bk3: 112281a 6186862i bk4: 110811a 6258584i bk5: 111387a 6213154i bk6: 108561a 6402293i bk7: 110251a 6321259i bk8: 114903a 5785957i bk9: 115225a 5770339i bk10: 117372a 5515571i bk11: 120212a 5404162i bk12: 117084a 5623954i bk13: 118782a 5518832i bk14: 110504a 6234026i bk15: 112222a 6108645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291475
Row_Buffer_Locality_read = 0.292570
Row_Buffer_Locality_write = 0.243347
Bank_Level_Parallism = 12.897408
Bank_Level_Parallism_Col = 2.721408
Bank_Level_Parallism_Ready = 1.162472
write_to_read_ratio_blp_rw_average = 0.107154
GrpLevelPara = 2.214848 

BW Util details:
bwutil = 0.391120 
total_CMD = 19301175 
util_bw = 7549068 
Wasted_Col = 8860743 
Wasted_Row = 260799 
Idle = 2630565 

BW Util Bottlenecks: 
RCDc_limit = 16920834 
RCDWRc_limit = 197269 
WTRc_limit = 1391631 
RTWc_limit = 3714582 
CCDLc_limit = 2259252 
rwq = 0 
CCDLc_limit_alone = 1966592 
WTRc_limit_alone = 1337081 
RTWc_limit_alone = 3476472 

Commands details: 
total_CMD = 19301175 
n_nop = 15500730 
Read = 1814004 
Write = 0 
L2_Alloc = 0 
L2_WB = 73263 
n_act = 1314528 
n_pre = 1314512 
n_ref = 0 
n_req = 1855299 
total_req = 1887267 

Dual Bus Interface Util: 
issued_total_row = 2629040 
issued_total_col = 1887267 
Row_Bus_Util =  0.136211 
CoL_Bus_Util = 0.097780 
Either_Row_CoL_Bus_Util = 0.196902 
Issued_on_Two_Bus_Simul_Util = 0.037089 
issued_two_Eff = 0.188363 
queue_avg = 39.068348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15501703 n_act=1315021 n_pre=1315005 n_ref_event=0 n_req=1848449 n_rd=1806851 n_rd_L2_A=0 n_write=0 n_wr_bk=73572 bw_util=0.3897
n_activity=17019115 dram_eff=0.442
bk0: 114439a 6056502i bk1: 110932a 6311345i bk2: 109310a 6439801i bk3: 107271a 6650979i bk4: 114397a 6060826i bk5: 109553a 6362990i bk6: 110087a 6354467i bk7: 107760a 6507852i bk8: 117939a 5585989i bk9: 114196a 5859993i bk10: 119193a 5448129i bk11: 112489a 5886939i bk12: 121222a 5392155i bk13: 118655a 5536363i bk14: 110234a 6320636i bk15: 109174a 6387641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288582
Row_Buffer_Locality_read = 0.289734
Row_Buffer_Locality_write = 0.238569
Bank_Level_Parallism = 12.814165
Bank_Level_Parallism_Col = 2.706753
Bank_Level_Parallism_Ready = 1.161867
write_to_read_ratio_blp_rw_average = 0.105773
GrpLevelPara = 2.206656 

BW Util details:
bwutil = 0.389701 
total_CMD = 19301175 
util_bw = 7521692 
Wasted_Col = 8907820 
Wasted_Row = 266764 
Idle = 2604899 

BW Util Bottlenecks: 
RCDc_limit = 16993664 
RCDWRc_limit = 199141 
WTRc_limit = 1427231 
RTWc_limit = 3635404 
CCDLc_limit = 2235533 
rwq = 0 
CCDLc_limit_alone = 1947664 
WTRc_limit_alone = 1371205 
RTWc_limit_alone = 3403561 

Commands details: 
total_CMD = 19301175 
n_nop = 15501703 
Read = 1806851 
Write = 0 
L2_Alloc = 0 
L2_WB = 73572 
n_act = 1315021 
n_pre = 1315005 
n_ref = 0 
n_req = 1848449 
total_req = 1880423 

Dual Bus Interface Util: 
issued_total_row = 2630026 
issued_total_col = 1880423 
Row_Bus_Util =  0.136262 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.196852 
Issued_on_Two_Bus_Simul_Util = 0.036836 
issued_two_Eff = 0.187125 
queue_avg = 38.327030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15501271 n_act=1312959 n_pre=1312943 n_ref_event=0 n_req=1853448 n_rd=1812041 n_rd_L2_A=0 n_write=0 n_wr_bk=73219 bw_util=0.3907
n_activity=16960021 dram_eff=0.4446
bk0: 113547a 6138351i bk1: 111492a 6247600i bk2: 110157a 6366851i bk3: 110430a 6327018i bk4: 109411a 6426866i bk5: 111594a 6204595i bk6: 109582a 6362098i bk7: 108990a 6427668i bk8: 116626a 5749236i bk9: 114777a 5797355i bk10: 120750a 5358974i bk11: 116700a 5622803i bk12: 118338a 5522828i bk13: 118675a 5511507i bk14: 111298a 6194008i bk15: 109674a 6334775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291614
Row_Buffer_Locality_read = 0.292902
Row_Buffer_Locality_write = 0.235250
Bank_Level_Parallism = 12.881828
Bank_Level_Parallism_Col = 2.712172
Bank_Level_Parallism_Ready = 1.160296
write_to_read_ratio_blp_rw_average = 0.105700
GrpLevelPara = 2.211931 

BW Util details:
bwutil = 0.390704 
total_CMD = 19301175 
util_bw = 7541040 
Wasted_Col = 8849927 
Wasted_Row = 259927 
Idle = 2650281 

BW Util Bottlenecks: 
RCDc_limit = 16894309 
RCDWRc_limit = 199090 
WTRc_limit = 1405561 
RTWc_limit = 3642940 
CCDLc_limit = 2252209 
rwq = 0 
CCDLc_limit_alone = 1962782 
WTRc_limit_alone = 1350584 
RTWc_limit_alone = 3408490 

Commands details: 
total_CMD = 19301175 
n_nop = 15501271 
Read = 1812041 
Write = 0 
L2_Alloc = 0 
L2_WB = 73219 
n_act = 1312959 
n_pre = 1312943 
n_ref = 0 
n_req = 1853448 
total_req = 1885260 

Dual Bus Interface Util: 
issued_total_row = 2625902 
issued_total_col = 1885260 
Row_Bus_Util =  0.136049 
CoL_Bus_Util = 0.097676 
Either_Row_CoL_Bus_Util = 0.196874 
Issued_on_Two_Bus_Simul_Util = 0.036851 
issued_two_Eff = 0.187178 
queue_avg = 38.847996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.848
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19301175 n_nop=15519568 n_act=1310273 n_pre=1310257 n_ref_event=0 n_req=1831828 n_rd=1790445 n_rd_L2_A=0 n_write=0 n_wr_bk=73319 bw_util=0.3862
n_activity=16944395 dram_eff=0.44
bk0: 110836a 6399698i bk1: 112878a 6255933i bk2: 107518a 6694504i bk3: 108879a 6631599i bk4: 112260a 6329893i bk5: 109509a 6518840i bk6: 106536a 6819471i bk7: 110186a 6474871i bk8: 111769a 6238251i bk9: 113287a 6077780i bk10: 113671a 5943770i bk11: 116195a 5788004i bk12: 118112a 5708677i bk13: 117790a 5723165i bk14: 109441a 6441747i bk15: 111578a 6284419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.284719
Row_Buffer_Locality_read = 0.285834
Row_Buffer_Locality_write = 0.236498
Bank_Level_Parallism = 12.671844
Bank_Level_Parallism_Col = 2.689499
Bank_Level_Parallism_Ready = 1.158257
write_to_read_ratio_blp_rw_average = 0.103727
GrpLevelPara = 2.199863 

BW Util details:
bwutil = 0.386249 
total_CMD = 19301175 
util_bw = 7455056 
Wasted_Col = 8913809 
Wasted_Row = 260999 
Idle = 2671311 

BW Util Bottlenecks: 
RCDc_limit = 17011164 
RCDWRc_limit = 200118 
WTRc_limit = 1416217 
RTWc_limit = 3551687 
CCDLc_limit = 2202820 
rwq = 0 
CCDLc_limit_alone = 1920014 
WTRc_limit_alone = 1360574 
RTWc_limit_alone = 3324524 

Commands details: 
total_CMD = 19301175 
n_nop = 15519568 
Read = 1790445 
Write = 0 
L2_Alloc = 0 
L2_WB = 73319 
n_act = 1310273 
n_pre = 1310257 
n_ref = 0 
n_req = 1831828 
total_req = 1863764 

Dual Bus Interface Util: 
issued_total_row = 2620530 
issued_total_col = 1863764 
Row_Bus_Util =  0.135770 
CoL_Bus_Util = 0.096562 
Either_Row_CoL_Bus_Util = 0.195926 
Issued_on_Two_Bus_Simul_Util = 0.036406 
issued_two_Eff = 0.185817 
queue_avg = 36.177399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1578052, Miss = 909218, Miss_rate = 0.576, Pending_hits = 10831, Reservation_fails = 0
L2_cache_bank[1]: Access = 1608230, Miss = 916784, Miss_rate = 0.570, Pending_hits = 10782, Reservation_fails = 0
L2_cache_bank[2]: Access = 1595766, Miss = 895259, Miss_rate = 0.561, Pending_hits = 9737, Reservation_fails = 259
L2_cache_bank[3]: Access = 1670881, Miss = 906612, Miss_rate = 0.543, Pending_hits = 9834, Reservation_fails = 510
L2_cache_bank[4]: Access = 1590704, Miss = 905349, Miss_rate = 0.569, Pending_hits = 9989, Reservation_fails = 10
L2_cache_bank[5]: Access = 1583090, Miss = 906321, Miss_rate = 0.573, Pending_hits = 10275, Reservation_fails = 333
L2_cache_bank[6]: Access = 1611964, Miss = 908307, Miss_rate = 0.563, Pending_hits = 9829, Reservation_fails = 5
L2_cache_bank[7]: Access = 1579918, Miss = 895437, Miss_rate = 0.567, Pending_hits = 9881, Reservation_fails = 0
L2_cache_bank[8]: Access = 1914099, Miss = 901885, Miss_rate = 0.471, Pending_hits = 9366, Reservation_fails = 51
L2_cache_bank[9]: Access = 1607052, Miss = 894112, Miss_rate = 0.556, Pending_hits = 9280, Reservation_fails = 0
L2_cache_bank[10]: Access = 1602748, Miss = 899338, Miss_rate = 0.561, Pending_hits = 10094, Reservation_fails = 0
L2_cache_bank[11]: Access = 1560594, Miss = 907496, Miss_rate = 0.582, Pending_hits = 9735, Reservation_fails = 440
L2_cache_bank[12]: Access = 1654245, Miss = 896407, Miss_rate = 0.542, Pending_hits = 9942, Reservation_fails = 0
L2_cache_bank[13]: Access = 1615586, Miss = 911979, Miss_rate = 0.564, Pending_hits = 10275, Reservation_fails = 668
L2_cache_bank[14]: Access = 1639673, Miss = 907929, Miss_rate = 0.554, Pending_hits = 10572, Reservation_fails = 511
L2_cache_bank[15]: Access = 1608664, Miss = 908030, Miss_rate = 0.564, Pending_hits = 10378, Reservation_fails = 11
L2_cache_bank[16]: Access = 1593074, Miss = 900974, Miss_rate = 0.566, Pending_hits = 9655, Reservation_fails = 0
L2_cache_bank[17]: Access = 1623795, Miss = 913221, Miss_rate = 0.562, Pending_hits = 10496, Reservation_fails = 252
L2_cache_bank[18]: Access = 1591327, Miss = 916952, Miss_rate = 0.576, Pending_hits = 10385, Reservation_fails = 0
L2_cache_bank[19]: Access = 1605510, Miss = 890199, Miss_rate = 0.554, Pending_hits = 9660, Reservation_fails = 664
L2_cache_bank[20]: Access = 1630651, Miss = 909843, Miss_rate = 0.558, Pending_hits = 9972, Reservation_fails = 0
L2_cache_bank[21]: Access = 1586411, Miss = 902450, Miss_rate = 0.569, Pending_hits = 9618, Reservation_fails = 0
L2_cache_bank[22]: Access = 1601036, Miss = 890286, Miss_rate = 0.556, Pending_hits = 9368, Reservation_fails = 631
L2_cache_bank[23]: Access = 1590504, Miss = 900447, Miss_rate = 0.566, Pending_hits = 9295, Reservation_fails = 0
L2_total_cache_accesses = 38843574
L2_total_cache_misses = 21694835
L2_total_cache_miss_rate = 0.5585
L2_total_cache_pending_hits = 239249
L2_total_cache_reservation_fails = 4345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15483480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11026282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10665316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 239226
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1426010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37414304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1429270
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4345
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=38843574
icnt_total_pkts_simt_to_mem=38843574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38843574
Req_Network_cycles = 7526387
Req_Network_injected_packets_per_cycle =       5.1610 
Req_Network_conflicts_per_cycle =       0.9720
Req_Network_conflicts_per_cycle_util =       1.1090
Req_Bank_Level_Parallism =       5.8885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7370
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2191

Reply_Network_injected_packets_num = 38843574
Reply_Network_cycles = 7526387
Reply_Network_injected_packets_per_cycle =        5.1610
Reply_Network_conflicts_per_cycle =        1.3361
Reply_Network_conflicts_per_cycle_util =       1.5226
Reply_Bank_Level_Parallism =       5.8814
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3457
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1720
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 50 min, 46 sec (60646 sec)
gpgpu_simulation_rate = 26346 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 33386
gpu_sim_insn = 15657420
gpu_ipc =     468.9816
gpu_tot_sim_cycle = 7559773
gpu_tot_sim_insn = 1613451554
gpu_tot_ipc =     213.4259
gpu_tot_issued_cta = 11100
gpu_occupancy = 74.0445% 
gpu_tot_occupancy = 89.8230% 
max_total_param_size = 0
gpu_stall_dramfull = 20621
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3352
partiton_level_parallism_total  =       5.1573
partiton_level_parallism_util =       5.3106
partiton_level_parallism_util_total  =       5.8861
L2_BW  =     189.3616 GB/Sec
L2_BW_total  =     225.2725 GB/Sec
gpu_total_sim_rate=26471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1483222, Miss = 1262799, Miss_rate = 0.851, Pending_hits = 39782, Reservation_fails = 188225
	L1D_cache_core[1]: Access = 1474475, Miss = 1258141, Miss_rate = 0.853, Pending_hits = 41076, Reservation_fails = 190214
	L1D_cache_core[2]: Access = 1502517, Miss = 1290930, Miss_rate = 0.859, Pending_hits = 35755, Reservation_fails = 198525
	L1D_cache_core[3]: Access = 1466564, Miss = 1245376, Miss_rate = 0.849, Pending_hits = 45147, Reservation_fails = 190619
	L1D_cache_core[4]: Access = 1434729, Miss = 1226279, Miss_rate = 0.855, Pending_hits = 38265, Reservation_fails = 178974
	L1D_cache_core[5]: Access = 1470955, Miss = 1260396, Miss_rate = 0.857, Pending_hits = 38102, Reservation_fails = 190089
	L1D_cache_core[6]: Access = 1459580, Miss = 1226998, Miss_rate = 0.841, Pending_hits = 46389, Reservation_fails = 189646
	L1D_cache_core[7]: Access = 1453623, Miss = 1236328, Miss_rate = 0.851, Pending_hits = 39257, Reservation_fails = 179421
	L1D_cache_core[8]: Access = 1474516, Miss = 1250075, Miss_rate = 0.848, Pending_hits = 43731, Reservation_fails = 195989
	L1D_cache_core[9]: Access = 1482898, Miss = 1268889, Miss_rate = 0.856, Pending_hits = 37467, Reservation_fails = 194709
	L1D_cache_core[10]: Access = 1475202, Miss = 1265496, Miss_rate = 0.858, Pending_hits = 40674, Reservation_fails = 199751
	L1D_cache_core[11]: Access = 1476239, Miss = 1259862, Miss_rate = 0.853, Pending_hits = 41182, Reservation_fails = 195622
	L1D_cache_core[12]: Access = 1483353, Miss = 1276702, Miss_rate = 0.861, Pending_hits = 35293, Reservation_fails = 188732
	L1D_cache_core[13]: Access = 1442835, Miss = 1221947, Miss_rate = 0.847, Pending_hits = 43999, Reservation_fails = 187758
	L1D_cache_core[14]: Access = 1497945, Miss = 1276613, Miss_rate = 0.852, Pending_hits = 44223, Reservation_fails = 202445
	L1D_cache_core[15]: Access = 1457402, Miss = 1236803, Miss_rate = 0.849, Pending_hits = 43001, Reservation_fails = 190357
	L1D_cache_core[16]: Access = 1495802, Miss = 1284006, Miss_rate = 0.858, Pending_hits = 37257, Reservation_fails = 196276
	L1D_cache_core[17]: Access = 1460807, Miss = 1237965, Miss_rate = 0.847, Pending_hits = 41648, Reservation_fails = 186712
	L1D_cache_core[18]: Access = 1484076, Miss = 1264319, Miss_rate = 0.852, Pending_hits = 39007, Reservation_fails = 190658
	L1D_cache_core[19]: Access = 1466000, Miss = 1251064, Miss_rate = 0.853, Pending_hits = 42389, Reservation_fails = 192171
	L1D_cache_core[20]: Access = 1451929, Miss = 1239306, Miss_rate = 0.854, Pending_hits = 40890, Reservation_fails = 189567
	L1D_cache_core[21]: Access = 1494868, Miss = 1284643, Miss_rate = 0.859, Pending_hits = 39841, Reservation_fails = 199445
	L1D_cache_core[22]: Access = 1451415, Miss = 1228329, Miss_rate = 0.846, Pending_hits = 45396, Reservation_fails = 190747
	L1D_cache_core[23]: Access = 1503531, Miss = 1280645, Miss_rate = 0.852, Pending_hits = 42727, Reservation_fails = 200370
	L1D_cache_core[24]: Access = 1469191, Miss = 1256348, Miss_rate = 0.855, Pending_hits = 39231, Reservation_fails = 191930
	L1D_cache_core[25]: Access = 1476192, Miss = 1264868, Miss_rate = 0.857, Pending_hits = 39205, Reservation_fails = 194114
	L1D_cache_core[26]: Access = 1448527, Miss = 1237291, Miss_rate = 0.854, Pending_hits = 38261, Reservation_fails = 183066
	L1D_cache_core[27]: Access = 1470416, Miss = 1252768, Miss_rate = 0.852, Pending_hits = 41606, Reservation_fails = 197749
	L1D_cache_core[28]: Access = 1451177, Miss = 1236081, Miss_rate = 0.852, Pending_hits = 40279, Reservation_fails = 182821
	L1D_cache_core[29]: Access = 1462045, Miss = 1237638, Miss_rate = 0.847, Pending_hits = 46724, Reservation_fails = 191957
	L1D_total_cache_accesses = 44122031
	L1D_total_cache_misses = 37618905
	L1D_total_cache_miss_rate = 0.8526
	L1D_total_cache_pending_hits = 1227804
	L1D_total_cache_reservation_fails = 5748659
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3905938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33839326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5709978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3705247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1227784
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42678295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443736

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4579973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129006
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 11100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
118830, 117568, 119154, 119146, 119173, 119963, 119015, 119117, 121541, 118545, 118570, 118266, 119562, 120446, 120503, 120454, 120642, 118873, 121594, 125286, 118324, 122080, 119314, 118980, 119666, 118697, 118184, 119802, 118621, 119727, 118282, 118966, 
gpgpu_n_tot_thrd_icount = 3667802336
gpgpu_n_tot_w_icount = 114618823
gpgpu_n_stall_shd_mem = 12168386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37544573
gpgpu_n_mem_write_global = 1443736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 157967237
gpgpu_n_store_insn = 3999797
gpgpu_n_shmem_insn = 181452744
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5959680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11094652
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2013005	W0_Idle:30109707	W0_Scoreboard:671606777	W1:12514343	W2:22175274	W3:5753911	W4:4529463	W5:3676723	W6:3118291	W7:2765867	W8:2633210	W9:2384245	W10:2112080	W11:1848535	W12:1631443	W13:1466446	W14:1281628	W15:1146239	W16:1044455	W17:907182	W18:838933	W19:862276	W20:819719	W21:597690	W22:467822	W23:372893	W24:328415	W25:294408	W26:274703	W27:281332	W28:282373	W29:284241	W30:276034	W31:240294	W32:37408355
single_issue_nums: WS0:28671396	WS1:28652349	WS2:28649911	WS3:28645167	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300356584 {8:37544573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57749440 {40:1443736,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1501782920 {40:37544573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11549888 {8:1443736,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 434 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 3 
mrq_lat_table:3490949 	146050 	282056 	570762 	1311632 	2296042 	3945554 	5581925 	4004176 	556839 	66368 	27682 	503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15306983 	11499197 	11621305 	516695 	42291 	1838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37362706 	783628 	612688 	220892 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34583326 	3117860 	547936 	243488 	221029 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7197 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        62        64        60        56        60        55        64        64        64        63        62        64        64        64        64 
dram[1]:        61        64        64        64        62        64        64        64        64        64        64        60        64        64        64        64 
dram[2]:        57        64        57        64        64        64        60        63        64        64        64        60        64        64        64        64 
dram[3]:        63        63        57        64        56        64        61        63        64        64        63        62        64        64        64        64 
dram[4]:        61        58        57        64        59        64        63        58        64        64        62        60        64        64        64        64 
dram[5]:        64        63        64        64        64        63        64        64        64        64        61        61        64        64        64        64 
dram[6]:        63        63        51        59        56        64        64        64        64        64        64        62        64        64        64        64 
dram[7]:        63        62        54        64        56        64        64        60        64        64        62        63        64        64        64        64 
dram[8]:        64        63        64        52        61        64        61        64        64        64        61        63        64        64        64        64 
dram[9]:        64        61        61        64        64        62        64        64        64        64        63        64        64        64        64        64 
dram[10]:        64        63        64        62        62        60        51        64        64        64        55        62        64        64        60        64 
dram[11]:        64        64        60        54        59        62        63        64        64        64        59        61        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41695     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54357    120850     35189     62383     42943     45592     88207     55061     38826    101506     32875     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     39603     67983     66145     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     46545     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     45711     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     30241     72492     50590     53993     46280    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     48852     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.412182  1.423460  1.403167  1.409533  1.420434  1.425389  1.399947  1.406666  1.431612  1.432198  1.460752  1.453582  1.447179  1.454586  1.409573  1.404067 
dram[1]:  1.409728  1.412253  1.383835  1.411275  1.399177  1.403609  1.385424  1.394032  1.406341  1.423406  1.412001  1.447834  1.436602  1.431313  1.392107  1.394139 
dram[2]:  1.405262  1.408440  1.399390  1.393324  1.415479  1.404266  1.395662  1.403454  1.418898  1.417653  1.445137  1.435574  1.450365  1.450573  1.394781  1.405921 
dram[3]:  1.406317  1.407892  1.403309  1.391514  1.398063  1.399849  1.396296  1.389562  1.410588  1.411464  1.433368  1.419560  1.425594  1.433023  1.403877  1.382913 
dram[4]:  1.399863  1.397851  1.386350  1.387372  1.395222  1.396774  1.395331  1.379802  1.406539  1.410663  1.435550  1.426896  1.436997  1.428996  1.414665  1.382232 
dram[5]:  1.405991  1.401849  1.394939  1.405025  1.414551  1.418435  1.405400  1.398333  1.412569  1.419402  1.423759  1.443112  1.437442  1.445659  1.398065  1.398756 
dram[6]:  1.393420  1.415285  1.384295  1.402908  1.406778  1.400642  1.395467  1.409650  1.420098  1.434874  1.420189  1.442991  1.444594  1.433907  1.392061  1.392297 
dram[7]:  1.416516  1.406918  1.396857  1.401057  1.410827  1.428570  1.397183  1.399724  1.429274  1.421546  1.457300  1.439843  1.446656  1.459576  1.400591  1.398636 
dram[8]:  1.412644  1.417746  1.395220  1.407768  1.405609  1.406487  1.392077  1.405315  1.421183  1.429560  1.440403  1.457894  1.437325  1.440883  1.392307  1.405186 
dram[9]:  1.410772  1.400184  1.395910  1.383382  1.417343  1.392116  1.404434  1.387044  1.436374  1.418399  1.438816  1.416310  1.452722  1.433116  1.394490  1.391672 
dram[10]:  1.416607  1.407547  1.401202  1.403879  1.400224  1.410944  1.396353  1.399877  1.433723  1.426313  1.462259  1.433231  1.440406  1.438096  1.399522  1.399043 
dram[11]:  1.393870  1.409932  1.377589  1.388875  1.402216  1.393989  1.379357  1.396543  1.399089  1.411691  1.416897  1.432316  1.436296  1.431779  1.390061  1.390809 
average row locality = 22280538/15766652 = 1.413143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    112405    113436    110763    111982    114034    114765    109344    111127    115135    116616    119720    119090    118555    120551    112956    112882 
dram[1]:    113921    111761    108579    112650    111021    112114    108073    108637    114062    116872    114048    119634    119315    117600    109773    110886 
dram[2]:    111183    112741    109902    110262    114046    111709    109766    110162    113805    114446    118428    116707    120129    120776    111812    113196 
dram[3]:    112145    112983    112292    109586    111172    110794    111226    109660    115676    113976    118427    116391    117916    116837    113187    108817 
dram[4]:    111766    111153    108757    109821    111780    111044    110228    107287    113996    114138    118258    116359    119583    118360    111027    109552 
dram[5]:    111465    112380    109284    110079    113604    114557    110682    109003    113448    114668    115176    118724    118480    120489    110646    111257 
dram[6]:    109535    114046    108782    111476    111846    110544    109877    112594    115453    118082    114680    119420    119551    118522    110274    111045 
dram[7]:    113935    112411    109215    111033    112452    115420    109031    110198    116475    114106    120455    115787    120142    121138    109894    111544 
dram[8]:    112390    113235    110145    112716    111284    111838    109008    110727    115386    115715    117883    120711    117612    119309    110982    112670 
dram[9]:    114900    111385    109776    107714    114878    110000    110546    108214    118445    114676    119711    112974    121752    119138    110713    109613 
dram[10]:    113993    111964    110598    110884    109868    112045    109991    109439    117119    115273    121239    117188    118855    119176    111744    110130 
dram[11]:    111289    113346    107930    109306    112705    109971    106955    110654    112250    113771    114167    116673    118608    118292    109856    112014 
total dram reads = 21781815
bank skew: 121752/106955 = 1.14
chip skew: 1833361/1797787 = 1.02
number of total write accesses:
dram[0]:      4461      4466      4494      4363      4556      4444      4532      4463      4695      4671      4873      4802      4961      4891      4550      4544 
dram[1]:      4459      4458      4360      4460      4473      4427      4511      4436      4689      4750      4844      4864      4933      4871      4476      4595 
dram[2]:      4418      4491      4392      4426      4468      4507      4480      4550      4699      4687      4799      4883      4893      4843      4471      4524 
dram[3]:      4426      4441      4421      4423      4527      4455      4513      4447      4602      4666      4898      4823      4991      4949      4460      4404 
dram[4]:      4417      4473      4376      4446      4435      4501      4502      4536      4640      4614      4907      4867      4831      4816      4588      4437 
dram[5]:      4457      4404      4370      4461      4509      4521      4456      4503      4682      4657      4801      4848      4912      4894      4474      4451 
dram[6]:      4436      4466      4387      4430      4499      4464      4520      4532      4675      4738      4878      4826      4914      4887      4461      4462 
dram[7]:      4448      4382      4346      4415      4465      4465      4438      4490      4740      4723      4824      4928      4933      4922      4474      4471 
dram[8]:      4473      4461      4410      4466      4535      4472      4439      4468      4606      4703      4914      4813      4879      4878      4439      4469 
dram[9]:      4519      4464      4452      4390      4528      4520      4500      4381      4796      4646      4975      4841      4979      4823      4515      4435 
dram[10]:      4472      4457      4349      4517      4473      4483      4410      4404      4689      4745      4868      4850      4899      4945      4408      4429 
dram[11]:      4438      4487      4391      4381      4548      4513      4473      4409      4677      4636      4866      4911      4903      4879      4449      4518 
total dram writes = 882240
bank skew: 4991/4346 = 1.15
chip skew: 73766/73386 = 1.01
average mf latency per bank:
dram[0]:        708       732       706       732       716       718       714       728       781       794       836       813       783       804       741       731
dram[1]:        698       725       696       692       690       724       694       748       784       772       803       845       754       778       735       704
dram[2]:        727       708       727       718       729       703       703       719       752       760       813       803       795       805       740       734
dram[3]:        749       715       704       700       688       705       704       698       788       774       797       813       737       758       752       730
dram[4]:        696       723       757       689       709       692       687       688       748       780       784       791       774       760      1415       744
dram[5]:        698       712       717       701       688       698       714       682       745       730       822       783       774       788       757       733
dram[6]:        720       734       739       718       737       707       691       699       775       781       820       800       781       777       752       730
dram[7]:        719       749       757       713       749       717       729       697       752       773       833       814       760       785       743       760
dram[8]:        702       707       714       708       689       731       721       719       781       754       808       863       787       791       753       744
dram[9]:        706       725       762       693       716       688       695       747       755       787       791       806       764       778       740       757
dram[10]:        706       694       757       699       701       707       737       705       766       734       824       835       770       758       750       772
dram[11]:        699       683       710       697       673       684       719       722       762       774       759       798       781       757       729       718
maximum mf latency per bank:
dram[0]:       4105      5128      2318      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2673      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4287      4226      4832      3579      4794      4372      4171
dram[4]:       4497      4205      4005      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      2301      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       3859      4608      5284      2313      3949      3475      3729      3766      4409      4857      4146      4405      4224      4871      3729      5270
dram[8]:       4350      4456      3121      4559      3949      3528      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      3352      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3571      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15555889 n_act=1315975 n_pre=1315959 n_ref_event=0 n_req=1875169 n_rd=1833361 n_rd_L2_A=0 n_write=0 n_wr_bk=73766 bw_util=0.3935
n_activity=17067927 dram_eff=0.4469
bk0: 112405a 6262624i bk1: 113436a 6106998i bk2: 110763a 6327712i bk3: 111982a 6266446i bk4: 114034a 6051465i bk5: 114765a 6008203i bk6: 109344a 6400192i bk7: 111127a 6240988i bk8: 115135a 5830418i bk9: 116616a 5668751i bk10: 119720a 5455283i bk11: 119090a 5471418i bk12: 118555a 5554371i bk13: 120551a 5425691i bk14: 112956a 6060587i bk15: 112882a 6080186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.298211
Row_Buffer_Locality_read = 0.299337
Row_Buffer_Locality_write = 0.248828
Bank_Level_Parallism = 12.987202
Bank_Level_Parallism_Col = 2.731123
Bank_Level_Parallism_Ready = 1.163976
write_to_read_ratio_blp_rw_average = 0.108293
GrpLevelPara = 2.222055 

BW Util details:
bwutil = 0.393490 
total_CMD = 19386790 
util_bw = 7628508 
Wasted_Col = 8843818 
Wasted_Row = 263221 
Idle = 2651243 

BW Util Bottlenecks: 
RCDc_limit = 16868885 
RCDWRc_limit = 195420 
WTRc_limit = 1414668 
RTWc_limit = 3757544 
CCDLc_limit = 2279492 
rwq = 0 
CCDLc_limit_alone = 1981939 
WTRc_limit_alone = 1358157 
RTWc_limit_alone = 3516502 

Commands details: 
total_CMD = 19386790 
n_nop = 15555889 
Read = 1833361 
Write = 0 
L2_Alloc = 0 
L2_WB = 73766 
n_act = 1315975 
n_pre = 1315959 
n_ref = 0 
n_req = 1875169 
total_req = 1907127 

Dual Bus Interface Util: 
issued_total_row = 2631934 
issued_total_col = 1907127 
Row_Bus_Util =  0.135759 
CoL_Bus_Util = 0.098372 
Either_Row_CoL_Bus_Util = 0.197604 
Issued_on_Two_Bus_Simul_Util = 0.036528 
issued_two_Eff = 0.184855 
queue_avg = 40.312046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15586412 n_act=1313181 n_pre=1313165 n_ref_event=0 n_req=1850618 n_rd=1808946 n_rd_L2_A=0 n_write=0 n_wr_bk=73606 bw_util=0.3884
n_activity=17028098 dram_eff=0.4422
bk0: 113921a 6187702i bk1: 111761a 6371167i bk2: 108579a 6670814i bk3: 112650a 6303866i bk4: 111021a 6428134i bk5: 112114a 6273441i bk6: 108073a 6592164i bk7: 108637a 6617940i bk8: 114062a 6028198i bk9: 116872a 5841873i bk10: 114048a 5951655i bk11: 119634a 5586026i bk12: 119315a 5633615i bk13: 117600a 5792853i bk14: 109773a 6421820i bk15: 110886a 6421968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290411
Row_Buffer_Locality_read = 0.291714
Row_Buffer_Locality_write = 0.233850
Bank_Level_Parallism = 12.778169
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.157601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.388420 
total_CMD = 19386790 
util_bw = 7530208 
Wasted_Col = 8904609 
Wasted_Row = 265352 
Idle = 2686621 

BW Util Bottlenecks: 
RCDc_limit = 16978251 
RCDWRc_limit = 202506 
WTRc_limit = 1412341 
RTWc_limit = 3613054 
CCDLc_limit = 2233343 
rwq = 0 
CCDLc_limit_alone = 1947100 
WTRc_limit_alone = 1357199 
RTWc_limit_alone = 3381953 

Commands details: 
total_CMD = 19386790 
n_nop = 15586412 
Read = 1808946 
Write = 0 
L2_Alloc = 0 
L2_WB = 73606 
n_act = 1313181 
n_pre = 1313165 
n_ref = 0 
n_req = 1850618 
total_req = 1882552 

Dual Bus Interface Util: 
issued_total_row = 2626346 
issued_total_col = 1882552 
Row_Bus_Util =  0.135471 
CoL_Bus_Util = 0.097105 
Either_Row_CoL_Bus_Util = 0.196029 
Issued_on_Two_Bus_Simul_Util = 0.036547 
issued_two_Eff = 0.186434 
queue_avg = 37.393715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3937
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15575942 n_act=1314300 n_pre=1314284 n_ref_event=0 n_req=1860482 n_rd=1819070 n_rd_L2_A=0 n_write=0 n_wr_bk=73531 bw_util=0.3905
n_activity=17034011 dram_eff=0.4444
bk0: 111183a 6398269i bk1: 112741a 6267776i bk2: 109902a 6496361i bk3: 110262a 6417607i bk4: 114046a 6140200i bk5: 111709a 6295387i bk6: 109766a 6480227i bk7: 110162a 6410478i bk8: 113805a 6024249i bk9: 114446a 5963761i bk10: 118428a 5661623i bk11: 116707a 5703989i bk12: 120129a 5532522i bk13: 120776a 5503080i bk14: 111812a 6223917i bk15: 113196a 6190423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293571
Row_Buffer_Locality_read = 0.294825
Row_Buffer_Locality_write = 0.238482
Bank_Level_Parallism = 12.858308
Bank_Level_Parallism_Col = 2.711642
Bank_Level_Parallism_Ready = 1.160566
write_to_read_ratio_blp_rw_average = 0.107168
GrpLevelPara = 2.213830 

BW Util details:
bwutil = 0.390493 
total_CMD = 19386790 
util_bw = 7570404 
Wasted_Col = 8875797 
Wasted_Row = 260389 
Idle = 2680200 

BW Util Bottlenecks: 
RCDc_limit = 16934407 
RCDWRc_limit = 198196 
WTRc_limit = 1404073 
RTWc_limit = 3686791 
CCDLc_limit = 2249898 
rwq = 0 
CCDLc_limit_alone = 1957914 
WTRc_limit_alone = 1349449 
RTWc_limit_alone = 3449431 

Commands details: 
total_CMD = 19386790 
n_nop = 15575942 
Read = 1819070 
Write = 0 
L2_Alloc = 0 
L2_WB = 73531 
n_act = 1314300 
n_pre = 1314284 
n_ref = 0 
n_req = 1860482 
total_req = 1892601 

Dual Bus Interface Util: 
issued_total_row = 2628584 
issued_total_col = 1892601 
Row_Bus_Util =  0.135586 
CoL_Bus_Util = 0.097623 
Either_Row_CoL_Bus_Util = 0.196569 
Issued_on_Two_Bus_Simul_Util = 0.036640 
issued_two_Eff = 0.186399 
queue_avg = 38.744888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15581900 n_act=1316459 n_pre=1316443 n_ref_event=0 n_req=1852644 n_rd=1811085 n_rd_L2_A=0 n_write=0 n_wr_bk=73446 bw_util=0.3888
n_activity=17083208 dram_eff=0.4413
bk0: 112145a 6344719i bk1: 112983a 6251457i bk2: 112292a 6299823i bk3: 109586a 6523401i bk4: 111172a 6421737i bk5: 110794a 6407575i bk6: 111226a 6330781i bk7: 109660a 6504164i bk8: 115676a 5927513i bk9: 113976a 6043116i bk10: 118427a 5654665i bk11: 116391a 5775128i bk12: 117916a 5733321i bk13: 116837a 5762895i bk14: 113187a 6218601i bk15: 108817a 6524639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289417
Row_Buffer_Locality_read = 0.290690
Row_Buffer_Locality_write = 0.233932
Bank_Level_Parallism = 12.761999
Bank_Level_Parallism_Col = 2.702867
Bank_Level_Parallism_Ready = 1.158825
write_to_read_ratio_blp_rw_average = 0.107356
GrpLevelPara = 2.206661 

BW Util details:
bwutil = 0.388828 
total_CMD = 19386790 
util_bw = 7538124 
Wasted_Col = 8946964 
Wasted_Row = 268593 
Idle = 2633109 

BW Util Bottlenecks: 
RCDc_limit = 17051072 
RCDWRc_limit = 201977 
WTRc_limit = 1424006 
RTWc_limit = 3691159 
CCDLc_limit = 2236632 
rwq = 0 
CCDLc_limit_alone = 1945385 
WTRc_limit_alone = 1368216 
RTWc_limit_alone = 3455702 

Commands details: 
total_CMD = 19386790 
n_nop = 15581900 
Read = 1811085 
Write = 0 
L2_Alloc = 0 
L2_WB = 73446 
n_act = 1316459 
n_pre = 1316443 
n_ref = 0 
n_req = 1852644 
total_req = 1884531 

Dual Bus Interface Util: 
issued_total_row = 2632902 
issued_total_col = 1884531 
Row_Bus_Util =  0.135809 
CoL_Bus_Util = 0.097207 
Either_Row_CoL_Bus_Util = 0.196262 
Issued_on_Two_Bus_Simul_Util = 0.036754 
issued_two_Eff = 0.187270 
queue_avg = 37.849689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15589812 n_act=1312517 n_pre=1312501 n_ref_event=0 n_req=1844589 n_rd=1803109 n_rd_L2_A=0 n_write=0 n_wr_bk=73386 bw_util=0.3872
n_activity=17019542 dram_eff=0.441
bk0: 111766a 6521874i bk1: 111153a 6559831i bk2: 108757a 6766484i bk3: 109821a 6599020i bk4: 111780a 6501678i bk5: 111044a 6555396i bk6: 110228a 6607669i bk7: 107287a 6832244i bk8: 113996a 6168089i bk9: 114138a 6159663i bk10: 118258a 5800891i bk11: 116359a 5912863i bk12: 119583a 5753662i bk13: 118360a 5891175i bk14: 111027a 6421270i bk15: 109552a 6650954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288451
Row_Buffer_Locality_read = 0.289813
Row_Buffer_Locality_write = 0.229267
Bank_Level_Parallism = 12.625862
Bank_Level_Parallism_Col = 2.689053
Bank_Level_Parallism_Ready = 1.156366
write_to_read_ratio_blp_rw_average = 0.105015
GrpLevelPara = 2.199166 

BW Util details:
bwutil = 0.387170 
total_CMD = 19386790 
util_bw = 7505980 
Wasted_Col = 8927069 
Wasted_Row = 262172 
Idle = 2691569 

BW Util Bottlenecks: 
RCDc_limit = 17016830 
RCDWRc_limit = 203266 
WTRc_limit = 1418954 
RTWc_limit = 3582956 
CCDLc_limit = 2223316 
rwq = 0 
CCDLc_limit_alone = 1939019 
WTRc_limit_alone = 1362679 
RTWc_limit_alone = 3354934 

Commands details: 
total_CMD = 19386790 
n_nop = 15589812 
Read = 1803109 
Write = 0 
L2_Alloc = 0 
L2_WB = 73386 
n_act = 1312517 
n_pre = 1312501 
n_ref = 0 
n_req = 1844589 
total_req = 1876495 

Dual Bus Interface Util: 
issued_total_row = 2625018 
issued_total_col = 1876495 
Row_Bus_Util =  0.135402 
CoL_Bus_Util = 0.096792 
Either_Row_CoL_Bus_Util = 0.195854 
Issued_on_Two_Bus_Simul_Util = 0.036341 
issued_two_Eff = 0.185552 
queue_avg = 36.417103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15580219 n_act=1311898 n_pre=1311882 n_ref_event=0 n_req=1855334 n_rd=1813942 n_rd_L2_A=0 n_write=0 n_wr_bk=73400 bw_util=0.3894
n_activity=17011329 dram_eff=0.4438
bk0: 111465a 6388215i bk1: 112380a 6346698i bk2: 109284a 6553852i bk3: 110079a 6489368i bk4: 113604a 6195045i bk5: 114557a 6125430i bk6: 110682a 6391234i bk7: 109003a 6556856i bk8: 113448a 6082291i bk9: 114668a 5979735i bk10: 115176a 5832589i bk11: 118724a 5597939i bk12: 118480a 5693371i bk13: 120489a 5545901i bk14: 110646a 6360692i bk15: 111257a 6344044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292906
Row_Buffer_Locality_read = 0.294096
Row_Buffer_Locality_write = 0.240747
Bank_Level_Parallism = 12.830176
Bank_Level_Parallism_Col = 2.713615
Bank_Level_Parallism_Ready = 1.160754
write_to_read_ratio_blp_rw_average = 0.107213
GrpLevelPara = 2.211812 

BW Util details:
bwutil = 0.389408 
total_CMD = 19386790 
util_bw = 7549368 
Wasted_Col = 8871505 
Wasted_Row = 262808 
Idle = 2703109 

BW Util Bottlenecks: 
RCDc_limit = 16923295 
RCDWRc_limit = 197593 
WTRc_limit = 1409671 
RTWc_limit = 3689293 
CCDLc_limit = 2244079 
rwq = 0 
CCDLc_limit_alone = 1952494 
WTRc_limit_alone = 1353906 
RTWc_limit_alone = 3453473 

Commands details: 
total_CMD = 19386790 
n_nop = 15580219 
Read = 1813942 
Write = 0 
L2_Alloc = 0 
L2_WB = 73400 
n_act = 1311898 
n_pre = 1311882 
n_ref = 0 
n_req = 1855334 
total_req = 1887342 

Dual Bus Interface Util: 
issued_total_row = 2623780 
issued_total_col = 1887342 
Row_Bus_Util =  0.135339 
CoL_Bus_Util = 0.097352 
Either_Row_CoL_Bus_Util = 0.196349 
Issued_on_Two_Bus_Simul_Util = 0.036342 
issued_two_Eff = 0.185088 
queue_avg = 38.200665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15580119 n_act=1315218 n_pre=1315202 n_ref_event=0 n_req=1857322 n_rd=1815727 n_rd_L2_A=0 n_write=0 n_wr_bk=73575 bw_util=0.3898
n_activity=17053090 dram_eff=0.4432
bk0: 109535a 6599831i bk1: 114046a 6203568i bk2: 108782a 6597969i bk3: 111476a 6405255i bk4: 111846a 6380916i bk5: 110544a 6466649i bk6: 109877a 6488776i bk7: 112594a 6257012i bk8: 115453a 5905332i bk9: 118082a 5727118i bk10: 114680a 5881216i bk11: 119420a 5615659i bk12: 119551a 5600051i bk13: 118522a 5655121i bk14: 110274a 6439229i bk15: 111045a 6392859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291875
Row_Buffer_Locality_read = 0.293005
Row_Buffer_Locality_write = 0.242553
Bank_Level_Parallism = 12.791478
Bank_Level_Parallism_Col = 2.708714
Bank_Level_Parallism_Ready = 1.158938
write_to_read_ratio_blp_rw_average = 0.107192
GrpLevelPara = 2.210174 

BW Util details:
bwutil = 0.389812 
total_CMD = 19386790 
util_bw = 7557208 
Wasted_Col = 8902029 
Wasted_Row = 263880 
Idle = 2663673 

BW Util Bottlenecks: 
RCDc_limit = 16981598 
RCDWRc_limit = 197990 
WTRc_limit = 1401594 
RTWc_limit = 3701305 
CCDLc_limit = 2250093 
rwq = 0 
CCDLc_limit_alone = 1958553 
WTRc_limit_alone = 1346503 
RTWc_limit_alone = 3464856 

Commands details: 
total_CMD = 19386790 
n_nop = 15580119 
Read = 1815727 
Write = 0 
L2_Alloc = 0 
L2_WB = 73575 
n_act = 1315218 
n_pre = 1315202 
n_ref = 0 
n_req = 1857322 
total_req = 1889302 

Dual Bus Interface Util: 
issued_total_row = 2630420 
issued_total_col = 1889302 
Row_Bus_Util =  0.135681 
CoL_Bus_Util = 0.097453 
Either_Row_CoL_Bus_Util = 0.196354 
Issued_on_Two_Bus_Simul_Util = 0.036780 
issued_two_Eff = 0.187316 
queue_avg = 38.061745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0617
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15574052 n_act=1313398 n_pre=1313382 n_ref_event=0 n_req=1864804 n_rd=1823236 n_rd_L2_A=0 n_write=0 n_wr_bk=73464 bw_util=0.3913
n_activity=17035174 dram_eff=0.4454
bk0: 113935a 6137872i bk1: 112411a 6238838i bk2: 109215a 6529850i bk3: 111033a 6388127i bk4: 112452a 6282641i bk5: 115420a 6025563i bk6: 109031a 6517294i bk7: 110198a 6393300i bk8: 116475a 5830544i bk9: 114106a 5916768i bk10: 120455a 5468981i bk11: 115787a 5750199i bk12: 120142a 5518365i bk13: 121138a 5477196i bk14: 109894a 6375348i bk15: 111544a 6264047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295692
Row_Buffer_Locality_read = 0.296927
Row_Buffer_Locality_write = 0.241532
Bank_Level_Parallism = 12.897547
Bank_Level_Parallism_Col = 2.725361
Bank_Level_Parallism_Ready = 1.161679
write_to_read_ratio_blp_rw_average = 0.109831
GrpLevelPara = 2.219091 

BW Util details:
bwutil = 0.391339 
total_CMD = 19386790 
util_bw = 7586800 
Wasted_Col = 8853153 
Wasted_Row = 263979 
Idle = 2682858 

BW Util Bottlenecks: 
RCDc_limit = 16881409 
RCDWRc_limit = 197524 
WTRc_limit = 1400989 
RTWc_limit = 3766265 
CCDLc_limit = 2266345 
rwq = 0 
CCDLc_limit_alone = 1968690 
WTRc_limit_alone = 1346099 
RTWc_limit_alone = 3523500 

Commands details: 
total_CMD = 19386790 
n_nop = 15574052 
Read = 1823236 
Write = 0 
L2_Alloc = 0 
L2_WB = 73464 
n_act = 1313398 
n_pre = 1313382 
n_ref = 0 
n_req = 1864804 
total_req = 1896700 

Dual Bus Interface Util: 
issued_total_row = 2626780 
issued_total_col = 1896700 
Row_Bus_Util =  0.135493 
CoL_Bus_Util = 0.097835 
Either_Row_CoL_Bus_Util = 0.196667 
Issued_on_Two_Bus_Simul_Util = 0.036661 
issued_two_Eff = 0.186412 
queue_avg = 39.142994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.143
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15578133 n_act=1314753 n_pre=1314737 n_ref_event=0 n_req=1863035 n_rd=1821611 n_rd_L2_A=0 n_write=0 n_wr_bk=73425 bw_util=0.391
n_activity=17042726 dram_eff=0.4448
bk0: 112390a 6280261i bk1: 113235a 6212780i bk2: 110145a 6506122i bk3: 112716a 6269695i bk4: 111284a 6340544i bk5: 111838a 6295758i bk6: 109008a 6484742i bk7: 110727a 6403727i bk8: 115386a 5867860i bk9: 115715a 5852525i bk10: 117883a 5597591i bk11: 120711a 5485646i bk12: 117612a 5704979i bk13: 119309a 5599535i bk14: 110982a 6316098i bk15: 112670a 6190997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294296
Row_Buffer_Locality_read = 0.295434
Row_Buffer_Locality_write = 0.244279
Bank_Level_Parallism = 12.872138
Bank_Level_Parallism_Col = 2.719016
Bank_Level_Parallism_Ready = 1.162163
write_to_read_ratio_blp_rw_average = 0.107172
GrpLevelPara = 2.213392 

BW Util details:
bwutil = 0.390995 
total_CMD = 19386790 
util_bw = 7580144 
Wasted_Col = 8870210 
Wasted_Row = 262359 
Idle = 2674077 

BW Util Bottlenecks: 
RCDc_limit = 16923453 
RCDWRc_limit = 197622 
WTRc_limit = 1392422 
RTWc_limit = 3717698 
CCDLc_limit = 2265314 
rwq = 0 
CCDLc_limit_alone = 1972515 
WTRc_limit_alone = 1337854 
RTWc_limit_alone = 3479467 

Commands details: 
total_CMD = 19386790 
n_nop = 15578133 
Read = 1821611 
Write = 0 
L2_Alloc = 0 
L2_WB = 73425 
n_act = 1314753 
n_pre = 1314737 
n_ref = 0 
n_req = 1863035 
total_req = 1895036 

Dual Bus Interface Util: 
issued_total_row = 2629490 
issued_total_col = 1895036 
Row_Bus_Util =  0.135633 
CoL_Bus_Util = 0.097749 
Either_Row_CoL_Bus_Util = 0.196456 
Issued_on_Two_Bus_Simul_Util = 0.036926 
issued_two_Eff = 0.187958 
queue_avg = 38.902695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15579070 n_act=1315258 n_pre=1315242 n_ref_event=0 n_req=1856190 n_rd=1814435 n_rd_L2_A=0 n_write=0 n_wr_bk=73764 bw_util=0.3896
n_activity=17073293 dram_eff=0.4424
bk0: 114900a 6139260i bk1: 111385a 6393527i bk2: 109776a 6521211i bk3: 107714a 6733473i bk4: 114878a 6142754i bk5: 110000a 6445295i bk6: 110546a 6436765i bk7: 108214a 6590082i bk8: 118445a 5667974i bk9: 114676a 5941745i bk10: 119711a 5529562i bk11: 112974a 5968209i bk12: 121752a 5473195i bk13: 119138a 5618327i bk14: 110713a 6402064i bk15: 109613a 6469305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291422
Row_Buffer_Locality_read = 0.292609
Row_Buffer_Locality_write = 0.239828
Bank_Level_Parallism = 12.789790
Bank_Level_Parallism_Col = 2.704627
Bank_Level_Parallism_Ready = 1.161602
write_to_read_ratio_blp_rw_average = 0.105817
GrpLevelPara = 2.205343 

BW Util details:
bwutil = 0.389585 
total_CMD = 19386790 
util_bw = 7552796 
Wasted_Col = 8916774 
Wasted_Row = 268506 
Idle = 2648714 

BW Util Bottlenecks: 
RCDc_limit = 16996290 
RCDWRc_limit = 199528 
WTRc_limit = 1427893 
RTWc_limit = 3639246 
CCDLc_limit = 2241114 
rwq = 0 
CCDLc_limit_alone = 1953036 
WTRc_limit_alone = 1371851 
RTWc_limit_alone = 3407210 

Commands details: 
total_CMD = 19386790 
n_nop = 15579070 
Read = 1814435 
Write = 0 
L2_Alloc = 0 
L2_WB = 73764 
n_act = 1315258 
n_pre = 1315242 
n_ref = 0 
n_req = 1856190 
total_req = 1888199 

Dual Bus Interface Util: 
issued_total_row = 2630500 
issued_total_col = 1888199 
Row_Bus_Util =  0.135685 
CoL_Bus_Util = 0.097396 
Either_Row_CoL_Bus_Util = 0.196408 
Issued_on_Two_Bus_Simul_Util = 0.036673 
issued_two_Eff = 0.186720 
queue_avg = 38.165165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1652
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15578770 n_act=1313199 n_pre=1313183 n_ref_event=0 n_req=1861051 n_rd=1819506 n_rd_L2_A=0 n_write=0 n_wr_bk=73398 bw_util=0.3906
n_activity=17013160 dram_eff=0.445
bk0: 113993a 6220799i bk1: 111964a 6329320i bk2: 110598a 6449378i bk3: 110884a 6408773i bk4: 109868a 6509056i bk5: 112045a 6287087i bk6: 109991a 6444657i bk7: 109439a 6510096i bk8: 117119a 5831152i bk9: 115273a 5879198i bk10: 121239a 5440725i bk11: 117188a 5704213i bk12: 118855a 5603681i bk13: 119176a 5592666i bk14: 111744a 6275864i bk15: 110130a 6416782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294379
Row_Buffer_Locality_read = 0.295708
Row_Buffer_Locality_write = 0.236154
Bank_Level_Parallism = 12.857155
Bank_Level_Parallism_Col = 2.709993
Bank_Level_Parallism_Ready = 1.160025
write_to_read_ratio_blp_rw_average = 0.105735
GrpLevelPara = 2.210611 

BW Util details:
bwutil = 0.390555 
total_CMD = 19386790 
util_bw = 7571616 
Wasted_Col = 8858950 
Wasted_Row = 261768 
Idle = 2694456 

BW Util Bottlenecks: 
RCDc_limit = 16897067 
RCDWRc_limit = 199500 
WTRc_limit = 1406387 
RTWc_limit = 3646370 
CCDLc_limit = 2257791 
rwq = 0 
CCDLc_limit_alone = 1968195 
WTRc_limit_alone = 1351392 
RTWc_limit_alone = 3411769 

Commands details: 
total_CMD = 19386790 
n_nop = 15578770 
Read = 1819506 
Write = 0 
L2_Alloc = 0 
L2_WB = 73398 
n_act = 1313199 
n_pre = 1313183 
n_ref = 0 
n_req = 1861051 
total_req = 1892904 

Dual Bus Interface Util: 
issued_total_row = 2626382 
issued_total_col = 1892904 
Row_Bus_Util =  0.135473 
CoL_Bus_Util = 0.097639 
Either_Row_CoL_Bus_Util = 0.196423 
Issued_on_Two_Bus_Simul_Util = 0.036688 
issued_two_Eff = 0.186781 
queue_avg = 38.683540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6835
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19386790 n_nop=15597193 n_act=1310520 n_pre=1310504 n_ref_event=0 n_req=1839300 n_rd=1797787 n_rd_L2_A=0 n_write=0 n_wr_bk=73479 bw_util=0.3861
n_activity=16998623 dram_eff=0.4403
bk0: 111289a 6482049i bk1: 113346a 6338154i bk2: 107930a 6776521i bk3: 109306a 6713096i bk4: 112705a 6411938i bk5: 109971a 6600837i bk6: 106955a 6901791i bk7: 110654a 6557090i bk8: 112250a 6320238i bk9: 113771a 6160085i bk10: 114167a 6024738i bk11: 116673a 5869168i bk12: 118608a 5789815i bk13: 118292a 5804822i bk14: 109856a 6524404i bk15: 112014a 6366933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287491
Row_Buffer_Locality_read = 0.288652
Row_Buffer_Locality_write = 0.237203
Bank_Level_Parallism = 12.648166
Bank_Level_Parallism_Col = 2.687464
Bank_Level_Parallism_Ready = 1.157962
write_to_read_ratio_blp_rw_average = 0.103789
GrpLevelPara = 2.198581 

BW Util details:
bwutil = 0.386091 
total_CMD = 19386790 
util_bw = 7485064 
Wasted_Col = 8923340 
Wasted_Row = 262872 
Idle = 2715514 

BW Util Bottlenecks: 
RCDc_limit = 17013988 
RCDWRc_limit = 200527 
WTRc_limit = 1417001 
RTWc_limit = 3556113 
CCDLc_limit = 2209000 
rwq = 0 
CCDLc_limit_alone = 1925860 
WTRc_limit_alone = 1361352 
RTWc_limit_alone = 3328622 

Commands details: 
total_CMD = 19386790 
n_nop = 15597193 
Read = 1797787 
Write = 0 
L2_Alloc = 0 
L2_WB = 73479 
n_act = 1310520 
n_pre = 1310504 
n_ref = 0 
n_req = 1839300 
total_req = 1871266 

Dual Bus Interface Util: 
issued_total_row = 2621024 
issued_total_col = 1871266 
Row_Bus_Util =  0.135196 
CoL_Bus_Util = 0.096523 
Either_Row_CoL_Bus_Util = 0.195473 
Issued_on_Two_Bus_Simul_Util = 0.036246 
issued_two_Eff = 0.185427 
queue_avg = 36.025860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1584266, Miss = 913017, Miss_rate = 0.576, Pending_hits = 10831, Reservation_fails = 0
L2_cache_bank[1]: Access = 1614482, Miss = 920564, Miss_rate = 0.570, Pending_hits = 10782, Reservation_fails = 0
L2_cache_bank[2]: Access = 1601822, Miss = 898962, Miss_rate = 0.561, Pending_hits = 9737, Reservation_fails = 259
L2_cache_bank[3]: Access = 1676892, Miss = 910308, Miss_rate = 0.543, Pending_hits = 9834, Reservation_fails = 510
L2_cache_bank[4]: Access = 1596744, Miss = 909184, Miss_rate = 0.569, Pending_hits = 9989, Reservation_fails = 10
L2_cache_bank[5]: Access = 1589234, Miss = 910120, Miss_rate = 0.573, Pending_hits = 10275, Reservation_fails = 333
L2_cache_bank[6]: Access = 1617980, Miss = 912184, Miss_rate = 0.564, Pending_hits = 9829, Reservation_fails = 5
L2_cache_bank[7]: Access = 1585955, Miss = 899193, Miss_rate = 0.567, Pending_hits = 9882, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920040, Miss = 905609, Miss_rate = 0.472, Pending_hits = 9366, Reservation_fails = 51
L2_cache_bank[9]: Access = 1612981, Miss = 897848, Miss_rate = 0.557, Pending_hits = 9280, Reservation_fails = 0
L2_cache_bank[10]: Access = 1608713, Miss = 902923, Miss_rate = 0.561, Pending_hits = 10094, Reservation_fails = 0
L2_cache_bank[11]: Access = 1566503, Miss = 911285, Miss_rate = 0.582, Pending_hits = 9735, Reservation_fails = 440
L2_cache_bank[12]: Access = 1660045, Miss = 900124, Miss_rate = 0.542, Pending_hits = 9943, Reservation_fails = 0
L2_cache_bank[13]: Access = 1621684, Miss = 915846, Miss_rate = 0.565, Pending_hits = 10276, Reservation_fails = 668
L2_cache_bank[14]: Access = 1645652, Miss = 911738, Miss_rate = 0.554, Pending_hits = 10572, Reservation_fails = 511
L2_cache_bank[15]: Access = 1614672, Miss = 911777, Miss_rate = 0.565, Pending_hits = 10378, Reservation_fails = 11
L2_cache_bank[16]: Access = 1598904, Miss = 904794, Miss_rate = 0.566, Pending_hits = 9655, Reservation_fails = 0
L2_cache_bank[17]: Access = 1629905, Miss = 917008, Miss_rate = 0.563, Pending_hits = 10496, Reservation_fails = 252
L2_cache_bank[18]: Access = 1597518, Miss = 920852, Miss_rate = 0.576, Pending_hits = 10385, Reservation_fails = 0
L2_cache_bank[19]: Access = 1611511, Miss = 893883, Miss_rate = 0.555, Pending_hits = 9660, Reservation_fails = 664
L2_cache_bank[20]: Access = 1636592, Miss = 913541, Miss_rate = 0.558, Pending_hits = 9972, Reservation_fails = 0
L2_cache_bank[21]: Access = 1592372, Miss = 906217, Miss_rate = 0.569, Pending_hits = 9618, Reservation_fails = 0
L2_cache_bank[22]: Access = 1607097, Miss = 893903, Miss_rate = 0.556, Pending_hits = 9368, Reservation_fails = 631
L2_cache_bank[23]: Access = 1596745, Miss = 904172, Miss_rate = 0.566, Pending_hits = 9295, Reservation_fails = 0
L2_total_cache_accesses = 38988309
L2_total_cache_misses = 21785052
L2_total_cache_miss_rate = 0.5588
L2_total_cache_pending_hits = 239252
L2_total_cache_reservation_fails = 4345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15523529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11042648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10739167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 239229
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1440476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37544573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4345
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=38988309
icnt_total_pkts_simt_to_mem=38988309
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38988309
Req_Network_cycles = 7559773
Req_Network_injected_packets_per_cycle =       5.1573 
Req_Network_conflicts_per_cycle =       0.9708
Req_Network_conflicts_per_cycle_util =       1.1080
Req_Bank_Level_Parallism =       5.8861
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7360
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2189

Reply_Network_injected_packets_num = 38988309
Reply_Network_cycles = 7559773
Reply_Network_injected_packets_per_cycle =        5.1573
Reply_Network_conflicts_per_cycle =        1.3402
Reply_Network_conflicts_per_cycle_util =       1.5277
Reply_Bank_Level_Parallism =       5.8788
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3451
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1719
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 55 min, 50 sec (60950 sec)
gpgpu_simulation_rate = 26471 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 2300211
gpu_sim_insn = 506321641
gpu_ipc =     220.1196
gpu_tot_sim_cycle = 9859984
gpu_tot_sim_insn = 2119773195
gpu_tot_ipc =     214.9875
gpu_tot_issued_cta = 11220
gpu_occupancy = 90.1743% 
gpu_tot_occupancy = 89.9051% 
max_total_param_size = 0
gpu_stall_dramfull = 23430
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0240
partiton_level_parallism_total  =       5.1262
partiton_level_parallism_util =       5.7001
partiton_level_parallism_util_total  =       5.8425
L2_BW  =     219.4476 GB/Sec
L2_BW_total  =     223.9137 GB/Sec
gpu_total_sim_rate=26700

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1897516, Miss = 1641030, Miss_rate = 0.865, Pending_hits = 56460, Reservation_fails = 231868
	L1D_cache_core[1]: Access = 1894992, Miss = 1644752, Miss_rate = 0.868, Pending_hits = 57080, Reservation_fails = 237584
	L1D_cache_core[2]: Access = 1920571, Miss = 1676252, Miss_rate = 0.873, Pending_hits = 50571, Reservation_fails = 243308
	L1D_cache_core[3]: Access = 1888398, Miss = 1636649, Miss_rate = 0.867, Pending_hits = 58941, Reservation_fails = 235532
	L1D_cache_core[4]: Access = 1864637, Miss = 1625780, Miss_rate = 0.872, Pending_hits = 51580, Reservation_fails = 226395
	L1D_cache_core[5]: Access = 1893348, Miss = 1644970, Miss_rate = 0.869, Pending_hits = 55203, Reservation_fails = 238133
	L1D_cache_core[6]: Access = 1869833, Miss = 1602080, Miss_rate = 0.857, Pending_hits = 62066, Reservation_fails = 230394
	L1D_cache_core[7]: Access = 1878037, Miss = 1631912, Miss_rate = 0.869, Pending_hits = 50902, Reservation_fails = 225921
	L1D_cache_core[8]: Access = 1885709, Miss = 1621551, Miss_rate = 0.860, Pending_hits = 62435, Reservation_fails = 240060
	L1D_cache_core[9]: Access = 1898707, Miss = 1652963, Miss_rate = 0.871, Pending_hits = 51990, Reservation_fails = 238956
	L1D_cache_core[10]: Access = 1895248, Miss = 1646205, Miss_rate = 0.869, Pending_hits = 58408, Reservation_fails = 246232
	L1D_cache_core[11]: Access = 1904411, Miss = 1656038, Miss_rate = 0.870, Pending_hits = 54847, Reservation_fails = 244362
	L1D_cache_core[12]: Access = 1906352, Miss = 1670189, Miss_rate = 0.876, Pending_hits = 48869, Reservation_fails = 235539
	L1D_cache_core[13]: Access = 1859932, Miss = 1602704, Miss_rate = 0.862, Pending_hits = 59425, Reservation_fails = 234834
	L1D_cache_core[14]: Access = 1921525, Miss = 1671862, Miss_rate = 0.870, Pending_hits = 57586, Reservation_fails = 247109
	L1D_cache_core[15]: Access = 1872647, Miss = 1611417, Miss_rate = 0.861, Pending_hits = 61586, Reservation_fails = 235987
	L1D_cache_core[16]: Access = 1926504, Miss = 1674153, Miss_rate = 0.869, Pending_hits = 57115, Reservation_fails = 246015
	L1D_cache_core[17]: Access = 1883506, Miss = 1623914, Miss_rate = 0.862, Pending_hits = 59138, Reservation_fails = 236941
	L1D_cache_core[18]: Access = 1919398, Miss = 1662544, Miss_rate = 0.866, Pending_hits = 56579, Reservation_fails = 241477
	L1D_cache_core[19]: Access = 1880734, Miss = 1626029, Miss_rate = 0.865, Pending_hits = 59963, Reservation_fails = 237891
	L1D_cache_core[20]: Access = 1872242, Miss = 1622016, Miss_rate = 0.866, Pending_hits = 57868, Reservation_fails = 234271
	L1D_cache_core[21]: Access = 1911788, Miss = 1664877, Miss_rate = 0.871, Pending_hits = 56391, Reservation_fails = 244765
	L1D_cache_core[22]: Access = 1866019, Miss = 1605143, Miss_rate = 0.860, Pending_hits = 63459, Reservation_fails = 234778
	L1D_cache_core[23]: Access = 1935936, Miss = 1677328, Miss_rate = 0.866, Pending_hits = 59335, Reservation_fails = 248645
	L1D_cache_core[24]: Access = 1886005, Miss = 1636111, Miss_rate = 0.868, Pending_hits = 56492, Reservation_fails = 236531
	L1D_cache_core[25]: Access = 1901865, Miss = 1652359, Miss_rate = 0.869, Pending_hits = 57185, Reservation_fails = 243219
	L1D_cache_core[26]: Access = 1865199, Miss = 1618245, Miss_rate = 0.868, Pending_hits = 54976, Reservation_fails = 227014
	L1D_cache_core[27]: Access = 1882478, Miss = 1633133, Miss_rate = 0.868, Pending_hits = 56325, Reservation_fails = 241533
	L1D_cache_core[28]: Access = 1866546, Miss = 1619965, Miss_rate = 0.868, Pending_hits = 54187, Reservation_fails = 225853
	L1D_cache_core[29]: Access = 1883605, Miss = 1622948, Miss_rate = 0.862, Pending_hits = 63117, Reservation_fails = 239005
	L1D_total_cache_accesses = 56733688
	L1D_total_cache_misses = 49175119
	L1D_total_cache_miss_rate = 0.8668
	L1D_total_cache_pending_hits = 1710079
	L1D_total_cache_reservation_fails = 7130152
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4479097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1710059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44288265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7091471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4812515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1710059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55289936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443752

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5961427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129045
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 11220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
154631, 153826, 154922, 155010, 155193, 156224, 154835, 155078, 157368, 154404, 154630, 154497, 155459, 156717, 156705, 156172, 156582, 154976, 157608, 161392, 153891, 158794, 155240, 154868, 155272, 154373, 154078, 155893, 154553, 155770, 154347, 155027, 
gpgpu_n_tot_thrd_icount = 4774396640
gpgpu_n_tot_w_icount = 149199895
gpgpu_n_stall_shd_mem = 15542486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49100780
gpgpu_n_mem_write_global = 1443752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 206414042
gpgpu_n_store_insn = 3999819
gpgpu_n_shmem_insn = 241936992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6113280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14151948
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1390538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2141574	W0_Idle:38583810	W0_Scoreboard:877895369	W1:15757228	W2:29036063	W3:7350581	W4:5817775	W5:4745098	W6:4036039	W7:3591871	W8:3432539	W9:3113809	W10:2761425	W11:2418276	W12:2135810	W13:1921755	W14:1680548	W15:1503852	W16:1371143	W17:1191179	W18:1102076	W19:1134448	W20:1078707	W21:785030	W22:612541	W23:486141	W24:425890	W25:378485	W26:348086	W27:350299	W28:344166	W29:340775	W30:329604	W31:287118	W32:49331538
single_issue_nums: WS0:37320865	WS1:37297021	WS2:37292774	WS3:37289235	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392806240 {8:49100780,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57750080 {40:1443752,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1964031200 {40:49100780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11550016 {8:1443752,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 437 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 3 
mrq_lat_table:4459996 	183338 	360646 	735572 	1692245 	2981230 	5177462 	7438009 	5408134 	695035 	68982 	29553 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19688954 	14651660 	15509451 	647655 	44888 	1924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	48767405 	929676 	617572 	221484 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	45275786 	3916012 	610399 	246586 	221079 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	9276 	538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        62        64        60        56        60        55        64        64        64        63        64        64        64        64        64 
dram[1]:        61        64        64        64        62        64        64        64        64        64        64        60        64        64        64        64 
dram[2]:        57        64        57        64        64        64        60        63        64        64        64        64        64        64        64        64 
dram[3]:        63        63        57        64        56        64        64        63        64        64        64        62        64        64        64        64 
dram[4]:        61        58        57        64        59        64        63        58        64        64        64        64        64        64        64        64 
dram[5]:        64        63        64        64        64        63        64        64        64        64        64        64        64        64        64        64 
dram[6]:        63        63        51        59        56        64        64        64        64        64        64        62        64        64        64        64 
dram[7]:        63        62        54        64        56        64        64        60        64        64        62        63        64        64        64        64 
dram[8]:        64        63        64        64        61        64        61        64        64        64        64        64        64        64        64        64 
dram[9]:        64        61        61        64        64        62        64        64        64        64        63        64        64        64        64        64 
dram[10]:        64        63        64        62        62        60        64        64        64        64        55        62        64        64        60        64 
dram[11]:        64        64        60        54        59        62        63        64        64        64        59        61        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41695     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     38826    101506     32875     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     60253     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.411559  1.420463  1.403079  1.408202  1.418653  1.424592  1.396843  1.405039  1.428557  1.431215  1.458079  1.453632  1.444196  1.453757  1.406397  1.404614 
dram[1]:  1.408796  1.410785  1.384878  1.409160  1.396693  1.402203  1.384851  1.392551  1.408148  1.423033  1.412159  1.447305  1.437915  1.428848  1.390371  1.392448 
dram[2]:  1.404321  1.405510  1.396475  1.393835  1.414691  1.404642  1.394165  1.401338  1.417070  1.415876  1.442028  1.433095  1.448233  1.450884  1.394637  1.406156 
dram[3]:  1.403767  1.405602  1.402030  1.389922  1.395014  1.398025  1.396870  1.390198  1.410860  1.410116  1.433635  1.420957  1.426055  1.428434  1.401024  1.382773 
dram[4]:  1.397761  1.394887  1.383499  1.385740  1.393572  1.396986  1.390288  1.377699  1.403421  1.407960  1.433213  1.423194  1.436943  1.426369  1.409023  1.381557 
dram[5]:  1.404366  1.404255  1.394347  1.403951  1.413293  1.417929  1.402305  1.397486  1.410185  1.418461  1.422669  1.440205  1.437833  1.445533  1.396785  1.396885 
dram[6]:  1.391003  1.413006  1.384222  1.401404  1.405313  1.397706  1.394069  1.408871  1.419954  1.433147  1.419178  1.444099  1.443156  1.431386  1.390879  1.389925 
dram[7]:  1.416567  1.407620  1.396743  1.400419  1.411608  1.427848  1.397143  1.399146  1.426948  1.418680  1.457470  1.434881  1.446904  1.460158  1.399945  1.399323 
dram[8]:  1.408292  1.412772  1.396344  1.408102  1.405822  1.404626  1.390863  1.404176  1.420848  1.425657  1.441129  1.455014  1.433185  1.437402  1.390313  1.404138 
dram[9]:  1.408468  1.398183  1.394159  1.380394  1.416104  1.390422  1.401376  1.387374  1.434022  1.414892  1.438720  1.412970  1.450619  1.430610  1.391864  1.387570 
dram[10]:  1.414365  1.405468  1.398513  1.400264  1.397274  1.408424  1.393378  1.399215  1.431157  1.422908  1.458610  1.431052  1.436677  1.435829  1.397467  1.395903 
dram[11]:  1.393071  1.408720  1.377489  1.387687  1.401377  1.394682  1.376738  1.397327  1.398195  1.412230  1.415816  1.431403  1.434882  1.431390  1.388979  1.391157 
average row locality = 29230711/20706284 = 1.411683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    148293    149313    145865    147639    150337    151393    143954    146454    151935    153682    157985    157435    156364    159216    148779    148996 
dram[1]:    150189    147281    143324    148376    146386    147841    142618    143004    150991    154045    150835    157924    157728    155135    144634    146219 
dram[2]:    146455    148419    144693    145322    150278    147333    144454    145256    150111    151081    156236    154043    158503    159280    147397    149174 
dram[3]:    147934    148731    147893    144559    146382    146224    146624    144696    152569    150164    156511    153629    155561    154127    149298    143408 
dram[4]:    146997    146318    143023    144619    147124    146511    144987    141428    150062    150586    155747    153333    157924    156326    146281    144459 
dram[5]:    147097    148408    143953    145142    149760    151328    146076    143474    149777    151172    152031    156710    156448    159027    146044    146672 
dram[6]:    144484    150229    143255    146816    147525    145870    144670    148381    152252    155825    151201    157793    157658    156465    145237    146384 
dram[7]:    150349    148290    144301    146444    148539    152244    143807    145205    153438    150499    159082    152728    158729    160200    144986    147055 
dram[8]:    147919    148741    145202    148445    146881    147376    143720    145997    152402    152412    155778    159083    154946    157157    146182    148479 
dram[9]:    151126    146547    144623    141728    151363    145086    145779    142711    156009    151132    158079    149211    160483    157270    145683    144609 
dram[10]:    150130    147550    145522    146001    144666    147737    144638    144374    154447    151846    159575    154638    156353    157213    147225    145197 
dram[11]:    146636    149478    142309    144131    148986    145380    140879    146044    148188    150342    151101    154173    156763    156118    144899    147769 
total dram reads = 28721767
bank skew: 160483/140879 = 1.14
chip skew: 2417640/2373196 = 1.02
number of total write accesses:
dram[0]:      4528      4519      4574      4432      4623      4504      4587      4539      4759      4746      4951      4878      5025      4971      4605      4622 
dram[1]:      4520      4524      4423      4539      4527      4502      4588      4513      4763      4817      4916      4933      5004      4928      4539      4662 
dram[2]:      4480      4545      4455      4485      4526      4564      4544      4610      4771      4757      4860      4942      4966      4918      4527      4584 
dram[3]:      4487      4508      4490      4466      4598      4503      4584      4515      4656      4733      4957      4900      5058      5018      4525      4473 
dram[4]:      4479      4525      4444      4503      4500      4574      4558      4608      4703      4672      4974      4942      4916      4887      4639      4473 
dram[5]:      4505      4475      4438      4526      4566      4584      4513      4573      4741      4718      4860      4911      4979      4966      4540      4525 
dram[6]:      4496      4522      4454      4490      4557      4530      4592      4596      4733      4795      4956      4902      4987      4960      4522      4524 
dram[7]:      4510      4443      4412      4476      4536      4513      4501      4565      4791      4781      4890      5000      5013      4990      4545      4522 
dram[8]:      4540      4517      4474      4532      4599      4541      4506      4535      4673      4762      4989      4883      4948      4943      4491      4542 
dram[9]:      4597      4528      4514      4458      4590      4581      4580      4451      4862      4705      5055      4905      5053      4884      4579      4500 
dram[10]:      4544      4521      4414      4573      4533      4557      4470      4471      4751      4801      4934      4914      4961      5013      4466      4486 
dram[11]:      4496      4545      4452      4461      4615      4568      4529      4467      4731      4693      4938      4985      4972      4937      4515      4581 
total dram writes = 894698
bank skew: 5058/4412 = 1.15
chip skew: 74863/74397 = 1.01
average mf latency per bank:
dram[0]:        708       730       707       733       717       721       716       730       770       783       825       804       779       799       737       730
dram[1]:        701       727       700       696       695       729       700       754       779       768       796       838       754       776       735       707
dram[2]:        727       707       726       720       730       705       703       720       742       751       801       791       789       801       738       734
dram[3]:        752       718       710       703       693       709       710       704       785       774       793       808       741       754       754       732
dram[4]:        696       722       758       689       710       694       688       688       738       771       773       781       769       756      1250       743
dram[5]:        701       718       721       704       693       702       718       687       742       727       819       775       778       787       759       733
dram[6]:        718       733       744       720       739       708       695       703       772       775       810       791       776       770       752       728
dram[7]:        723       751       762       717       755       722       736       704       749       767       827       801       759       783       746       761
dram[8]:        703       708       719       711       694       736       727       725       777       749       801       856       786       789       753       743
dram[9]:        706       726       762       693       717       689       695       751       749       778       782       792       759       773       739       754
dram[10]:        706       695       758       700       703       710       742       708       761       731       814       828       766       754       750       770
dram[11]:        702       685       714       700       678       689       725       730       760       773       751       789       780       755       728       719
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3571      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20293586 n_act=1728549 n_pre=1728533 n_ref_event=0 n_req=2460336 n_rd=2417640 n_rd_L2_A=0 n_write=0 n_wr_bk=74863 bw_util=0.3943
n_activity=22325756 dram_eff=0.4466
bk0: 148293a 7967702i bk1: 149313a 7843432i bk2: 145865a 8102445i bk3: 147639a 7977786i bk4: 150337a 7715445i bk5: 151393a 7648879i bk6: 143954a 8188902i bk7: 146454a 7976424i bk8: 151935a 7424801i bk9: 153682a 7263716i bk10: 157985a 6943570i bk11: 157435a 6934849i bk12: 156364a 7066607i bk13: 159216a 6898821i bk14: 148779a 7727129i bk15: 148996a 7738976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.297435
Row_Buffer_Locality_read = 0.298326
Row_Buffer_Locality_write = 0.246979
Bank_Level_Parallism = 13.058318
Bank_Level_Parallism_Col = 2.615124
Bank_Level_Parallism_Ready = 1.138117
write_to_read_ratio_blp_rw_average = 0.085249
GrpLevelPara = 2.168683 

BW Util details:
bwutil = 0.394296 
total_CMD = 25285607 
util_bw = 9970012 
Wasted_Col = 11608362 
Wasted_Row = 336866 
Idle = 3370367 

BW Util Bottlenecks: 
RCDc_limit = 22269093 
RCDWRc_limit = 200786 
WTRc_limit = 1444061 
RTWc_limit = 3862612 
CCDLc_limit = 2957480 
rwq = 0 
CCDLc_limit_alone = 2652208 
WTRc_limit_alone = 1386694 
RTWc_limit_alone = 3614707 

Commands details: 
total_CMD = 25285607 
n_nop = 20293586 
Read = 2417640 
Write = 0 
L2_Alloc = 0 
L2_WB = 74863 
n_act = 1728549 
n_pre = 1728533 
n_ref = 0 
n_req = 2460336 
total_req = 2492503 

Dual Bus Interface Util: 
issued_total_row = 3457082 
issued_total_col = 2492503 
Row_Bus_Util =  0.136721 
CoL_Bus_Util = 0.098574 
Either_Row_CoL_Bus_Util = 0.197425 
Issued_on_Two_Bus_Simul_Util = 0.037870 
issued_two_Eff = 0.191819 
queue_avg = 40.472435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.4724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20326685 n_act=1724624 n_pre=1724608 n_ref_event=0 n_req=2429077 n_rd=2386530 n_rd_L2_A=0 n_write=0 n_wr_bk=74698 bw_util=0.3893
n_activity=22274269 dram_eff=0.442
bk0: 150189a 7882952i bk1: 147281a 8154970i bk2: 143324a 8511887i bk3: 148376a 8069154i bk4: 146386a 8187611i bk5: 147841a 7997424i bk6: 142618a 8405051i bk7: 143004a 8449884i bk8: 150991a 7631925i bk9: 154045a 7416298i bk10: 150835a 7543634i bk11: 157924a 7117374i bk12: 157728a 7139816i bk13: 155135a 7354625i bk14: 144634a 8198763i bk15: 146219a 8163757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290009
Row_Buffer_Locality_read = 0.291049
Row_Buffer_Locality_write = 0.231673
Bank_Level_Parallism = 12.862672
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.132797
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389348 
total_CMD = 25285607 
util_bw = 9844912 
Wasted_Col = 11686775 
Wasted_Row = 339476 
Idle = 3414444 

BW Util Bottlenecks: 
RCDc_limit = 22411094 
RCDWRc_limit = 207903 
WTRc_limit = 1441648 
RTWc_limit = 3715760 
CCDLc_limit = 2895056 
rwq = 0 
CCDLc_limit_alone = 2601350 
WTRc_limit_alone = 1385627 
RTWc_limit_alone = 3478075 

Commands details: 
total_CMD = 25285607 
n_nop = 20326685 
Read = 2386530 
Write = 0 
L2_Alloc = 0 
L2_WB = 74698 
n_act = 1724624 
n_pre = 1724608 
n_ref = 0 
n_req = 2429077 
total_req = 2461228 

Dual Bus Interface Util: 
issued_total_row = 3449232 
issued_total_col = 2461228 
Row_Bus_Util =  0.136411 
CoL_Bus_Util = 0.097337 
Either_Row_CoL_Bus_Util = 0.196116 
Issued_on_Two_Bus_Simul_Util = 0.037632 
issued_two_Eff = 0.191884 
queue_avg = 37.875355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20314401 n_act=1725480 n_pre=1725464 n_ref_event=0 n_req=2440270 n_rd=2398035 n_rd_L2_A=0 n_write=0 n_wr_bk=74534 bw_util=0.3911
n_activity=22277774 dram_eff=0.444
bk0: 146455a 8194819i bk1: 148419a 8019942i bk2: 144693a 8319150i bk3: 145322a 8228434i bk4: 150278a 7857466i bk5: 147333a 8057131i bk6: 144454a 8323630i bk7: 145256a 8203350i bk8: 150111a 7711016i bk9: 151081a 7590477i bk10: 156236a 7224362i bk11: 154043a 7294699i bk12: 158503a 7053528i bk13: 159280a 7016656i bk14: 147397a 7963414i bk15: 149174a 7908815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292915
Row_Buffer_Locality_read = 0.293914
Row_Buffer_Locality_write = 0.236202
Bank_Level_Parallism = 12.918995
Bank_Level_Parallism_Col = 2.597230
Bank_Level_Parallism_Ready = 1.134918
write_to_read_ratio_blp_rw_average = 0.084135
GrpLevelPara = 2.160652 

BW Util details:
bwutil = 0.391143 
total_CMD = 25285607 
util_bw = 9890276 
Wasted_Col = 11649504 
Wasted_Row = 334086 
Idle = 3411741 

BW Util Bottlenecks: 
RCDc_limit = 22352132 
RCDWRc_limit = 203600 
WTRc_limit = 1431209 
RTWc_limit = 3778918 
CCDLc_limit = 2913700 
rwq = 0 
CCDLc_limit_alone = 2614916 
WTRc_limit_alone = 1375739 
RTWc_limit_alone = 3535604 

Commands details: 
total_CMD = 25285607 
n_nop = 20314401 
Read = 2398035 
Write = 0 
L2_Alloc = 0 
L2_WB = 74534 
n_act = 1725480 
n_pre = 1725464 
n_ref = 0 
n_req = 2440270 
total_req = 2472569 

Dual Bus Interface Util: 
issued_total_row = 3450944 
issued_total_col = 2472569 
Row_Bus_Util =  0.136479 
CoL_Bus_Util = 0.097786 
Either_Row_CoL_Bus_Util = 0.196602 
Issued_on_Two_Bus_Simul_Util = 0.037662 
issued_two_Eff = 0.191565 
queue_avg = 38.839977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.84
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20318176 n_act=1728588 n_pre=1728572 n_ref_event=0 n_req=2430714 n_rd=2388310 n_rd_L2_A=0 n_write=0 n_wr_bk=74471 bw_util=0.3896
n_activity=22343772 dram_eff=0.4409
bk0: 147934a 8101463i bk1: 148731a 7988540i bk2: 147893a 8050318i bk3: 144559a 8333007i bk4: 146382a 8211333i bk5: 146224a 8140909i bk6: 146624a 8085311i bk7: 144696a 8277398i bk8: 152569a 7537747i bk9: 150164a 7669564i bk10: 156511a 7176846i bk11: 153629a 7352912i bk12: 155561a 7271736i bk13: 154127a 7329557i bk14: 149298a 7874901i bk15: 143408a 8338453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288857
Row_Buffer_Locality_read = 0.289865
Row_Buffer_Locality_write = 0.232077
Bank_Level_Parallism = 12.846425
Bank_Level_Parallism_Col = 2.591108
Bank_Level_Parallism_Ready = 1.133461
write_to_read_ratio_blp_rw_average = 0.084875
GrpLevelPara = 2.155909 

BW Util details:
bwutil = 0.389594 
total_CMD = 25285607 
util_bw = 9851124 
Wasted_Col = 11742768 
Wasted_Row = 343757 
Idle = 3347958 

BW Util Bottlenecks: 
RCDc_limit = 22509500 
RCDWRc_limit = 207198 
WTRc_limit = 1451476 
RTWc_limit = 3806769 
CCDLc_limit = 2892900 
rwq = 0 
CCDLc_limit_alone = 2593207 
WTRc_limit_alone = 1394856 
RTWc_limit_alone = 3563696 

Commands details: 
total_CMD = 25285607 
n_nop = 20318176 
Read = 2388310 
Write = 0 
L2_Alloc = 0 
L2_WB = 74471 
n_act = 1728588 
n_pre = 1728572 
n_ref = 0 
n_req = 2430714 
total_req = 2462781 

Dual Bus Interface Util: 
issued_total_row = 3457160 
issued_total_col = 2462781 
Row_Bus_Util =  0.136724 
CoL_Bus_Util = 0.097399 
Either_Row_CoL_Bus_Util = 0.196453 
Issued_on_Two_Bus_Simul_Util = 0.037670 
issued_two_Eff = 0.191751 
queue_avg = 38.264065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20336575 n_act=1723525 n_pre=1723509 n_ref_event=0 n_req=2418045 n_rd=2375725 n_rd_L2_A=0 n_write=0 n_wr_bk=74397 bw_util=0.3876
n_activity=22263520 dram_eff=0.4402
bk0: 146997a 8385876i bk1: 146318a 8412057i bk2: 143023a 8695907i bk3: 144619a 8481056i bk4: 147124a 8350505i bk5: 146511a 8389510i bk6: 144987a 8478023i bk7: 141428a 8756212i bk8: 150062a 7898753i bk9: 150586a 7871324i bk10: 155747a 7452381i bk11: 153333a 7553454i bk12: 157924a 7332782i bk13: 156326a 7497248i bk14: 146281a 8243020i bk15: 144459a 8519039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287225
Row_Buffer_Locality_read = 0.288283
Row_Buffer_Locality_write = 0.227836
Bank_Level_Parallism = 12.677539
Bank_Level_Parallism_Col = 2.576952
Bank_Level_Parallism_Ready = 1.131391
write_to_read_ratio_blp_rw_average = 0.082393
GrpLevelPara = 2.147041 

BW Util details:
bwutil = 0.387592 
total_CMD = 25285607 
util_bw = 9800488 
Wasted_Col = 11726879 
Wasted_Row = 337192 
Idle = 3421048 

BW Util Bottlenecks: 
RCDc_limit = 22481074 
RCDWRc_limit = 208536 
WTRc_limit = 1446848 
RTWc_limit = 3671225 
CCDLc_limit = 2877666 
rwq = 0 
CCDLc_limit_alone = 2586816 
WTRc_limit_alone = 1389670 
RTWc_limit_alone = 3437553 

Commands details: 
total_CMD = 25285607 
n_nop = 20336575 
Read = 2375725 
Write = 0 
L2_Alloc = 0 
L2_WB = 74397 
n_act = 1723525 
n_pre = 1723509 
n_ref = 0 
n_req = 2418045 
total_req = 2450122 

Dual Bus Interface Util: 
issued_total_row = 3447034 
issued_total_col = 2450122 
Row_Bus_Util =  0.136324 
CoL_Bus_Util = 0.096898 
Either_Row_CoL_Bus_Util = 0.195725 
Issued_on_Two_Bus_Simul_Util = 0.037497 
issued_two_Eff = 0.191578 
queue_avg = 36.429874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20320412 n_act=1723294 n_pre=1723278 n_ref_event=0 n_req=2435352 n_rd=2393119 n_rd_L2_A=0 n_write=0 n_wr_bk=74420 bw_util=0.3903
n_activity=22256011 dram_eff=0.4435
bk0: 147097a 8150883i bk1: 148408a 8076417i bk2: 143953a 8380722i bk3: 145142a 8298048i bk4: 149760a 7909096i bk5: 151328a 7783768i bk6: 146076a 8136315i bk7: 143474a 8408388i bk8: 149777a 7736437i bk9: 151172a 7635418i bk10: 152031a 7418352i bk11: 156710a 7127924i bk12: 156448a 7244135i bk13: 159027a 7059051i bk14: 146044a 8114389i bk15: 146672a 8102574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292385
Row_Buffer_Locality_read = 0.293318
Row_Buffer_Locality_write = 0.239528
Bank_Level_Parallism = 12.903127
Bank_Level_Parallism_Col = 2.598940
Bank_Level_Parallism_Ready = 1.135008
write_to_read_ratio_blp_rw_average = 0.084229
GrpLevelPara = 2.159018 

BW Util details:
bwutil = 0.390347 
total_CMD = 25285607 
util_bw = 9870156 
Wasted_Col = 11647240 
Wasted_Row = 336122 
Idle = 3432089 

BW Util Bottlenecks: 
RCDc_limit = 22343109 
RCDWRc_limit = 202498 
WTRc_limit = 1436530 
RTWc_limit = 3786751 
CCDLc_limit = 2909549 
rwq = 0 
CCDLc_limit_alone = 2610789 
WTRc_limit_alone = 1379987 
RTWc_limit_alone = 3544534 

Commands details: 
total_CMD = 25285607 
n_nop = 20320412 
Read = 2393119 
Write = 0 
L2_Alloc = 0 
L2_WB = 74420 
n_act = 1723294 
n_pre = 1723278 
n_ref = 0 
n_req = 2435352 
total_req = 2467539 

Dual Bus Interface Util: 
issued_total_row = 3446572 
issued_total_col = 2467539 
Row_Bus_Util =  0.136306 
CoL_Bus_Util = 0.097587 
Either_Row_CoL_Bus_Util = 0.196364 
Issued_on_Two_Bus_Simul_Util = 0.037528 
issued_two_Eff = 0.191114 
queue_avg = 38.484795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20317995 n_act=1727020 n_pre=1727004 n_ref_event=0 n_req=2436491 n_rd=2394045 n_rd_L2_A=0 n_write=0 n_wr_bk=74616 bw_util=0.3905
n_activity=22305086 dram_eff=0.4427
bk0: 144484a 8439552i bk1: 150229a 7945699i bk2: 143255a 8438266i bk3: 146816a 8185210i bk4: 147525a 8123281i bk5: 145870a 8240027i bk6: 144670a 8285024i bk7: 148381a 7974938i bk8: 152252a 7503818i bk9: 155825a 7267440i bk10: 151201a 7503935i bk11: 157793a 7151618i bk12: 157658a 7161464i bk13: 156465a 7206919i bk14: 145237a 8255483i bk15: 146384a 8177135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291186
Row_Buffer_Locality_read = 0.292088
Row_Buffer_Locality_write = 0.240329
Bank_Level_Parallism = 12.862606
Bank_Level_Parallism_Col = 2.595236
Bank_Level_Parallism_Ready = 1.133766
write_to_read_ratio_blp_rw_average = 0.084402
GrpLevelPara = 2.157738 

BW Util details:
bwutil = 0.390524 
total_CMD = 25285607 
util_bw = 9874644 
Wasted_Col = 11687813 
Wasted_Row = 337751 
Idle = 3385399 

BW Util Bottlenecks: 
RCDc_limit = 22420081 
RCDWRc_limit = 203360 
WTRc_limit = 1432215 
RTWc_limit = 3803741 
CCDLc_limit = 2912532 
rwq = 0 
CCDLc_limit_alone = 2613552 
WTRc_limit_alone = 1376206 
RTWc_limit_alone = 3560770 

Commands details: 
total_CMD = 25285607 
n_nop = 20317995 
Read = 2394045 
Write = 0 
L2_Alloc = 0 
L2_WB = 74616 
n_act = 1727020 
n_pre = 1727004 
n_ref = 0 
n_req = 2436491 
total_req = 2468661 

Dual Bus Interface Util: 
issued_total_row = 3454024 
issued_total_col = 2468661 
Row_Bus_Util =  0.136600 
CoL_Bus_Util = 0.097631 
Either_Row_CoL_Bus_Util = 0.196460 
Issued_on_Two_Bus_Simul_Util = 0.037771 
issued_two_Eff = 0.192260 
queue_avg = 38.248585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2486
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20309759 n_act=1725082 n_pre=1725066 n_ref_event=0 n_req=2448304 n_rd=2405896 n_rd_L2_A=0 n_write=0 n_wr_bk=74488 bw_util=0.3924
n_activity=22282747 dram_eff=0.4453
bk0: 150349a 7805571i bk1: 148290a 7960209i bk2: 144301a 8289738i bk3: 146444a 8135117i bk4: 148539a 7983555i bk5: 152244a 7656092i bk6: 143807a 8298465i bk7: 145205a 8161528i bk8: 153438a 7418845i bk9: 150499a 7536650i bk10: 159082a 6943816i bk11: 152728a 7315344i bk12: 158729a 6993327i bk13: 160200a 6938585i bk14: 144986a 8130917i bk15: 147055a 8005833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295398
Row_Buffer_Locality_read = 0.296376
Row_Buffer_Locality_write = 0.239908
Bank_Level_Parallism = 12.983192
Bank_Level_Parallism_Col = 2.609707
Bank_Level_Parallism_Ready = 1.136225
write_to_read_ratio_blp_rw_average = 0.086318
GrpLevelPara = 2.166111 

BW Util details:
bwutil = 0.392379 
total_CMD = 25285607 
util_bw = 9921536 
Wasted_Col = 11616326 
Wasted_Row = 337697 
Idle = 3410048 

BW Util Bottlenecks: 
RCDc_limit = 22278574 
RCDWRc_limit = 202606 
WTRc_limit = 1428643 
RTWc_limit = 3864363 
CCDLc_limit = 2936880 
rwq = 0 
CCDLc_limit_alone = 2632059 
WTRc_limit_alone = 1372953 
RTWc_limit_alone = 3615232 

Commands details: 
total_CMD = 25285607 
n_nop = 20309759 
Read = 2405896 
Write = 0 
L2_Alloc = 0 
L2_WB = 74488 
n_act = 1725082 
n_pre = 1725066 
n_ref = 0 
n_req = 2448304 
total_req = 2480384 

Dual Bus Interface Util: 
issued_total_row = 3450148 
issued_total_col = 2480384 
Row_Bus_Util =  0.136447 
CoL_Bus_Util = 0.098095 
Either_Row_CoL_Bus_Util = 0.196786 
Issued_on_Two_Bus_Simul_Util = 0.037756 
issued_two_Eff = 0.191864 
queue_avg = 39.623062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6231
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20316732 n_act=1726243 n_pre=1726227 n_ref_event=0 n_req=2443006 n_rd=2400720 n_rd_L2_A=0 n_write=0 n_wr_bk=74475 bw_util=0.3916
n_activity=22291327 dram_eff=0.4442
bk0: 147919a 8027144i bk1: 148741a 7964856i bk2: 145202a 8329695i bk3: 148445a 8035354i bk4: 146881a 8113835i bk5: 147376a 8025117i bk6: 143720a 8295424i bk7: 145997a 8152768i bk8: 152402a 7455838i bk9: 152412a 7481503i bk10: 155778a 7126588i bk11: 159083a 6983317i bk12: 154946a 7274737i bk13: 157157a 7162731i bk14: 146182a 8097004i bk15: 148479a 7911325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293395
Row_Buffer_Locality_read = 0.294294
Row_Buffer_Locality_write = 0.242326
Bank_Level_Parallism = 12.937523
Bank_Level_Parallism_Col = 2.603977
Bank_Level_Parallism_Ready = 1.136433
write_to_read_ratio_blp_rw_average = 0.084382
GrpLevelPara = 2.160886 

BW Util details:
bwutil = 0.391558 
total_CMD = 25285607 
util_bw = 9900780 
Wasted_Col = 11647492 
Wasted_Row = 335979 
Idle = 3401356 

BW Util Bottlenecks: 
RCDc_limit = 22347006 
RCDWRc_limit = 203026 
WTRc_limit = 1420320 
RTWc_limit = 3824514 
CCDLc_limit = 2929505 
rwq = 0 
CCDLc_limit_alone = 2629256 
WTRc_limit_alone = 1364862 
RTWc_limit_alone = 3579723 

Commands details: 
total_CMD = 25285607 
n_nop = 20316732 
Read = 2400720 
Write = 0 
L2_Alloc = 0 
L2_WB = 74475 
n_act = 1726243 
n_pre = 1726227 
n_ref = 0 
n_req = 2443006 
total_req = 2475195 

Dual Bus Interface Util: 
issued_total_row = 3452470 
issued_total_col = 2475195 
Row_Bus_Util =  0.136539 
CoL_Bus_Util = 0.097889 
Either_Row_CoL_Bus_Util = 0.196510 
Issued_on_Two_Bus_Simul_Util = 0.037918 
issued_two_Eff = 0.192959 
queue_avg = 39.069660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0697
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20321672 n_act=1727440 n_pre=1727424 n_ref_event=0 n_req=2434092 n_rd=2391439 n_rd_L2_A=0 n_write=0 n_wr_bk=74842 bw_util=0.3901
n_activity=22334411 dram_eff=0.4417
bk0: 151126a 7853762i bk1: 146547a 8193950i bk2: 144623a 8375638i bk3: 141728a 8632029i bk4: 151363a 7848023i bk5: 145086a 8217125i bk6: 145779a 8211455i bk7: 142711a 8416894i bk8: 156009a 7233376i bk9: 151132a 7570865i bk10: 158079a 7035048i bk11: 149211a 7611730i bk12: 160483a 6998439i bk13: 157270a 7140276i bk14: 145683a 8215018i bk15: 144609a 8252391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290315
Row_Buffer_Locality_read = 0.291251
Row_Buffer_Locality_write = 0.237826
Bank_Level_Parallism = 12.853894
Bank_Level_Parallism_Col = 2.592327
Bank_Level_Parallism_Ready = 1.136082
write_to_read_ratio_blp_rw_average = 0.083590
GrpLevelPara = 2.153946 

BW Util details:
bwutil = 0.390148 
total_CMD = 25285607 
util_bw = 9865124 
Wasted_Col = 11711128 
Wasted_Row = 344637 
Idle = 3364718 

BW Util Bottlenecks: 
RCDc_limit = 22450241 
RCDWRc_limit = 205317 
WTRc_limit = 1457282 
RTWc_limit = 3750446 
CCDLc_limit = 2903050 
rwq = 0 
CCDLc_limit_alone = 2606956 
WTRc_limit_alone = 1400468 
RTWc_limit_alone = 3511166 

Commands details: 
total_CMD = 25285607 
n_nop = 20321672 
Read = 2391439 
Write = 0 
L2_Alloc = 0 
L2_WB = 74842 
n_act = 1727440 
n_pre = 1727424 
n_ref = 0 
n_req = 2434092 
total_req = 2466281 

Dual Bus Interface Util: 
issued_total_row = 3454864 
issued_total_col = 2466281 
Row_Bus_Util =  0.136634 
CoL_Bus_Util = 0.097537 
Either_Row_CoL_Bus_Util = 0.196315 
Issued_on_Two_Bus_Simul_Util = 0.037856 
issued_two_Eff = 0.192833 
queue_avg = 38.318569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3186
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20320589 n_act=1724610 n_pre=1724594 n_ref_event=0 n_req=2439492 n_rd=2397112 n_rd_L2_A=0 n_write=0 n_wr_bk=74409 bw_util=0.391
n_activity=22256493 dram_eff=0.4442
bk0: 150130a 7962081i bk1: 147550a 8105082i bk2: 145522a 8286564i bk3: 146001a 8222974i bk4: 144666a 8344412i bk5: 147737a 8039563i bk6: 144638a 8260991i bk7: 144374a 8324326i bk8: 154447a 7432005i bk9: 151846a 7520831i bk10: 159575a 6968987i bk11: 154638a 7286135i bk12: 156353a 7197958i bk13: 157213a 7152800i bk14: 147225a 8031022i bk15: 145197a 8222125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293046
Row_Buffer_Locality_read = 0.294082
Row_Buffer_Locality_write = 0.234474
Bank_Level_Parallism = 12.908026
Bank_Level_Parallism_Col = 2.594994
Bank_Level_Parallism_Ready = 1.134462
write_to_read_ratio_blp_rw_average = 0.082843
GrpLevelPara = 2.156970 

BW Util details:
bwutil = 0.390977 
total_CMD = 25285607 
util_bw = 9886084 
Wasted_Col = 11639920 
Wasted_Row = 335068 
Idle = 3424535 

BW Util Bottlenecks: 
RCDc_limit = 22328953 
RCDWRc_limit = 204557 
WTRc_limit = 1433649 
RTWc_limit = 3734497 
CCDLc_limit = 2921931 
rwq = 0 
CCDLc_limit_alone = 2625964 
WTRc_limit_alone = 1377869 
RTWc_limit_alone = 3494310 

Commands details: 
total_CMD = 25285607 
n_nop = 20320589 
Read = 2397112 
Write = 0 
L2_Alloc = 0 
L2_WB = 74409 
n_act = 1724610 
n_pre = 1724594 
n_ref = 0 
n_req = 2439492 
total_req = 2471521 

Dual Bus Interface Util: 
issued_total_row = 3449204 
issued_total_col = 2471521 
Row_Bus_Util =  0.136410 
CoL_Bus_Util = 0.097744 
Either_Row_CoL_Bus_Util = 0.196357 
Issued_on_Two_Bus_Simul_Util = 0.037796 
issued_two_Eff = 0.192488 
queue_avg = 38.706810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7068
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25285607 n_nop=20341772 n_act=1721853 n_pre=1721837 n_ref_event=0 n_req=2415532 n_rd=2373196 n_rd_L2_A=0 n_write=0 n_wr_bk=74485 bw_util=0.3872
n_activity=22241156 dram_eff=0.4402
bk0: 146636a 8291974i bk1: 149478a 8085734i bk2: 142309a 8664086i bk3: 144131a 8563047i bk4: 148986a 8142079i bk5: 145380a 8376309i bk6: 140879a 8807128i bk7: 146044a 8332189i bk8: 148188a 8013183i bk9: 150342a 7820452i bk10: 151101a 7623900i bk11: 154173a 7447365i bk12: 156763a 7328804i bk13: 156118a 7397383i bk14: 144899a 8325726i bk15: 147769a 8124725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.287175
Row_Buffer_Locality_read = 0.288093
Row_Buffer_Locality_write = 0.235757
Bank_Level_Parallism = 12.737987
Bank_Level_Parallism_Col = 2.576713
Bank_Level_Parallism_Ready = 1.132740
write_to_read_ratio_blp_rw_average = 0.081235
GrpLevelPara = 2.147442 

BW Util details:
bwutil = 0.387205 
total_CMD = 25285607 
util_bw = 9790724 
Wasted_Col = 11711650 
Wasted_Row = 336110 
Idle = 3447123 

BW Util Bottlenecks: 
RCDc_limit = 22460726 
RCDWRc_limit = 205602 
WTRc_limit = 1442287 
RTWc_limit = 3641086 
CCDLc_limit = 2866802 
rwq = 0 
CCDLc_limit_alone = 2577524 
WTRc_limit_alone = 1385926 
RTWc_limit_alone = 3408169 

Commands details: 
total_CMD = 25285607 
n_nop = 20341772 
Read = 2373196 
Write = 0 
L2_Alloc = 0 
L2_WB = 74485 
n_act = 1721853 
n_pre = 1721837 
n_ref = 0 
n_req = 2415532 
total_req = 2447681 

Dual Bus Interface Util: 
issued_total_row = 3443690 
issued_total_col = 2447681 
Row_Bus_Util =  0.136192 
CoL_Bus_Util = 0.096801 
Either_Row_CoL_Bus_Util = 0.195520 
Issued_on_Two_Bus_Simul_Util = 0.037473 
issued_two_Eff = 0.191660 
queue_avg = 36.496639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2054959, Miss = 1203617, Miss_rate = 0.586, Pending_hits = 14525, Reservation_fails = 0
L2_cache_bank[1]: Access = 2095061, Miss = 1214243, Miss_rate = 0.580, Pending_hits = 14644, Reservation_fails = 0
L2_cache_bank[2]: Access = 2078238, Miss = 1186875, Miss_rate = 0.571, Pending_hits = 13234, Reservation_fails = 259
L2_cache_bank[3]: Access = 2178675, Miss = 1199979, Miss_rate = 0.551, Pending_hits = 13310, Reservation_fails = 1360
L2_cache_bank[4]: Access = 2072378, Miss = 1198240, Miss_rate = 0.578, Pending_hits = 13555, Reservation_fails = 10
L2_cache_bank[5]: Access = 2062863, Miss = 1200029, Miss_rate = 0.582, Pending_hits = 13759, Reservation_fails = 333
L2_cache_bank[6]: Access = 2101228, Miss = 1202915, Miss_rate = 0.572, Pending_hits = 13483, Reservation_fails = 5
L2_cache_bank[7]: Access = 2059798, Miss = 1185687, Miss_rate = 0.576, Pending_hits = 13402, Reservation_fails = 105
L2_cache_bank[8]: Access = 2398509, Miss = 1192366, Miss_rate = 0.497, Pending_hits = 12637, Reservation_fails = 51
L2_cache_bank[9]: Access = 2094169, Miss = 1183714, Miss_rate = 0.565, Pending_hits = 12587, Reservation_fails = 0
L2_cache_bank[10]: Access = 2091384, Miss = 1191324, Miss_rate = 0.570, Pending_hits = 13710, Reservation_fails = 0
L2_cache_bank[11]: Access = 2034976, Miss = 1202061, Miss_rate = 0.591, Pending_hits = 13266, Reservation_fails = 440
L2_cache_bank[12]: Access = 2157582, Miss = 1186408, Miss_rate = 0.550, Pending_hits = 13515, Reservation_fails = 204
L2_cache_bank[13]: Access = 2107525, Miss = 1207880, Miss_rate = 0.573, Pending_hits = 13875, Reservation_fails = 668
L2_cache_bank[14]: Access = 2140097, Miss = 1203370, Miss_rate = 0.562, Pending_hits = 14430, Reservation_fails = 511
L2_cache_bank[15]: Access = 2096661, Miss = 1202805, Miss_rate = 0.574, Pending_hits = 14050, Reservation_fails = 11
L2_cache_bank[16]: Access = 2076410, Miss = 1193134, Miss_rate = 0.575, Pending_hits = 13125, Reservation_fails = 0
L2_cache_bank[17]: Access = 2118004, Miss = 1207777, Miss_rate = 0.570, Pending_hits = 14175, Reservation_fails = 252
L2_cache_bank[18]: Access = 2076408, Miss = 1213276, Miss_rate = 0.584, Pending_hits = 13976, Reservation_fails = 0
L2_cache_bank[19]: Access = 2092070, Miss = 1178463, Miss_rate = 0.563, Pending_hits = 12995, Reservation_fails = 955
L2_cache_bank[20]: Access = 2125315, Miss = 1202690, Miss_rate = 0.566, Pending_hits = 13628, Reservation_fails = 0
L2_cache_bank[21]: Access = 2069858, Miss = 1194674, Miss_rate = 0.577, Pending_hits = 13094, Reservation_fails = 0
L2_cache_bank[22]: Access = 2088674, Miss = 1179904, Miss_rate = 0.565, Pending_hits = 12741, Reservation_fails = 631
L2_cache_bank[23]: Access = 2073690, Miss = 1193580, Miss_rate = 0.576, Pending_hits = 12848, Reservation_fails = 366
L2_total_cache_accesses = 50544532
L2_total_cache_misses = 28725011
L2_total_cache_miss_rate = 0.5683
L2_total_cache_pending_hits = 324564
L2_total_cache_reservation_fails = 6161
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20054472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 324541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14543247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14178520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 324541
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1440485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49100780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443752
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6161
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=50544532
icnt_total_pkts_simt_to_mem=50544532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50544532
Req_Network_cycles = 9859984
Req_Network_injected_packets_per_cycle =       5.1262 
Req_Network_conflicts_per_cycle =       0.9182
Req_Network_conflicts_per_cycle_util =       1.0465
Req_Bank_Level_Parallism =       5.8425
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5837
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2171

Reply_Network_injected_packets_num = 50544532
Reply_Network_cycles = 9859984
Reply_Network_injected_packets_per_cycle =        5.1262
Reply_Network_conflicts_per_cycle =        1.2935
Reply_Network_conflicts_per_cycle_util =       1.4724
Reply_Bank_Level_Parallism =       5.8353
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2821
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1709
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 3 min, 11 sec (79391 sec)
gpgpu_simulation_rate = 26700 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 27968
gpu_sim_insn = 15582298
gpu_ipc =     557.1474
gpu_tot_sim_cycle = 9887952
gpu_tot_sim_insn = 2135355493
gpu_tot_ipc =     215.9553
gpu_tot_issued_cta = 14800
gpu_occupancy = 78.5732% 
gpu_tot_occupancy = 89.8762% 
max_total_param_size = 0
gpu_stall_dramfull = 23430
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5981
partiton_level_parallism_total  =       5.1247
partiton_level_parallism_util =       5.8859
partiton_level_parallism_util_total  =       5.8426
L2_BW  =     200.8471 GB/Sec
L2_BW_total  =     223.8484 GB/Sec
gpu_total_sim_rate=26805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1904079, Miss = 1645303, Miss_rate = 0.864, Pending_hits = 56472, Reservation_fails = 233483
	L1D_cache_core[1]: Access = 1901651, Miss = 1649079, Miss_rate = 0.867, Pending_hits = 57096, Reservation_fails = 239336
	L1D_cache_core[2]: Access = 1927049, Miss = 1680448, Miss_rate = 0.872, Pending_hits = 50592, Reservation_fails = 245271
	L1D_cache_core[3]: Access = 1894987, Miss = 1640931, Miss_rate = 0.866, Pending_hits = 58949, Reservation_fails = 237128
	L1D_cache_core[4]: Access = 1871290, Miss = 1630111, Miss_rate = 0.871, Pending_hits = 51585, Reservation_fails = 228135
	L1D_cache_core[5]: Access = 1899874, Miss = 1649234, Miss_rate = 0.868, Pending_hits = 55211, Reservation_fails = 239874
	L1D_cache_core[6]: Access = 1876414, Miss = 1606338, Miss_rate = 0.856, Pending_hits = 62076, Reservation_fails = 232252
	L1D_cache_core[7]: Access = 1884632, Miss = 1636209, Miss_rate = 0.868, Pending_hits = 50917, Reservation_fails = 227476
	L1D_cache_core[8]: Access = 1892266, Miss = 1625812, Miss_rate = 0.859, Pending_hits = 62449, Reservation_fails = 241598
	L1D_cache_core[9]: Access = 1905160, Miss = 1657179, Miss_rate = 0.870, Pending_hits = 51996, Reservation_fails = 240595
	L1D_cache_core[10]: Access = 1901803, Miss = 1650441, Miss_rate = 0.868, Pending_hits = 58430, Reservation_fails = 248016
	L1D_cache_core[11]: Access = 1911039, Miss = 1660338, Miss_rate = 0.869, Pending_hits = 54865, Reservation_fails = 246087
	L1D_cache_core[12]: Access = 1912795, Miss = 1674346, Miss_rate = 0.875, Pending_hits = 48885, Reservation_fails = 237362
	L1D_cache_core[13]: Access = 1866416, Miss = 1606917, Miss_rate = 0.861, Pending_hits = 59430, Reservation_fails = 236618
	L1D_cache_core[14]: Access = 1928029, Miss = 1676091, Miss_rate = 0.869, Pending_hits = 57596, Reservation_fails = 248795
	L1D_cache_core[15]: Access = 1879177, Miss = 1615676, Miss_rate = 0.860, Pending_hits = 61605, Reservation_fails = 237811
	L1D_cache_core[16]: Access = 1933096, Miss = 1678443, Miss_rate = 0.868, Pending_hits = 57128, Reservation_fails = 247531
	L1D_cache_core[17]: Access = 1890046, Miss = 1628165, Miss_rate = 0.861, Pending_hits = 59162, Reservation_fails = 238585
	L1D_cache_core[18]: Access = 1926081, Miss = 1666893, Miss_rate = 0.865, Pending_hits = 56594, Reservation_fails = 243262
	L1D_cache_core[19]: Access = 1887370, Miss = 1630335, Miss_rate = 0.864, Pending_hits = 59976, Reservation_fails = 239629
	L1D_cache_core[20]: Access = 1878865, Miss = 1626319, Miss_rate = 0.866, Pending_hits = 57877, Reservation_fails = 236013
	L1D_cache_core[21]: Access = 1918331, Miss = 1669132, Miss_rate = 0.870, Pending_hits = 56404, Reservation_fails = 246480
	L1D_cache_core[22]: Access = 1872701, Miss = 1609452, Miss_rate = 0.859, Pending_hits = 63489, Reservation_fails = 236435
	L1D_cache_core[23]: Access = 1942527, Miss = 1681586, Miss_rate = 0.866, Pending_hits = 59343, Reservation_fails = 250397
	L1D_cache_core[24]: Access = 1892603, Miss = 1640363, Miss_rate = 0.867, Pending_hits = 56509, Reservation_fails = 238077
	L1D_cache_core[25]: Access = 1908529, Miss = 1656700, Miss_rate = 0.868, Pending_hits = 57208, Reservation_fails = 244962
	L1D_cache_core[26]: Access = 1871869, Miss = 1622551, Miss_rate = 0.867, Pending_hits = 54996, Reservation_fails = 228530
	L1D_cache_core[27]: Access = 1889055, Miss = 1637430, Miss_rate = 0.867, Pending_hits = 56351, Reservation_fails = 243345
	L1D_cache_core[28]: Access = 1873136, Miss = 1624212, Miss_rate = 0.867, Pending_hits = 54212, Reservation_fails = 227298
	L1D_cache_core[29]: Access = 1890210, Miss = 1627187, Miss_rate = 0.861, Pending_hits = 63134, Reservation_fails = 240755
	L1D_total_cache_accesses = 56931080
	L1D_total_cache_misses = 49303221
	L1D_total_cache_miss_rate = 0.8660
	L1D_total_cache_pending_hits = 1710537
	L1D_total_cache_reservation_fails = 7181136
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4547430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1710517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44330186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7142455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4898696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1710517
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55486829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444251

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6012411
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129045
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 14800, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
155189, 154384, 155480, 155575, 155765, 156782, 155400, 155628, 157915, 154951, 155170, 155037, 155999, 157264, 157245, 156712, 157104, 155498, 158130, 161928, 154413, 159316, 155769, 155397, 155794, 154895, 154607, 156422, 155082, 156306, 154876, 155549, 
gpgpu_n_tot_thrd_icount = 4791003680
gpgpu_n_tot_w_icount = 149718865
gpgpu_n_stall_shd_mem = 15559119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49228882
gpgpu_n_mem_write_global = 1444251
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 208247398
gpgpu_n_store_insn = 4000319
gpgpu_n_shmem_insn = 241936992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7946240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14167752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1391367
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2169202	W0_Idle:38596099	W0_Scoreboard:880060850	W1:15760644	W2:29036105	W3:7350581	W4:5817775	W5:4745098	W6:4036039	W7:3591871	W8:3432539	W9:3113809	W10:2761425	W11:2418276	W12:2135818	W13:1921755	W14:1680548	W15:1503852	W16:1371143	W17:1191179	W18:1102076	W19:1134448	W20:1078707	W21:785030	W22:612541	W23:486141	W24:425890	W25:378485	W26:348086	W27:350299	W28:344166	W29:340775	W30:329604	W31:287118	W32:49847042
single_issue_nums: WS0:37450564	WS1:37426706	WS2:37422606	WS3:37418989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 393831056 {8:49228882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57770040 {40:1444251,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1969155280 {40:49228882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11554008 {8:1444251,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 436 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 3 
mrq_lat_table:4505547 	195128 	372571 	745046 	1701816 	2982018 	5178037 	7438445 	5408134 	695035 	68982 	29553 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19722531 	14745312 	15510823 	647655 	44888 	1924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	48888398 	934848 	619826 	221666 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	45371368 	3939046 	618737 	248196 	221116 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	9299 	538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        60        57        60        55        64        64        64        63        64        64        64        64        64 
dram[1]:        61        64        64        64        62        64        64        64        64        64        64        60        64        64        64        64 
dram[2]:        58        64        57        64        64        64        60        63        64        64        64        64        64        64        64        64 
dram[3]:        63        64        57        64        57        64        64        63        64        64        64        62        64        64        64        64 
dram[4]:        64        58        57        64        62        64        63        64        64        64        64        64        64        64        64        64 
dram[5]:        64        63        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        53        59        56        64        64        64        64        64        64        62        64        64        64        64 
dram[7]:        63        62        54        64        64        64        64        60        64        64        62        63        64        64        65        64 
dram[8]:        64        64        64        64        61        64        61        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        61        64        64        64        64        64        64        64        63        64        64        64        64        64 
dram[10]:        64        64        64        62        62        60        64        64        64        64        64        62        64        64        64        64 
dram[11]:        64        64        60        54        59        62        64        64        64        64        59        62        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     41695     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     38826    101506     32875     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     53943     48504     58010     43599     54731     62765     76485     60253     35195     53957     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.415977  1.424686  1.407245  1.412182  1.422819  1.428776  1.401048  1.409116  1.432880  1.435668  1.462358  1.457990  1.448824  1.458076  1.410407  1.408773 
dram[1]:  1.412727  1.415079  1.389015  1.413229  1.400821  1.406332  1.389125  1.396781  1.412461  1.427128  1.416468  1.451515  1.442506  1.433304  1.394349  1.396316 
dram[2]:  1.408396  1.409730  1.400653  1.397789  1.418725  1.408898  1.398278  1.405318  1.421574  1.420255  1.446488  1.437574  1.452706  1.455332  1.398805  1.410206 
dram[3]:  1.408014  1.409749  1.406149  1.393970  1.399320  1.402266  1.401166  1.394281  1.415122  1.414505  1.438022  1.425249  1.430924  1.433067  1.405057  1.387105 
dram[4]:  1.401751  1.399088  1.387242  1.389719  1.397609  1.401195  1.394399  1.381899  1.407772  1.412376  1.437504  1.427526  1.441236  1.431010  1.412963  1.385527 
dram[5]:  1.408550  1.408150  1.398316  1.408264  1.417380  1.421994  1.406237  1.401555  1.414428  1.422949  1.427043  1.444626  1.442095  1.449941  1.400696  1.400910 
dram[6]:  1.395330  1.417275  1.388246  1.405545  1.409322  1.401909  1.398171  1.413000  1.424369  1.437310  1.423571  1.448484  1.447701  1.435997  1.394955  1.393973 
dram[7]:  1.420951  1.411822  1.400716  1.404353  1.415493  1.431931  1.401319  1.403475  1.431432  1.423009  1.461909  1.439461  1.451618  1.464584  1.404328  1.403008 
dram[8]:  1.412476  1.416812  1.400096  1.411956  1.410150  1.408825  1.394891  1.408405  1.425171  1.429982  1.445650  1.459208  1.437914  1.441967  1.394501  1.408083 
dram[9]:  1.412582  1.402392  1.398473  1.384526  1.420318  1.394696  1.405657  1.391620  1.438565  1.419215  1.443239  1.417490  1.455249  1.434879  1.396091  1.391655 
dram[10]:  1.418321  1.409782  1.402541  1.404470  1.401337  1.412426  1.396981  1.403225  1.435434  1.427249  1.462769  1.435466  1.441151  1.440237  1.401463  1.400268 
dram[11]:  1.397277  1.413022  1.381423  1.391636  1.405409  1.398869  1.380690  1.401544  1.402485  1.416547  1.420231  1.435681  1.439210  1.435800  1.392701  1.395057 
average row locality = 29320821/20708195 = 1.415904
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    148778    149778    146319    148076    150799    151858    144411    146899    152416    154183    158473    157930    156889    159712    149225    149459 
dram[1]:    150628    147750    143772    148825    146839    148297    143079    143458    151476    154511    151318    158406    158255    155642    145069    146647 
dram[2]:    146900    148885    145146    145754    150727    147800    144899    145689    150611    151571    156742    154549    159016    159790    147859    149624 
dram[3]:    148402    149191    148348    145000    146855    146688    147096    145141    153052    150654    157013    154115    156116    154651    149749    143879 
dram[4]:    147438    146779    143431    145054    147570    146973    145436    141881    150550    151081    156236    153824    158419    156858    146712    144895 
dram[5]:    147556    148841    144381    145609    150214    151783    146504    143912    150250    151673    152524    157214    156936    159535    146474    147116 
dram[6]:    144954    150704    143694    147270    147966    146329    145116    148838    152748    156300    151692    158297    158178    156993    145684    146833 
dram[7]:    150835    148753    144731    146875    148968    152699    144257    145675    153946    150981    159590    153239    159270    160709    145461    147463 
dram[8]:    148379    149187    145613    148871    147354    147837    144156    146457    152891    152896    156290    159564    155481    157681    146646    148916 
dram[9]:    151588    147008    145091    142173    151834    145553    146245    143168    156527    151617    158599    149710    161019    157762    146148    145056 
dram[10]:    150570    148024    145961    146460    145107    148177    145031    144809    154931    152332    160054    155138    156863    157719    147668    145673 
dram[11]:    147099    149957    142735    144564    149435    145837    141305    146505    148665    150824    151598    154658    157262    156622    145308    148206 
total dram reads = 28811810
bank skew: 161019/141305 = 1.14
chip skew: 2425205/2380580 = 1.02
number of total write accesses:
dram[0]:      4528      4520      4575      4432      4623      4504      4588      4539      4759      4746      4951      4878      5025      4971      4606      4622 
dram[1]:      4520      4524      4423      4540      4527      4503      4589      4515      4763      4818      4916      4933      5004      4928      4539      4663 
dram[2]:      4480      4545      4455      4485      4527      4564      4544      4611      4771      4757      4860      4942      4966      4918      4527      4585 
dram[3]:      4487      4510      4491      4466      4599      4503      4585      4515      4656      4733      4957      4902      5060      5019      4525      4473 
dram[4]:      4479      4525      4445      4503      4500      4574      4558      4608      4704      4672      4974      4942      4917      4887      4640      4473 
dram[5]:      4506      4476      4438      4527      4567      4586      4513      4573      4741      4718      4860      4911      4979      4966      4540      4525 
dram[6]:      4496      4523      4454      4490      4557      4530      4592      4597      4733      4795      4956      4903      4987      4961      4522      4524 
dram[7]:      4510      4443      4412      4476      4537      4515      4501      4565      4791      4781      4891      5004      5013      4990      4546      4522 
dram[8]:      4540      4518      4474      4532      4599      4541      4506      4535      4673      4763      4989      4883      4948      4943      4493      4542 
dram[9]:      4597      4530      4514      4460      4590      4582      4580      4451      4863      4707      5055      4905      5053      4884      4581      4500 
dram[10]:      4544      4522      4414      4573      4533      4557      4470      4471      4751      4801      4934      4914      4961      5013      4469      4486 
dram[11]:      4496      4546      4452      4462      4615      4568      4530      4467      4731      4693      4938      4985      4973      4937      4515      4581 
total dram writes = 894767
bank skew: 5060/4412 = 1.15
chip skew: 74867/74401 = 1.01
average mf latency per bank:
dram[0]:        708       729       706       733       716       720       715       729       769       782       824       803       778       799       737       729
dram[1]:        701       726       699       695       694       728       699       753       778       768       795       837       753       776       735       706
dram[2]:        726       706       725       719       729       704       702       720       742       750       800       790       788       800       737       733
dram[3]:        751       717       709       703       692       708       710       703       784       773       792       807       740       753       753       731
dram[4]:        695       721       758       689       709       694       687       687       737       770       772       780       768       755      1248       742
dram[5]:        701       717       720       703       692       701       717       686       741       727       818       774       777       786       759       732
dram[6]:        718       732       743       720       738       708       695       702       771       774       809       791       775       769       751       727
dram[7]:        722       751       761       716       754       721       735       703       748       766       826       800       758       782       745       760
dram[8]:        702       707       718       711       694       735       726       724       776       748       800       855       785       788       752       743
dram[9]:        705       725       761       693       716       688       694       750       748       777       781       791       758       772       738       753
dram[10]:        706       694       757       700       702       709       741       708       760       730       813       827       765       753       750       769
dram[11]:        701       684       713       700       677       689       724       729       759       772       750       788       779       754       728       718
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3486      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3571      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20357423 n_act=1728707 n_pre=1728691 n_ref_event=0 n_req=2467905 n_rd=2425205 n_rd_L2_A=0 n_write=0 n_wr_bk=74867 bw_util=0.3944
n_activity=22374274 dram_eff=0.447
bk0: 148778a 8036625i bk1: 149778a 7912184i bk2: 146319a 8171477i bk3: 148076a 8047074i bk4: 150799a 7784545i bk5: 151858a 7718021i bk6: 144411a 8257793i bk7: 146899a 8045791i bk8: 152416a 7493866i bk9: 154183a 7332501i bk10: 158473a 7012308i bk11: 157930a 7003541i bk12: 156889a 7135018i bk13: 159712a 6967212i bk14: 149225a 7795779i bk15: 149459a 7808016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.299525
Row_Buffer_Locality_read = 0.300451
Row_Buffer_Locality_write = 0.246955
Bank_Level_Parallism = 13.039859
Bank_Level_Parallism_Col = 2.613323
Bank_Level_Parallism_Ready = 1.137911
write_to_read_ratio_blp_rw_average = 0.085132
GrpLevelPara = 2.167552 

BW Util details:
bwutil = 0.394375 
total_CMD = 25357328 
util_bw = 10000288 
Wasted_Col = 11615560 
Wasted_Row = 338197 
Idle = 3403283 

BW Util Bottlenecks: 
RCDc_limit = 22271385 
RCDWRc_limit = 200803 
WTRc_limit = 1444098 
RTWc_limit = 3862799 
CCDLc_limit = 2962892 
rwq = 0 
CCDLc_limit_alone = 2657606 
WTRc_limit_alone = 1386731 
RTWc_limit_alone = 3614880 

Commands details: 
total_CMD = 25357328 
n_nop = 20357423 
Read = 2425205 
Write = 0 
L2_Alloc = 0 
L2_WB = 74867 
n_act = 1728707 
n_pre = 1728691 
n_ref = 0 
n_req = 2467905 
total_req = 2500072 

Dual Bus Interface Util: 
issued_total_row = 3457398 
issued_total_col = 2500072 
Row_Bus_Util =  0.136347 
CoL_Bus_Util = 0.098594 
Either_Row_CoL_Bus_Util = 0.197178 
Issued_on_Two_Bus_Simul_Util = 0.037763 
issued_two_Eff = 0.191517 
queue_avg = 40.362637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20390644 n_act=1724782 n_pre=1724766 n_ref_event=0 n_req=2436526 n_rd=2393972 n_rd_L2_A=0 n_write=0 n_wr_bk=74705 bw_util=0.3894
n_activity=22322957 dram_eff=0.4424
bk0: 150628a 7952270i bk1: 147750a 8224124i bk2: 143772a 8581093i bk3: 148825a 8138281i bk4: 146839a 8256910i bk5: 148297a 8066462i bk6: 143079a 8474062i bk7: 143458a 8518907i bk8: 151476a 7701106i bk9: 154511a 7485450i bk10: 151318a 7612391i bk11: 158406a 7186138i bk12: 158255a 7208220i bk13: 155642a 7422901i bk14: 145069a 8267979i bk15: 146647a 8232721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292115
Row_Buffer_Locality_read = 0.293190
Row_Buffer_Locality_write = 0.231659
Bank_Level_Parallism = 12.844685
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.132580
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.389422 
total_CMD = 25357328 
util_bw = 9874708 
Wasted_Col = 11694340 
Wasted_Row = 340775 
Idle = 3447505 

BW Util Bottlenecks: 
RCDc_limit = 22413563 
RCDWRc_limit = 207931 
WTRc_limit = 1441715 
RTWc_limit = 3716017 
CCDLc_limit = 2900608 
rwq = 0 
CCDLc_limit_alone = 2606890 
WTRc_limit_alone = 1385692 
RTWc_limit_alone = 3478322 

Commands details: 
total_CMD = 25357328 
n_nop = 20390644 
Read = 2393972 
Write = 0 
L2_Alloc = 0 
L2_WB = 74705 
n_act = 1724782 
n_pre = 1724766 
n_ref = 0 
n_req = 2436526 
total_req = 2468677 

Dual Bus Interface Util: 
issued_total_row = 3449548 
issued_total_col = 2468677 
Row_Bus_Util =  0.136038 
CoL_Bus_Util = 0.097356 
Either_Row_CoL_Bus_Util = 0.195868 
Issued_on_Two_Bus_Simul_Util = 0.037525 
issued_two_Eff = 0.191585 
queue_avg = 37.772686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20378288 n_act=1725633 n_pre=1725617 n_ref_event=0 n_req=2447800 n_rd=2405562 n_rd_L2_A=0 n_write=0 n_wr_bk=74537 bw_util=0.3912
n_activity=22325484 dram_eff=0.4444
bk0: 146900a 8264036i bk1: 148885a 8089030i bk2: 145146a 8388440i bk3: 145754a 8297800i bk4: 150727a 7926392i bk5: 147800a 8126229i bk6: 144899a 8392961i bk7: 145689a 8272257i bk8: 150611a 7779637i bk9: 151571a 7659227i bk10: 156742a 7292974i bk11: 154549a 7363164i bk12: 159016a 7121728i bk13: 159790a 7084977i bk14: 147859a 8032441i bk15: 149624a 7977748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295028
Row_Buffer_Locality_read = 0.296061
Row_Buffer_Locality_write = 0.236185
Bank_Level_Parallism = 12.901359
Bank_Level_Parallism_Col = 2.595577
Bank_Level_Parallism_Ready = 1.134753
write_to_read_ratio_blp_rw_average = 0.084021
GrpLevelPara = 2.159616 

BW Util details:
bwutil = 0.391224 
total_CMD = 25357328 
util_bw = 9920396 
Wasted_Col = 11655969 
Wasted_Row = 335310 
Idle = 3445653 

BW Util Bottlenecks: 
RCDc_limit = 22354415 
RCDWRc_limit = 203601 
WTRc_limit = 1431240 
RTWc_limit = 3779036 
CCDLc_limit = 2918512 
rwq = 0 
CCDLc_limit_alone = 2619726 
WTRc_limit_alone = 1375768 
RTWc_limit_alone = 3535722 

Commands details: 
total_CMD = 25357328 
n_nop = 20378288 
Read = 2405562 
Write = 0 
L2_Alloc = 0 
L2_WB = 74537 
n_act = 1725633 
n_pre = 1725617 
n_ref = 0 
n_req = 2447800 
total_req = 2480099 

Dual Bus Interface Util: 
issued_total_row = 3451250 
issued_total_col = 2480099 
Row_Bus_Util =  0.136105 
CoL_Bus_Util = 0.097806 
Either_Row_CoL_Bus_Util = 0.196355 
Issued_on_Two_Bus_Simul_Util = 0.037556 
issued_two_Eff = 0.191264 
queue_avg = 38.735058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20381928 n_act=1728748 n_pre=1728732 n_ref_event=0 n_req=2438364 n_rd=2395950 n_rd_L2_A=0 n_write=0 n_wr_bk=74481 bw_util=0.3897
n_activity=22392438 dram_eff=0.4413
bk0: 148402a 8170538i bk1: 149191a 8057391i bk2: 148348a 8119111i bk3: 145000a 8402220i bk4: 146855a 8280324i bk5: 146688a 8210078i bk6: 147096a 8154371i bk7: 145141a 8346724i bk8: 153052a 7606746i bk9: 150654a 7738631i bk10: 157013a 7245604i bk11: 154115a 7421327i bk12: 156116a 7339505i bk13: 154651a 7397339i bk14: 149749a 7943447i bk15: 143879a 8407205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291022
Row_Buffer_Locality_read = 0.292066
Row_Buffer_Locality_write = 0.232070
Bank_Level_Parallism = 12.828678
Bank_Level_Parallism_Col = 2.589456
Bank_Level_Parallism_Ready = 1.133315
write_to_read_ratio_blp_rw_average = 0.084777
GrpLevelPara = 2.154880 

BW Util details:
bwutil = 0.389699 
total_CMD = 25357328 
util_bw = 9881724 
Wasted_Col = 11749713 
Wasted_Row = 344918 
Idle = 3380973 

BW Util Bottlenecks: 
RCDc_limit = 22511722 
RCDWRc_limit = 207231 
WTRc_limit = 1451543 
RTWc_limit = 3807192 
CCDLc_limit = 2898019 
rwq = 0 
CCDLc_limit_alone = 2598326 
WTRc_limit_alone = 1394923 
RTWc_limit_alone = 3564119 

Commands details: 
total_CMD = 25357328 
n_nop = 20381928 
Read = 2395950 
Write = 0 
L2_Alloc = 0 
L2_WB = 74481 
n_act = 1728748 
n_pre = 1728732 
n_ref = 0 
n_req = 2438364 
total_req = 2470431 

Dual Bus Interface Util: 
issued_total_row = 3457480 
issued_total_col = 2470431 
Row_Bus_Util =  0.136350 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.196212 
Issued_on_Two_Bus_Simul_Util = 0.037564 
issued_two_Eff = 0.191444 
queue_avg = 38.160805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20400561 n_act=1723685 n_pre=1723669 n_ref_event=0 n_req=2425461 n_rd=2383137 n_rd_L2_A=0 n_write=0 n_wr_bk=74401 bw_util=0.3877
n_activity=22311658 dram_eff=0.4406
bk0: 147438a 8455048i bk1: 146779a 8481205i bk2: 143431a 8765232i bk3: 145054a 8550479i bk4: 147570a 8419536i bk5: 146973a 8458594i bk6: 145436a 8547427i bk7: 141881a 8825463i bk8: 150550a 7967582i bk9: 151081a 7940132i bk10: 156236a 7521201i bk11: 153824a 7622005i bk12: 158419a 7401307i bk13: 156858a 7565495i bk14: 146712a 8312119i bk15: 144895a 8587989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289338
Row_Buffer_Locality_read = 0.290431
Row_Buffer_Locality_write = 0.227814
Bank_Level_Parallism = 12.659806
Bank_Level_Parallism_Col = 2.575186
Bank_Level_Parallism_Ready = 1.131172
write_to_read_ratio_blp_rw_average = 0.082277
GrpLevelPara = 2.145920 

BW Util details:
bwutil = 0.387665 
total_CMD = 25357328 
util_bw = 9830152 
Wasted_Col = 11734166 
Wasted_Row = 338571 
Idle = 3454439 

BW Util Bottlenecks: 
RCDc_limit = 22483591 
RCDWRc_limit = 208557 
WTRc_limit = 1446886 
RTWc_limit = 3671362 
CCDLc_limit = 2882968 
rwq = 0 
CCDLc_limit_alone = 2592117 
WTRc_limit_alone = 1389707 
RTWc_limit_alone = 3437690 

Commands details: 
total_CMD = 25357328 
n_nop = 20400561 
Read = 2383137 
Write = 0 
L2_Alloc = 0 
L2_WB = 74401 
n_act = 1723685 
n_pre = 1723669 
n_ref = 0 
n_req = 2425461 
total_req = 2457538 

Dual Bus Interface Util: 
issued_total_row = 3447354 
issued_total_col = 2457538 
Row_Bus_Util =  0.135951 
CoL_Bus_Util = 0.096916 
Either_Row_CoL_Bus_Util = 0.195477 
Issued_on_Two_Bus_Simul_Util = 0.037391 
issued_two_Eff = 0.191279 
queue_avg = 36.331181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20384406 n_act=1723454 n_pre=1723438 n_ref_event=0 n_req=2442761 n_rd=2400522 n_rd_L2_A=0 n_write=0 n_wr_bk=74426 bw_util=0.3904
n_activity=22304096 dram_eff=0.4439
bk0: 147556a 8219944i bk1: 148841a 8145478i bk2: 144381a 8450172i bk3: 145609a 8367252i bk4: 150214a 7978255i bk5: 151783a 7852738i bk6: 146504a 8205826i bk7: 143912a 8477889i bk8: 150250a 7805458i bk9: 151673a 7704351i bk10: 152524a 7486914i bk11: 157214a 7196390i bk12: 156936a 7312522i bk13: 159535a 7127454i bk14: 146474a 8183430i bk15: 147116a 8171681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294466
Row_Buffer_Locality_read = 0.295433
Row_Buffer_Locality_write = 0.239494
Bank_Level_Parallism = 12.885392
Bank_Level_Parallism_Col = 2.597204
Bank_Level_Parallism_Ready = 1.134833
write_to_read_ratio_blp_rw_average = 0.084114
GrpLevelPara = 2.157916 

BW Util details:
bwutil = 0.390411 
total_CMD = 25357328 
util_bw = 9899792 
Wasted_Col = 11654406 
Wasted_Row = 337490 
Idle = 3465640 

BW Util Bottlenecks: 
RCDc_limit = 22345563 
RCDWRc_limit = 202541 
WTRc_limit = 1436619 
RTWc_limit = 3786933 
CCDLc_limit = 2914723 
rwq = 0 
CCDLc_limit_alone = 2615953 
WTRc_limit_alone = 1380074 
RTWc_limit_alone = 3544708 

Commands details: 
total_CMD = 25357328 
n_nop = 20384406 
Read = 2400522 
Write = 0 
L2_Alloc = 0 
L2_WB = 74426 
n_act = 1723454 
n_pre = 1723438 
n_ref = 0 
n_req = 2442761 
total_req = 2474948 

Dual Bus Interface Util: 
issued_total_row = 3446892 
issued_total_col = 2474948 
Row_Bus_Util =  0.135933 
CoL_Bus_Util = 0.097603 
Either_Row_CoL_Bus_Util = 0.196114 
Issued_on_Two_Bus_Simul_Util = 0.037422 
issued_two_Eff = 0.190817 
queue_avg = 38.380596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3806
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20381840 n_act=1727181 n_pre=1727165 n_ref_event=0 n_req=2444046 n_rd=2401596 n_rd_L2_A=0 n_write=0 n_wr_bk=74620 bw_util=0.3906
n_activity=22353555 dram_eff=0.4431
bk0: 144954a 8508628i bk1: 150704a 8014613i bk2: 143694a 8507392i bk3: 147270a 8254436i bk4: 147966a 8192397i bk5: 146329a 8309105i bk6: 145116a 8354480i bk7: 148838a 8044085i bk8: 152748a 7572747i bk9: 156300a 7336318i bk10: 151692a 7572697i bk11: 158297a 7219678i bk12: 158178a 7229755i bk13: 156993a 7274611i bk14: 145684a 8324166i bk15: 146833a 8245864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293312
Row_Buffer_Locality_read = 0.294248
Row_Buffer_Locality_write = 0.240306
Bank_Level_Parallism = 12.844841
Bank_Level_Parallism_Col = 2.593577
Bank_Level_Parallism_Ready = 1.133625
write_to_read_ratio_blp_rw_average = 0.084287
GrpLevelPara = 2.156687 

BW Util details:
bwutil = 0.390611 
total_CMD = 25357328 
util_bw = 9904864 
Wasted_Col = 11694624 
Wasted_Row = 339048 
Idle = 3418792 

BW Util Bottlenecks: 
RCDc_limit = 22422481 
RCDWRc_limit = 203391 
WTRc_limit = 1432236 
RTWc_limit = 3803868 
CCDLc_limit = 2917634 
rwq = 0 
CCDLc_limit_alone = 2618648 
WTRc_limit_alone = 1376227 
RTWc_limit_alone = 3560891 

Commands details: 
total_CMD = 25357328 
n_nop = 20381840 
Read = 2401596 
Write = 0 
L2_Alloc = 0 
L2_WB = 74620 
n_act = 1727181 
n_pre = 1727165 
n_ref = 0 
n_req = 2444046 
total_req = 2476216 

Dual Bus Interface Util: 
issued_total_row = 3454346 
issued_total_col = 2476216 
Row_Bus_Util =  0.136227 
CoL_Bus_Util = 0.097653 
Either_Row_CoL_Bus_Util = 0.196215 
Issued_on_Two_Bus_Simul_Util = 0.037665 
issued_two_Eff = 0.191956 
queue_avg = 38.145393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1454
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20373598 n_act=1725241 n_pre=1725225 n_ref_event=0 n_req=2455868 n_rd=2413452 n_rd_L2_A=0 n_write=0 n_wr_bk=74497 bw_util=0.3925
n_activity=22331507 dram_eff=0.4456
bk0: 150835a 7874448i bk1: 148753a 8029287i bk2: 144731a 8359131i bk3: 146875a 8204680i bk4: 148968a 8052863i bk5: 152699a 7725027i bk6: 144257a 8367640i bk7: 145675a 8230716i bk8: 153946a 7487595i bk9: 150981a 7605670i bk10: 159590a 7012406i bk11: 153239a 7383322i bk12: 159270a 7061506i bk13: 160709a 7006917i bk14: 145461a 8199203i bk15: 147463a 8074973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.297503
Row_Buffer_Locality_read = 0.298516
Row_Buffer_Locality_write = 0.239886
Bank_Level_Parallism = 12.965216
Bank_Level_Parallism_Col = 2.607994
Bank_Level_Parallism_Ready = 1.136076
write_to_read_ratio_blp_rw_average = 0.086213
GrpLevelPara = 2.165030 

BW Util details:
bwutil = 0.392462 
total_CMD = 25357328 
util_bw = 9951796 
Wasted_Col = 11623414 
Wasted_Row = 338838 
Idle = 3443280 

BW Util Bottlenecks: 
RCDc_limit = 22280949 
RCDWRc_limit = 202662 
WTRc_limit = 1428735 
RTWc_limit = 3864650 
CCDLc_limit = 2942003 
rwq = 0 
CCDLc_limit_alone = 2637173 
WTRc_limit_alone = 1373043 
RTWc_limit_alone = 3615512 

Commands details: 
total_CMD = 25357328 
n_nop = 20373598 
Read = 2413452 
Write = 0 
L2_Alloc = 0 
L2_WB = 74497 
n_act = 1725241 
n_pre = 1725225 
n_ref = 0 
n_req = 2455868 
total_req = 2487949 

Dual Bus Interface Util: 
issued_total_row = 3450466 
issued_total_col = 2487949 
Row_Bus_Util =  0.136074 
CoL_Bus_Util = 0.098116 
Either_Row_CoL_Bus_Util = 0.196540 
Issued_on_Two_Bus_Simul_Util = 0.037649 
issued_two_Eff = 0.191560 
queue_avg = 39.515652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5157
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20380632 n_act=1726402 n_pre=1726386 n_ref_event=0 n_req=2450509 n_rd=2408219 n_rd_L2_A=0 n_write=0 n_wr_bk=74479 bw_util=0.3916
n_activity=22339543 dram_eff=0.4445
bk0: 148379a 8096219i bk1: 149187a 8033833i bk2: 145613a 8399228i bk3: 148871a 8104796i bk4: 147354a 8182940i bk5: 147837a 8094170i bk6: 144156a 8364848i bk7: 146457a 8222057i bk8: 152891a 7524664i bk9: 152896a 7550396i bk10: 156290a 7195177i bk11: 159564a 7051896i bk12: 155481a 7343012i bk13: 157681a 7230899i bk14: 146646a 8165297i bk15: 148916a 7980301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295493
Row_Buffer_Locality_read = 0.296427
Row_Buffer_Locality_write = 0.242303
Bank_Level_Parallism = 12.919358
Bank_Level_Parallism_Col = 2.602206
Bank_Level_Parallism_Ready = 1.136231
write_to_read_ratio_blp_rw_average = 0.084263
GrpLevelPara = 2.159778 

BW Util details:
bwutil = 0.391634 
total_CMD = 25357328 
util_bw = 9930792 
Wasted_Col = 11654669 
Wasted_Row = 337345 
Idle = 3434522 

BW Util Bottlenecks: 
RCDc_limit = 22349312 
RCDWRc_limit = 203039 
WTRc_limit = 1420344 
RTWc_limit = 3824654 
CCDLc_limit = 2934955 
rwq = 0 
CCDLc_limit_alone = 2634694 
WTRc_limit_alone = 1364886 
RTWc_limit_alone = 3579851 

Commands details: 
total_CMD = 25357328 
n_nop = 20380632 
Read = 2408219 
Write = 0 
L2_Alloc = 0 
L2_WB = 74479 
n_act = 1726402 
n_pre = 1726386 
n_ref = 0 
n_req = 2450509 
total_req = 2482698 

Dual Bus Interface Util: 
issued_total_row = 3452788 
issued_total_col = 2482698 
Row_Bus_Util =  0.136165 
CoL_Bus_Util = 0.097909 
Either_Row_CoL_Bus_Util = 0.196263 
Issued_on_Two_Bus_Simul_Util = 0.037811 
issued_two_Eff = 0.192656 
queue_avg = 38.964046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20385405 n_act=1727600 n_pre=1727584 n_ref_event=0 n_req=2441761 n_rd=2399098 n_rd_L2_A=0 n_write=0 n_wr_bk=74852 bw_util=0.3903
n_activity=22383257 dram_eff=0.4421
bk0: 151588a 7923002i bk1: 147008a 8263046i bk2: 145091a 8444721i bk3: 142173a 8701238i bk4: 151834a 7917177i bk5: 145553a 8285934i bk6: 146245a 8280769i bk7: 143168a 8486295i bk8: 156527a 7301934i bk9: 151617a 7639164i bk10: 158599a 7103641i bk11: 149710a 7680593i bk12: 161019a 7066828i bk13: 157762a 7208869i bk14: 146148a 8283155i bk15: 145056a 8321162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292479
Row_Buffer_Locality_read = 0.293451
Row_Buffer_Locality_write = 0.237794
Bank_Level_Parallism = 12.835707
Bank_Level_Parallism_Col = 2.590547
Bank_Level_Parallism_Ready = 1.135860
write_to_read_ratio_blp_rw_average = 0.083500
GrpLevelPara = 2.152812 

BW Util details:
bwutil = 0.390254 
total_CMD = 25357328 
util_bw = 9895800 
Wasted_Col = 11718586 
Wasted_Row = 345725 
Idle = 3397217 

BW Util Bottlenecks: 
RCDc_limit = 22452557 
RCDWRc_limit = 205355 
WTRc_limit = 1457331 
RTWc_limit = 3750910 
CCDLc_limit = 2908527 
rwq = 0 
CCDLc_limit_alone = 2612385 
WTRc_limit_alone = 1400517 
RTWc_limit_alone = 3511582 

Commands details: 
total_CMD = 25357328 
n_nop = 20385405 
Read = 2399098 
Write = 0 
L2_Alloc = 0 
L2_WB = 74852 
n_act = 1727600 
n_pre = 1727584 
n_ref = 0 
n_req = 2441761 
total_req = 2473950 

Dual Bus Interface Util: 
issued_total_row = 3455184 
issued_total_col = 2473950 
Row_Bus_Util =  0.136260 
CoL_Bus_Util = 0.097564 
Either_Row_CoL_Bus_Util = 0.196074 
Issued_on_Two_Bus_Simul_Util = 0.037749 
issued_two_Eff = 0.192523 
queue_avg = 38.214725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2147
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20384587 n_act=1724767 n_pre=1724751 n_ref_event=0 n_req=2446900 n_rd=2404517 n_rd_L2_A=0 n_write=0 n_wr_bk=74413 bw_util=0.391
n_activity=22304325 dram_eff=0.4446
bk0: 150570a 8031387i bk1: 148024a 8174042i bk2: 145961a 8355744i bk3: 146460a 8292120i bk4: 145107a 8413676i bk5: 148177a 8108767i bk6: 145031a 8330667i bk7: 144809a 8393705i bk8: 154931a 7500922i bk9: 152332a 7589717i bk10: 160054a 7037659i bk11: 155138a 7354549i bk12: 156863a 7266420i bk13: 157719a 7221132i bk14: 147668a 8099673i bk15: 145673a 8290845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295122
Row_Buffer_Locality_read = 0.296192
Row_Buffer_Locality_write = 0.234457
Bank_Level_Parallism = 12.890431
Bank_Level_Parallism_Col = 2.593319
Bank_Level_Parallism_Ready = 1.134303
write_to_read_ratio_blp_rw_average = 0.082727
GrpLevelPara = 2.155914 

BW Util details:
bwutil = 0.391040 
total_CMD = 25357328 
util_bw = 9915720 
Wasted_Col = 11646683 
Wasted_Row = 336427 
Idle = 3458498 

BW Util Bottlenecks: 
RCDc_limit = 22331256 
RCDWRc_limit = 204574 
WTRc_limit = 1433712 
RTWc_limit = 3734600 
CCDLc_limit = 2926968 
rwq = 0 
CCDLc_limit_alone = 2630983 
WTRc_limit_alone = 1377928 
RTWc_limit_alone = 3494399 

Commands details: 
total_CMD = 25357328 
n_nop = 20384587 
Read = 2404517 
Write = 0 
L2_Alloc = 0 
L2_WB = 74413 
n_act = 1724767 
n_pre = 1724751 
n_ref = 0 
n_req = 2446900 
total_req = 2478930 

Dual Bus Interface Util: 
issued_total_row = 3449518 
issued_total_col = 2478930 
Row_Bus_Util =  0.136036 
CoL_Bus_Util = 0.097760 
Either_Row_CoL_Bus_Util = 0.196107 
Issued_on_Two_Bus_Simul_Util = 0.037690 
issued_two_Eff = 0.192189 
queue_avg = 38.601608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6016
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25357328 n_nop=20405776 n_act=1722019 n_pre=1722003 n_ref_event=0 n_req=2422920 n_rd=2380580 n_rd_L2_A=0 n_write=0 n_wr_bk=74489 bw_util=0.3873
n_activity=22289617 dram_eff=0.4406
bk0: 147099a 8361065i bk1: 149957a 8154335i bk2: 142735a 8733557i bk3: 144564a 8632310i bk4: 149435a 8211400i bk5: 145837a 8445362i bk6: 141305a 8876437i bk7: 146505a 8401603i bk8: 148665a 8082362i bk9: 150824a 7889626i bk10: 151598a 7692592i bk11: 154658a 7516159i bk12: 157262a 7397060i bk13: 156622a 7465895i bk14: 145308a 8395064i bk15: 148206a 8193977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289280
Row_Buffer_Locality_read = 0.290233
Row_Buffer_Locality_write = 0.235735
Bank_Level_Parallism = 12.720370
Bank_Level_Parallism_Col = 2.574955
Bank_Level_Parallism_Ready = 1.132524
write_to_read_ratio_blp_rw_average = 0.081130
GrpLevelPara = 2.146301 

BW Util details:
bwutil = 0.387276 
total_CMD = 25357328 
util_bw = 9820276 
Wasted_Col = 11719061 
Wasted_Row = 337574 
Idle = 3480417 

BW Util Bottlenecks: 
RCDc_limit = 22463383 
RCDWRc_limit = 205608 
WTRc_limit = 1442294 
RTWc_limit = 3641299 
CCDLc_limit = 2872178 
rwq = 0 
CCDLc_limit_alone = 2582874 
WTRc_limit_alone = 1385933 
RTWc_limit_alone = 3408356 

Commands details: 
total_CMD = 25357328 
n_nop = 20405776 
Read = 2380580 
Write = 0 
L2_Alloc = 0 
L2_WB = 74489 
n_act = 1722019 
n_pre = 1722003 
n_ref = 0 
n_req = 2422920 
total_req = 2455069 

Dual Bus Interface Util: 
issued_total_row = 3444022 
issued_total_col = 2455069 
Row_Bus_Util =  0.135820 
CoL_Bus_Util = 0.096819 
Either_Row_CoL_Bus_Util = 0.195271 
Issued_on_Two_Bus_Simul_Util = 0.037367 
issued_two_Eff = 0.191362 
queue_avg = 36.397400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060460, Miss = 1207415, Miss_rate = 0.586, Pending_hits = 14525, Reservation_fails = 0
L2_cache_bank[1]: Access = 2100434, Miss = 1218010, Miss_rate = 0.580, Pending_hits = 14644, Reservation_fails = 0
L2_cache_bank[2]: Access = 2083591, Miss = 1190606, Miss_rate = 0.571, Pending_hits = 13234, Reservation_fails = 259
L2_cache_bank[3]: Access = 2184016, Miss = 1203690, Miss_rate = 0.551, Pending_hits = 13310, Reservation_fails = 1360
L2_cache_bank[4]: Access = 2077750, Miss = 1202013, Miss_rate = 0.579, Pending_hits = 13555, Reservation_fails = 10
L2_cache_bank[5]: Access = 2068318, Miss = 1203783, Miss_rate = 0.582, Pending_hits = 13759, Reservation_fails = 333
L2_cache_bank[6]: Access = 2106583, Miss = 1206774, Miss_rate = 0.573, Pending_hits = 13483, Reservation_fails = 5
L2_cache_bank[7]: Access = 2065176, Miss = 1189468, Miss_rate = 0.576, Pending_hits = 13403, Reservation_fails = 105
L2_cache_bank[8]: Access = 2403780, Miss = 1196013, Miss_rate = 0.498, Pending_hits = 12637, Reservation_fails = 51
L2_cache_bank[9]: Access = 2099422, Miss = 1187479, Miss_rate = 0.566, Pending_hits = 12587, Reservation_fails = 0
L2_cache_bank[10]: Access = 2096731, Miss = 1194977, Miss_rate = 0.570, Pending_hits = 13710, Reservation_fails = 0
L2_cache_bank[11]: Access = 2040294, Miss = 1205811, Miss_rate = 0.591, Pending_hits = 13266, Reservation_fails = 440
L2_cache_bank[12]: Access = 2162766, Miss = 1190158, Miss_rate = 0.550, Pending_hits = 13516, Reservation_fails = 204
L2_cache_bank[13]: Access = 2112990, Miss = 1211681, Miss_rate = 0.573, Pending_hits = 13875, Reservation_fails = 668
L2_cache_bank[14]: Access = 2145430, Miss = 1207197, Miss_rate = 0.563, Pending_hits = 14430, Reservation_fails = 511
L2_cache_bank[15]: Access = 2101983, Miss = 1206534, Miss_rate = 0.574, Pending_hits = 14050, Reservation_fails = 11
L2_cache_bank[16]: Access = 2081634, Miss = 1196914, Miss_rate = 0.575, Pending_hits = 13125, Reservation_fails = 0
L2_cache_bank[17]: Access = 2123475, Miss = 1211496, Miss_rate = 0.571, Pending_hits = 14175, Reservation_fails = 252
L2_cache_bank[18]: Access = 2081808, Miss = 1217182, Miss_rate = 0.585, Pending_hits = 13976, Reservation_fails = 0
L2_cache_bank[19]: Access = 2097413, Miss = 1182216, Miss_rate = 0.564, Pending_hits = 12995, Reservation_fails = 955
L2_cache_bank[20]: Access = 2130572, Miss = 1206319, Miss_rate = 0.566, Pending_hits = 13628, Reservation_fails = 0
L2_cache_bank[21]: Access = 2075164, Miss = 1198450, Miss_rate = 0.578, Pending_hits = 13094, Reservation_fails = 0
L2_cache_bank[22]: Access = 2094100, Miss = 1183550, Miss_rate = 0.565, Pending_hits = 12741, Reservation_fails = 631
L2_cache_bank[23]: Access = 2079243, Miss = 1197318, Miss_rate = 0.576, Pending_hits = 12848, Reservation_fails = 366
L2_total_cache_accesses = 50673133
L2_total_cache_misses = 28815054
L2_total_cache_miss_rate = 0.5686
L2_total_cache_pending_hits = 324566
L2_total_cache_reservation_fails = 6161
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20092529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 324543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14559550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14252260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 324543
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1440984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49228882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444251
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6161
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=50673133
icnt_total_pkts_simt_to_mem=50673133
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50673133
Req_Network_cycles = 9887952
Req_Network_injected_packets_per_cycle =       5.1247 
Req_Network_conflicts_per_cycle =       0.9180
Req_Network_conflicts_per_cycle_util =       1.0466
Req_Bank_Level_Parallism =       5.8426
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5838
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2171

Reply_Network_injected_packets_num = 50673133
Reply_Network_cycles = 9887952
Reply_Network_injected_packets_per_cycle =        5.1247
Reply_Network_conflicts_per_cycle =        1.2985
Reply_Network_conflicts_per_cycle_util =       1.4785
Reply_Bank_Level_Parallism =       5.8353
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2821
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1708
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 7 min, 40 sec (79660 sec)
gpgpu_simulation_rate = 26805 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 2277181
gpu_sim_insn = 506321324
gpu_ipc =     222.3457
gpu_tot_sim_cycle = 12165133
gpu_tot_sim_insn = 2641676817
gpu_tot_ipc =     217.1515
gpu_tot_issued_cta = 14920
gpu_occupancy = 89.8828% 
gpu_tot_occupancy = 89.8775% 
max_total_param_size = 0
gpu_stall_dramfull = 25587
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0606
partiton_level_parallism_total  =       5.1127
partiton_level_parallism_util =       5.7304
partiton_level_parallism_util_total  =       5.8215
L2_BW  =     221.0474 GB/Sec
L2_BW_total  =     223.3241 GB/Sec
gpu_total_sim_rate=27054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2318682, Miss = 2023914, Miss_rate = 0.873, Pending_hits = 73788, Reservation_fails = 277951
	L1D_cache_core[1]: Access = 2334056, Miss = 2045156, Miss_rate = 0.876, Pending_hits = 74919, Reservation_fails = 289958
	L1D_cache_core[2]: Access = 2343857, Miss = 2058064, Miss_rate = 0.878, Pending_hits = 70146, Reservation_fails = 292242
	L1D_cache_core[3]: Access = 2320659, Miss = 2030650, Miss_rate = 0.875, Pending_hits = 76577, Reservation_fails = 286644
	L1D_cache_core[4]: Access = 2287961, Miss = 2009813, Miss_rate = 0.878, Pending_hits = 69322, Reservation_fails = 272076
	L1D_cache_core[5]: Access = 2311936, Miss = 2028408, Miss_rate = 0.877, Pending_hits = 70318, Reservation_fails = 285425
	L1D_cache_core[6]: Access = 2291780, Miss = 1988753, Miss_rate = 0.868, Pending_hits = 77471, Reservation_fails = 274628
	L1D_cache_core[7]: Access = 2306191, Miss = 2018870, Miss_rate = 0.875, Pending_hits = 69626, Reservation_fails = 274994
	L1D_cache_core[8]: Access = 2306559, Miss = 2005215, Miss_rate = 0.869, Pending_hits = 79641, Reservation_fails = 285564
	L1D_cache_core[9]: Access = 2325675, Miss = 2038621, Miss_rate = 0.877, Pending_hits = 70548, Reservation_fails = 290030
	L1D_cache_core[10]: Access = 2319856, Miss = 2029491, Miss_rate = 0.875, Pending_hits = 77373, Reservation_fails = 292815
	L1D_cache_core[11]: Access = 2332870, Miss = 2050821, Miss_rate = 0.879, Pending_hits = 70398, Reservation_fails = 292339
	L1D_cache_core[12]: Access = 2342703, Miss = 2073867, Miss_rate = 0.885, Pending_hits = 62402, Reservation_fails = 285252
	L1D_cache_core[13]: Access = 2288802, Miss = 1992237, Miss_rate = 0.870, Pending_hits = 77287, Reservation_fails = 284824
	L1D_cache_core[14]: Access = 2338277, Miss = 2047624, Miss_rate = 0.876, Pending_hits = 76844, Reservation_fails = 292757
	L1D_cache_core[15]: Access = 2303591, Miss = 2008628, Miss_rate = 0.872, Pending_hits = 75558, Reservation_fails = 285466
	L1D_cache_core[16]: Access = 2344287, Miss = 2050026, Miss_rate = 0.874, Pending_hits = 75623, Reservation_fails = 292372
	L1D_cache_core[17]: Access = 2305855, Miss = 2004726, Miss_rate = 0.869, Pending_hits = 77556, Reservation_fails = 282898
	L1D_cache_core[18]: Access = 2346125, Miss = 2047241, Miss_rate = 0.873, Pending_hits = 74790, Reservation_fails = 290902
	L1D_cache_core[19]: Access = 2315542, Miss = 2025792, Miss_rate = 0.875, Pending_hits = 74505, Reservation_fails = 288824
	L1D_cache_core[20]: Access = 2301864, Miss = 2015009, Miss_rate = 0.875, Pending_hits = 74014, Reservation_fails = 282167
	L1D_cache_core[21]: Access = 2335428, Miss = 2050783, Miss_rate = 0.878, Pending_hits = 71882, Reservation_fails = 292952
	L1D_cache_core[22]: Access = 2296277, Miss = 2006285, Miss_rate = 0.874, Pending_hits = 75626, Reservation_fails = 280656
	L1D_cache_core[23]: Access = 2357772, Miss = 2056396, Miss_rate = 0.872, Pending_hits = 78625, Reservation_fails = 297480
	L1D_cache_core[24]: Access = 2323304, Miss = 2033033, Miss_rate = 0.875, Pending_hits = 74331, Reservation_fails = 286287
	L1D_cache_core[25]: Access = 2331228, Miss = 2039903, Miss_rate = 0.875, Pending_hits = 75884, Reservation_fails = 294710
	L1D_cache_core[26]: Access = 2307190, Miss = 2019457, Miss_rate = 0.875, Pending_hits = 72452, Reservation_fails = 281837
	L1D_cache_core[27]: Access = 2303789, Miss = 2010637, Miss_rate = 0.873, Pending_hits = 76213, Reservation_fails = 289163
	L1D_cache_core[28]: Access = 2293449, Miss = 2009413, Miss_rate = 0.876, Pending_hits = 70152, Reservation_fails = 273204
	L1D_cache_core[29]: Access = 2307130, Miss = 2008310, Miss_rate = 0.870, Pending_hits = 79692, Reservation_fails = 286023
	L1D_total_cache_accesses = 69542695
	L1D_total_cache_misses = 60827143
	L1D_total_cache_miss_rate = 0.8747
	L1D_total_cache_pending_hits = 2223563
	L1D_total_cache_reservation_fails = 8582440
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5122095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2223543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54749214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8543759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6003588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2223543
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 68098440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444255

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7413354
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 14920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
191443, 190244, 191314, 191689, 191967, 192773, 191489, 191537, 193967, 191061, 190778, 190918, 192007, 193860, 193355, 192757, 192998, 191730, 193769, 198093, 191192, 195346, 192032, 191084, 191639, 190554, 190583, 192366, 191089, 192200, 190771, 191150, 
gpgpu_n_tot_thrd_icount = 5897590432
gpgpu_n_tot_w_icount = 184299701
gpgpu_n_stall_shd_mem = 18934741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 60752802
gpgpu_n_mem_write_global = 1444255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256694159
gpgpu_n_store_insn = 4000323
gpgpu_n_shmem_insn = 302421240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8099840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17226565
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1708176
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2305579	W0_Idle:47118101	W0_Scoreboard:1084892291	W1:19003361	W2:35896852	W3:8947233	W4:7106087	W5:5813473	W6:4953787	W7:4417875	W8:4231860	W9:3843373	W10:3410770	W11:2988017	W12:2640185	W13:2377064	W14:2079468	W15:1861465	W16:1697831	W17:1475176	W18:1365219	W19:1406620	W20:1337695	W21:972370	W22:757260	W23:599389	W24:523365	W25:462562	W26:421469	W27:419266	W28:405959	W29:397309	W30:383174	W31:333942	W32:61770225
single_issue_nums: WS0:46099957	WS1:46071334	WS2:46065425	WS3:46062985	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 486022416 {8:60752802,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57770200 {40:1444255,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2430112080 {40:60752802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11554040 {8:1444255,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 438 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 3 
mrq_lat_table:5467661 	232315 	450105 	907806 	2079027 	3658433 	6396324 	9286635 	6806596 	827420 	69283 	29716 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24118000 	17888125 	19372821 	771050 	45137 	1924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	60253988 	1086892 	625714 	222068 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	56000556 	4760605 	687767 	252218 	221241 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	11385 	725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        55        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        63        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        53        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        54        64        64        64        64        64        64        59        64        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     42465     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     38826    101506     33645     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     65910     48504     58010     43599     54731     62765     76485     60253     35195     55177     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.414679  1.423431  1.405157  1.410682  1.420229  1.427115  1.398265  1.407414  1.429622  1.433936  1.459428  1.456642  1.447364  1.458114  1.407635  1.407565 
dram[1]:  1.413227  1.412401  1.388765  1.409477  1.400180  1.404561  1.389506  1.394866  1.415545  1.428461  1.417900  1.450671  1.442975  1.431551  1.392648  1.393056 
dram[2]:  1.406372  1.409625  1.397715  1.398957  1.418322  1.409571  1.397182  1.404259  1.419416  1.420567  1.445991  1.437664  1.450841  1.456014  1.398773  1.409692 
dram[3]:  1.406222  1.407868  1.403287  1.392889  1.399268  1.400597  1.400114  1.393991  1.414485  1.412293  1.437256  1.423799  1.430388  1.429909  1.403124  1.383967 
dram[4]:  1.400079  1.398492  1.385767  1.387718  1.395897  1.399224  1.392108  1.379976  1.405047  1.409969  1.435877  1.424359  1.437930  1.429171  1.408150  1.383325 
dram[5]:  1.407183  1.406843  1.395212  1.406101  1.415258  1.421279  1.403881  1.399050  1.412523  1.420932  1.424131  1.442410  1.440124  1.448085  1.398875  1.398721 
dram[6]:  1.392501  1.415956  1.387478  1.404440  1.405738  1.400357  1.395895  1.411779  1.421922  1.437706  1.420459  1.447474  1.445651  1.434363  1.394260  1.394518 
dram[7]:  1.421374  1.410093  1.399315  1.402764  1.414840  1.430119  1.401459  1.402608  1.432133  1.421027  1.462595  1.437062  1.450488  1.463205  1.403382  1.401259 
dram[8]:  1.411205  1.414840  1.399228  1.413119  1.409592  1.407481  1.395459  1.407657  1.424192  1.429465  1.443339  1.459002  1.437669  1.443302  1.395802  1.407537 
dram[9]:  1.411946  1.401669  1.395656  1.382543  1.418829  1.394814  1.402796  1.390011  1.437431  1.417870  1.440519  1.414435  1.452894  1.435130  1.392715  1.389623 
dram[10]:  1.415566  1.407949  1.399304  1.401451  1.399693  1.410582  1.396064  1.400527  1.433990  1.425115  1.459205  1.432795  1.439805  1.437625  1.398428  1.397954 
dram[11]:  1.396373  1.409671  1.379923  1.389536  1.404125  1.396852  1.378010  1.399639  1.400593  1.414420  1.418865  1.431522  1.439383  1.432217  1.391295  1.393217 
average row locality = 36211830/25602003 = 1.414414
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    184209    185625    181033    183357    186404    188292    178581    182141    188769    191384    196327    195990    194395    198412    184608    185234 
dram[1]:    186840    182762    178409    184045    182243    183711    177592    177497    188447    191515    188098    196460    196691    192916    179958    181464 
dram[2]:    181794    184880    179500    180999    186625    183570    179275    180781    186473    188429    194185    192056    197017    198495    183103    185737 
dram[3]:    183791    184712    183522    179580    182050    181810    182169    179827    189876    186522    194671    191044    193457    191501    185485    178146 
dram[4]:    182580    181831    177468    179562    182698    182107    179973    175666    186400    187321    193731    190590    196301    194469    181524    179426 
dram[5]:    182820    184323    178829    180202    186043    187982    181471    178183    186307    187692    188982    194815    194431    197669    181660    181886 
dram[6]:    179308    186770    177854    182566    183098    181539    179675    184420    189100    194072    187815    196448    195907    194715    180356    182200 
dram[7]:    187017    184377    179478    181886    184809    189090    179050    180552    191068    186921    198129    190042    197498    199270    180609    182475 
dram[8]:    183970    184937    180442    184669    182647    183615    178729    181840    189399    189615    193750    198084    192792    195774    181749    184799 
dram[9]:    187618    182327    179468    176107    188001    180263    180998    177335    193805    188237    196151    185756    199421    195810    180718    179762 
dram[10]:    186481    183226    180749    181337    179666    183510    179549    179326    192109    188570    198368    192282    194282    195344    182711    180298 
dram[11]:    182194    185381    176886    178745    185285    180599    174944    181276    184270    186836    188037    191405    195112    193913    180123    183433 
total dram reads = 35702382
bank skew: 199421/174944 = 1.14
chip skew: 3004761/2948439 = 1.02
number of total write accesses:
dram[0]:      4529      4523      4575      4433      4625      4506      4589      4544      4763      4747      4954      4880      5027      4975      4611      4625 
dram[1]:      4521      4529      4426      4544      4531      4506      4591      4517      4763      4821      4922      4935      5005      4931      4541      4665 
dram[2]:      4480      4549      4456      4489      4530      4566      4546      4612      4772      4761      4864      4942      4968      4923      4530      4585 
dram[3]:      4489      4511      4492      4467      4604      4504      4590      4517      4656      4736      4959      4902      5065      5021      4529      4474 
dram[4]:      4482      4527      4448      4506      4503      4574      4561      4608      4705      4674      4975      4943      4917      4891      4644      4475 
dram[5]:      4508      4479      4441      4527      4567      4586      4514      4577      4743      4721      4862      4912      4981      4968      4542      4527 
dram[6]:      4498      4526      4456      4492      4558      4532      4595      4598      4738      4798      4957      4908      4987      4963      4524      4526 
dram[7]:      4515      4443      4414      4476      4539      4520      4504      4569      4795      4782      4893      5007      5014      4990      4547      4524 
dram[8]:      4543      4522      4475      4533      4602      4544      4508      4536      4674      4765      4992      4884      4952      4943      4494      4546 
dram[9]:      4601      4533      4516      4462      4593      4582      4584      4453      4867      4709      5057      4911      5053      4885      4582      4507 
dram[10]:      4547      4527      4417      4573      4534      4561      4472      4471      4754      4804      4936      4915      4966      5014      4474      4488 
dram[11]:      4497      4546      4455      4464      4618      4569      4537      4469      4735      4695      4943      4987      4975      4937      4521      4586 
total dram writes = 895214
bank skew: 5065/4414 = 1.15
chip skew: 74906/74433 = 1.01
average mf latency per bank:
dram[0]:        709       731       708       736       719       724       718       732       764       778       820       798       777       797       737       730
dram[1]:        704       729       703       699       698       732       703       757       775       767       791       834       755       775       735       708
dram[2]:        728       710       728       723       734       709       706       725       740       750       797       787       787       802       739       736
dram[3]:        751       717       710       704       695       710       712       707       780       770       786       801       738       749       753       729
dram[4]:        694       721       759       688       711       694       688       688       731       764       766       774       764       753      1147       741
dram[5]:        701       719       722       705       695       705       719       689       738       725       814       769       777       786       758       732
dram[6]:        719       733       745       722       740       709       697       705       768       770       802       786       772       767       751       727
dram[7]:        727       752       765       720       760       725       741       707       749       765       825       795       760       783       747       762
dram[8]:        703       709       721       714       697       738       730       729       774       748       795       851       784       790       754       743
dram[9]:        704       725       760       693       716       690       694       752       743       771       774       782       755       769       736       750
dram[10]:        706       695       757       700       703       711       744       709       756       728       807       821       764       751       748       768
dram[11]:        702       684       714       700       679       690       728       731       757       769       743       780       778       752       727       717
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3731      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3884      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25045111 n_act=2137438 n_pre=2137422 n_ref_event=0 n_req=3047500 n_rd=3004761 n_rd_L2_A=0 n_write=0 n_wr_bk=74906 bw_util=0.3949
n_activity=27592405 dram_eff=0.4465
bk0: 184209a 9752095i bk1: 185625a 9595995i bk2: 181033a 9937643i bk3: 183357a 9756027i bk4: 186404a 9468276i bk5: 188292a 9323268i bk6: 178581a 10054970i bk7: 182141a 9738629i bk8: 188769a 9074593i bk9: 191384a 8842428i bk10: 196327a 8482711i bk11: 195990a 8467873i bk12: 194395a 8649016i bk13: 198412a 8406468i bk14: 184608a 9451007i bk15: 185234a 9459150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.298626
Row_Buffer_Locality_read = 0.299363
Row_Buffer_Locality_write = 0.246824
Bank_Level_Parallism = 13.082833
Bank_Level_Parallism_Col = 2.535316
Bank_Level_Parallism_Ready = 1.121431
write_to_read_ratio_blp_rw_average = 0.069114
GrpLevelPara = 2.131183 

BW Util details:
bwutil = 0.394866 
total_CMD = 31197086 
util_bw = 12318668 
Wasted_Col = 14359184 
Wasted_Row = 413260 
Idle = 4105974 

BW Util Bottlenecks: 
RCDc_limit = 27637613 
RCDWRc_limit = 201042 
WTRc_limit = 1445905 
RTWc_limit = 3869583 
CCDLc_limit = 3625001 
rwq = 0 
CCDLc_limit_alone = 3319285 
WTRc_limit_alone = 1388489 
RTWc_limit_alone = 3621283 

Commands details: 
total_CMD = 31197086 
n_nop = 25045111 
Read = 3004761 
Write = 0 
L2_Alloc = 0 
L2_WB = 74906 
n_act = 2137438 
n_pre = 2137422 
n_ref = 0 
n_req = 3047500 
total_req = 3079667 

Dual Bus Interface Util: 
issued_total_row = 4274860 
issued_total_col = 3079667 
Row_Bus_Util =  0.137028 
CoL_Bus_Util = 0.098716 
Either_Row_CoL_Bus_Util = 0.197197 
Issued_on_Two_Bus_Simul_Util = 0.038547 
issued_two_Eff = 0.195474 
queue_avg = 40.478588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.4786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25079826 n_act=2132665 n_pre=2132649 n_ref_event=0 n_req=3011242 n_rd=2968648 n_rd_L2_A=0 n_write=0 n_wr_bk=74748 bw_util=0.3902
n_activity=27532920 dram_eff=0.4421
bk0: 186840a 9626259i bk1: 182762a 9986541i bk2: 178409a 10348992i bk3: 184045a 9861159i bk4: 182243a 9985755i bk5: 183711a 9773877i bk6: 177592a 10251616i bk7: 177497a 10346979i bk8: 188447a 9261032i bk9: 191515a 9047363i bk10: 188098a 9171950i bk11: 196460a 8656437i bk12: 196691a 8663239i bk13: 192916a 8984344i bk14: 179958a 10011056i bk15: 181464a 9986295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291766
Row_Buffer_Locality_read = 0.292632
Row_Buffer_Locality_write = 0.231465
Bank_Level_Parallism = 12.901745
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.116712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.390215 
total_CMD = 31197086 
util_bw = 12173584 
Wasted_Col = 14450228 
Wasted_Row = 416739 
Idle = 4156535 

BW Util Bottlenecks: 
RCDc_limit = 27803076 
RCDWRc_limit = 208237 
WTRc_limit = 1443608 
RTWc_limit = 3723749 
CCDLc_limit = 3550358 
rwq = 0 
CCDLc_limit_alone = 3256100 
WTRc_limit_alone = 1387551 
RTWc_limit_alone = 3485548 

Commands details: 
total_CMD = 31197086 
n_nop = 25079826 
Read = 2968648 
Write = 0 
L2_Alloc = 0 
L2_WB = 74748 
n_act = 2132665 
n_pre = 2132649 
n_ref = 0 
n_req = 3011242 
total_req = 3043396 

Dual Bus Interface Util: 
issued_total_row = 4265314 
issued_total_col = 3043396 
Row_Bus_Util =  0.136722 
CoL_Bus_Util = 0.097554 
Either_Row_CoL_Bus_Util = 0.196084 
Issued_on_Two_Bus_Simul_Util = 0.038191 
issued_two_Eff = 0.194769 
queue_avg = 38.098957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25070684 n_act=2133581 n_pre=2133565 n_ref_event=0 n_req=3025193 n_rd=2982919 n_rd_L2_A=0 n_write=0 n_wr_bk=74573 bw_util=0.392
n_activity=27531276 dram_eff=0.4442
bk0: 181794a 10032569i bk1: 184880a 9767841i bk2: 179500a 10176365i bk3: 180999a 10045995i bk4: 186625a 9604455i bk5: 183570a 9820784i bk6: 179275a 10203599i bk7: 180781a 9995727i bk8: 186473a 9408878i bk9: 188429a 9188604i bk10: 194185a 8812732i bk11: 192056a 8863896i bk12: 197017a 8599689i bk13: 198495a 8535545i bk14: 183103a 9743909i bk15: 185737a 9620412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294730
Row_Buffer_Locality_read = 0.295561
Row_Buffer_Locality_write = 0.236032
Bank_Level_Parallism = 12.959817
Bank_Level_Parallism_Col = 2.520388
Bank_Level_Parallism_Ready = 1.118782
write_to_read_ratio_blp_rw_average = 0.068188
GrpLevelPara = 2.124329 

BW Util details:
bwutil = 0.392023 
total_CMD = 31197086 
util_bw = 12229968 
Wasted_Col = 14398925 
Wasted_Row = 410195 
Idle = 4157998 

BW Util Bottlenecks: 
RCDc_limit = 27719031 
RCDWRc_limit = 203852 
WTRc_limit = 1432850 
RTWc_limit = 3784482 
CCDLc_limit = 3578060 
rwq = 0 
CCDLc_limit_alone = 3278925 
WTRc_limit_alone = 1377340 
RTWc_limit_alone = 3540857 

Commands details: 
total_CMD = 31197086 
n_nop = 25070684 
Read = 2982919 
Write = 0 
L2_Alloc = 0 
L2_WB = 74573 
n_act = 2133581 
n_pre = 2133565 
n_ref = 0 
n_req = 3025193 
total_req = 3057492 

Dual Bus Interface Util: 
issued_total_row = 4267146 
issued_total_col = 3057492 
Row_Bus_Util =  0.136780 
CoL_Bus_Util = 0.098006 
Either_Row_CoL_Bus_Util = 0.196377 
Issued_on_Two_Bus_Simul_Util = 0.038409 
issued_two_Eff = 0.195586 
queue_avg = 39.036766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25075049 n_act=2136774 n_pre=2136758 n_ref_event=0 n_req=3010611 n_rd=2968163 n_rd_L2_A=0 n_write=0 n_wr_bk=74516 bw_util=0.3901
n_activity=27615691 dram_eff=0.4407
bk0: 183791a 9943204i bk1: 184712a 9785798i bk2: 183522a 9877459i bk3: 179580a 10212104i bk4: 182050a 10037909i bk5: 181810a 9957067i bk6: 182169a 9904710i bk7: 179827a 10115366i bk8: 189876a 9187717i bk9: 186522a 9375409i bk10: 194671a 8774918i bk11: 191044a 8988456i bk12: 193457a 8899255i bk13: 191501a 8996758i bk14: 185485a 9624133i bk15: 178146a 10198444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290253
Row_Buffer_Locality_read = 0.291087
Row_Buffer_Locality_write = 0.231954
Bank_Level_Parallism = 12.868239
Bank_Level_Parallism_Col = 2.514272
Bank_Level_Parallism_Ready = 1.117398
write_to_read_ratio_blp_rw_average = 0.069088
GrpLevelPara = 2.119334 

BW Util details:
bwutil = 0.390123 
total_CMD = 31197086 
util_bw = 12170716 
Wasted_Col = 14522703 
Wasted_Row = 425155 
Idle = 4078512 

BW Util Bottlenecks: 
RCDc_limit = 27927100 
RCDWRc_limit = 207454 
WTRc_limit = 1453318 
RTWc_limit = 3825014 
CCDLc_limit = 3546732 
rwq = 0 
CCDLc_limit_alone = 3245882 
WTRc_limit_alone = 1396648 
RTWc_limit_alone = 3580834 

Commands details: 
total_CMD = 31197086 
n_nop = 25075049 
Read = 2968163 
Write = 0 
L2_Alloc = 0 
L2_WB = 74516 
n_act = 2136774 
n_pre = 2136758 
n_ref = 0 
n_req = 3010611 
total_req = 3042679 

Dual Bus Interface Util: 
issued_total_row = 4273532 
issued_total_col = 3042679 
Row_Bus_Util =  0.136985 
CoL_Bus_Util = 0.097531 
Either_Row_CoL_Bus_Util = 0.196237 
Issued_on_Two_Bus_Simul_Util = 0.038278 
issued_two_Eff = 0.195062 
queue_avg = 38.203060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25096760 n_act=2131094 n_pre=2131078 n_ref_event=0 n_req=2994003 n_rd=2951647 n_rd_L2_A=0 n_write=0 n_wr_bk=74433 bw_util=0.388
n_activity=27515017 dram_eff=0.4399
bk0: 182580a 10284439i bk1: 181831a 10326158i bk2: 177468a 10685016i bk3: 179562a 10436555i bk4: 182698a 10232753i bk5: 182107a 10277698i bk6: 179973a 10402774i bk7: 175666a 10749307i bk8: 186400a 9685759i bk9: 187321a 9631036i bk10: 193731a 9118769i bk11: 190590a 9265345i bk12: 196301a 8988390i bk13: 194469a 9177172i bk14: 181524a 10157805i bk15: 179426a 10458912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288213
Row_Buffer_Locality_read = 0.289080
Row_Buffer_Locality_write = 0.227784
Bank_Level_Parallism = 12.685890
Bank_Level_Parallism_Col = 2.500901
Bank_Level_Parallism_Ready = 1.115108
write_to_read_ratio_blp_rw_average = 0.066833
GrpLevelPara = 2.110775 

BW Util details:
bwutil = 0.387995 
total_CMD = 31197086 
util_bw = 12104320 
Wasted_Col = 14510857 
Wasted_Row = 414298 
Idle = 4167611 

BW Util Bottlenecks: 
RCDc_limit = 27912421 
RCDWRc_limit = 208732 
WTRc_limit = 1448382 
RTWc_limit = 3679286 
CCDLc_limit = 3526271 
rwq = 0 
CCDLc_limit_alone = 3234837 
WTRc_limit_alone = 1391149 
RTWc_limit_alone = 3445085 

Commands details: 
total_CMD = 31197086 
n_nop = 25096760 
Read = 2951647 
Write = 0 
L2_Alloc = 0 
L2_WB = 74433 
n_act = 2131094 
n_pre = 2131078 
n_ref = 0 
n_req = 2994003 
total_req = 3026080 

Dual Bus Interface Util: 
issued_total_row = 4262172 
issued_total_col = 3026080 
Row_Bus_Util =  0.136621 
CoL_Bus_Util = 0.096999 
Either_Row_CoL_Bus_Util = 0.195542 
Issued_on_Two_Bus_Simul_Util = 0.038078 
issued_two_Eff = 0.194732 
queue_avg = 36.300694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25080872 n_act=2130636 n_pre=2130620 n_ref_event=0 n_req=3015563 n_rd=2973295 n_rd_L2_A=0 n_write=0 n_wr_bk=74455 bw_util=0.3908
n_activity=27507530 dram_eff=0.4432
bk0: 182820a 9985369i bk1: 184323a 9877251i bk2: 178829a 10245208i bk3: 180202a 10195121i bk4: 186043a 9654759i bk5: 187982a 9527765i bk6: 181471a 9946480i bk7: 178183a 10302635i bk8: 186307a 9445478i bk9: 187692a 9338567i bk10: 188982a 9077299i bk11: 194815a 8727781i bk12: 194431a 8847616i bk13: 197669a 8630519i bk14: 181660a 9931331i bk15: 181886a 9971771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293454
Row_Buffer_Locality_read = 0.294222
Row_Buffer_Locality_write = 0.239401
Bank_Level_Parallism = 12.923643
Bank_Level_Parallism_Col = 2.520181
Bank_Level_Parallism_Ready = 1.118591
write_to_read_ratio_blp_rw_average = 0.068198
GrpLevelPara = 2.121663 

BW Util details:
bwutil = 0.390774 
total_CMD = 31197086 
util_bw = 12191000 
Wasted_Col = 14409561 
Wasted_Row = 415135 
Idle = 4181390 

BW Util Bottlenecks: 
RCDc_limit = 27730799 
RCDWRc_limit = 202719 
WTRc_limit = 1438129 
RTWc_limit = 3789231 
CCDLc_limit = 3566556 
rwq = 0 
CCDLc_limit_alone = 3267597 
WTRc_limit_alone = 1381564 
RTWc_limit_alone = 3546837 

Commands details: 
total_CMD = 31197086 
n_nop = 25080872 
Read = 2973295 
Write = 0 
L2_Alloc = 0 
L2_WB = 74455 
n_act = 2130636 
n_pre = 2130620 
n_ref = 0 
n_req = 3015563 
total_req = 3047750 

Dual Bus Interface Util: 
issued_total_row = 4261256 
issued_total_col = 3047750 
Row_Bus_Util =  0.136591 
CoL_Bus_Util = 0.097693 
Either_Row_CoL_Bus_Util = 0.196051 
Issued_on_Two_Bus_Simul_Util = 0.038234 
issued_two_Eff = 0.195021 
queue_avg = 38.428200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25074442 n_act=2135328 n_pre=2135312 n_ref_event=0 n_req=3018327 n_rd=2975843 n_rd_L2_A=0 n_write=0 n_wr_bk=74656 bw_util=0.3911
n_activity=27566496 dram_eff=0.4426
bk0: 179308a 10312171i bk1: 186770a 9701946i bk2: 177854a 10322868i bk3: 182566a 9979927i bk4: 183098a 9911495i bk5: 181539a 10048205i bk6: 179675a 10124729i bk7: 184420a 9747103i bk8: 189100a 9183692i bk9: 194072a 8857293i bk10: 187815a 9178541i bk11: 196448a 8711359i bk12: 195907a 8759852i bk13: 194715a 8807972i bk14: 180356a 10125891i bk15: 182200a 9968542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292547
Row_Buffer_Locality_read = 0.293294
Row_Buffer_Locality_write = 0.240208
Bank_Level_Parallism = 12.894979
Bank_Level_Parallism_Col = 2.517748
Bank_Level_Parallism_Ready = 1.117676
write_to_read_ratio_blp_rw_average = 0.068464
GrpLevelPara = 2.120955 

BW Util details:
bwutil = 0.391126 
total_CMD = 31197086 
util_bw = 12201996 
Wasted_Col = 14455591 
Wasted_Row = 414653 
Idle = 4124846 

BW Util Bottlenecks: 
RCDc_limit = 27820395 
RCDWRc_limit = 203586 
WTRc_limit = 1433951 
RTWc_limit = 3812227 
CCDLc_limit = 3571354 
rwq = 0 
CCDLc_limit_alone = 3271785 
WTRc_limit_alone = 1377884 
RTWc_limit_alone = 3568725 

Commands details: 
total_CMD = 31197086 
n_nop = 25074442 
Read = 2975843 
Write = 0 
L2_Alloc = 0 
L2_WB = 74656 
n_act = 2135328 
n_pre = 2135312 
n_ref = 0 
n_req = 3018327 
total_req = 3050499 

Dual Bus Interface Util: 
issued_total_row = 4270640 
issued_total_col = 3050499 
Row_Bus_Util =  0.136892 
CoL_Bus_Util = 0.097782 
Either_Row_CoL_Bus_Util = 0.196257 
Issued_on_Two_Bus_Simul_Util = 0.038417 
issued_two_Eff = 0.195748 
queue_avg = 38.252579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2526
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25061477 n_act=2133347 n_pre=2133331 n_ref_event=0 n_req=3034722 n_rd=2992271 n_rd_L2_A=0 n_write=0 n_wr_bk=74532 bw_util=0.3932
n_activity=27539857 dram_eff=0.4454
bk0: 187017a 9538490i bk1: 184377a 9732207i bk2: 179478a 10126459i bk3: 181886a 9955418i bk4: 184809a 9725643i bk5: 189090a 9337564i bk6: 179050a 10121325i bk7: 180552a 9942526i bk8: 191068a 9024266i bk9: 186921a 9214899i bk10: 198129a 8448108i bk11: 190042a 8916850i bk12: 197498a 8511537i bk13: 199270a 8460149i bk14: 180609a 9918134i bk15: 182475a 9810356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.297021
Row_Buffer_Locality_read = 0.297833
Row_Buffer_Locality_write = 0.239806
Bank_Level_Parallism = 13.019343
Bank_Level_Parallism_Col = 2.530888
Bank_Level_Parallism_Ready = 1.119889
write_to_read_ratio_blp_rw_average = 0.069973
GrpLevelPara = 2.129009 

BW Util details:
bwutil = 0.393217 
total_CMD = 31197086 
util_bw = 12267212 
Wasted_Col = 14362857 
Wasted_Row = 413989 
Idle = 4153028 

BW Util Bottlenecks: 
RCDc_limit = 27638979 
RCDWRc_limit = 202893 
WTRc_limit = 1430321 
RTWc_limit = 3870873 
CCDLc_limit = 3602232 
rwq = 0 
CCDLc_limit_alone = 3296979 
WTRc_limit_alone = 1374591 
RTWc_limit_alone = 3621350 

Commands details: 
total_CMD = 31197086 
n_nop = 25061477 
Read = 2992271 
Write = 0 
L2_Alloc = 0 
L2_WB = 74532 
n_act = 2133347 
n_pre = 2133331 
n_ref = 0 
n_req = 3034722 
total_req = 3066803 

Dual Bus Interface Util: 
issued_total_row = 4266678 
issued_total_col = 3066803 
Row_Bus_Util =  0.136765 
CoL_Bus_Util = 0.098304 
Either_Row_CoL_Bus_Util = 0.196672 
Issued_on_Two_Bus_Simul_Util = 0.038397 
issued_two_Eff = 0.195233 
queue_avg = 39.779995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.78
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25072148 n_act=2134716 n_pre=2134700 n_ref_event=0 n_req=3029134 n_rd=2986811 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.3925
n_activity=27545721 dram_eff=0.4445
bk0: 183970a 9783723i bk1: 184937a 9699409i bk2: 180442a 10154661i bk3: 184669a 9797445i bk4: 182647a 9898776i bk5: 183615a 9738690i bk6: 178729a 10115179i bk7: 181840a 9897623i bk8: 189399a 9078337i bk9: 189615a 9102806i bk10: 193750a 8690313i bk11: 198084a 8489127i bk12: 192792a 8874248i bk13: 195774a 8714060i bk14: 181749a 9883305i bk15: 184799a 9630217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295272
Row_Buffer_Locality_read = 0.296024
Row_Buffer_Locality_write = 0.242256
Bank_Level_Parallism = 12.986859
Bank_Level_Parallism_Col = 2.526102
Bank_Level_Parallism_Ready = 1.119985
write_to_read_ratio_blp_rw_average = 0.068354
GrpLevelPara = 2.124445 

BW Util details:
bwutil = 0.392514 
total_CMD = 31197086 
util_bw = 12245296 
Wasted_Col = 14393940 
Wasted_Row = 411517 
Idle = 4146333 

BW Util Bottlenecks: 
RCDc_limit = 27709856 
RCDWRc_limit = 203228 
WTRc_limit = 1422007 
RTWc_limit = 3828550 
CCDLc_limit = 3598375 
rwq = 0 
CCDLc_limit_alone = 3297870 
WTRc_limit_alone = 1366521 
RTWc_limit_alone = 3583531 

Commands details: 
total_CMD = 31197086 
n_nop = 25072148 
Read = 2986811 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 2134716 
n_pre = 2134700 
n_ref = 0 
n_req = 3029134 
total_req = 3061324 

Dual Bus Interface Util: 
issued_total_row = 4269416 
issued_total_col = 3061324 
Row_Bus_Util =  0.136853 
CoL_Bus_Util = 0.098129 
Either_Row_CoL_Bus_Util = 0.196330 
Issued_on_Two_Bus_Simul_Util = 0.038651 
issued_two_Eff = 0.196868 
queue_avg = 39.251282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.2513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25075953 n_act=2135425 n_pre=2135409 n_ref_event=0 n_req=3014480 n_rd=2971777 n_rd_L2_A=0 n_write=0 n_wr_bk=74895 bw_util=0.3906
n_activity=27602506 dram_eff=0.4415
bk0: 187618a 9637844i bk1: 182327a 10022975i bk2: 179468a 10282709i bk3: 176107a 10566673i bk4: 188001a 9600815i bk5: 180263a 10079304i bk6: 180998a 10069969i bk7: 177335a 10295405i bk8: 193805a 8857289i bk9: 188237a 9220892i bk10: 196151a 8632648i bk11: 185756a 9307457i bk12: 199421a 8553074i bk13: 195810a 8718813i bk14: 180718a 10075245i bk15: 179762a 10106896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291611
Row_Buffer_Locality_read = 0.292385
Row_Buffer_Locality_write = 0.237758
Bank_Level_Parallism = 12.872808
Bank_Level_Parallism_Col = 2.515283
Bank_Level_Parallism_Ready = 1.119351
write_to_read_ratio_blp_rw_average = 0.068000
GrpLevelPara = 2.117885 

BW Util details:
bwutil = 0.390635 
total_CMD = 31197086 
util_bw = 12186688 
Wasted_Col = 14486626 
Wasted_Row = 425197 
Idle = 4098575 

BW Util Bottlenecks: 
RCDc_limit = 27860068 
RCDWRc_limit = 205573 
WTRc_limit = 1459185 
RTWc_limit = 3766963 
CCDLc_limit = 3555798 
rwq = 0 
CCDLc_limit_alone = 3258515 
WTRc_limit_alone = 1402317 
RTWc_limit_alone = 3526548 

Commands details: 
total_CMD = 31197086 
n_nop = 25075953 
Read = 2971777 
Write = 0 
L2_Alloc = 0 
L2_WB = 74895 
n_act = 2135425 
n_pre = 2135409 
n_ref = 0 
n_req = 3014480 
total_req = 3046672 

Dual Bus Interface Util: 
issued_total_row = 4270834 
issued_total_col = 3046672 
Row_Bus_Util =  0.136898 
CoL_Bus_Util = 0.097659 
Either_Row_CoL_Bus_Util = 0.196208 
Issued_on_Two_Bus_Simul_Util = 0.038349 
issued_two_Eff = 0.195450 
queue_avg = 38.255699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2557
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25079137 n_act=2132369 n_pre=2132353 n_ref_event=0 n_req=3020231 n_rd=2977808 n_rd_L2_A=0 n_write=0 n_wr_bk=74453 bw_util=0.3914
n_activity=27509966 dram_eff=0.4438
bk0: 186481a 9745560i bk1: 183226a 9951573i bk2: 180749a 10171116i bk3: 181337a 10096760i bk4: 179666a 10259334i bk5: 183510a 9887310i bk6: 179549a 10151341i bk7: 179326a 10216432i bk8: 192109a 9085249i bk9: 188570a 9240784i bk10: 198368a 8529555i bk11: 192282a 8928310i bk12: 194282a 8849248i bk13: 195344a 8790037i bk14: 182711a 9861499i bk15: 180298a 10124035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293972
Row_Buffer_Locality_read = 0.294822
Row_Buffer_Locality_write = 0.234354
Bank_Level_Parallism = 12.911015
Bank_Level_Parallism_Col = 2.517495
Bank_Level_Parallism_Ready = 1.118151
write_to_read_ratio_blp_rw_average = 0.067269
GrpLevelPara = 2.120247 

BW Util details:
bwutil = 0.391352 
total_CMD = 31197086 
util_bw = 12209044 
Wasted_Col = 14404844 
Wasted_Row = 412093 
Idle = 4171105 

BW Util Bottlenecks: 
RCDc_limit = 27723181 
RCDWRc_limit = 204833 
WTRc_limit = 1435704 
RTWc_limit = 3746310 
CCDLc_limit = 3581310 
rwq = 0 
CCDLc_limit_alone = 3284447 
WTRc_limit_alone = 1379864 
RTWc_limit_alone = 3505287 

Commands details: 
total_CMD = 31197086 
n_nop = 25079137 
Read = 2977808 
Write = 0 
L2_Alloc = 0 
L2_WB = 74453 
n_act = 2132369 
n_pre = 2132353 
n_ref = 0 
n_req = 3020231 
total_req = 3052261 

Dual Bus Interface Util: 
issued_total_row = 4264722 
issued_total_col = 3052261 
Row_Bus_Util =  0.136703 
CoL_Bus_Util = 0.097838 
Either_Row_CoL_Bus_Util = 0.196106 
Issued_on_Two_Bus_Simul_Util = 0.038434 
issued_two_Eff = 0.195986 
queue_avg = 38.551918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.5519
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31197086 n_nop=25105175 n_act=2128654 n_pre=2128638 n_ref_event=0 n_req=2990824 n_rd=2948439 n_rd_L2_A=0 n_write=0 n_wr_bk=74534 bw_util=0.3876
n_activity=27489607 dram_eff=0.4399
bk0: 182194a 10157144i bk1: 185381a 9913590i bk2: 176886a 10607724i bk3: 178745a 10512949i bk4: 185285a 9937303i bk5: 180599a 10269850i bk6: 174944a 10784753i bk7: 181276a 10223935i bk8: 184270a 9776439i bk9: 186836a 9579693i bk10: 188037a 9324110i bk11: 191405a 9119286i bk12: 195112a 8970663i bk13: 193913a 9049588i bk14: 180123a 10185282i bk15: 183433a 9955792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288272
Row_Buffer_Locality_read = 0.289029
Row_Buffer_Locality_write = 0.235626
Bank_Level_Parallism = 12.757900
Bank_Level_Parallism_Col = 2.501146
Bank_Level_Parallism_Ready = 1.116415
write_to_read_ratio_blp_rw_average = 0.065967
GrpLevelPara = 2.111272 

BW Util details:
bwutil = 0.387597 
total_CMD = 31197086 
util_bw = 12091892 
Wasted_Col = 14490563 
Wasted_Row = 415119 
Idle = 4199512 

BW Util Bottlenecks: 
RCDc_limit = 27878657 
RCDWRc_limit = 205896 
WTRc_limit = 1444337 
RTWc_limit = 3652351 
CCDLc_limit = 3515899 
rwq = 0 
CCDLc_limit_alone = 3225750 
WTRc_limit_alone = 1387918 
RTWc_limit_alone = 3418621 

Commands details: 
total_CMD = 31197086 
n_nop = 25105175 
Read = 2948439 
Write = 0 
L2_Alloc = 0 
L2_WB = 74534 
n_act = 2128654 
n_pre = 2128638 
n_ref = 0 
n_req = 2990824 
total_req = 3022973 

Dual Bus Interface Util: 
issued_total_row = 4257292 
issued_total_col = 3022973 
Row_Bus_Util =  0.136464 
CoL_Bus_Util = 0.096899 
Either_Row_CoL_Bus_Util = 0.195272 
Issued_on_Two_Bus_Simul_Util = 0.038092 
issued_two_Eff = 0.195071 
queue_avg = 36.448460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2529669, Miss = 1494431, Miss_rate = 0.591, Pending_hits = 18077, Reservation_fails = 0
L2_cache_bank[1]: Access = 2580442, Miss = 1510550, Miss_rate = 0.585, Pending_hits = 18401, Reservation_fails = 0
L2_cache_bank[2]: Access = 2560024, Miss = 1478448, Miss_rate = 0.578, Pending_hits = 16668, Reservation_fails = 259
L2_cache_bank[3]: Access = 2683653, Miss = 1490524, Miss_rate = 0.555, Pending_hits = 16828, Reservation_fails = 1360
L2_cache_bank[4]: Access = 2551477, Miss = 1488085, Miss_rate = 0.583, Pending_hits = 17202, Reservation_fails = 10
L2_cache_bank[5]: Access = 2541774, Miss = 1495068, Miss_rate = 0.588, Pending_hits = 17405, Reservation_fails = 333
L2_cache_bank[6]: Access = 2588480, Miss = 1495164, Miss_rate = 0.578, Pending_hits = 16927, Reservation_fails = 5
L2_cache_bank[7]: Access = 2537498, Miss = 1473291, Miss_rate = 0.581, Pending_hits = 16629, Reservation_fails = 105
L2_cache_bank[8]: Access = 2880974, Miss = 1480898, Miss_rate = 0.514, Pending_hits = 15754, Reservation_fails = 63
L2_cache_bank[9]: Access = 2578577, Miss = 1471106, Miss_rate = 0.571, Pending_hits = 15770, Reservation_fails = 0
L2_cache_bank[10]: Access = 2578000, Miss = 1480681, Miss_rate = 0.574, Pending_hits = 17218, Reservation_fails = 0
L2_cache_bank[11]: Access = 2506097, Miss = 1492880, Miss_rate = 0.596, Pending_hits = 16677, Reservation_fails = 440
L2_cache_bank[12]: Access = 2658468, Miss = 1473239, Miss_rate = 0.554, Pending_hits = 16781, Reservation_fails = 204
L2_cache_bank[13]: Access = 2598484, Miss = 1502847, Miss_rate = 0.578, Pending_hits = 17459, Reservation_fails = 668
L2_cache_bank[14]: Access = 2639781, Miss = 1497797, Miss_rate = 0.567, Pending_hits = 18136, Reservation_fails = 511
L2_cache_bank[15]: Access = 2582051, Miss = 1494753, Miss_rate = 0.579, Pending_hits = 17772, Reservation_fails = 11
L2_cache_bank[16]: Access = 2557248, Miss = 1483582, Miss_rate = 0.580, Pending_hits = 16699, Reservation_fails = 0
L2_cache_bank[17]: Access = 2611593, Miss = 1503420, Miss_rate = 0.576, Pending_hits = 17934, Reservation_fails = 252
L2_cache_bank[18]: Access = 2559230, Miss = 1506311, Miss_rate = 0.589, Pending_hits = 17379, Reservation_fails = 0
L2_cache_bank[19]: Access = 2576676, Miss = 1465766, Miss_rate = 0.569, Pending_hits = 16134, Reservation_fails = 955
L2_cache_bank[20]: Access = 2618342, Miss = 1494049, Miss_rate = 0.571, Pending_hits = 16903, Reservation_fails = 0
L2_cache_bank[21]: Access = 2550800, Miss = 1484011, Miss_rate = 0.582, Pending_hits = 16494, Reservation_fails = 0
L2_cache_bank[22]: Access = 2574128, Miss = 1466994, Miss_rate = 0.570, Pending_hits = 16005, Reservation_fails = 631
L2_cache_bank[23]: Access = 2553591, Miss = 1481733, Miss_rate = 0.580, Pending_hits = 16084, Reservation_fails = 366
L2_total_cache_accesses = 62197057
L2_total_cache_misses = 35705628
L2_total_cache_miss_rate = 0.5741
L2_total_cache_pending_hits = 407336
L2_total_cache_reservation_fails = 6173
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24643107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18025198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17677184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 407313
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1440986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60752802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444255
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6173
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=62197057
icnt_total_pkts_simt_to_mem=62197057
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62197057
Req_Network_cycles = 12165133
Req_Network_injected_packets_per_cycle =       5.1127 
Req_Network_conflicts_per_cycle =       0.8876
Req_Network_conflicts_per_cycle_util =       1.0107
Req_Bank_Level_Parallism =       5.8215
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4910
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2161

Reply_Network_injected_packets_num = 62197057
Reply_Network_cycles = 12165133
Reply_Network_injected_packets_per_cycle =        5.1127
Reply_Network_conflicts_per_cycle =        1.2749
Reply_Network_conflicts_per_cycle_util =       1.4498
Reply_Bank_Level_Parallism =       5.8140
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1704
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 7 min, 23 sec (97643 sec)
gpgpu_simulation_rate = 27054 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z8shortcutiPi'
Destroy streams for kernel 10: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 10 
gpu_sim_cycle = 27301
gpu_sim_insn = 15579906
gpu_ipc =     570.6716
gpu_tot_sim_cycle = 12192434
gpu_tot_sim_insn = 2657256723
gpu_tot_ipc =     217.9431
gpu_tot_issued_cta = 18500
gpu_occupancy = 80.1411% 
gpu_tot_occupancy = 89.8579% 
max_total_param_size = 0
gpu_stall_dramfull = 25587
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6833
partiton_level_parallism_total  =       5.1118
partiton_level_parallism_util =       6.0184
partiton_level_parallism_util_total  =       5.8219
L2_BW  =     204.5685 GB/Sec
L2_BW_total  =     223.2821 GB/Sec
gpu_total_sim_rate=27142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2325133, Miss = 2028115, Miss_rate = 0.872, Pending_hits = 73799, Reservation_fails = 279600
	L1D_cache_core[1]: Access = 2340554, Miss = 2049371, Miss_rate = 0.876, Pending_hits = 74923, Reservation_fails = 291738
	L1D_cache_core[2]: Access = 2350464, Miss = 2062315, Miss_rate = 0.877, Pending_hits = 70163, Reservation_fails = 294251
	L1D_cache_core[3]: Access = 2327246, Miss = 2034920, Miss_rate = 0.874, Pending_hits = 76584, Reservation_fails = 288211
	L1D_cache_core[4]: Access = 2294513, Miss = 2014089, Miss_rate = 0.878, Pending_hits = 69334, Reservation_fails = 273722
	L1D_cache_core[5]: Access = 2318448, Miss = 2032694, Miss_rate = 0.877, Pending_hits = 70335, Reservation_fails = 287174
	L1D_cache_core[6]: Access = 2298420, Miss = 1993032, Miss_rate = 0.867, Pending_hits = 77496, Reservation_fails = 276323
	L1D_cache_core[7]: Access = 2312728, Miss = 2023147, Miss_rate = 0.875, Pending_hits = 69648, Reservation_fails = 276803
	L1D_cache_core[8]: Access = 2313079, Miss = 2009467, Miss_rate = 0.869, Pending_hits = 79655, Reservation_fails = 287283
	L1D_cache_core[9]: Access = 2332131, Miss = 2042850, Miss_rate = 0.876, Pending_hits = 70556, Reservation_fails = 291623
	L1D_cache_core[10]: Access = 2326250, Miss = 2033667, Miss_rate = 0.874, Pending_hits = 77392, Reservation_fails = 294682
	L1D_cache_core[11]: Access = 2339386, Miss = 2055052, Miss_rate = 0.878, Pending_hits = 70412, Reservation_fails = 294116
	L1D_cache_core[12]: Access = 2349198, Miss = 2078087, Miss_rate = 0.885, Pending_hits = 62407, Reservation_fails = 287285
	L1D_cache_core[13]: Access = 2295413, Miss = 1996555, Miss_rate = 0.870, Pending_hits = 77300, Reservation_fails = 286400
	L1D_cache_core[14]: Access = 2344767, Miss = 2051877, Miss_rate = 0.875, Pending_hits = 76857, Reservation_fails = 294384
	L1D_cache_core[15]: Access = 2310162, Miss = 2012889, Miss_rate = 0.871, Pending_hits = 75564, Reservation_fails = 287284
	L1D_cache_core[16]: Access = 2350942, Miss = 2054337, Miss_rate = 0.874, Pending_hits = 75630, Reservation_fails = 293860
	L1D_cache_core[17]: Access = 2312460, Miss = 2009059, Miss_rate = 0.869, Pending_hits = 77571, Reservation_fails = 284544
	L1D_cache_core[18]: Access = 2352651, Miss = 2051473, Miss_rate = 0.872, Pending_hits = 74808, Reservation_fails = 292622
	L1D_cache_core[19]: Access = 2322086, Miss = 2030052, Miss_rate = 0.874, Pending_hits = 74516, Reservation_fails = 290305
	L1D_cache_core[20]: Access = 2308407, Miss = 2019296, Miss_rate = 0.875, Pending_hits = 74029, Reservation_fails = 283807
	L1D_cache_core[21]: Access = 2342017, Miss = 2055079, Miss_rate = 0.877, Pending_hits = 71898, Reservation_fails = 294630
	L1D_cache_core[22]: Access = 2302720, Miss = 2010490, Miss_rate = 0.873, Pending_hits = 75640, Reservation_fails = 282625
	L1D_cache_core[23]: Access = 2364291, Miss = 2060700, Miss_rate = 0.872, Pending_hits = 78636, Reservation_fails = 299092
	L1D_cache_core[24]: Access = 2329723, Miss = 2037246, Miss_rate = 0.874, Pending_hits = 74335, Reservation_fails = 288436
	L1D_cache_core[25]: Access = 2337750, Miss = 2044222, Miss_rate = 0.874, Pending_hits = 75908, Reservation_fails = 296439
	L1D_cache_core[26]: Access = 2313716, Miss = 2023738, Miss_rate = 0.875, Pending_hits = 72469, Reservation_fails = 283542
	L1D_cache_core[27]: Access = 2310346, Miss = 2014925, Miss_rate = 0.872, Pending_hits = 76236, Reservation_fails = 290700
	L1D_cache_core[28]: Access = 2300019, Miss = 2013685, Miss_rate = 0.876, Pending_hits = 70166, Reservation_fails = 274964
	L1D_cache_core[29]: Access = 2313632, Miss = 2012552, Miss_rate = 0.870, Pending_hits = 79699, Reservation_fails = 287705
	L1D_total_cache_accesses = 69738652
	L1D_total_cache_misses = 60954981
	L1D_total_cache_miss_rate = 0.8740
	L1D_total_cache_pending_hits = 2223966
	L1D_total_cache_reservation_fails = 8634150
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5189789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2223946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54790854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8595469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6089786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2223946
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 68294375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7465064
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 18500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
191983, 190784, 191854, 192229, 192507, 193313, 192029, 192077, 194507, 191601, 191318, 191458, 192547, 194400, 193895, 193297, 193520, 192252, 194291, 198615, 191714, 195868, 192554, 191606, 192168, 191076, 191105, 192888, 191611, 192722, 191293, 191672, 
gpgpu_n_tot_thrd_icount = 5914091744
gpgpu_n_tot_w_icount = 184815367
gpgpu_n_stall_shd_mem = 18951185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 60880640
gpgpu_n_mem_write_global = 1444277
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 258527037
gpgpu_n_store_insn = 4000345
gpgpu_n_shmem_insn = 302421240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9932800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17242191
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1708994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2334176	W0_Idle:47126345	W0_Scoreboard:1086994356	W1:19003515	W2:35896852	W3:8947233	W4:7106087	W5:5813473	W6:4953787	W7:4417875	W8:4231860	W9:3843373	W10:3410770	W11:2988017	W12:2640193	W13:2377064	W14:2079468	W15:1861465	W16:1697831	W17:1475176	W18:1365219	W19:1406620	W20:1337695	W21:972370	W22:757260	W23:599389	W24:523365	W25:462562	W26:421469	W27:419266	W28:405959	W29:397309	W30:383174	W31:333942	W32:62285729
single_issue_nums: WS0:46228900	WS1:46200249	WS2:46194340	WS3:46191878	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 487045120 {8:60880640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57771080 {40:1444277,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2435225600 {40:60880640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11554216 {8:1444277,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 437 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 3 
mrq_lat_table:5510682 	243905 	462634 	918451 	2089625 	3659418 	6396881 	9287046 	6806596 	827420 	69283 	29716 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24150214 	17982346 	19374246 	771050 	45137 	1924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	60373566 	1092745 	627920 	222291 	8395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	56095048 	4783990 	696174 	253768 	221267 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	11408 	725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        63        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        53        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        59        64        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     42465     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     38826    101506     33645     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     65910     48504     58010     43599     54731     62765     76485     60253     35195     55177     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.418203  1.426940  1.408518  1.413918  1.423498  1.430478  1.401738  1.410747  1.433138  1.437515  1.462924  1.460221  1.451094  1.461638  1.410935  1.411034 
dram[1]:  1.416608  1.415855  1.392162  1.412848  1.403463  1.407925  1.392941  1.398286  1.418942  1.431877  1.421531  1.454205  1.446682  1.435146  1.395983  1.396241 
dram[2]:  1.409686  1.413078  1.401143  1.402123  1.421614  1.412964  1.400522  1.407593  1.423038  1.424117  1.449688  1.441258  1.454561  1.459644  1.402029  1.413031 
dram[3]:  1.409605  1.411274  1.406683  1.396143  1.402718  1.404003  1.403534  1.397219  1.418010  1.415836  1.440870  1.427346  1.434271  1.433578  1.406370  1.387431 
dram[4]:  1.403406  1.401855  1.388958  1.390854  1.399141  1.402590  1.395543  1.383406  1.408538  1.413656  1.439396  1.427925  1.441542  1.432936  1.411352  1.386498 
dram[5]:  1.410570  1.410091  1.398435  1.409603  1.418477  1.424539  1.407073  1.402326  1.416116  1.424513  1.427681  1.446115  1.443504  1.451656  1.402125  1.401929 
dram[6]:  1.396026  1.419435  1.390783  1.407751  1.409033  1.403707  1.399191  1.415186  1.425493  1.441187  1.423997  1.450984  1.449277  1.438121  1.397454  1.397912 
dram[7]:  1.424922  1.413384  1.402602  1.405939  1.418066  1.433376  1.404842  1.406202  1.435745  1.424591  1.466041  1.440739  1.454379  1.466863  1.406898  1.404485 
dram[8]:  1.414626  1.418139  1.402386  1.416193  1.413010  1.410740  1.398757  1.411141  1.427646  1.432981  1.446970  1.462478  1.441436  1.446965  1.399203  1.410778 
dram[9]:  1.415250  1.405060  1.399101  1.385953  1.422225  1.398196  1.406205  1.393384  1.440966  1.421351  1.444185  1.417977  1.456552  1.438582  1.396180  1.393009 
dram[10]:  1.418779  1.411414  1.402559  1.404783  1.402997  1.413903  1.399051  1.403807  1.437528  1.428613  1.462723  1.436369  1.443454  1.441095  1.401588  1.401402 
dram[11]:  1.399755  1.413081  1.383035  1.392788  1.407355  1.400247  1.381264  1.403054  1.404083  1.417881  1.422530  1.434935  1.442879  1.435834  1.394327  1.396345 
average row locality = 36302166/25603853 = 1.417840
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    184687    186102    181485    183796    186852    188755    179045    182591    189253    191883    196820    196493    194918    198913    185061    185711 
dram[1]:    187306    183228    178864    184504    182689    184170    178050    177951    188920    191994    188601    196960    197218    193422    180409    181899 
dram[2]:    182241    185352    179959    181427    187077    184031    179721    181229    186970    188921    194703    192559    197544    199010    183549    186197 
dram[3]:    184252    185178    183985    180018    182518    182271    182633    180262    190370    187011    195182    191541    194005    192014    185934    178612 
dram[4]:    183034    182287    177895    179986    183141    182564    180436    176123    186884    187832    194227    191090    196817    195003    181957    179857 
dram[5]:    183279    184767    179259    180670    186485    188432    181902    178619    186802    188186    189477    195337    194910    198178    182102    182323 
dram[6]:    179781    187248    178299    183015    183546    181992    180118    184884    189596    194563    188304    196947    196420    195247    180789    182665 
dram[7]:    187503    184826    179918    182316    185249    189538    179501    181034    191574    187411    198617    190550    198050    199790    181082    182915 
dram[8]:    184435    185387    180869    185089    183109    184059    179170    182309    189882    190101    194259    198577    193319    196294    182212    185243 
dram[9]:    188076    182787    179930    176560    188470    180719    181457    177784    194303    188720    196672    186241    199945    196302    181188    180220 
dram[10]:    186923    183696    181188    181787    180109    183961    179951    179766    192604    189054    198869    192783    194796    195837    183144    180763 
dram[11]:    182654    185850    177303    179183    185730    181057    175377    181737    184750    187314    188547    191884    195610    194424    180535    183866 
total dram reads = 35792715
bank skew: 199945/175377 = 1.14
chip skew: 3012365/2955821 = 1.02
number of total write accesses:
dram[0]:      4529      4523      4575      4433      4625      4507      4589      4544      4763      4747      4954      4880      5027      4975      4611      4625 
dram[1]:      4521      4529      4426      4544      4531      4506      4591      4517      4763      4821      4922      4935      5005      4931      4541      4665 
dram[2]:      4480      4549      4456      4489      4530      4566      4546      4612      4772      4761      4864      4942      4968      4923      4530      4585 
dram[3]:      4489      4511      4492      4467      4604      4504      4590      4517      4656      4736      4959      4902      5066      5021      4529      4474 
dram[4]:      4482      4527      4448      4506      4503      4574      4561      4608      4705      4674      4975      4943      4917      4891      4644      4475 
dram[5]:      4508      4479      4441      4527      4567      4586      4514      4577      4743      4721      4862      4912      4981      4968      4542      4527 
dram[6]:      4498      4526      4456      4492      4558      4532      4595      4598      4738      4798      4957      4908      4987      4963      4524      4526 
dram[7]:      4515      4443      4414      4476      4539      4520      4504      4569      4795      4782      4893      5007      5014      4990      4547      4524 
dram[8]:      4543      4522      4475      4533      4602      4544      4508      4536      4674      4765      4992      4884      4952      4943      4494      4546 
dram[9]:      4601      4533      4516      4462      4593      4582      4584      4453      4867      4709      5057      4911      5053      4885      4582      4507 
dram[10]:      4547      4527      4417      4573      4534      4561      4472      4471      4754      4804      4936      4915      4966      5014      4475      4488 
dram[11]:      4497      4546      4455      4464      4618      4569      4537      4469      4735      4695      4943      4987      4975      4937      4521      4586 
total dram writes = 895217
bank skew: 5066/4414 = 1.15
chip skew: 74907/74433 = 1.01
average mf latency per bank:
dram[0]:        708       730       708       735       718       723       717       732       763       777       819       797       776       796       736       729
dram[1]:        704       728       702       699       697       731       703       756       775       766       790       833       754       775       734       708
dram[2]:        727       710       727       723       733       708       705       724       739       750       796       786       787       801       738       735
dram[3]:        750       716       709       704       694       709       712       707       780       769       785       801       737       748       752       729
dram[4]:        694       720       758       688       711       694       688       688       730       764       765       773       763       752      1146       740
dram[5]:        701       719       721       704       694       704       718       689       737       725       813       768       776       785       757       732
dram[6]:        718       733       744       721       739       708       696       704       767       769       802       786       771       766       750       726
dram[7]:        726       752       765       719       759       724       740       707       748       764       824       794       759       782       746       761
dram[8]:        702       709       720       714       696       737       729       728       773       747       794       850       783       789       753       743
dram[9]:        704       724       760       692       715       689       694       751       743       771       773       781       755       769       736       750
dram[10]:        706       694       757       700       703       710       744       709       755       727       806       820       763       750       747       767
dram[11]:        702       684       714       700       679       690       727       730       756       768       743       779       777       751       726       717
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3731      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3884      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      3903      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25107209 n_act=2137592 n_pre=2137576 n_ref_event=0 n_req=3055105 n_rd=3012365 n_rd_L2_A=0 n_write=0 n_wr_bk=74907 bw_util=0.395
n_activity=27639548 dram_eff=0.4468
bk0: 184687a 9819316i bk1: 186102a 9663211i bk2: 181485a 10005234i bk3: 183796a 9823579i bk4: 186852a 9535638i bk5: 188755a 9390308i bk6: 179045a 10122314i bk7: 182591a 9805990i bk8: 189253a 9141793i bk9: 191883a 8909443i bk10: 196820a 8549633i bk11: 196493a 8534638i bk12: 194918a 8715766i bk13: 198913a 8473277i bk14: 185061a 9518076i bk15: 185711a 9526361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.300322
Row_Buffer_Locality_read = 0.301081
Row_Buffer_Locality_write = 0.246818
Bank_Level_Parallism = 13.067900
Bank_Level_Parallism_Col = 2.533974
Bank_Level_Parallism_Ready = 1.121299
write_to_read_ratio_blp_rw_average = 0.069030
GrpLevelPara = 2.130334 

BW Util details:
bwutil = 0.394955 
total_CMD = 31267096 
util_bw = 12349088 
Wasted_Col = 14366050 
Wasted_Row = 414460 
Idle = 4137498 

BW Util Bottlenecks: 
RCDc_limit = 27639936 
RCDWRc_limit = 201046 
WTRc_limit = 1445913 
RTWc_limit = 3869637 
CCDLc_limit = 3630179 
rwq = 0 
CCDLc_limit_alone = 3324457 
WTRc_limit_alone = 1388497 
RTWc_limit_alone = 3621331 

Commands details: 
total_CMD = 31267096 
n_nop = 25107209 
Read = 3012365 
Write = 0 
L2_Alloc = 0 
L2_WB = 74907 
n_act = 2137592 
n_pre = 2137576 
n_ref = 0 
n_req = 3055105 
total_req = 3087272 

Dual Bus Interface Util: 
issued_total_row = 4275168 
issued_total_col = 3087272 
Row_Bus_Util =  0.136731 
CoL_Bus_Util = 0.098739 
Either_Row_CoL_Bus_Util = 0.197009 
Issued_on_Two_Bus_Simul_Util = 0.038461 
issued_two_Eff = 0.195223 
queue_avg = 40.391548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25141996 n_act=2132817 n_pre=2132801 n_ref_event=0 n_req=3018779 n_rd=2976185 n_rd_L2_A=0 n_write=0 n_wr_bk=74748 bw_util=0.3903
n_activity=27580054 dram_eff=0.4425
bk0: 187306a 9693619i bk1: 183228a 10053813i bk2: 178864a 10416430i bk3: 184504a 9928710i bk4: 182689a 10053196i bk5: 184170a 9841113i bk6: 178050a 10318990i bk7: 177951a 10414472i bk8: 188920a 9328380i bk9: 191994a 9114705i bk10: 188601a 9238960i bk11: 196960a 8723447i bk12: 197218a 8729904i bk13: 193422a 9051029i bk14: 180409a 10078306i bk15: 181899a 10053750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293484
Row_Buffer_Locality_read = 0.294372
Row_Buffer_Locality_write = 0.231465
Bank_Level_Parallism = 12.887295
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.116580
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.390306 
total_CMD = 31267096 
util_bw = 12203732 
Wasted_Col = 14456920 
Wasted_Row = 417913 
Idle = 4188531 

BW Util Bottlenecks: 
RCDc_limit = 27805459 
RCDWRc_limit = 208237 
WTRc_limit = 1443608 
RTWc_limit = 3723749 
CCDLc_limit = 3555353 
rwq = 0 
CCDLc_limit_alone = 3261095 
WTRc_limit_alone = 1387551 
RTWc_limit_alone = 3485548 

Commands details: 
total_CMD = 31267096 
n_nop = 25141996 
Read = 2976185 
Write = 0 
L2_Alloc = 0 
L2_WB = 74748 
n_act = 2132817 
n_pre = 2132801 
n_ref = 0 
n_req = 3018779 
total_req = 3050933 

Dual Bus Interface Util: 
issued_total_row = 4265618 
issued_total_col = 3050933 
Row_Bus_Util =  0.136425 
CoL_Bus_Util = 0.097576 
Either_Row_CoL_Bus_Util = 0.195896 
Issued_on_Two_Bus_Simul_Util = 0.038106 
issued_two_Eff = 0.194519 
queue_avg = 38.016872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25132821 n_act=2133732 n_pre=2133716 n_ref_event=0 n_req=3032764 n_rd=2990490 n_rd_L2_A=0 n_write=0 n_wr_bk=74573 bw_util=0.3921
n_activity=27578195 dram_eff=0.4446
bk0: 182241a 10100093i bk1: 185352a 9835084i bk2: 179959a 10243909i bk3: 181427a 10113696i bk4: 187077a 9671744i bk5: 184031a 9887968i bk6: 179721a 10271226i bk7: 181229a 10063227i bk8: 186970a 9475904i bk9: 188921a 9255525i bk10: 194703a 8879521i bk11: 192559a 8930600i bk12: 197544a 8665964i bk13: 199010a 8601910i bk14: 183549a 9811199i bk15: 186197a 9687503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.296440
Row_Buffer_Locality_read = 0.297294
Row_Buffer_Locality_write = 0.236032
Bank_Level_Parallism = 12.945294
Bank_Level_Parallism_Col = 2.519129
Bank_Level_Parallism_Ready = 1.118694
write_to_read_ratio_blp_rw_average = 0.068103
GrpLevelPara = 2.123533 

BW Util details:
bwutil = 0.392114 
total_CMD = 31267096 
util_bw = 12260252 
Wasted_Col = 14405387 
Wasted_Row = 411431 
Idle = 4190026 

BW Util Bottlenecks: 
RCDc_limit = 27721409 
RCDWRc_limit = 203852 
WTRc_limit = 1432850 
RTWc_limit = 3784482 
CCDLc_limit = 3582808 
rwq = 0 
CCDLc_limit_alone = 3283673 
WTRc_limit_alone = 1377340 
RTWc_limit_alone = 3540857 

Commands details: 
total_CMD = 31267096 
n_nop = 25132821 
Read = 2990490 
Write = 0 
L2_Alloc = 0 
L2_WB = 74573 
n_act = 2133732 
n_pre = 2133716 
n_ref = 0 
n_req = 3032764 
total_req = 3065063 

Dual Bus Interface Util: 
issued_total_row = 4267448 
issued_total_col = 3065063 
Row_Bus_Util =  0.136484 
CoL_Bus_Util = 0.098028 
Either_Row_CoL_Bus_Util = 0.196189 
Issued_on_Two_Bus_Simul_Util = 0.038323 
issued_two_Eff = 0.195335 
queue_avg = 38.953606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25137131 n_act=2136927 n_pre=2136911 n_ref_event=0 n_req=3018235 n_rd=2975786 n_rd_L2_A=0 n_write=0 n_wr_bk=74517 bw_util=0.3902
n_activity=27663078 dram_eff=0.4411
bk0: 184252a 10010611i bk1: 185178a 9853154i bk2: 183985a 9944999i bk3: 180018a 10279815i bk4: 182518a 10105164i bk5: 182271a 10024382i bk6: 182633a 9972111i bk7: 180262a 10182887i bk8: 190370a 9254907i bk9: 187011a 9442538i bk10: 195182a 8841840i bk11: 191541a 9055286i bk12: 194005a 8965514i bk13: 192014a 9063237i bk14: 185934a 9691194i bk15: 178612a 10265289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291995
Row_Buffer_Locality_read = 0.292852
Row_Buffer_Locality_write = 0.231949
Bank_Level_Parallism = 12.853873
Bank_Level_Parallism_Col = 2.513004
Bank_Level_Parallism_Ready = 1.117311
write_to_read_ratio_blp_rw_average = 0.069005
GrpLevelPara = 2.118522 

BW Util details:
bwutil = 0.390225 
total_CMD = 31267096 
util_bw = 12201212 
Wasted_Col = 14529273 
Wasted_Row = 426330 
Idle = 4110281 

BW Util Bottlenecks: 
RCDc_limit = 27929492 
RCDWRc_limit = 207454 
WTRc_limit = 1453339 
RTWc_limit = 3825045 
CCDLc_limit = 3551612 
rwq = 0 
CCDLc_limit_alone = 3250762 
WTRc_limit_alone = 1396669 
RTWc_limit_alone = 3580865 

Commands details: 
total_CMD = 31267096 
n_nop = 25137131 
Read = 2975786 
Write = 0 
L2_Alloc = 0 
L2_WB = 74517 
n_act = 2136927 
n_pre = 2136911 
n_ref = 0 
n_req = 3018235 
total_req = 3050303 

Dual Bus Interface Util: 
issued_total_row = 4273838 
issued_total_col = 3050303 
Row_Bus_Util =  0.136688 
CoL_Bus_Util = 0.097556 
Either_Row_CoL_Bus_Util = 0.196052 
Issued_on_Two_Bus_Simul_Util = 0.038193 
issued_two_Eff = 0.194810 
queue_avg = 38.121632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25158973 n_act=2131250 n_pre=2131234 n_ref_event=0 n_req=3001489 n_rd=2959133 n_rd_L2_A=0 n_write=0 n_wr_bk=74433 bw_util=0.3881
n_activity=27561839 dram_eff=0.4403
bk0: 183034a 10351830i bk1: 182287a 10393604i bk2: 177895a 10752789i bk3: 179986a 10504108i bk4: 183141a 10300119i bk5: 182564a 10344983i bk6: 180436a 10470087i bk7: 176123a 10816650i bk8: 186884a 9752849i bk9: 187832a 9697914i bk10: 194227a 9185816i bk11: 191090a 9332118i bk12: 196817a 9055155i bk13: 195003a 9243555i bk14: 181957a 10225185i bk15: 179857a 10526272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289936
Row_Buffer_Locality_read = 0.290826
Row_Buffer_Locality_write = 0.227784
Bank_Level_Parallism = 12.671656
Bank_Level_Parallism_Col = 2.499618
Bank_Level_Parallism_Ready = 1.114980
write_to_read_ratio_blp_rw_average = 0.066750
GrpLevelPara = 2.109966 

BW Util details:
bwutil = 0.388084 
total_CMD = 31267096 
util_bw = 12134264 
Wasted_Col = 14517590 
Wasted_Row = 415598 
Idle = 4199644 

BW Util Bottlenecks: 
RCDc_limit = 27914818 
RCDWRc_limit = 208732 
WTRc_limit = 1448382 
RTWc_limit = 3679286 
CCDLc_limit = 3531296 
rwq = 0 
CCDLc_limit_alone = 3239862 
WTRc_limit_alone = 1391149 
RTWc_limit_alone = 3445085 

Commands details: 
total_CMD = 31267096 
n_nop = 25158973 
Read = 2959133 
Write = 0 
L2_Alloc = 0 
L2_WB = 74433 
n_act = 2131250 
n_pre = 2131234 
n_ref = 0 
n_req = 3001489 
total_req = 3033566 

Dual Bus Interface Util: 
issued_total_row = 4262484 
issued_total_col = 3033566 
Row_Bus_Util =  0.136325 
CoL_Bus_Util = 0.097021 
Either_Row_CoL_Bus_Util = 0.195353 
Issued_on_Two_Bus_Simul_Util = 0.037993 
issued_two_Eff = 0.194483 
queue_avg = 36.223389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25143142 n_act=2130790 n_pre=2130774 n_ref_event=0 n_req=3022996 n_rd=2980728 n_rd_L2_A=0 n_write=0 n_wr_bk=74455 bw_util=0.3908
n_activity=27554436 dram_eff=0.4435
bk0: 183279a 10052876i bk1: 184767a 9944907i bk2: 179259a 10312990i bk3: 180670a 10262608i bk4: 186485a 9722222i bk5: 188432a 9595214i bk6: 181902a 10014276i bk7: 178619a 10370322i bk8: 186802a 9512597i bk9: 188186a 9405650i bk10: 189477a 9144071i bk11: 195337a 8794336i bk12: 194910a 8914322i bk13: 198178a 8697020i bk14: 182102a 9998338i bk15: 182323a 10038960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295140
Row_Buffer_Locality_read = 0.295931
Row_Buffer_Locality_write = 0.239401
Bank_Level_Parallism = 12.909181
Bank_Level_Parallism_Col = 2.518877
Bank_Level_Parallism_Ready = 1.118502
write_to_read_ratio_blp_rw_average = 0.068114
GrpLevelPara = 2.120815 

BW Util details:
bwutil = 0.390850 
total_CMD = 31267096 
util_bw = 12220732 
Wasted_Col = 14416388 
Wasted_Row = 416465 
Idle = 4213511 

BW Util Bottlenecks: 
RCDc_limit = 27733050 
RCDWRc_limit = 202719 
WTRc_limit = 1438129 
RTWc_limit = 3789231 
CCDLc_limit = 3571773 
rwq = 0 
CCDLc_limit_alone = 3272814 
WTRc_limit_alone = 1381564 
RTWc_limit_alone = 3546837 

Commands details: 
total_CMD = 31267096 
n_nop = 25143142 
Read = 2980728 
Write = 0 
L2_Alloc = 0 
L2_WB = 74455 
n_act = 2130790 
n_pre = 2130774 
n_ref = 0 
n_req = 3022996 
total_req = 3055183 

Dual Bus Interface Util: 
issued_total_row = 4261564 
issued_total_col = 3055183 
Row_Bus_Util =  0.136295 
CoL_Bus_Util = 0.097712 
Either_Row_CoL_Bus_Util = 0.195859 
Issued_on_Two_Bus_Simul_Util = 0.038149 
issued_two_Eff = 0.194775 
queue_avg = 38.346153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25136571 n_act=2135484 n_pre=2135468 n_ref_event=0 n_req=3025898 n_rd=2983414 n_rd_L2_A=0 n_write=0 n_wr_bk=74656 bw_util=0.3912
n_activity=27613113 dram_eff=0.443
bk0: 179781a 10379518i bk1: 187248a 9769253i bk2: 178299a 10390275i bk3: 183015a 10047335i bk4: 183546a 9978779i bk5: 181992a 10115521i bk6: 180118a 10192313i bk7: 184884a 9814586i bk8: 189596a 9250833i bk9: 194563a 8924477i bk10: 188304a 9245558i bk11: 196947a 8777985i bk12: 196420a 8826443i bk13: 195247a 8874218i bk14: 180789a 10192848i bk15: 182665a 10035424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294265
Row_Buffer_Locality_read = 0.295035
Row_Buffer_Locality_write = 0.240208
Bank_Level_Parallism = 12.880439
Bank_Level_Parallism_Col = 2.516487
Bank_Level_Parallism_Ready = 1.117592
write_to_read_ratio_blp_rw_average = 0.068379
GrpLevelPara = 2.120150 

BW Util details:
bwutil = 0.391219 
total_CMD = 31267096 
util_bw = 12232280 
Wasted_Col = 14462101 
Wasted_Row = 416012 
Idle = 4156703 

BW Util Bottlenecks: 
RCDc_limit = 27822723 
RCDWRc_limit = 203586 
WTRc_limit = 1433951 
RTWc_limit = 3812227 
CCDLc_limit = 3576129 
rwq = 0 
CCDLc_limit_alone = 3276560 
WTRc_limit_alone = 1377884 
RTWc_limit_alone = 3568725 

Commands details: 
total_CMD = 31267096 
n_nop = 25136571 
Read = 2983414 
Write = 0 
L2_Alloc = 0 
L2_WB = 74656 
n_act = 2135484 
n_pre = 2135468 
n_ref = 0 
n_req = 3025898 
total_req = 3058070 

Dual Bus Interface Util: 
issued_total_row = 4270952 
issued_total_col = 3058070 
Row_Bus_Util =  0.136596 
CoL_Bus_Util = 0.097805 
Either_Row_CoL_Bus_Util = 0.196070 
Issued_on_Two_Bus_Simul_Util = 0.038331 
issued_two_Eff = 0.195497 
queue_avg = 38.171307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25123579 n_act=2133500 n_pre=2133484 n_ref_event=0 n_req=3042325 n_rd=2999874 n_rd_L2_A=0 n_write=0 n_wr_bk=74532 bw_util=0.3933
n_activity=27586976 dram_eff=0.4458
bk0: 187503a 9605737i bk1: 184826a 9799648i bk2: 179918a 10194094i bk3: 182316a 10023190i bk4: 185249a 9793125i bk5: 189538a 9405027i bk6: 179501a 10188848i bk7: 181034a 10009840i bk8: 191574a 9091223i bk9: 187411a 9282009i bk10: 198617a 8515112i bk11: 190550a 8983595i bk12: 198050a 8577861i bk13: 199790a 8526703i bk14: 181082a 9985016i bk15: 182915a 9877794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.298728
Row_Buffer_Locality_read = 0.299562
Row_Buffer_Locality_write = 0.239806
Bank_Level_Parallism = 13.004560
Bank_Level_Parallism_Col = 2.529553
Bank_Level_Parallism_Ready = 1.119760
write_to_read_ratio_blp_rw_average = 0.069885
GrpLevelPara = 2.128158 

BW Util details:
bwutil = 0.393309 
total_CMD = 31267096 
util_bw = 12297624 
Wasted_Col = 14369523 
Wasted_Row = 415292 
Idle = 4184657 

BW Util Bottlenecks: 
RCDc_limit = 27641321 
RCDWRc_limit = 202893 
WTRc_limit = 1430321 
RTWc_limit = 3870873 
CCDLc_limit = 3607190 
rwq = 0 
CCDLc_limit_alone = 3301937 
WTRc_limit_alone = 1374591 
RTWc_limit_alone = 3621350 

Commands details: 
total_CMD = 31267096 
n_nop = 25123579 
Read = 2999874 
Write = 0 
L2_Alloc = 0 
L2_WB = 74532 
n_act = 2133500 
n_pre = 2133484 
n_ref = 0 
n_req = 3042325 
total_req = 3074406 

Dual Bus Interface Util: 
issued_total_row = 4266984 
issued_total_col = 3074406 
Row_Bus_Util =  0.136469 
CoL_Bus_Util = 0.098327 
Either_Row_CoL_Bus_Util = 0.196485 
Issued_on_Two_Bus_Simul_Util = 0.038311 
issued_two_Eff = 0.194982 
queue_avg = 39.695061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25134350 n_act=2134870 n_pre=2134854 n_ref_event=0 n_req=3036637 n_rd=2994314 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.3926
n_activity=27592735 dram_eff=0.4449
bk0: 184435a 9851151i bk1: 185387a 9766786i bk2: 180869a 10222226i bk3: 185089a 9865018i bk4: 183109a 9965988i bk5: 184059a 9805961i bk6: 179170a 10182668i bk7: 182309a 9965023i bk8: 189882a 9145595i bk9: 190101a 9170012i bk10: 194259a 8757216i bk11: 198577a 8555996i bk12: 193319a 8940847i bk13: 196294a 8780513i bk14: 182212a 9950437i bk15: 185243a 9697483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.296963
Row_Buffer_Locality_read = 0.297736
Row_Buffer_Locality_write = 0.242256
Bank_Level_Parallism = 12.972322
Bank_Level_Parallism_Col = 2.524803
Bank_Level_Parallism_Ready = 1.119866
write_to_read_ratio_blp_rw_average = 0.068269
GrpLevelPara = 2.123629 

BW Util details:
bwutil = 0.392595 
total_CMD = 31267096 
util_bw = 12275308 
Wasted_Col = 14400662 
Wasted_Row = 412747 
Idle = 4178379 

BW Util Bottlenecks: 
RCDc_limit = 27712251 
RCDWRc_limit = 203228 
WTRc_limit = 1422007 
RTWc_limit = 3828550 
CCDLc_limit = 3603475 
rwq = 0 
CCDLc_limit_alone = 3302970 
WTRc_limit_alone = 1366521 
RTWc_limit_alone = 3583531 

Commands details: 
total_CMD = 31267096 
n_nop = 25134350 
Read = 2994314 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 2134870 
n_pre = 2134854 
n_ref = 0 
n_req = 3036637 
total_req = 3068827 

Dual Bus Interface Util: 
issued_total_row = 4269724 
issued_total_col = 3068827 
Row_Bus_Util =  0.136556 
CoL_Bus_Util = 0.098149 
Either_Row_CoL_Bus_Util = 0.196141 
Issued_on_Two_Bus_Simul_Util = 0.038565 
issued_two_Eff = 0.196617 
queue_avg = 39.167629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.1676
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25138066 n_act=2135576 n_pre=2135560 n_ref_event=0 n_req=3022077 n_rd=2979374 n_rd_L2_A=0 n_write=0 n_wr_bk=74895 bw_util=0.3907
n_activity=27649215 dram_eff=0.4419
bk0: 188076a 9705211i bk1: 182787a 10090312i bk2: 179930a 10350031i bk3: 176560a 10633981i bk4: 188470a 9668007i bk5: 180719a 10146605i bk6: 181457a 10137364i bk7: 177784a 10362905i bk8: 194303a 8924232i bk9: 188720a 9287943i bk10: 196672a 8699484i bk11: 186241a 9374427i bk12: 199945a 8619679i bk13: 196302a 8785508i bk14: 181188a 10142142i bk15: 180220a 10174000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293342
Row_Buffer_Locality_read = 0.294139
Row_Buffer_Locality_write = 0.237758
Bank_Level_Parallism = 12.858470
Bank_Level_Parallism_Col = 2.514046
Bank_Level_Parallism_Ready = 1.119241
write_to_read_ratio_blp_rw_average = 0.067916
GrpLevelPara = 2.117122 

BW Util details:
bwutil = 0.390733 
total_CMD = 31267096 
util_bw = 12217076 
Wasted_Col = 14492853 
Wasted_Row = 426444 
Idle = 4130723 

BW Util Bottlenecks: 
RCDc_limit = 27862379 
RCDWRc_limit = 205573 
WTRc_limit = 1459185 
RTWc_limit = 3766963 
CCDLc_limit = 3560385 
rwq = 0 
CCDLc_limit_alone = 3263102 
WTRc_limit_alone = 1402317 
RTWc_limit_alone = 3526548 

Commands details: 
total_CMD = 31267096 
n_nop = 25138066 
Read = 2979374 
Write = 0 
L2_Alloc = 0 
L2_WB = 74895 
n_act = 2135576 
n_pre = 2135560 
n_ref = 0 
n_req = 3022077 
total_req = 3054269 

Dual Bus Interface Util: 
issued_total_row = 4271136 
issued_total_col = 3054269 
Row_Bus_Util =  0.136602 
CoL_Bus_Util = 0.097683 
Either_Row_CoL_Bus_Util = 0.196022 
Issued_on_Two_Bus_Simul_Util = 0.038263 
issued_two_Eff = 0.195198 
queue_avg = 38.174614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1746
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25141414 n_act=2132524 n_pre=2132508 n_ref_event=0 n_req=3027655 n_rd=2985231 n_rd_L2_A=0 n_write=0 n_wr_bk=74454 bw_util=0.3914
n_activity=27556745 dram_eff=0.4441
bk0: 186923a 9813175i bk1: 183696a 10018974i bk2: 181188a 10238632i bk3: 181787a 10164064i bk4: 180109a 10326891i bk5: 183961a 9954716i bk6: 179951a 10219201i bk7: 179766a 10284035i bk8: 192604a 9152389i bk9: 189054a 9307837i bk10: 198869a 8596421i bk11: 192783a 8994946i bk12: 194796a 8915727i bk13: 195837a 8856663i bk14: 183144a 9928472i bk15: 180763a 10191233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295652
Row_Buffer_Locality_read = 0.296523
Row_Buffer_Locality_write = 0.234348
Bank_Level_Parallism = 12.896680
Bank_Level_Parallism_Col = 2.516229
Bank_Level_Parallism_Ready = 1.118059
write_to_read_ratio_blp_rw_average = 0.067189
GrpLevelPara = 2.119431 

BW Util details:
bwutil = 0.391426 
total_CMD = 31267096 
util_bw = 12238740 
Wasted_Col = 14411606 
Wasted_Row = 413394 
Idle = 4203356 

BW Util Bottlenecks: 
RCDc_limit = 27725702 
RCDWRc_limit = 204845 
WTRc_limit = 1435729 
RTWc_limit = 3746352 
CCDLc_limit = 3586212 
rwq = 0 
CCDLc_limit_alone = 3289341 
WTRc_limit_alone = 1379889 
RTWc_limit_alone = 3505321 

Commands details: 
total_CMD = 31267096 
n_nop = 25141414 
Read = 2985231 
Write = 0 
L2_Alloc = 0 
L2_WB = 74454 
n_act = 2132524 
n_pre = 2132508 
n_ref = 0 
n_req = 3027655 
total_req = 3059685 

Dual Bus Interface Util: 
issued_total_row = 4265032 
issued_total_col = 3059685 
Row_Bus_Util =  0.136406 
CoL_Bus_Util = 0.097856 
Either_Row_CoL_Bus_Util = 0.195915 
Issued_on_Two_Bus_Simul_Util = 0.038348 
issued_two_Eff = 0.195739 
queue_avg = 38.469524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4695
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31267096 n_nop=25167481 n_act=2128815 n_pre=2128799 n_ref_event=0 n_req=2998206 n_rd=2955821 n_rd_L2_A=0 n_write=0 n_wr_bk=74534 bw_util=0.3877
n_activity=27536677 dram_eff=0.4402
bk0: 182654a 10224620i bk1: 185850a 9980951i bk2: 177303a 10675365i bk3: 179183a 10580543i bk4: 185730a 10004657i bk5: 181057a 10337154i bk6: 175377a 10852281i bk7: 181737a 10291258i bk8: 184750a 9843606i bk9: 187314a 9646966i bk10: 188547a 9391050i bk11: 191884a 9186279i bk12: 195610a 9037254i bk13: 194424a 9116182i bk14: 180535a 10252781i bk15: 183866a 10023133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289971
Row_Buffer_Locality_read = 0.290750
Row_Buffer_Locality_write = 0.235626
Bank_Level_Parallism = 12.743753
Bank_Level_Parallism_Col = 2.499891
Bank_Level_Parallism_Ready = 1.116280
write_to_read_ratio_blp_rw_average = 0.065887
GrpLevelPara = 2.110476 

BW Util details:
bwutil = 0.387673 
total_CMD = 31267096 
util_bw = 12121420 
Wasted_Col = 14497224 
Wasted_Row = 416635 
Idle = 4231817 

BW Util Bottlenecks: 
RCDc_limit = 27881338 
RCDWRc_limit = 205896 
WTRc_limit = 1444337 
RTWc_limit = 3652351 
CCDLc_limit = 3520635 
rwq = 0 
CCDLc_limit_alone = 3230486 
WTRc_limit_alone = 1387918 
RTWc_limit_alone = 3418621 

Commands details: 
total_CMD = 31267096 
n_nop = 25167481 
Read = 2955821 
Write = 0 
L2_Alloc = 0 
L2_WB = 74534 
n_act = 2128815 
n_pre = 2128799 
n_ref = 0 
n_req = 2998206 
total_req = 3030355 

Dual Bus Interface Util: 
issued_total_row = 4257614 
issued_total_col = 3030355 
Row_Bus_Util =  0.136169 
CoL_Bus_Util = 0.096918 
Either_Row_CoL_Bus_Util = 0.195081 
Issued_on_Two_Bus_Simul_Util = 0.038007 
issued_two_Eff = 0.194824 
queue_avg = 36.370644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2535137, Miss = 1498226, Miss_rate = 0.591, Pending_hits = 18077, Reservation_fails = 0
L2_cache_bank[1]: Access = 2585758, Miss = 1514359, Miss_rate = 0.586, Pending_hits = 18401, Reservation_fails = 0
L2_cache_bank[2]: Access = 2565367, Miss = 1482227, Miss_rate = 0.578, Pending_hits = 16668, Reservation_fails = 259
L2_cache_bank[3]: Access = 2688957, Miss = 1494282, Miss_rate = 0.556, Pending_hits = 16828, Reservation_fails = 1360
L2_cache_bank[4]: Access = 2556814, Miss = 1491877, Miss_rate = 0.583, Pending_hits = 17202, Reservation_fails = 10
L2_cache_bank[5]: Access = 2547192, Miss = 1498847, Miss_rate = 0.588, Pending_hits = 17405, Reservation_fails = 333
L2_cache_bank[6]: Access = 2593820, Miss = 1499022, Miss_rate = 0.578, Pending_hits = 16927, Reservation_fails = 5
L2_cache_bank[7]: Access = 2542878, Miss = 1477056, Miss_rate = 0.581, Pending_hits = 16629, Reservation_fails = 105
L2_cache_bank[8]: Access = 2886220, Miss = 1484614, Miss_rate = 0.514, Pending_hits = 15754, Reservation_fails = 63
L2_cache_bank[9]: Access = 2583808, Miss = 1474876, Miss_rate = 0.571, Pending_hits = 15770, Reservation_fails = 0
L2_cache_bank[10]: Access = 2583334, Miss = 1484354, Miss_rate = 0.575, Pending_hits = 17218, Reservation_fails = 0
L2_cache_bank[11]: Access = 2511391, Miss = 1496640, Miss_rate = 0.596, Pending_hits = 16677, Reservation_fails = 440
L2_cache_bank[12]: Access = 2663641, Miss = 1476979, Miss_rate = 0.554, Pending_hits = 16782, Reservation_fails = 204
L2_cache_bank[13]: Access = 2603876, Miss = 1506678, Miss_rate = 0.579, Pending_hits = 17459, Reservation_fails = 668
L2_cache_bank[14]: Access = 2645083, Miss = 1501633, Miss_rate = 0.568, Pending_hits = 18136, Reservation_fails = 511
L2_cache_bank[15]: Access = 2587354, Miss = 1498520, Miss_rate = 0.579, Pending_hits = 17772, Reservation_fails = 11
L2_cache_bank[16]: Access = 2562447, Miss = 1487359, Miss_rate = 0.580, Pending_hits = 16699, Reservation_fails = 0
L2_cache_bank[17]: Access = 2617024, Miss = 1507146, Miss_rate = 0.576, Pending_hits = 17934, Reservation_fails = 252
L2_cache_bank[18]: Access = 2564587, Miss = 1510172, Miss_rate = 0.589, Pending_hits = 17379, Reservation_fails = 0
L2_cache_bank[19]: Access = 2581982, Miss = 1469502, Miss_rate = 0.569, Pending_hits = 16134, Reservation_fails = 955
L2_cache_bank[20]: Access = 2623532, Miss = 1497718, Miss_rate = 0.571, Pending_hits = 16903, Reservation_fails = 0
L2_cache_bank[21]: Access = 2556079, Miss = 1487765, Miss_rate = 0.582, Pending_hits = 16494, Reservation_fails = 0
L2_cache_bank[22]: Access = 2579517, Miss = 1470649, Miss_rate = 0.570, Pending_hits = 16005, Reservation_fails = 631
L2_cache_bank[23]: Access = 2559119, Miss = 1485460, Miss_rate = 0.580, Pending_hits = 16084, Reservation_fails = 366
L2_total_cache_accesses = 62324917
L2_total_cache_misses = 35795961
L2_total_cache_miss_rate = 0.5743
L2_total_cache_pending_hits = 407337
L2_total_cache_reservation_fails = 6173
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24680611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18041664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17751051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 407314
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1441008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60880640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6173
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=62324917
icnt_total_pkts_simt_to_mem=62324917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62324917
Req_Network_cycles = 12192434
Req_Network_injected_packets_per_cycle =       5.1118 
Req_Network_conflicts_per_cycle =       0.8877
Req_Network_conflicts_per_cycle_util =       1.0110
Req_Bank_Level_Parallism =       5.8219
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4915
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2160

Reply_Network_injected_packets_num = 62324917
Reply_Network_cycles = 12192434
Reply_Network_injected_packets_per_cycle =        5.1118
Reply_Network_conflicts_per_cycle =        1.2789
Reply_Network_conflicts_per_cycle_util =       1.4547
Reply_Bank_Level_Parallism =       5.8143
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2440
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1704
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 11 min, 40 sec (97900 sec)
gpgpu_simulation_rate = 27142 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964dfc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964df0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 11: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 2271237
gpu_sim_insn = 506321287
gpu_ipc =     222.9275
gpu_tot_sim_cycle = 14463671
gpu_tot_sim_insn = 3163578010
gpu_tot_ipc =     218.7258
gpu_tot_issued_cta = 18620
gpu_occupancy = 89.9693% 
gpu_tot_occupancy = 89.8755% 
max_total_param_size = 0
gpu_stall_dramfull = 52392
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0789
partiton_level_parallism_total  =       5.1066
partiton_level_parallism_util =       5.7201
partiton_level_parallism_util_total  =       5.8058
L2_BW  =     221.8447 GB/Sec
L2_BW_total  =     223.0564 GB/Sec
gpu_total_sim_rate=27262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2740499, Miss = 2411232, Miss_rate = 0.880, Pending_hits = 88726, Reservation_fails = 324565
	L1D_cache_core[1]: Access = 2762113, Miss = 2436458, Miss_rate = 0.882, Pending_hits = 90745, Reservation_fails = 339936
	L1D_cache_core[2]: Access = 2764757, Miss = 2440512, Miss_rate = 0.883, Pending_hits = 87300, Reservation_fails = 338198
	L1D_cache_core[3]: Access = 2747761, Miss = 2416800, Miss_rate = 0.880, Pending_hits = 94897, Reservation_fails = 335822
	L1D_cache_core[4]: Access = 2712566, Miss = 2393312, Miss_rate = 0.882, Pending_hits = 88202, Reservation_fails = 319663
	L1D_cache_core[5]: Access = 2740276, Miss = 2422398, Miss_rate = 0.884, Pending_hits = 86333, Reservation_fails = 335149
	L1D_cache_core[6]: Access = 2728328, Miss = 2392482, Miss_rate = 0.877, Pending_hits = 90880, Reservation_fails = 323599
	L1D_cache_core[7]: Access = 2735114, Miss = 2410626, Miss_rate = 0.881, Pending_hits = 86139, Reservation_fails = 323818
	L1D_cache_core[8]: Access = 2723327, Miss = 2382355, Miss_rate = 0.875, Pending_hits = 98165, Reservation_fails = 328868
	L1D_cache_core[9]: Access = 2756542, Miss = 2435933, Miss_rate = 0.884, Pending_hits = 84091, Reservation_fails = 338320
	L1D_cache_core[10]: Access = 2737441, Miss = 2401835, Miss_rate = 0.877, Pending_hits = 96985, Reservation_fails = 338506
	L1D_cache_core[11]: Access = 2755195, Miss = 2432415, Miss_rate = 0.883, Pending_hits = 88030, Reservation_fails = 338860
	L1D_cache_core[12]: Access = 2769242, Miss = 2456718, Miss_rate = 0.887, Pending_hits = 81539, Reservation_fails = 334630
	L1D_cache_core[13]: Access = 2723585, Miss = 2393482, Miss_rate = 0.879, Pending_hits = 90638, Reservation_fails = 335618
	L1D_cache_core[14]: Access = 2767766, Miss = 2445427, Miss_rate = 0.884, Pending_hits = 90822, Reservation_fails = 340979
	L1D_cache_core[15]: Access = 2727259, Miss = 2395693, Miss_rate = 0.878, Pending_hits = 90777, Reservation_fails = 332816
	L1D_cache_core[16]: Access = 2774518, Miss = 2448161, Miss_rate = 0.882, Pending_hits = 89951, Reservation_fails = 338528
	L1D_cache_core[17]: Access = 2727705, Miss = 2385005, Miss_rate = 0.874, Pending_hits = 95429, Reservation_fails = 329724
	L1D_cache_core[18]: Access = 2783352, Miss = 2442734, Miss_rate = 0.878, Pending_hits = 93642, Reservation_fails = 342964
	L1D_cache_core[19]: Access = 2744785, Miss = 2412861, Miss_rate = 0.879, Pending_hits = 92614, Reservation_fails = 340750
	L1D_cache_core[20]: Access = 2743728, Miss = 2419284, Miss_rate = 0.882, Pending_hits = 90537, Reservation_fails = 335781
	L1D_cache_core[21]: Access = 2756750, Miss = 2429063, Miss_rate = 0.881, Pending_hits = 91343, Reservation_fails = 340137
	L1D_cache_core[22]: Access = 2723032, Miss = 2389569, Miss_rate = 0.878, Pending_hits = 95269, Reservation_fails = 329699
	L1D_cache_core[23]: Access = 2781211, Miss = 2441496, Miss_rate = 0.878, Pending_hits = 95064, Reservation_fails = 345057
	L1D_cache_core[24]: Access = 2744326, Miss = 2418691, Miss_rate = 0.881, Pending_hits = 89874, Reservation_fails = 332761
	L1D_cache_core[25]: Access = 2770155, Miss = 2442723, Miss_rate = 0.882, Pending_hits = 91031, Reservation_fails = 347329
	L1D_cache_core[26]: Access = 2730524, Miss = 2403563, Miss_rate = 0.880, Pending_hits = 89785, Reservation_fails = 327540
	L1D_cache_core[27]: Access = 2736018, Miss = 2402560, Miss_rate = 0.878, Pending_hits = 93651, Reservation_fails = 340146
	L1D_cache_core[28]: Access = 2716690, Miss = 2393952, Miss_rate = 0.881, Pending_hits = 87508, Reservation_fails = 318903
	L1D_cache_core[29]: Access = 2725694, Miss = 2392942, Miss_rate = 0.878, Pending_hits = 94662, Reservation_fails = 330728
	L1D_total_cache_accesses = 82350259
	L1D_total_cache_misses = 72490282
	L1D_total_cache_miss_rate = 0.8803
	L1D_total_cache_pending_hits = 2724629
	L1D_total_cache_reservation_fails = 10029394
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.185
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5765432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2724609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65220977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9990713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7194964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2724609
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80905982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8860097
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 18620, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
228289, 226888, 228506, 228452, 228460, 229437, 228031, 227504, 230399, 227447, 227490, 227423, 228754, 230296, 229673, 228899, 229704, 228463, 229933, 234436, 228278, 231818, 228438, 227535, 227979, 226890, 226867, 228538, 227588, 228577, 227004, 227185, 
gpgpu_n_tot_thrd_icount = 7020677344
gpgpu_n_tot_w_icount = 219396167
gpgpu_n_stall_shd_mem = 22326242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72415941
gpgpu_n_mem_write_global = 1444277
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 306973793
gpgpu_n_store_insn = 4000345
gpgpu_n_shmem_insn = 362905488
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10086400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20300443
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2025799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2472694	W0_Idle:55699776	W0_Scoreboard:1292370543	W1:22246204	W2:42757591	W3:10543885	W4:8394399	W5:6881848	W6:5871535	W7:5243879	W8:5031181	W9:4572937	W10:4060115	W11:3557758	W12:3144560	W13:2832373	W14:2478388	W15:2219078	W16:2024519	W17:1759173	W18:1628362	W19:1678792	W20:1596683	W21:1159710	W22:901979	W23:712637	W24:620840	W25:546639	W26:494852	W27:488233	W28:467752	W29:453843	W30:436744	W31:380766	W32:74208912
single_issue_nums: WS0:54878283	WS1:54844867	WS2:54837159	WS3:54835858	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 579327528 {8:72415941,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57771080 {40:1444277,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2896637640 {40:72415941,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11554216 {8:1444277,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 438 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 3 
mrq_lat_table:6484086 	280787 	540947 	1082703 	2471626 	4342353 	7627302 	11135770 	8186622 	957563 	69359 	29790 	512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28530753 	21174789 	23191223 	916262 	45250 	1941 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	71744722 	1246474 	636326 	224213 	8483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	66740667 	5601550 	764046 	257857 	221428 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	13465 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        56        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        59        64        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     42465     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     52543    101506     33645     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     65910     48504     80615     43599     54731     62765     76485     60253     35195     62112     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.418350  1.424723  1.408175  1.412856  1.423495  1.428631  1.400175  1.409398  1.431778  1.436171  1.462900  1.459110  1.450764  1.460506  1.411885  1.410172 
dram[1]:  1.416307  1.413846  1.390777  1.411710  1.401636  1.406430  1.391278  1.397838  1.418669  1.430868  1.420656  1.453106  1.445107  1.433346  1.393725  1.395031 
dram[2]:  1.406512  1.411434  1.398500  1.399572  1.419312  1.410940  1.399120  1.406131  1.420287  1.422127  1.446826  1.438727  1.452155  1.457513  1.399806  1.412175 
dram[3]:  1.407522  1.409002  1.405370  1.393965  1.401728  1.401788  1.401555  1.395574  1.416748  1.412722  1.439624  1.424860  1.433138  1.428538  1.404889  1.385839 
dram[4]:  1.400873  1.399605  1.386091  1.388799  1.396956  1.400841  1.393911  1.381928  1.406972  1.411628  1.436098  1.424505  1.440291  1.430549  1.406777  1.384585 
dram[5]:  1.408093  1.409246  1.396187  1.408263  1.417417  1.423058  1.404787  1.399665  1.413885  1.423208  1.424624  1.443328  1.442015  1.449288  1.399511  1.399631 
dram[6]:  1.395346  1.417262  1.390336  1.406268  1.408481  1.401599  1.398851  1.414129  1.425515  1.441189  1.424139  1.448491  1.448349  1.436475  1.396705  1.397050 
dram[7]:  1.420776  1.412274  1.401062  1.404996  1.416140  1.432774  1.403208  1.405662  1.434278  1.421923  1.463736  1.438437  1.453020  1.464822  1.403482  1.402385 
dram[8]:  1.412536  1.415475  1.400166  1.413814  1.410374  1.408030  1.397422  1.409074  1.425775  1.430560  1.444410  1.459525  1.438197  1.444245  1.397327  1.408976 
dram[9]:  1.414468  1.402426  1.397457  1.384033  1.419720  1.396323  1.403538  1.391100  1.438362  1.418821  1.442695  1.415295  1.454478  1.437226  1.393911  1.389940 
dram[10]:  1.417720  1.409901  1.400044  1.401722  1.400664  1.410909  1.397720  1.401328  1.435224  1.425142  1.459912  1.434186  1.441239  1.438246  1.400645  1.399561 
dram[11]:  1.397614  1.410756  1.380695  1.391071  1.406147  1.399858  1.380280  1.401621  1.402075  1.416609  1.421009  1.433344  1.441251  1.433721  1.393396  1.394422 
average row locality = 43209420/30514593 = 1.416025
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    220680    221887    216998    219287    223396    225128    213900    217756    226243    228872    235508    234503    233060    237415    221213    221602 
dram[1]:    223237    218876    213396    220382    217734    219875    212203    212308    225499    229314    225112    235449    235151    231062    215104    217283 
dram[2]:    217006    221043    214285    216521    222896    219669    214045    216384    222635    225684    232084    229925    235503    237596    218707    222120 
dram[3]:    219765    220722    219312    214606    217750    217355    217813    214844    227409    222877    232978    228514    231851    228808    221798    212845 
dram[4]:    218318    217294    212294    214453    218440    217630    215065    210056    222952    223997    231611    227750    234931    232493    217040    214317 
dram[5]:    218438    220437    213737    215715    222536    224880    216864    213005    222976    224552    225882    232981    232654    236475    217262    217320 
dram[6]:    214654    223194    212984    218280    219495    217031    215326    220431    226641    232148    225214    234857    234820    233071    216079    217952 
dram[7]:    223336    220552    214408    217699    220709    226430    213891    216143    228354    223702    236741    227669    236270    238736    215775    218341 
dram[8]:    219958    221045    215510    220638    218177    219491    213443    217530    226590    226871    231504    236883    230329    234130    217089    220925 
dram[9]:    224362    217841    214732    210416    224741    215429    216543    211786    231721    225155    234872    222129    238658    234093    216108    214741 
dram[10]:    223061    218789    216091    216532    214909    219372    214522    214396    229815    225281    237175    229984    232406    233372    218489    215416 
dram[11]:    217796    221596    211501    213772    221671    216126    209172    216909    220396    223573    225111    229127    233402    231825    215489    219358 
total dram reads = 42699945
bank skew: 238736/209172 = 1.14
chip skew: 3597448/3526824 = 1.02
number of total write accesses:
dram[0]:      4529      4523      4575      4433      4626      4507      4589      4544      4764      4747      4955      4880      5027      4975      4611      4625 
dram[1]:      4521      4529      4426      4545      4531      4506      4591      4517      4763      4821      4922      4939      5005      4931      4541      4665 
dram[2]:      4480      4549      4456      4489      4531      4569      4546      4612      4773      4761      4864      4942      4968      4923      4530      4585 
dram[3]:      4489      4511      4492      4467      4604      4504      4590      4517      4656      4737      4959      4902      5067      5021      4530      4474 
dram[4]:      4483      4527      4448      4506      4503      4574      4563      4608      4705      4674      4975      4944      4917      4891      4644      4475 
dram[5]:      4508      4479      4446      4527      4567      4586      4514      4577      4743      4721      4862      4912      4981      4968      4542      4527 
dram[6]:      4498      4526      4456      4492      4558      4532      4595      4598      4738      4798      4957      4908      4987      4963      4524      4526 
dram[7]:      4515      4443      4414      4476      4539      4520      4504      4569      4795      4782      4893      5007      5014      4990      4547      4524 
dram[8]:      4543      4522      4475      4533      4602      4544      4508      4536      4674      4765      4992      4884      4952      4943      4494      4546 
dram[9]:      4601      4533      4517      4462      4593      4582      4584      4453      4867      4709      5057      4911      5053      4885      4582      4507 
dram[10]:      4547      4527      4421      4573      4535      4561      4472      4471      4754      4804      4936      4915      4966      5014      4475      4488 
dram[11]:      4497      4546      4455      4464      4618      4570      4537      4469      4735      4695      4943      4987      4975      4937      4525      4586 
total dram writes = 895253
bank skew: 5067/4414 = 1.15
chip skew: 74910/74437 = 1.01
average mf latency per bank:
dram[0]:        714       734       715       741       724       728       724       737       765       778       820       797       781       797       742       732
dram[1]:        705       729       703       701       699       733       704       760       772       765       786       830       753       775       733       709
dram[2]:        728       711       727       725       735       711       706       727       736       747       792       782       785       801       738       737
dram[3]:        751       716       710       704       695       709       713       708       777       766       782       796       735       744       752       727
dram[4]:        693       720       759       688       712       696       689       689       727       761       761       769       762       752      1076       741
dram[5]:        701       720       721       705       696       705       720       690       735       723       810       766       776       785       756       732
dram[6]:        719       734       747       722       741       710       699       707       765       769       798       783       771       765       751       727
dram[7]:        728       755       766       723       761       728       743       711       746       763       821       792       759       783       745       763
dram[8]:        701       707       720       714       696       737       729       728       769       743       790       845       781       787       752       740
dram[9]:        703       723       758       691       714       689       693       751       738       766       768       774       752       766       734       748
dram[10]:        706       696       757       701       703       711       745       711       753       726       803       819       761       750       747       768
dram[11]:        703       684       716       702       681       692       730       733       754       767       739       775       777       751       728       718
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3731      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3884      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      4682      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29774454 n_act=2548456 n_pre=2548440 n_ref_event=0 n_req=3640191 n_rd=3597448 n_rd_L2_A=0 n_write=0 n_wr_bk=74910 bw_util=0.396
n_activity=32876912 dram_eff=0.4468
bk0: 220680a 11436874i bk1: 221887a 11294360i bk2: 216998a 11650583i bk3: 219287a 11469937i bk4: 223396a 11097110i bk5: 225128a 10954673i bk6: 213900a 11796469i bk7: 217756a 11461616i bk8: 226243a 10618823i bk9: 228872a 10378028i bk10: 235508a 9929134i bk11: 234503a 9979306i bk12: 233060a 10140690i bk13: 237415a 9886538i bk14: 221213a 11100636i bk15: 221602a 11123993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.299912
Row_Buffer_Locality_read = 0.300543
Row_Buffer_Locality_write = 0.246801
Bank_Level_Parallism = 13.118502
Bank_Level_Parallism_Col = 2.481542
Bank_Level_Parallism_Ready = 1.110135
write_to_read_ratio_blp_rw_average = 0.058034
GrpLevelPara = 2.105979 

BW Util details:
bwutil = 0.396031 
total_CMD = 37091611 
util_bw = 14689432 
Wasted_Col = 17110662 
Wasted_Row = 489648 
Idle = 4801869 

BW Util Bottlenecks: 
RCDc_limit = 33010200 
RCDWRc_limit = 201070 
WTRc_limit = 1446069 
RTWc_limit = 3872350 
CCDLc_limit = 4304462 
rwq = 0 
CCDLc_limit_alone = 3998557 
WTRc_limit_alone = 1388649 
RTWc_limit_alone = 3623865 

Commands details: 
total_CMD = 37091611 
n_nop = 29774454 
Read = 3597448 
Write = 0 
L2_Alloc = 0 
L2_WB = 74910 
n_act = 2548456 
n_pre = 2548440 
n_ref = 0 
n_req = 3640191 
total_req = 3672358 

Dual Bus Interface Util: 
issued_total_row = 5096896 
issued_total_col = 3672358 
Row_Bus_Util =  0.137414 
CoL_Bus_Util = 0.099008 
Either_Row_CoL_Bus_Util = 0.197273 
Issued_on_Two_Bus_Simul_Util = 0.039149 
issued_two_Eff = 0.198451 
queue_avg = 40.725796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29816623 n_act=2541902 n_pre=2541886 n_ref_event=0 n_req=3594581 n_rd=3551985 n_rd_L2_A=0 n_write=0 n_wr_bk=74753 bw_util=0.3911
n_activity=32799632 dram_eff=0.4423
bk0: 223237a 11386529i bk1: 218876a 11763060i bk2: 213396a 12203663i bk3: 220382a 11615223i bk4: 217734a 11786642i bk5: 219875a 11527844i bk6: 212203a 12127258i bk7: 212308a 12224205i bk8: 225499a 10911798i bk9: 229314a 10630334i bk10: 225112a 10815532i bk11: 235449a 10161428i bk12: 235151a 10206840i bk13: 231062a 10561526i bk14: 215104a 11823249i bk15: 217283a 11770105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292852
Row_Buffer_Locality_read = 0.293588
Row_Buffer_Locality_write = 0.231477
Bank_Level_Parallism = 12.920339
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.105801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.391111 
total_CMD = 37091611 
util_bw = 14506952 
Wasted_Col = 17222307 
Wasted_Row = 493310 
Idle = 4869042 

BW Util Bottlenecks: 
RCDc_limit = 33212879 
RCDWRc_limit = 208237 
WTRc_limit = 1443756 
RTWc_limit = 3728084 
CCDLc_limit = 4211440 
rwq = 0 
CCDLc_limit_alone = 3916886 
WTRc_limit_alone = 1387697 
RTWc_limit_alone = 3489589 

Commands details: 
total_CMD = 37091611 
n_nop = 29816623 
Read = 3551985 
Write = 0 
L2_Alloc = 0 
L2_WB = 74753 
n_act = 2541902 
n_pre = 2541886 
n_ref = 0 
n_req = 3594581 
total_req = 3626738 

Dual Bus Interface Util: 
issued_total_row = 5083788 
issued_total_col = 3626738 
Row_Bus_Util =  0.137060 
CoL_Bus_Util = 0.097778 
Either_Row_CoL_Bus_Util = 0.196136 
Issued_on_Two_Bus_Simul_Util = 0.038702 
issued_two_Eff = 0.197325 
queue_avg = 38.173687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29806234 n_act=2542611 n_pre=2542595 n_ref_event=0 n_req=3608382 n_rd=3566103 n_rd_L2_A=0 n_write=0 n_wr_bk=74578 bw_util=0.3926
n_activity=32797573 dram_eff=0.444
bk0: 217006a 11880162i bk1: 221043a 11539662i bk2: 214285a 12078044i bk3: 216521a 11835434i bk4: 222896a 11347332i bk5: 219669a 11578159i bk6: 214045a 12081146i bk7: 216384a 11798311i bk8: 222635a 11130480i bk9: 225684a 10811478i bk10: 232084a 10400179i bk11: 229925a 10447427i bk12: 235503a 10170574i bk13: 237596a 10056169i bk14: 218707a 11519114i bk15: 222120a 11375805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295360
Row_Buffer_Locality_read = 0.296064
Row_Buffer_Locality_write = 0.236051
Bank_Level_Parallism = 12.967392
Bank_Level_Parallism_Col = 2.466740
Bank_Level_Parallism_Ready = 1.107505
write_to_read_ratio_blp_rw_average = 0.057222
GrpLevelPara = 2.098710 

BW Util details:
bwutil = 0.392615 
total_CMD = 37091611 
util_bw = 14562724 
Wasted_Col = 17170197 
Wasted_Row = 486352 
Idle = 4872338 

BW Util Bottlenecks: 
RCDc_limit = 33127855 
RCDWRc_limit = 203874 
WTRc_limit = 1433109 
RTWc_limit = 3784644 
CCDLc_limit = 4235676 
rwq = 0 
CCDLc_limit_alone = 3936527 
WTRc_limit_alone = 1377589 
RTWc_limit_alone = 3541015 

Commands details: 
total_CMD = 37091611 
n_nop = 29806234 
Read = 3566103 
Write = 0 
L2_Alloc = 0 
L2_WB = 74578 
n_act = 2542611 
n_pre = 2542595 
n_ref = 0 
n_req = 3608382 
total_req = 3640681 

Dual Bus Interface Util: 
issued_total_row = 5085206 
issued_total_col = 3640681 
Row_Bus_Util =  0.137099 
CoL_Bus_Util = 0.098154 
Either_Row_CoL_Bus_Util = 0.196416 
Issued_on_Two_Bus_Simul_Util = 0.038837 
issued_two_Eff = 0.197726 
queue_avg = 38.917881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29811537 n_act=2546541 n_pre=2546525 n_ref_event=0 n_req=3591699 n_rd=3549247 n_rd_L2_A=0 n_write=0 n_wr_bk=74520 bw_util=0.3908
n_activity=32895504 dram_eff=0.4406
bk0: 219765a 11725599i bk1: 220722a 11561221i bk2: 219312a 11682150i bk3: 214606a 12068417i bk4: 217750a 11854215i bk5: 217355a 11776353i bk6: 217813a 11696753i bk7: 214844a 11946834i bk8: 227409a 10793446i bk9: 222877a 11060199i bk10: 232978a 10339808i bk11: 228514a 10589670i bk12: 231851a 10448263i bk13: 228808a 10622428i bk14: 221798a 11350559i bk15: 212845a 12067679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290993
Row_Buffer_Locality_read = 0.291700
Row_Buffer_Locality_write = 0.231933
Bank_Level_Parallism = 12.882670
Bank_Level_Parallism_Col = 2.460708
Bank_Level_Parallism_Ready = 1.106244
write_to_read_ratio_blp_rw_average = 0.057979
GrpLevelPara = 2.093640 

BW Util details:
bwutil = 0.390791 
total_CMD = 37091611 
util_bw = 14495068 
Wasted_Col = 17313594 
Wasted_Row = 503976 
Idle = 4778973 

BW Util Bottlenecks: 
RCDc_limit = 33372426 
RCDWRc_limit = 207475 
WTRc_limit = 1453458 
RTWc_limit = 3825120 
CCDLc_limit = 4201563 
rwq = 0 
CCDLc_limit_alone = 3900705 
WTRc_limit_alone = 1396784 
RTWc_limit_alone = 3580936 

Commands details: 
total_CMD = 37091611 
n_nop = 29811537 
Read = 3549247 
Write = 0 
L2_Alloc = 0 
L2_WB = 74520 
n_act = 2546541 
n_pre = 2546525 
n_ref = 0 
n_req = 3591699 
total_req = 3623767 

Dual Bus Interface Util: 
issued_total_row = 5093066 
issued_total_col = 3623767 
Row_Bus_Util =  0.137310 
CoL_Bus_Util = 0.097698 
Either_Row_CoL_Bus_Util = 0.196273 
Issued_on_Two_Bus_Simul_Util = 0.038735 
issued_two_Eff = 0.197355 
queue_avg = 38.148911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29838893 n_act=2539823 n_pre=2539807 n_ref_event=0 n_req=3571001 n_rd=3528641 n_rd_L2_A=0 n_write=0 n_wr_bk=74437 bw_util=0.3886
n_activity=32774147 dram_eff=0.4397
bk0: 218318a 12150044i bk1: 217294a 12229183i bk2: 212294a 12616221i bk3: 214453a 12369811i bk4: 218440a 12077508i bk5: 217630a 12146323i bk6: 215065a 12308845i bk7: 210056a 12715382i bk8: 222952a 11434157i bk9: 223997a 11360858i bk10: 231611a 10769317i bk11: 227750a 10949555i bk12: 234931a 10606520i bk13: 232493a 10828647i bk14: 217040a 12009989i bk15: 214317a 12373948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.288765
Row_Buffer_Locality_read = 0.289497
Row_Buffer_Locality_write = 0.227762
Bank_Level_Parallism = 12.693787
Bank_Level_Parallism_Col = 2.448771
Bank_Level_Parallism_Ready = 1.104123
write_to_read_ratio_blp_rw_average = 0.056085
GrpLevelPara = 2.086048 

BW Util details:
bwutil = 0.388560 
total_CMD = 37091611 
util_bw = 14412312 
Wasted_Col = 17303311 
Wasted_Row = 490449 
Idle = 4885539 

BW Util Bottlenecks: 
RCDc_limit = 33362531 
RCDWRc_limit = 208762 
WTRc_limit = 1448639 
RTWc_limit = 3679388 
CCDLc_limit = 4173930 
rwq = 0 
CCDLc_limit_alone = 3882484 
WTRc_limit_alone = 1391398 
RTWc_limit_alone = 3445183 

Commands details: 
total_CMD = 37091611 
n_nop = 29838893 
Read = 3528641 
Write = 0 
L2_Alloc = 0 
L2_WB = 74437 
n_act = 2539823 
n_pre = 2539807 
n_ref = 0 
n_req = 3571001 
total_req = 3603078 

Dual Bus Interface Util: 
issued_total_row = 5079630 
issued_total_col = 3603078 
Row_Bus_Util =  0.136948 
CoL_Bus_Util = 0.097140 
Either_Row_CoL_Bus_Util = 0.195535 
Issued_on_Two_Bus_Simul_Util = 0.038553 
issued_two_Eff = 0.197166 
queue_avg = 36.200066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29819830 n_act=2539713 n_pre=2539697 n_ref_event=0 n_req=3597984 n_rd=3555714 n_rd_L2_A=0 n_write=0 n_wr_bk=74460 bw_util=0.3915
n_activity=32771264 dram_eff=0.4431
bk0: 218438a 11788737i bk1: 220437a 11654916i bk2: 213737a 12086097i bk3: 215715a 12023375i bk4: 222536a 11370705i bk5: 224880a 11236783i bk6: 216864a 11747445i bk7: 213005a 12154754i bk8: 222976a 11110012i bk9: 224552a 10993249i bk10: 225882a 10714407i bk11: 232981a 10281090i bk12: 232654a 10409624i bk13: 236475a 10153510i bk14: 217262a 11707508i bk15: 217320a 11785403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294129
Row_Buffer_Locality_read = 0.294780
Row_Buffer_Locality_write = 0.239390
Bank_Level_Parallism = 12.941499
Bank_Level_Parallism_Col = 2.466538
Bank_Level_Parallism_Ready = 1.107448
write_to_read_ratio_blp_rw_average = 0.057222
GrpLevelPara = 2.096414 

BW Util details:
bwutil = 0.391482 
total_CMD = 37091611 
util_bw = 14520696 
Wasted_Col = 17181501 
Wasted_Row = 491572 
Idle = 4897842 

BW Util Bottlenecks: 
RCDc_limit = 33142046 
RCDWRc_limit = 202735 
WTRc_limit = 1438281 
RTWc_limit = 3789302 
CCDLc_limit = 4225672 
rwq = 0 
CCDLc_limit_alone = 3926703 
WTRc_limit_alone = 1381706 
RTWc_limit_alone = 3546908 

Commands details: 
total_CMD = 37091611 
n_nop = 29819830 
Read = 3555714 
Write = 0 
L2_Alloc = 0 
L2_WB = 74460 
n_act = 2539713 
n_pre = 2539697 
n_ref = 0 
n_req = 3597984 
total_req = 3630174 

Dual Bus Interface Util: 
issued_total_row = 5079410 
issued_total_col = 3630174 
Row_Bus_Util =  0.136942 
CoL_Bus_Util = 0.097870 
Either_Row_CoL_Bus_Util = 0.196049 
Issued_on_Two_Bus_Simul_Util = 0.038764 
issued_two_Eff = 0.197724 
queue_avg = 38.459511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4595
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29807718 n_act=2545666 n_pre=2545650 n_ref_event=0 n_req=3604661 n_rd=3562177 n_rd_L2_A=0 n_write=0 n_wr_bk=74656 bw_util=0.3922
n_activity=32848045 dram_eff=0.4429
bk0: 214654a 12151492i bk1: 223194a 11422332i bk2: 212984a 12137582i bk3: 218280a 11761379i bk4: 219495a 11626512i bk5: 217031a 11829129i bk6: 215326a 11883027i bk7: 220431a 11491567i bk8: 226641a 10784139i bk9: 232148a 10395626i bk10: 225214a 10773829i bk11: 234857a 10227208i bk12: 234820a 10253264i bk13: 233071a 10354688i bk14: 216079a 11903392i bk15: 217952a 11752779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293785
Row_Buffer_Locality_read = 0.294424
Row_Buffer_Locality_write = 0.240208
Bank_Level_Parallism = 12.925702
Bank_Level_Parallism_Col = 2.464987
Bank_Level_Parallism_Ready = 1.106690
write_to_read_ratio_blp_rw_average = 0.057435
GrpLevelPara = 2.095997 

BW Util details:
bwutil = 0.392200 
total_CMD = 37091611 
util_bw = 14547332 
Wasted_Col = 17227869 
Wasted_Row = 493809 
Idle = 4822601 

BW Util Bottlenecks: 
RCDc_limit = 33231553 
RCDWRc_limit = 203586 
WTRc_limit = 1433951 
RTWc_limit = 3812227 
CCDLc_limit = 4237438 
rwq = 0 
CCDLc_limit_alone = 3937869 
WTRc_limit_alone = 1377884 
RTWc_limit_alone = 3568725 

Commands details: 
total_CMD = 37091611 
n_nop = 29807718 
Read = 3562177 
Write = 0 
L2_Alloc = 0 
L2_WB = 74656 
n_act = 2545666 
n_pre = 2545650 
n_ref = 0 
n_req = 3604661 
total_req = 3636833 

Dual Bus Interface Util: 
issued_total_row = 5091316 
issued_total_col = 3636833 
Row_Bus_Util =  0.137263 
CoL_Bus_Util = 0.098050 
Either_Row_CoL_Bus_Util = 0.196376 
Issued_on_Two_Bus_Simul_Util = 0.038938 
issued_two_Eff = 0.198281 
queue_avg = 38.429390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29796887 n_act=2542800 n_pre=2542784 n_ref_event=0 n_req=3621207 n_rd=3578756 n_rd_L2_A=0 n_write=0 n_wr_bk=74532 bw_util=0.394
n_activity=32806593 dram_eff=0.4454
bk0: 223336a 11237482i bk1: 220552a 11464225i bk2: 214408a 11975140i bk3: 217699a 11742072i bk4: 220709a 11496708i bk5: 226430a 11006268i bk6: 213891a 11985122i bk7: 216143a 11731062i bk8: 228354a 10644807i bk9: 223702a 10845908i bk10: 236741a 9977551i bk11: 227669a 10498787i bk12: 236270a 10033571i bk13: 238736a 9941221i bk14: 215775a 11718606i bk15: 218341a 11559706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.297804
Row_Buffer_Locality_read = 0.298492
Row_Buffer_Locality_write = 0.239806
Bank_Level_Parallism = 13.034174
Bank_Level_Parallism_Col = 2.476407
Bank_Level_Parallism_Ready = 1.108667
write_to_read_ratio_blp_rw_average = 0.058713
GrpLevelPara = 2.102927 

BW Util details:
bwutil = 0.393975 
total_CMD = 37091611 
util_bw = 14613152 
Wasted_Col = 17122588 
Wasted_Row = 489835 
Idle = 4866036 

BW Util Bottlenecks: 
RCDc_limit = 33026473 
RCDWRc_limit = 202893 
WTRc_limit = 1430321 
RTWc_limit = 3870873 
CCDLc_limit = 4270184 
rwq = 0 
CCDLc_limit_alone = 3964931 
WTRc_limit_alone = 1374591 
RTWc_limit_alone = 3621350 

Commands details: 
total_CMD = 37091611 
n_nop = 29796887 
Read = 3578756 
Write = 0 
L2_Alloc = 0 
L2_WB = 74532 
n_act = 2542800 
n_pre = 2542784 
n_ref = 0 
n_req = 3621207 
total_req = 3653288 

Dual Bus Interface Util: 
issued_total_row = 5085584 
issued_total_col = 3653288 
Row_Bus_Util =  0.137109 
CoL_Bus_Util = 0.098494 
Either_Row_CoL_Bus_Util = 0.196668 
Issued_on_Two_Bus_Simul_Util = 0.038935 
issued_two_Eff = 0.197972 
queue_avg = 39.756298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.7563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29809077 n_act=2543871 n_pre=2543855 n_ref_event=0 n_req=3612436 n_rd=3570113 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.393
n_activity=32811328 dram_eff=0.4443
bk0: 219958a 11581792i bk1: 221045a 11486026i bk2: 215510a 12027587i bk3: 220638a 11596337i bk4: 218177a 11735247i bk5: 219491a 11520074i bk6: 213443a 12010739i bk7: 217530a 11679575i bk8: 226590a 10736725i bk9: 226871a 10749499i bk10: 231504a 10287591i bk11: 236883a 10013869i bk12: 230329a 10499888i bk13: 234130a 10289029i bk14: 217089a 11699432i bk15: 220925a 11404509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295802
Row_Buffer_Locality_read = 0.296437
Row_Buffer_Locality_write = 0.242256
Bank_Level_Parallism = 12.985435
Bank_Level_Parallism_Col = 2.471572
Bank_Level_Parallism_Ready = 1.108566
write_to_read_ratio_blp_rw_average = 0.057360
GrpLevelPara = 2.098666 

BW Util details:
bwutil = 0.393040 
total_CMD = 37091611 
util_bw = 14578504 
Wasted_Col = 17165399 
Wasted_Row = 487431 
Idle = 4860277 

BW Util Bottlenecks: 
RCDc_limit = 33118148 
RCDWRc_limit = 203228 
WTRc_limit = 1422007 
RTWc_limit = 3828550 
CCDLc_limit = 4258007 
rwq = 0 
CCDLc_limit_alone = 3957502 
WTRc_limit_alone = 1366521 
RTWc_limit_alone = 3583531 

Commands details: 
total_CMD = 37091611 
n_nop = 29809077 
Read = 3570113 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 2543871 
n_pre = 2543855 
n_ref = 0 
n_req = 3612436 
total_req = 3644626 

Dual Bus Interface Util: 
issued_total_row = 5087726 
issued_total_col = 3644626 
Row_Bus_Util =  0.137166 
CoL_Bus_Util = 0.098260 
Either_Row_CoL_Bus_Util = 0.196339 
Issued_on_Two_Bus_Simul_Util = 0.039087 
issued_two_Eff = 0.199082 
queue_avg = 39.055645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29814768 n_act=2545012 n_pre=2544996 n_ref_event=0 n_req=3596031 n_rd=3553327 n_rd_L2_A=0 n_write=0 n_wr_bk=74896 bw_util=0.3913
n_activity=32882443 dram_eff=0.4414
bk0: 224362a 11379798i bk1: 217841a 11848229i bk2: 214732a 12157984i bk3: 210416a 12501316i bk4: 224741a 11340555i bk5: 215429a 11912806i bk6: 216543a 11903060i bk7: 211786a 12186549i bk8: 231721a 10471800i bk9: 225155a 10866771i bk10: 234872a 10173066i bk11: 222129a 11017636i bk12: 238658a 10069220i bk13: 234093a 10291688i bk14: 216108a 11908248i bk15: 214741a 11961694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292273
Row_Buffer_Locality_read = 0.292928
Row_Buffer_Locality_write = 0.237753
Bank_Level_Parallism = 12.878731
Bank_Level_Parallism_Col = 2.461723
Bank_Level_Parallism_Ready = 1.107913
write_to_read_ratio_blp_rw_average = 0.057060
GrpLevelPara = 2.092614 

BW Util details:
bwutil = 0.391272 
total_CMD = 37091611 
util_bw = 14512892 
Wasted_Col = 17273789 
Wasted_Row = 505022 
Idle = 4799908 

BW Util Bottlenecks: 
RCDc_limit = 33295016 
RCDWRc_limit = 205582 
WTRc_limit = 1459248 
RTWc_limit = 3766990 
CCDLc_limit = 4212004 
rwq = 0 
CCDLc_limit_alone = 3914719 
WTRc_limit_alone = 1402380 
RTWc_limit_alone = 3526573 

Commands details: 
total_CMD = 37091611 
n_nop = 29814768 
Read = 3553327 
Write = 0 
L2_Alloc = 0 
L2_WB = 74896 
n_act = 2545012 
n_pre = 2544996 
n_ref = 0 
n_req = 3596031 
total_req = 3628223 

Dual Bus Interface Util: 
issued_total_row = 5090008 
issued_total_col = 3628223 
Row_Bus_Util =  0.137228 
CoL_Bus_Util = 0.097818 
Either_Row_CoL_Bus_Util = 0.196186 
Issued_on_Two_Bus_Simul_Util = 0.038860 
issued_two_Eff = 0.198079 
queue_avg = 38.149666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1497
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29816988 n_act=2541102 n_pre=2541086 n_ref_event=0 n_req=3602036 n_rd=3559610 n_rd_L2_A=0 n_write=0 n_wr_bk=74459 bw_util=0.3919
n_activity=32769854 dram_eff=0.4436
bk0: 223061a 11500357i bk1: 218789a 11793364i bk2: 216091a 12018712i bk3: 216532a 11959062i bk4: 214909a 12107124i bk5: 219372a 11685427i bk6: 214522a 12009880i bk7: 214396a 12050236i bk8: 229815a 10705733i bk9: 225281a 10917234i bk10: 237175a 10069476i bk11: 229984a 10518696i bk12: 232406a 10431832i bk13: 233372a 10385512i bk14: 218489a 11641162i bk15: 215416a 11975793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294538
Row_Buffer_Locality_read = 0.295255
Row_Buffer_Locality_write = 0.234361
Bank_Level_Parallism = 12.919606
Bank_Level_Parallism_Col = 2.464109
Bank_Level_Parallism_Ready = 1.106888
write_to_read_ratio_blp_rw_average = 0.056463
GrpLevelPara = 2.094899 

BW Util details:
bwutil = 0.391902 
total_CMD = 37091611 
util_bw = 14536276 
Wasted_Col = 17177128 
Wasted_Row = 489962 
Idle = 4888245 

BW Util Bottlenecks: 
RCDc_limit = 33134033 
RCDWRc_limit = 204853 
WTRc_limit = 1435922 
RTWc_limit = 3746898 
CCDLc_limit = 4238629 
rwq = 0 
CCDLc_limit_alone = 3941726 
WTRc_limit_alone = 1380078 
RTWc_limit_alone = 3505839 

Commands details: 
total_CMD = 37091611 
n_nop = 29816988 
Read = 3559610 
Write = 0 
L2_Alloc = 0 
L2_WB = 74459 
n_act = 2541102 
n_pre = 2541086 
n_ref = 0 
n_req = 3602036 
total_req = 3634069 

Dual Bus Interface Util: 
issued_total_row = 5082188 
issued_total_col = 3634069 
Row_Bus_Util =  0.137017 
CoL_Bus_Util = 0.097975 
Either_Row_CoL_Bus_Util = 0.196126 
Issued_on_Two_Bus_Simul_Util = 0.038867 
issued_two_Eff = 0.198173 
queue_avg = 38.470474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4705
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37091611 n_nop=29844461 n_act=2537120 n_pre=2537104 n_ref_event=0 n_req=3569211 n_rd=3526824 n_rd_L2_A=0 n_write=0 n_wr_bk=74539 bw_util=0.3884
n_activity=32751858 dram_eff=0.4398
bk0: 217796a 11979384i bk1: 221596a 11703016i bk2: 211501a 12509480i bk3: 213772a 12387633i bk4: 221671a 11714106i bk5: 216126a 12108435i bk6: 209172a 12730122i bk7: 216909a 12029255i bk8: 220396a 11515065i bk9: 223573a 11270620i bk10: 225111a 10995536i bk11: 229127a 10740166i bk12: 233402a 10580119i bk13: 231825a 10681017i bk14: 215489a 11997329i bk15: 219358a 11746842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.289166
Row_Buffer_Locality_read = 0.289809
Row_Buffer_Locality_write = 0.235638
Bank_Level_Parallism = 12.777562
Bank_Level_Parallism_Col = 2.449954
Bank_Level_Parallism_Ready = 1.105317
write_to_read_ratio_blp_rw_average = 0.055491
GrpLevelPara = 2.086913 

BW Util details:
bwutil = 0.388375 
total_CMD = 37091611 
util_bw = 14405452 
Wasted_Col = 17275336 
Wasted_Row = 493950 
Idle = 4916873 

BW Util Bottlenecks: 
RCDc_limit = 33312956 
RCDWRc_limit = 205904 
WTRc_limit = 1444482 
RTWc_limit = 3660208 
CCDLc_limit = 4166479 
rwq = 0 
CCDLc_limit_alone = 3875776 
WTRc_limit_alone = 1388051 
RTWc_limit_alone = 3425936 

Commands details: 
total_CMD = 37091611 
n_nop = 29844461 
Read = 3526824 
Write = 0 
L2_Alloc = 0 
L2_WB = 74539 
n_act = 2537120 
n_pre = 2537104 
n_ref = 0 
n_req = 3569211 
total_req = 3601363 

Dual Bus Interface Util: 
issued_total_row = 5074224 
issued_total_col = 3601363 
Row_Bus_Util =  0.136802 
CoL_Bus_Util = 0.097094 
Either_Row_CoL_Bus_Util = 0.195385 
Issued_on_Two_Bus_Simul_Util = 0.038511 
issued_two_Eff = 0.197103 
queue_avg = 36.523422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3007171, Miss = 1791103, Miss_rate = 0.596, Pending_hits = 22266, Reservation_fails = 0
L2_cache_bank[1]: Access = 3065152, Miss = 1806565, Miss_rate = 0.589, Pending_hits = 22404, Reservation_fails = 0
L2_cache_bank[2]: Access = 3039926, Miss = 1767606, Miss_rate = 0.581, Pending_hits = 20103, Reservation_fails = 259
L2_cache_bank[3]: Access = 3190091, Miss = 1784703, Miss_rate = 0.559, Pending_hits = 20285, Reservation_fails = 1559
L2_cache_bank[4]: Access = 3030568, Miss = 1777274, Miss_rate = 0.586, Pending_hits = 20650, Reservation_fails = 10
L2_cache_bank[5]: Access = 3020740, Miss = 1789063, Miss_rate = 0.592, Pending_hits = 21014, Reservation_fails = 333
L2_cache_bank[6]: Access = 3077275, Miss = 1788819, Miss_rate = 0.581, Pending_hits = 20558, Reservation_fails = 5
L2_cache_bank[7]: Access = 3014793, Miss = 1760720, Miss_rate = 0.584, Pending_hits = 19798, Reservation_fails = 105
L2_cache_bank[8]: Access = 3364026, Miss = 1770874, Miss_rate = 0.526, Pending_hits = 19034, Reservation_fails = 63
L2_cache_bank[9]: Access = 3063261, Miss = 1758124, Miss_rate = 0.574, Pending_hits = 19077, Reservation_fails = 0
L2_cache_bank[10]: Access = 3065056, Miss = 1770487, Miss_rate = 0.578, Pending_hits = 20688, Reservation_fails = 0
L2_cache_bank[11]: Access = 2978593, Miss = 1785493, Miss_rate = 0.599, Pending_hits = 20192, Reservation_fails = 440
L2_cache_bank[12]: Access = 3162463, Miss = 1765339, Miss_rate = 0.558, Pending_hits = 20322, Reservation_fails = 204
L2_cache_bank[13]: Access = 3088641, Miss = 1797081, Miss_rate = 0.582, Pending_hits = 21158, Reservation_fails = 668
L2_cache_bank[14]: Access = 3137680, Miss = 1789623, Miss_rate = 0.570, Pending_hits = 21784, Reservation_fails = 511
L2_cache_bank[15]: Access = 3068697, Miss = 1789412, Miss_rate = 0.583, Pending_hits = 21472, Reservation_fails = 11
L2_cache_bank[16]: Access = 3038009, Miss = 1772704, Miss_rate = 0.584, Pending_hits = 19968, Reservation_fails = 0
L2_cache_bank[17]: Access = 3105175, Miss = 1797600, Miss_rate = 0.579, Pending_hits = 21648, Reservation_fails = 252
L2_cache_bank[18]: Access = 3043510, Miss = 1801868, Miss_rate = 0.592, Pending_hits = 21004, Reservation_fails = 0
L2_cache_bank[19]: Access = 3060780, Miss = 1751759, Miss_rate = 0.572, Pending_hits = 19317, Reservation_fails = 955
L2_cache_bank[20]: Access = 3111819, Miss = 1786602, Miss_rate = 0.574, Pending_hits = 20456, Reservation_fails = 0
L2_cache_bank[21]: Access = 3031933, Miss = 1773260, Miss_rate = 0.585, Pending_hits = 19928, Reservation_fails = 0
L2_cache_bank[22]: Access = 3059955, Miss = 1754681, Miss_rate = 0.573, Pending_hits = 19292, Reservation_fails = 739
L2_cache_bank[23]: Access = 3034904, Miss = 1772431, Miss_rate = 0.584, Pending_hits = 19477, Reservation_fails = 366
L2_total_cache_accesses = 73860218
L2_total_cache_misses = 42703191
L2_total_cache_miss_rate = 0.5782
L2_total_cache_pending_hits = 491895
L2_total_cache_reservation_fails = 6480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29224124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 491872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21520520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21179425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 491872
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1441008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72415941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6480
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=73860218
icnt_total_pkts_simt_to_mem=73860218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73860218
Req_Network_cycles = 14463671
Req_Network_injected_packets_per_cycle =       5.1066 
Req_Network_conflicts_per_cycle =       0.8673
Req_Network_conflicts_per_cycle_util =       0.9861
Req_Bank_Level_Parallism =       5.8058
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4282
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2184

Reply_Network_injected_packets_num = 73860218
Reply_Network_cycles = 14463671
Reply_Network_injected_packets_per_cycle =        5.1066
Reply_Network_conflicts_per_cycle =        1.2622
Reply_Network_conflicts_per_cycle_util =       1.4332
Reply_Bank_Level_Parallism =       5.7981
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2180
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1702
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 8 hrs, 14 min, 1 sec (116041 sec)
gpgpu_simulation_rate = 27262 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff20964e2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff20964e20..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d3474b7f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z8shortcutiPi'
Destroy streams for kernel 12: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 12 
gpu_sim_cycle = 27282
gpu_sim_insn = 15579796
gpu_ipc =     571.0650
gpu_tot_sim_cycle = 14490953
gpu_tot_sim_insn = 3179157806
gpu_tot_ipc =     219.3891
gpu_tot_issued_cta = 22200
gpu_occupancy = 80.0487% 
gpu_tot_occupancy = 89.8589% 
max_total_param_size = 0
gpu_stall_dramfull = 52392
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6844
partiton_level_parallism_total  =       5.1058
partiton_level_parallism_util =       6.0240
partiton_level_parallism_util_total  =       5.8061
L2_BW  =     204.6133 GB/Sec
L2_BW_total  =     223.0217 GB/Sec
gpu_total_sim_rate=27333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2746859, Miss = 2415386, Miss_rate = 0.879, Pending_hits = 88749, Reservation_fails = 326392
	L1D_cache_core[1]: Access = 2768704, Miss = 2440746, Miss_rate = 0.882, Pending_hits = 90756, Reservation_fails = 341436
	L1D_cache_core[2]: Access = 2771271, Miss = 2444762, Miss_rate = 0.882, Pending_hits = 87322, Reservation_fails = 339683
	L1D_cache_core[3]: Access = 2754279, Miss = 2421062, Miss_rate = 0.879, Pending_hits = 94903, Reservation_fails = 337269
	L1D_cache_core[4]: Access = 2719175, Miss = 2397605, Miss_rate = 0.882, Pending_hits = 88214, Reservation_fails = 321187
	L1D_cache_core[5]: Access = 2746872, Miss = 2426710, Miss_rate = 0.883, Pending_hits = 86345, Reservation_fails = 336683
	L1D_cache_core[6]: Access = 2734907, Miss = 2396791, Miss_rate = 0.876, Pending_hits = 90885, Reservation_fails = 325277
	L1D_cache_core[7]: Access = 2741685, Miss = 2414917, Miss_rate = 0.881, Pending_hits = 86157, Reservation_fails = 325306
	L1D_cache_core[8]: Access = 2729829, Miss = 2386618, Miss_rate = 0.874, Pending_hits = 98174, Reservation_fails = 330613
	L1D_cache_core[9]: Access = 2763115, Miss = 2440205, Miss_rate = 0.883, Pending_hits = 84108, Reservation_fails = 339927
	L1D_cache_core[10]: Access = 2744049, Miss = 2406108, Miss_rate = 0.877, Pending_hits = 96998, Reservation_fails = 340172
	L1D_cache_core[11]: Access = 2761641, Miss = 2436672, Miss_rate = 0.882, Pending_hits = 88043, Reservation_fails = 340296
	L1D_cache_core[12]: Access = 2775900, Miss = 2461025, Miss_rate = 0.887, Pending_hits = 81556, Reservation_fails = 336299
	L1D_cache_core[13]: Access = 2730086, Miss = 2397677, Miss_rate = 0.878, Pending_hits = 90654, Reservation_fails = 337209
	L1D_cache_core[14]: Access = 2774327, Miss = 2449684, Miss_rate = 0.883, Pending_hits = 90837, Reservation_fails = 342558
	L1D_cache_core[15]: Access = 2733808, Miss = 2399991, Miss_rate = 0.878, Pending_hits = 90785, Reservation_fails = 334346
	L1D_cache_core[16]: Access = 2781021, Miss = 2452387, Miss_rate = 0.882, Pending_hits = 89966, Reservation_fails = 340200
	L1D_cache_core[17]: Access = 2734188, Miss = 2389224, Miss_rate = 0.874, Pending_hits = 95441, Reservation_fails = 331368
	L1D_cache_core[18]: Access = 2789694, Miss = 2446911, Miss_rate = 0.877, Pending_hits = 93655, Reservation_fails = 344902
	L1D_cache_core[19]: Access = 2751390, Miss = 2417155, Miss_rate = 0.879, Pending_hits = 92636, Reservation_fails = 342298
	L1D_cache_core[20]: Access = 2750165, Miss = 2423484, Miss_rate = 0.881, Pending_hits = 90553, Reservation_fails = 337500
	L1D_cache_core[21]: Access = 2763318, Miss = 2433342, Miss_rate = 0.881, Pending_hits = 91362, Reservation_fails = 341747
	L1D_cache_core[22]: Access = 2729557, Miss = 2393835, Miss_rate = 0.877, Pending_hits = 95277, Reservation_fails = 331271
	L1D_cache_core[23]: Access = 2787698, Miss = 2445713, Miss_rate = 0.877, Pending_hits = 95079, Reservation_fails = 346702
	L1D_cache_core[24]: Access = 2750879, Miss = 2422985, Miss_rate = 0.881, Pending_hits = 89902, Reservation_fails = 334552
	L1D_cache_core[25]: Access = 2776692, Miss = 2446995, Miss_rate = 0.881, Pending_hits = 91033, Reservation_fails = 349214
	L1D_cache_core[26]: Access = 2737035, Miss = 2407798, Miss_rate = 0.880, Pending_hits = 89796, Reservation_fails = 329119
	L1D_cache_core[27]: Access = 2742485, Miss = 2406797, Miss_rate = 0.878, Pending_hits = 93666, Reservation_fails = 342103
	L1D_cache_core[28]: Access = 2723241, Miss = 2398249, Miss_rate = 0.881, Pending_hits = 87525, Reservation_fails = 320506
	L1D_cache_core[29]: Access = 2732280, Miss = 2397247, Miss_rate = 0.877, Pending_hits = 94684, Reservation_fails = 332436
	L1D_total_cache_accesses = 82546150
	L1D_total_cache_misses = 72618081
	L1D_total_cache_miss_rate = 0.8797
	L1D_total_cache_pending_hits = 2725061
	L1D_total_cache_reservation_fails = 10078571
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.185
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5833092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2725041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65262589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10039890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7281151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2725041
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1369916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 59408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81101873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8909274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1129617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 42
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38639
ctas_completed 22200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
228811, 227410, 229028, 228974, 228982, 229959, 228553, 228026, 230939, 227987, 228030, 227963, 229294, 230836, 230213, 229439, 230226, 228985, 230455, 234958, 228800, 232340, 228960, 228057, 228501, 227412, 227389, 229060, 228110, 229099, 227526, 227707, 
gpgpu_n_tot_thrd_icount = 7037173728
gpgpu_n_tot_w_icount = 219911679
gpgpu_n_stall_shd_mem = 22342669
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72543740
gpgpu_n_mem_write_global = 1444277
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 308806649
gpgpu_n_store_insn = 4000345
gpgpu_n_shmem_insn = 362905488
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11919360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20316053
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2026616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2499517	W0_Idle:55707766	W0_Scoreboard:1294474438	W1:22246204	W2:42757591	W3:10543885	W4:8394399	W5:6881848	W6:5871535	W7:5243879	W8:5031181	W9:4572937	W10:4060115	W11:3557758	W12:3144568	W13:2832373	W14:2478388	W15:2219078	W16:2024519	W17:1759173	W18:1628362	W19:1678792	W20:1596683	W21:1159710	W22:901979	W23:712637	W24:620840	W25:546639	W26:494852	W27:488233	W28:467752	W29:453843	W30:436744	W31:380766	W32:74724416
single_issue_nums: WS0:55007163	WS1:54973747	WS2:54966039	WS3:54964730	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 580349920 {8:72543740,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57771080 {40:1444277,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2901749600 {40:72543740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11554216 {8:1444277,}
maxmflatency = 5755 
max_icnt2mem_latency = 908 
maxmrqlatency = 5393 
max_icnt2sh_latency = 328 
averagemflatency = 438 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 3 
mrq_lat_table:6525882 	292192 	553498 	1093614 	2482953 	4343627 	7627935 	11136232 	8186622 	957563 	69359 	29790 	512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28563015 	21268941 	23192608 	916262 	45250 	1941 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	71864875 	1251928 	638491 	224240 	8483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	66835307 	5624400 	772592 	259561 	221487 	197141 	76237 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	13488 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        56        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     83370     76167     72389     93766     81078     85871     55927     48723     71282     84997     44597     46691     87220     38277     51865     65841 
dram[1]:     80030     39154     46201     78050    104926    104136    102808     74550     74131     42465     35007     44693     62307     68308     56756     93892 
dram[2]:     92222     81790     96934     54470    120850     35189     62383     47851     45592     88207     55061     52543    101506     33645     89099     79388 
dram[3]:     43037     62502     59893     68919     63321     57864     50167     66141     34524     49341     51118    162445     58298     93863     40816     66512 
dram[4]:     65938     82273     57958    108370    100636     65050    103606     48159     71119     52058     67983     84073     65749     68075     76514     52585 
dram[5]:     57547     50754    138634    101060     41714    164511     52059     91874     69331     68898    111754     44767    100187     56659     72313     74223 
dram[6]:     51920     64710     85453     74780     81245     55046     64405     70267     57194     97974     58903     96754     38650     97049    111894     43851 
dram[7]:    106130    109137     91026     82695    104129     59057     67723     48725     66957     62961     83144    114370    106084     63856     61460     53956 
dram[8]:     95912     41223     35230     65910     48504     80615     43599     54731     62765     76485     60253     35195     62112     76223     88864     79396 
dram[9]:     72671     47821     31266     72492     50590     53993     73734    102930     81731     53904     53816     74834     67004    113380     46379     78560 
dram[10]:    106874     64553    100291     61812     46904     82460     70386     75468     63134     49545     95731     83756     83694     80346    106304     51354 
dram[11]:     98088     89203     74290     84109    121748     63661    105294     93917     52691     92131    116664     83391     49042     73779     88580     97136 
average row accesses per activate:
dram[0]:  1.421368  1.427700  1.411037  1.415623  1.426248  1.431543  1.403149  1.412163  1.434774  1.439195  1.465827  1.462150  1.453846  1.463524  1.414742  1.413058 
dram[1]:  1.419131  1.416713  1.393557  1.414542  1.404393  1.409214  1.394098  1.400717  1.421602  1.433665  1.423715  1.456006  1.448195  1.436304  1.396505  1.397764 
dram[2]:  1.409333  1.414333  1.401411  1.402175  1.422064  1.413817  1.402012  1.408823  1.423223  1.425132  1.449793  1.441695  1.455173  1.460623  1.402572  1.414955 
dram[3]:  1.410398  1.411887  1.408248  1.396708  1.404688  1.404678  1.404457  1.398325  1.419690  1.415658  1.442650  1.427735  1.436374  1.431613  1.407757  1.388793 
dram[4]:  1.403676  1.402396  1.388836  1.391451  1.399678  1.403705  1.396809  1.384775  1.409877  1.414690  1.438999  1.427392  1.443200  1.433709  1.409408  1.387275 
dram[5]:  1.410911  1.411967  1.398860  1.411168  1.420207  1.425843  1.407334  1.402517  1.416734  1.426269  1.427571  1.446331  1.444841  1.452264  1.402172  1.402355 
dram[6]:  1.398258  1.420226  1.393134  1.409104  1.411235  1.404486  1.401652  1.416984  1.428497  1.444113  1.427191  1.451465  1.451381  1.439645  1.399593  1.399937 
dram[7]:  1.423789  1.415010  1.403791  1.407671  1.418844  1.435561  1.405946  1.408607  1.437255  1.424935  1.466647  1.441516  1.456256  1.467971  1.406445  1.405064 
dram[8]:  1.415425  1.418173  1.402734  1.416362  1.413275  1.410796  1.400233  1.412008  1.428728  1.433551  1.447532  1.462409  1.441334  1.447359  1.400134  1.411739 
dram[9]:  1.417329  1.405324  1.400367  1.386845  1.422613  1.399163  1.406415  1.393992  1.441419  1.421783  1.445738  1.418335  1.457594  1.440021  1.396831  1.392755 
dram[10]:  1.420441  1.412832  1.402806  1.404494  1.403410  1.413669  1.400234  1.404112  1.438092  1.428152  1.462802  1.437172  1.444325  1.441213  1.403301  1.402431 
dram[11]:  1.400439  1.413649  1.383260  1.393728  1.408844  1.402740  1.382940  1.404473  1.404984  1.419462  1.424047  1.436224  1.444178  1.436695  1.395933  1.396995 
average row locality = 43299779/30516437 = 1.418900
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    221168    222369    217457    219734    223846    225605    214374    218201    226735    229374    236001    235012    233576    237926    221680    222075 
dram[1]:    223700    219338    213840    220842    218180    220328    212651    212763    225985    229782    225617    235939    235674    231559    215552    217728 
dram[2]:    217459    221515    214749    216941    223346    220135    214504    216816    223115    226181    232580    230421    236013    238122    219158    222575 
dram[3]:    220232    221192    219779    215046    218228    217821    218282    215285    227901    223360    233488    228995    232397    229321    222270    213318 
dram[4]:    218774    217745    212732    214880    218883    218093    215530    210508    223432    224503    232099    228233    235427    233027    217465    214752 
dram[5]:    218893    220880    214162    216178    222992    225338    217273    213457    223445    225055    226372    233486    233130    236981    217694    217762 
dram[6]:    215120    223679    213433    218738    219942    217496    215775    220894    227135    232639    225717    235361    235332    233606    216545    218423 
dram[7]:    223828    220997    214843    218131    221148    226887    214326    216614    228851    224196    237232    228177    236817    239270    216250    218777 
dram[8]:    220426    221484    215924    221053    218644    219940    213890    218001    227082    227364    232025    237371    230852    234657    217544    221376 
dram[9]:    224834    218309    215197    210861    225217    215885    217005    212244    232234    225645    235388    222625    239190    234568    216580    215195 
dram[10]:    223507    219262    216535    216978    215348    219819    214925    214841    230294    225777    237666    230483    232924    233874    218922    215877 
dram[11]:    218254    222070    211911    214199    222114    216589    209594    217368    220873    224043    225614    229609    233899    232326    215900    219783 
total dram reads = 42790304
bank skew: 239270/209594 = 1.14
chip skew: 3605133/3534146 = 1.02
number of total write accesses:
dram[0]:      4529      4523      4575      4433      4626      4507      4589      4544      4764      4747      4955      4880      5027      4975      4611      4625 
dram[1]:      4521      4529      4426      4545      4531      4506      4591      4517      4763      4821      4922      4939      5005      4931      4541      4665 
dram[2]:      4480      4549      4456      4489      4531      4569      4546      4612      4773      4761      4864      4942      4968      4923      4530      4585 
dram[3]:      4489      4511      4492      4467      4604      4504      4590      4517      4656      4737      4959      4902      5067      5021      4530      4474 
dram[4]:      4483      4527      4448      4506      4503      4574      4563      4608      4705      4674      4975      4944      4917      4891      4644      4475 
dram[5]:      4508      4479      4446      4527      4567      4586      4514      4577      4743      4721      4862      4912      4981      4968      4542      4527 
dram[6]:      4498      4526      4456      4492      4558      4532      4595      4598      4738      4798      4957      4908      4987      4963      4524      4526 
dram[7]:      4515      4443      4414      4476      4539      4520      4504      4569      4795      4782      4893      5007      5014      4990      4547      4524 
dram[8]:      4543      4522      4475      4533      4602      4544      4508      4536      4674      4765      4992      4884      4952      4943      4494      4546 
dram[9]:      4601      4533      4517      4462      4593      4582      4584      4453      4867      4709      5057      4911      5053      4885      4582      4507 
dram[10]:      4547      4527      4421      4573      4535      4561      4472      4471      4754      4804      4936      4915      4966      5014      4475      4488 
dram[11]:      4497      4546      4455      4464      4618      4570      4537      4469      4735      4695      4943      4987      4975      4937      4525      4586 
total dram writes = 895253
bank skew: 5067/4414 = 1.15
chip skew: 74910/74437 = 1.01
average mf latency per bank:
dram[0]:        713       733       714       740       724       727       723       736       764       777       820       796       780       797       741       731
dram[1]:        705       728       703       700       698       733       704       759       772       764       785       830       753       774       732       709
dram[2]:        727       711       727       725       734       710       706       727       735       747       792       782       784       800       737       737
dram[3]:        750       716       710       704       695       709       712       708       777       766       782       795       735       744       752       727
dram[4]:        693       720       758       687       712       695       688       689       726       761       760       769       761       751      1075       740
dram[5]:        700       720       721       704       696       705       719       689       735       722       810       765       776       784       755       731
dram[6]:        719       733       746       722       740       710       698       706       765       768       798       783       771       765       750       726
dram[7]:        727       755       765       723       761       727       742       711       746       762       821       791       759       783       744       763
dram[8]:        700       707       719       714       695       737       728       728       768       742       789       845       781       786       751       740
dram[9]:        702       722       758       691       714       688       693       751       738       766       768       773       751       765       733       747
dram[10]:        706       695       757       700       703       711       745       710       752       725       802       818       761       749       747       767
dram[11]:        703       683       716       702       680       692       729       732       754       766       739       775       777       751       727       717
maximum mf latency per bank:
dram[0]:       4105      5128      3819      3340      4228      3657      4321      4536      4702      4401      5062      4676      4063      4273      5033      5198
dram[1]:       2617      3860      2718      3297      3762      3708      3827      3811      4030      3353      4214      4134      3731      4529      4776      3944
dram[2]:       4373      4189      4343      2993      4357      3886      4050      5377      3817      4493      4826      4466      4586      3823      4065      4223
dram[3]:       4536      4089      4439      4071      3731      3435      3616      2602      4579      4306      4226      4832      4466      4794      4372      4532
dram[4]:       4497      4205      4154      3668      2837      4280      4044      3793      4731      4070      4225      4841      3955      3778      5111      3009
dram[5]:       4884      3716      4938      4154      3100      3378      4338      3590      4215      3764      4211      4556      4610      4624      4161      5009
dram[6]:       5755      4651      3846      3917      3651      3768      3296      4142      4255      3876      4375      4105      4495      4811      4566      4494
dram[7]:       4334      4608      5284      2313      3949      3475      3729      4077      4409      4857      4146      4405      4224      4871      3926      5270
dram[8]:       4350      4456      3121      4559      3949      3879      4550      4319      4517      4505      4278      4589      4079      4752      3870      4523
dram[9]:       3638      4691      5406      3164      4728      3579      4053      4836      4483      4716      4052      4422      4615      4441      3697      5083
dram[10]:       3856      3845      4255      4110      4508      4686      4602      3610      4517      3884      3869      5036      4882      3707      4254      4368
dram[11]:       4247      4250      3703      3497      3034      5321      3367      2124      4154      4249      3894      4139      5067      3991      4682      4745

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29836426 n_act=2548609 n_pre=2548593 n_ref_event=0 n_req=3647876 n_rd=3605133 n_rd_L2_A=0 n_write=0 n_wr_bk=74910 bw_util=0.3961
n_activity=32923832 dram_eff=0.4471
bk0: 221168a 11503804i bk1: 222369a 11361308i bk2: 217457a 11717959i bk3: 219734a 11537365i bk4: 223846a 11164420i bk5: 225605a 11021730i bk6: 214374a 11863607i bk7: 218201a 11528942i bk8: 226735a 10686071i bk9: 229374a 10445020i bk10: 236001a 9995922i bk11: 235012a 10045853i bk12: 233576a 10207357i bk13: 237926a 9953129i bk14: 221680a 11167502i bk15: 222075a 11191103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.301345
Row_Buffer_Locality_read = 0.301992
Row_Buffer_Locality_write = 0.246801
Bank_Level_Parallism = 13.105948
Bank_Level_Parallism_Col = 2.480505
Bank_Level_Parallism_Ready = 1.110053
write_to_read_ratio_blp_rw_average = 0.057973
GrpLevelPara = 2.105331 

BW Util details:
bwutil = 0.396113 
total_CMD = 37161573 
util_bw = 14720172 
Wasted_Col = 17117121 
Wasted_Row = 490794 
Idle = 4833486 

BW Util Bottlenecks: 
RCDc_limit = 33012406 
RCDWRc_limit = 201070 
WTRc_limit = 1446069 
RTWc_limit = 3872350 
CCDLc_limit = 4309332 
rwq = 0 
CCDLc_limit_alone = 4003427 
WTRc_limit_alone = 1388649 
RTWc_limit_alone = 3623865 

Commands details: 
total_CMD = 37161573 
n_nop = 29836426 
Read = 3605133 
Write = 0 
L2_Alloc = 0 
L2_WB = 74910 
n_act = 2548609 
n_pre = 2548593 
n_ref = 0 
n_req = 3647876 
total_req = 3680043 

Dual Bus Interface Util: 
issued_total_row = 5097202 
issued_total_col = 3680043 
Row_Bus_Util =  0.137163 
CoL_Bus_Util = 0.099028 
Either_Row_CoL_Bus_Util = 0.197116 
Issued_on_Two_Bus_Simul_Util = 0.039075 
issued_two_Eff = 0.198235 
queue_avg = 40.653053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29878788 n_act=2542054 n_pre=2542038 n_ref_event=0 n_req=3602074 n_rd=3559478 n_rd_L2_A=0 n_write=0 n_wr_bk=74753 bw_util=0.3912
n_activity=32846017 dram_eff=0.4426
bk0: 223700a 11453820i bk1: 219338a 11830325i bk2: 213840a 12271174i bk3: 220842a 11682704i bk4: 218180a 11854059i bk5: 220328a 11595271i bk6: 212651a 12194720i bk7: 212763a 12291539i bk8: 225985a 10978994i bk9: 229782a 10697737i bk10: 225617a 10882157i bk11: 235939a 10228092i bk12: 235674a 10273419i bk13: 231559a 10628006i bk14: 215552a 11890585i bk15: 217728a 11837396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294281
Row_Buffer_Locality_read = 0.295033
Row_Buffer_Locality_write = 0.231477
Bank_Level_Parallism = 12.908267
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.105721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.391182 
total_CMD = 37161573 
util_bw = 14536924 
Wasted_Col = 17229058 
Wasted_Row = 494363 
Idle = 4901228 

BW Util Bottlenecks: 
RCDc_limit = 33215189 
RCDWRc_limit = 208237 
WTRc_limit = 1443756 
RTWc_limit = 3728084 
CCDLc_limit = 4216516 
rwq = 0 
CCDLc_limit_alone = 3921962 
WTRc_limit_alone = 1387697 
RTWc_limit_alone = 3489589 

Commands details: 
total_CMD = 37161573 
n_nop = 29878788 
Read = 3559478 
Write = 0 
L2_Alloc = 0 
L2_WB = 74753 
n_act = 2542054 
n_pre = 2542038 
n_ref = 0 
n_req = 3602074 
total_req = 3634231 

Dual Bus Interface Util: 
issued_total_row = 5084092 
issued_total_col = 3634231 
Row_Bus_Util =  0.136810 
CoL_Bus_Util = 0.097795 
Either_Row_CoL_Bus_Util = 0.195976 
Issued_on_Two_Bus_Simul_Util = 0.038630 
issued_two_Eff = 0.197114 
queue_avg = 38.105179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1052
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29868371 n_act=2542761 n_pre=2542745 n_ref_event=0 n_req=3615909 n_rd=3573630 n_rd_L2_A=0 n_write=0 n_wr_bk=74578 bw_util=0.3927
n_activity=32843638 dram_eff=0.4443
bk0: 217459a 11947420i bk1: 221515a 11606804i bk2: 214749a 12145464i bk3: 216941a 11903003i bk4: 223346a 11414756i bk5: 220135a 11645374i bk6: 214504a 12148459i bk7: 216816a 11865687i bk8: 223115a 11197785i bk9: 226181a 10878419i bk10: 232580a 10466968i bk11: 230421a 10513895i bk12: 236013a 10237086i bk13: 238122a 10122591i bk14: 219158a 11586199i bk15: 222575a 11442926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.296786
Row_Buffer_Locality_read = 0.297504
Row_Buffer_Locality_write = 0.236051
Bank_Level_Parallism = 12.955370
Bank_Level_Parallism_Col = 2.465753
Bank_Level_Parallism_Ready = 1.107454
write_to_read_ratio_blp_rw_average = 0.057163
GrpLevelPara = 2.098077 

BW Util details:
bwutil = 0.392686 
total_CMD = 37161573 
util_bw = 14592832 
Wasted_Col = 17176513 
Wasted_Row = 487370 
Idle = 4904858 

BW Util Bottlenecks: 
RCDc_limit = 33130090 
RCDWRc_limit = 203874 
WTRc_limit = 1433109 
RTWc_limit = 3784644 
CCDLc_limit = 4240425 
rwq = 0 
CCDLc_limit_alone = 3941276 
WTRc_limit_alone = 1377589 
RTWc_limit_alone = 3541015 

Commands details: 
total_CMD = 37161573 
n_nop = 29868371 
Read = 3573630 
Write = 0 
L2_Alloc = 0 
L2_WB = 74578 
n_act = 2542761 
n_pre = 2542745 
n_ref = 0 
n_req = 3615909 
total_req = 3648208 

Dual Bus Interface Util: 
issued_total_row = 5085506 
issued_total_col = 3648208 
Row_Bus_Util =  0.136849 
CoL_Bus_Util = 0.098172 
Either_Row_CoL_Bus_Util = 0.196257 
Issued_on_Two_Bus_Simul_Util = 0.038763 
issued_two_Eff = 0.197514 
queue_avg = 38.847992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29873525 n_act=2546694 n_pre=2546678 n_ref_event=0 n_req=3599367 n_rd=3556915 n_rd_L2_A=0 n_write=0 n_wr_bk=74520 bw_util=0.3909
n_activity=32941970 dram_eff=0.4409
bk0: 220232a 11792892i bk1: 221192a 11628378i bk2: 219779a 11749404i bk3: 215046a 12135894i bk4: 218228a 11921282i bk5: 217821a 11843644i bk6: 218282a 11764011i bk7: 215285a 12014259i bk8: 227901a 10860478i bk9: 223360a 11127333i bk10: 233488a 10406377i bk11: 228995a 10656281i bk12: 232397a 10514546i bk13: 229321a 10688742i bk14: 222270a 11417261i bk15: 213318a 12134649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.292461
Row_Buffer_Locality_read = 0.293184
Row_Buffer_Locality_write = 0.231933
Bank_Level_Parallism = 12.870511
Bank_Level_Parallism_Col = 2.459724
Bank_Level_Parallism_Ready = 1.106198
write_to_read_ratio_blp_rw_average = 0.057918
GrpLevelPara = 2.093011 

BW Util details:
bwutil = 0.390881 
total_CMD = 37161573 
util_bw = 14525740 
Wasted_Col = 17320075 
Wasted_Row = 505097 
Idle = 4810661 

BW Util Bottlenecks: 
RCDc_limit = 33374829 
RCDWRc_limit = 207475 
WTRc_limit = 1453458 
RTWc_limit = 3825120 
CCDLc_limit = 4206346 
rwq = 0 
CCDLc_limit_alone = 3905488 
WTRc_limit_alone = 1396784 
RTWc_limit_alone = 3580936 

Commands details: 
total_CMD = 37161573 
n_nop = 29873525 
Read = 3556915 
Write = 0 
L2_Alloc = 0 
L2_WB = 74520 
n_act = 2546694 
n_pre = 2546678 
n_ref = 0 
n_req = 3599367 
total_req = 3631435 

Dual Bus Interface Util: 
issued_total_row = 5093372 
issued_total_col = 3631435 
Row_Bus_Util =  0.137060 
CoL_Bus_Util = 0.097720 
Either_Row_CoL_Bus_Util = 0.196118 
Issued_on_Two_Bus_Simul_Util = 0.038662 
issued_two_Eff = 0.197139 
queue_avg = 38.081345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29901101 n_act=2539979 n_pre=2539963 n_ref_event=0 n_req=3578443 n_rd=3536083 n_rd_L2_A=0 n_write=0 n_wr_bk=74437 bw_util=0.3886
n_activity=32820719 dram_eff=0.44
bk0: 218774a 12217175i bk1: 217745a 12296340i bk2: 212732a 12683817i bk3: 214880a 12437356i bk4: 218883a 12144771i bk5: 218093a 12213545i bk6: 215530a 12376130i bk7: 210508a 12782699i bk8: 223432a 11501337i bk9: 224503a 11427886i bk10: 232099a 10836340i bk11: 228233a 11016282i bk12: 235427a 10673287i bk13: 233027a 10894993i bk14: 217465a 12077443i bk15: 214752a 12441203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290201
Row_Buffer_Locality_read = 0.290948
Row_Buffer_Locality_write = 0.227762
Bank_Level_Parallism = 12.681662
Bank_Level_Parallism_Col = 2.447726
Bank_Level_Parallism_Ready = 1.104030
write_to_read_ratio_blp_rw_average = 0.056026
GrpLevelPara = 2.085377 

BW Util details:
bwutil = 0.388629 
total_CMD = 37161573 
util_bw = 14442080 
Wasted_Col = 17310294 
Wasted_Row = 491837 
Idle = 4917362 

BW Util Bottlenecks: 
RCDc_limit = 33364964 
RCDWRc_limit = 208762 
WTRc_limit = 1448639 
RTWc_limit = 3679388 
CCDLc_limit = 4179077 
rwq = 0 
CCDLc_limit_alone = 3887631 
WTRc_limit_alone = 1391398 
RTWc_limit_alone = 3445183 

Commands details: 
total_CMD = 37161573 
n_nop = 29901101 
Read = 3536083 
Write = 0 
L2_Alloc = 0 
L2_WB = 74437 
n_act = 2539979 
n_pre = 2539963 
n_ref = 0 
n_req = 3578443 
total_req = 3610520 

Dual Bus Interface Util: 
issued_total_row = 5079942 
issued_total_col = 3610520 
Row_Bus_Util =  0.136699 
CoL_Bus_Util = 0.097157 
Either_Row_CoL_Bus_Util = 0.195376 
Issued_on_Two_Bus_Simul_Util = 0.038480 
issued_two_Eff = 0.196956 
queue_avg = 36.135277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29882105 n_act=2539865 n_pre=2539849 n_ref_event=0 n_req=3605368 n_rd=3563098 n_rd_L2_A=0 n_write=0 n_wr_bk=74460 bw_util=0.3915
n_activity=32817841 dram_eff=0.4434
bk0: 218893a 11856003i bk1: 220880a 11722339i bk2: 214162a 12153821i bk3: 216178a 12090896i bk4: 222992a 11437974i bk5: 225338a 11304121i bk6: 217273a 11815186i bk7: 213457a 12222164i bk8: 223445a 11177343i bk9: 225055a 11060454i bk10: 226372a 10781025i bk11: 233486a 10347634i bk12: 233130a 10476571i bk13: 236981a 10220144i bk14: 217694a 11774869i bk15: 217762a 11852728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295533
Row_Buffer_Locality_read = 0.296199
Row_Buffer_Locality_write = 0.239390
Bank_Level_Parallism = 12.929471
Bank_Level_Parallism_Col = 2.465515
Bank_Level_Parallism_Ready = 1.107374
write_to_read_ratio_blp_rw_average = 0.057164
GrpLevelPara = 2.095752 

BW Util details:
bwutil = 0.391540 
total_CMD = 37161573 
util_bw = 14550232 
Wasted_Col = 17188217 
Wasted_Row = 492844 
Idle = 4930280 

BW Util Bottlenecks: 
RCDc_limit = 33144415 
RCDWRc_limit = 202735 
WTRc_limit = 1438281 
RTWc_limit = 3789302 
CCDLc_limit = 4230536 
rwq = 0 
CCDLc_limit_alone = 3931567 
WTRc_limit_alone = 1381706 
RTWc_limit_alone = 3546908 

Commands details: 
total_CMD = 37161573 
n_nop = 29882105 
Read = 3563098 
Write = 0 
L2_Alloc = 0 
L2_WB = 74460 
n_act = 2539865 
n_pre = 2539849 
n_ref = 0 
n_req = 3605368 
total_req = 3637558 

Dual Bus Interface Util: 
issued_total_row = 5079714 
issued_total_col = 3637558 
Row_Bus_Util =  0.136693 
CoL_Bus_Util = 0.097885 
Either_Row_CoL_Bus_Util = 0.195887 
Issued_on_Two_Bus_Simul_Util = 0.038691 
issued_two_Eff = 0.197515 
queue_avg = 38.390675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3907
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29869711 n_act=2545822 n_pre=2545806 n_ref_event=0 n_req=3612319 n_rd=3569835 n_rd_L2_A=0 n_write=0 n_wr_bk=74656 bw_util=0.3923
n_activity=32894818 dram_eff=0.4432
bk0: 215120a 12218573i bk1: 223679a 11489310i bk2: 213433a 12204851i bk3: 218738a 11828668i bk4: 219942a 11693893i bk5: 217496a 11896348i bk6: 215775a 11950478i bk7: 220894a 11558979i bk8: 227135a 10851280i bk9: 232639a 10462746i bk10: 225717a 10840526i bk11: 235361a 10293650i bk12: 235332a 10319585i bk13: 233606a 10420813i bk14: 216545a 11970042i bk15: 218423a 11819665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295239
Row_Buffer_Locality_read = 0.295894
Row_Buffer_Locality_write = 0.240208
Bank_Level_Parallism = 12.913348
Bank_Level_Parallism_Col = 2.463998
Bank_Level_Parallism_Ready = 1.106649
write_to_read_ratio_blp_rw_average = 0.057374
GrpLevelPara = 2.095366 

BW Util details:
bwutil = 0.392286 
total_CMD = 37161573 
util_bw = 14577964 
Wasted_Col = 17234367 
Wasted_Row = 495152 
Idle = 4854090 

BW Util Bottlenecks: 
RCDc_limit = 33233960 
RCDWRc_limit = 203586 
WTRc_limit = 1433951 
RTWc_limit = 3812227 
CCDLc_limit = 4242181 
rwq = 0 
CCDLc_limit_alone = 3942612 
WTRc_limit_alone = 1377884 
RTWc_limit_alone = 3568725 

Commands details: 
total_CMD = 37161573 
n_nop = 29869711 
Read = 3569835 
Write = 0 
L2_Alloc = 0 
L2_WB = 74656 
n_act = 2545822 
n_pre = 2545806 
n_ref = 0 
n_req = 3612319 
total_req = 3644491 

Dual Bus Interface Util: 
issued_total_row = 5091628 
issued_total_col = 3644491 
Row_Bus_Util =  0.137013 
CoL_Bus_Util = 0.098072 
Either_Row_CoL_Bus_Util = 0.196220 
Issued_on_Two_Bus_Simul_Util = 0.038864 
issued_two_Eff = 0.198064 
queue_avg = 38.361206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3612
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29858956 n_act=2542953 n_pre=2542937 n_ref_event=0 n_req=3628795 n_rd=3586344 n_rd_L2_A=0 n_write=0 n_wr_bk=74532 bw_util=0.394
n_activity=32853365 dram_eff=0.4457
bk0: 223828a 11304445i bk1: 220997a 11531463i bk2: 214843a 12042747i bk3: 218131a 11809745i bk4: 221148a 11564046i bk5: 226887a 11073633i bk6: 214326a 12052649i bk7: 216614a 11798299i bk8: 228851a 10711815i bk9: 224196a 10913041i bk10: 237232a 10044435i bk11: 228177a 10565438i bk12: 236817a 10099777i bk13: 239270a 10007414i bk14: 216250a 11785461i bk15: 218777a 11626919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.299230
Row_Buffer_Locality_read = 0.299933
Row_Buffer_Locality_write = 0.239806
Bank_Level_Parallism = 13.021847
Bank_Level_Parallism_Col = 2.475394
Bank_Level_Parallism_Ready = 1.108624
write_to_read_ratio_blp_rw_average = 0.058651
GrpLevelPara = 2.102272 

BW Util details:
bwutil = 0.394050 
total_CMD = 37161573 
util_bw = 14643504 
Wasted_Col = 17129039 
Wasted_Row = 491114 
Idle = 4897916 

BW Util Bottlenecks: 
RCDc_limit = 33028733 
RCDWRc_limit = 202893 
WTRc_limit = 1430321 
RTWc_limit = 3870873 
CCDLc_limit = 4274951 
rwq = 0 
CCDLc_limit_alone = 3969698 
WTRc_limit_alone = 1374591 
RTWc_limit_alone = 3621350 

Commands details: 
total_CMD = 37161573 
n_nop = 29858956 
Read = 3586344 
Write = 0 
L2_Alloc = 0 
L2_WB = 74532 
n_act = 2542953 
n_pre = 2542937 
n_ref = 0 
n_req = 3628795 
total_req = 3660876 

Dual Bus Interface Util: 
issued_total_row = 5085890 
issued_total_col = 3660876 
Row_Bus_Util =  0.136859 
CoL_Bus_Util = 0.098512 
Either_Row_CoL_Bus_Util = 0.196510 
Issued_on_Two_Bus_Simul_Util = 0.038861 
issued_two_Eff = 0.197758 
queue_avg = 39.685196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29871214 n_act=2544025 n_pre=2544009 n_ref_event=0 n_req=3619956 n_rd=3577633 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.3931
n_activity=32858011 dram_eff=0.4446
bk0: 220426a 11648952i bk1: 221484a 11553317i bk2: 215924a 12095191i bk3: 221053a 11663927i bk4: 218644a 11802375i bk5: 219940a 11587362i bk6: 213890a 12078166i bk7: 218001a 11746874i bk8: 227082a 10803797i bk9: 227364a 10816691i bk10: 232025a 10354166i bk11: 237371a 10080600i bk12: 230852a 10566476i bk13: 234657a 10355448i bk14: 217544a 11766573i bk15: 221376a 11471653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.297223
Row_Buffer_Locality_read = 0.297873
Row_Buffer_Locality_write = 0.242256
Bank_Level_Parallism = 12.973061
Bank_Level_Parallism_Col = 2.470526
Bank_Level_Parallism_Ready = 1.108478
write_to_read_ratio_blp_rw_average = 0.057300
GrpLevelPara = 2.098000 

BW Util details:
bwutil = 0.393110 
total_CMD = 37161573 
util_bw = 14608584 
Wasted_Col = 17172255 
Wasted_Row = 488712 
Idle = 4892022 

BW Util Bottlenecks: 
RCDc_limit = 33120495 
RCDWRc_limit = 203228 
WTRc_limit = 1422007 
RTWc_limit = 3828550 
CCDLc_limit = 4263132 
rwq = 0 
CCDLc_limit_alone = 3962627 
WTRc_limit_alone = 1366521 
RTWc_limit_alone = 3583531 

Commands details: 
total_CMD = 37161573 
n_nop = 29871214 
Read = 3577633 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 2544025 
n_pre = 2544009 
n_ref = 0 
n_req = 3619956 
total_req = 3652146 

Dual Bus Interface Util: 
issued_total_row = 5088034 
issued_total_col = 3652146 
Row_Bus_Util =  0.136917 
CoL_Bus_Util = 0.098277 
Either_Row_CoL_Bus_Util = 0.196180 
Issued_on_Two_Bus_Simul_Util = 0.039014 
issued_two_Eff = 0.198868 
queue_avg = 38.985851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29876779 n_act=2545163 n_pre=2545147 n_ref_event=0 n_req=3603681 n_rd=3560977 n_rd_L2_A=0 n_write=0 n_wr_bk=74896 bw_util=0.3914
n_activity=32929338 dram_eff=0.4417
bk0: 224834a 11447066i bk1: 218309a 11915313i bk2: 215197a 12225328i bk3: 210861a 12568763i bk4: 225217a 11407551i bk5: 215885a 11980031i bk6: 217005a 11970508i bk7: 212244a 12254011i bk8: 232234a 10538767i bk9: 225645a 10933870i bk10: 235388a 10239721i bk11: 222625a 11084332i bk12: 239190a 10135775i bk13: 234568a 10358403i bk14: 216580a 11975204i bk15: 215195a 12028460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.293733
Row_Buffer_Locality_read = 0.294404
Row_Buffer_Locality_write = 0.237753
Bank_Level_Parallism = 12.866593
Bank_Level_Parallism_Col = 2.460716
Bank_Level_Parallism_Ready = 1.107833
write_to_read_ratio_blp_rw_average = 0.057000
GrpLevelPara = 2.091972 

BW Util details:
bwutil = 0.391358 
total_CMD = 37161573 
util_bw = 14543492 
Wasted_Col = 17280218 
Wasted_Row = 506076 
Idle = 4831787 

BW Util Bottlenecks: 
RCDc_limit = 33297209 
RCDWRc_limit = 205582 
WTRc_limit = 1459248 
RTWc_limit = 3766990 
CCDLc_limit = 4216912 
rwq = 0 
CCDLc_limit_alone = 3919627 
WTRc_limit_alone = 1402380 
RTWc_limit_alone = 3526573 

Commands details: 
total_CMD = 37161573 
n_nop = 29876779 
Read = 3560977 
Write = 0 
L2_Alloc = 0 
L2_WB = 74896 
n_act = 2545163 
n_pre = 2545147 
n_ref = 0 
n_req = 3603681 
total_req = 3635873 

Dual Bus Interface Util: 
issued_total_row = 5090310 
issued_total_col = 3635873 
Row_Bus_Util =  0.136978 
CoL_Bus_Util = 0.097840 
Either_Row_CoL_Bus_Util = 0.196030 
Issued_on_Two_Bus_Simul_Util = 0.038787 
issued_two_Eff = 0.197863 
queue_avg = 38.081596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29879221 n_act=2541256 n_pre=2541240 n_ref_event=0 n_req=3609458 n_rd=3567032 n_rd_L2_A=0 n_write=0 n_wr_bk=74459 bw_util=0.392
n_activity=32816351 dram_eff=0.4439
bk0: 223507a 11567627i bk1: 219262a 11860428i bk2: 216535a 12086054i bk3: 216978a 12026483i bk4: 215348a 12174498i bk5: 219819a 11752755i bk6: 214925a 12077668i bk7: 214841a 12117743i bk8: 230294a 10772874i bk9: 225777a 10984302i bk10: 237666a 10136266i bk11: 230483a 10585273i bk12: 232924a 10498259i bk13: 233874a 10452051i bk14: 218922a 11708613i bk15: 215877a 12042925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.295946
Row_Buffer_Locality_read = 0.296678
Row_Buffer_Locality_write = 0.234361
Bank_Level_Parallism = 12.907655
Bank_Level_Parallism_Col = 2.463116
Bank_Level_Parallism_Ready = 1.106821
write_to_read_ratio_blp_rw_average = 0.056405
GrpLevelPara = 2.094268 

BW Util details:
bwutil = 0.391963 
total_CMD = 37161573 
util_bw = 14565964 
Wasted_Col = 17183593 
Wasted_Row = 491159 
Idle = 4920857 

BW Util Bottlenecks: 
RCDc_limit = 33136403 
RCDWRc_limit = 204853 
WTRc_limit = 1435922 
RTWc_limit = 3746898 
CCDLc_limit = 4243430 
rwq = 0 
CCDLc_limit_alone = 3946527 
WTRc_limit_alone = 1380078 
RTWc_limit_alone = 3505839 

Commands details: 
total_CMD = 37161573 
n_nop = 29879221 
Read = 3567032 
Write = 0 
L2_Alloc = 0 
L2_WB = 74459 
n_act = 2541256 
n_pre = 2541240 
n_ref = 0 
n_req = 3609458 
total_req = 3641491 

Dual Bus Interface Util: 
issued_total_row = 5082496 
issued_total_col = 3641491 
Row_Bus_Util =  0.136768 
CoL_Bus_Util = 0.097991 
Either_Row_CoL_Bus_Util = 0.195965 
Issued_on_Two_Bus_Simul_Util = 0.038794 
issued_two_Eff = 0.197963 
queue_avg = 38.401627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4016
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37161573 n_nop=29906785 n_act=2537280 n_pre=2537264 n_ref_event=0 n_req=3576533 n_rd=3534146 n_rd_L2_A=0 n_write=0 n_wr_bk=74539 bw_util=0.3884
n_activity=32798348 dram_eff=0.4401
bk0: 218254a 12046669i bk1: 222070a 11770165i bk2: 211911a 12577153i bk3: 214199a 12455167i bk4: 222114a 11781475i bk5: 216589a 12175737i bk6: 209594a 12797675i bk7: 217368a 12096739i bk8: 220873a 11582306i bk9: 224043a 11337902i bk10: 225614a 11062419i bk11: 229609a 10807252i bk12: 233899a 10646715i bk13: 232326a 10747621i bk14: 215900a 12064988i bk15: 219783a 11814304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290576
Row_Buffer_Locality_read = 0.291235
Row_Buffer_Locality_write = 0.235638
Bank_Level_Parallism = 12.765897
Bank_Level_Parallism_Col = 2.448955
Bank_Level_Parallism_Ready = 1.105215
write_to_read_ratio_blp_rw_average = 0.055435
GrpLevelPara = 2.086272 

BW Util details:
bwutil = 0.388432 
total_CMD = 37161573 
util_bw = 14434740 
Wasted_Col = 17281910 
Wasted_Row = 495271 
Idle = 4949652 

BW Util Bottlenecks: 
RCDc_limit = 33315387 
RCDWRc_limit = 205904 
WTRc_limit = 1444482 
RTWc_limit = 3660208 
CCDLc_limit = 4171325 
rwq = 0 
CCDLc_limit_alone = 3880622 
WTRc_limit_alone = 1388051 
RTWc_limit_alone = 3425936 

Commands details: 
total_CMD = 37161573 
n_nop = 29906785 
Read = 3534146 
Write = 0 
L2_Alloc = 0 
L2_WB = 74539 
n_act = 2537280 
n_pre = 2537264 
n_ref = 0 
n_req = 3576533 
total_req = 3608685 

Dual Bus Interface Util: 
issued_total_row = 5074544 
issued_total_col = 3608685 
Row_Bus_Util =  0.136554 
CoL_Bus_Util = 0.097108 
Either_Row_CoL_Bus_Util = 0.195223 
Issued_on_Two_Bus_Simul_Util = 0.038439 
issued_two_Eff = 0.196896 
queue_avg = 36.457729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3012621, Miss = 1794942, Miss_rate = 0.596, Pending_hits = 22266, Reservation_fails = 0
L2_cache_bank[1]: Access = 3070453, Miss = 1810411, Miss_rate = 0.590, Pending_hits = 22404, Reservation_fails = 0
L2_cache_bank[2]: Access = 3045270, Miss = 1771369, Miss_rate = 0.582, Pending_hits = 20103, Reservation_fails = 259
L2_cache_bank[3]: Access = 3195394, Miss = 1788433, Miss_rate = 0.560, Pending_hits = 20285, Reservation_fails = 1559
L2_cache_bank[4]: Access = 3035908, Miss = 1781037, Miss_rate = 0.587, Pending_hits = 20650, Reservation_fails = 10
L2_cache_bank[5]: Access = 3026161, Miss = 1792827, Miss_rate = 0.592, Pending_hits = 21014, Reservation_fails = 333
L2_cache_bank[6]: Access = 3082615, Miss = 1792720, Miss_rate = 0.582, Pending_hits = 20558, Reservation_fails = 5
L2_cache_bank[7]: Access = 3020164, Miss = 1764487, Miss_rate = 0.584, Pending_hits = 19799, Reservation_fails = 105
L2_cache_bank[8]: Access = 3369279, Miss = 1774565, Miss_rate = 0.527, Pending_hits = 19034, Reservation_fails = 63
L2_cache_bank[9]: Access = 3068471, Miss = 1761875, Miss_rate = 0.574, Pending_hits = 19077, Reservation_fails = 0
L2_cache_bank[10]: Access = 3070395, Miss = 1774099, Miss_rate = 0.578, Pending_hits = 20688, Reservation_fails = 0
L2_cache_bank[11]: Access = 2983877, Miss = 1789265, Miss_rate = 0.600, Pending_hits = 20192, Reservation_fails = 440
L2_cache_bank[12]: Access = 3167640, Miss = 1769125, Miss_rate = 0.558, Pending_hits = 20323, Reservation_fails = 204
L2_cache_bank[13]: Access = 3094038, Miss = 1800953, Miss_rate = 0.582, Pending_hits = 21158, Reservation_fails = 668
L2_cache_bank[14]: Access = 3142968, Miss = 1793434, Miss_rate = 0.571, Pending_hits = 21784, Reservation_fails = 511
L2_cache_bank[15]: Access = 3073991, Miss = 1793189, Miss_rate = 0.583, Pending_hits = 21472, Reservation_fails = 11
L2_cache_bank[16]: Access = 3043199, Miss = 1776491, Miss_rate = 0.584, Pending_hits = 19968, Reservation_fails = 0
L2_cache_bank[17]: Access = 3110614, Miss = 1801333, Miss_rate = 0.579, Pending_hits = 21648, Reservation_fails = 252
L2_cache_bank[18]: Access = 3048879, Miss = 1805776, Miss_rate = 0.592, Pending_hits = 21004, Reservation_fails = 0
L2_cache_bank[19]: Access = 3066083, Miss = 1755501, Miss_rate = 0.573, Pending_hits = 19317, Reservation_fails = 955
L2_cache_bank[20]: Access = 3117016, Miss = 1790255, Miss_rate = 0.574, Pending_hits = 20456, Reservation_fails = 0
L2_cache_bank[21]: Access = 3037213, Miss = 1777029, Miss_rate = 0.585, Pending_hits = 19928, Reservation_fails = 0
L2_cache_bank[22]: Access = 3065351, Miss = 1758302, Miss_rate = 0.574, Pending_hits = 19292, Reservation_fails = 739
L2_cache_bank[23]: Access = 3040417, Miss = 1776132, Miss_rate = 0.584, Pending_hits = 19477, Reservation_fails = 366
L2_total_cache_accesses = 73988017
L2_total_cache_misses = 42793550
L2_total_cache_miss_rate = 0.5784
L2_total_cache_pending_hits = 491897
L2_total_cache_reservation_fails = 6480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29261562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 491874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21536983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21253321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 491874
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1441008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72543740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1444277
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6480
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=73988017
icnt_total_pkts_simt_to_mem=73988017
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73988017
Req_Network_cycles = 14490953
Req_Network_injected_packets_per_cycle =       5.1058 
Req_Network_conflicts_per_cycle =       0.8675
Req_Network_conflicts_per_cycle_util =       0.9865
Req_Bank_Level_Parallism =       5.8061
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4286
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2184

Reply_Network_injected_packets_num = 73988017
Reply_Network_cycles = 14490953
Reply_Network_injected_packets_per_cycle =        5.1058
Reply_Network_conflicts_per_cycle =        1.2656
Reply_Network_conflicts_per_cycle_util =       1.4373
Reply_Bank_Level_Parallism =       5.7983
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2182
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1702
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 8 hrs, 18 min, 29 sec (116309 sec)
gpgpu_simulation_rate = 27333 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 6.
	runtime [cuda_warp] = 116292509.121000 ms.
Verifying...
	runtime [serial] = 377.752000 ms.
Correct
GPGPU-Sim: *** exit detected ***
