// Seed: 2320737819
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd36,
    parameter id_7 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8
);
  input wire id_8;
  input wire _id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic [-1 : id_6] id_9;
  assign id_1[id_7] = id_4;
  logic id_10 = id_9;
endmodule
