INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_0_0/sim/action_ram_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_cnst_0_4bit_0/sim/action_ram_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_2_0/sim/action_ram_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_3_0/sim/action_ram_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_decoder_0_0/sim/action_ram_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_cnst_1_1bit_0/sim/action_ram_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_Action_RAM_1_0/sim/action_ram_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_32bit_0_1/sim/action_ram_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_2bit_0_0/sim/action_ram_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/ip/action_ram_reg_32bit_0_0/sim/action_ram_reg_32bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_reg_32bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/action_ram/sim/action_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_PU0KDT
INFO: [VRFC 10-311] analyzing module action_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/action_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module action_ram_tb
