Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat May 25 22:34:00 2024
| Host         : Jupiter running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (800)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (800)
--------------------------------
 There are 800 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.384        0.000                      0                 1933        0.038        0.000                      0                 1933        3.000        0.000                       0                   807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
CLK100MHZ                        {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  sys_clk_system_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  sys_clk_system_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
  sys_clk_system_clk_wiz_0_0           2.384        0.000                      0                 1468        0.106        0.000                      0                 1468        4.020        0.000                       0                   803  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  sys_clk_system_clk_wiz_0_0_1         2.384        0.000                      0                 1468        0.106        0.000                      0                 1468        4.020        0.000                       0                   803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_system_clk_wiz_0_0_1  sys_clk_system_clk_wiz_0_0          2.384        0.000                      0                 1468        0.038        0.000                      0                 1468  
sys_clk_system_clk_wiz_0_0    sys_clk_system_clk_wiz_0_0_1        2.384        0.000                      0                 1468        0.038        0.000                      0                 1468  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             sys_clk_system_clk_wiz_0_0    sys_clk_system_clk_wiz_0_0          3.555        0.000                      0                  465        0.456        0.000                      0                  465  
**async_default**             sys_clk_system_clk_wiz_0_0_1  sys_clk_system_clk_wiz_0_0          3.555        0.000                      0                  465        0.388        0.000                      0                  465  
**async_default**             sys_clk_system_clk_wiz_0_0    sys_clk_system_clk_wiz_0_0_1        3.555        0.000                      0                  465        0.388        0.000                      0                  465  
**async_default**             sys_clk_system_clk_wiz_0_0_1  sys_clk_system_clk_wiz_0_0_1        3.556        0.000                      0                  465        0.456        0.000                      0                  465  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      sys_clk_system_clk_wiz_0_0    
(none)                                                      sys_clk_system_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_system_clk_wiz_0_0                                   
(none)                         clkfbout_system_clk_wiz_0_0_1                                 
(none)                         sys_clk_system_clk_wiz_0_0                                    
(none)                         sys_clk_system_clk_wiz_0_0_1                                  
(none)                                                        sys_clk_system_clk_wiz_0_0     
(none)                                                        sys_clk_system_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.040     3.447    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1/O
                         net (fo=10, routed)          0.858     4.429    system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.553 r  system_i/cpu_core/inst/read_stage/address[5]_INST_0/O
                         net (fo=1, routed)           1.441     5.994    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.855ns (24.948%)  route 5.580ns (75.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.631     1.958    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y66         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.478     2.436 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/Q
                         net (fo=92, routed)          1.279     3.715    system_i/cpu_core/inst/fetch_stage/fetch[14]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.327     4.042 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_24/O
                         net (fo=3, routed)           0.923     4.965    system_i/cpu_core/inst/fetch_stage/pc[9]_i_24_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.328     5.293 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7/O
                         net (fo=3, routed)           0.601     5.894    system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.018 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_3/O
                         net (fo=1, routed)           0.706     6.724    system_i/cpu_core/inst/read_stage/stall
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.848 f  system_i/cpu_core/inst/read_stage/opcode[6]_i_2/O
                         net (fo=71, routed)          1.288     8.136    system_i/cpu_core/inst/fetch_stage/operand1_reg[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.146     8.282 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2/O
                         net (fo=1, routed)           0.783     9.065    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.393 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.393    system_i/cpu_core/inst/read_stage/operand0_reg[31]_0[1]
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/C
                         clock pessimism              0.855    11.911    
                         clock uncertainty           -0.068    11.843    
    SLICE_X34Y71         FDCE (Setup_fdce_C_D)        0.081    11.924    system_i/cpu_core/inst/read_stage/operand0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.610%)  route 3.136ns (84.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.239     4.646    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.770 r  system_i/cpu_core/inst/read_stage/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.897     5.667    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.929%)  route 3.305ns (85.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         2.095     4.497    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.621 r  system_i/cpu_core/inst/read_stage/address[2]_INST_0/O
                         net (fo=1, routed)           1.211     5.832    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.729%)  route 3.107ns (84.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.211     4.619    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.743 r  system_i/cpu_core/inst/read_stage/data_out[16]_INST_0/O
                         net (fo=1, routed)           0.896     5.639    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.580ns (15.753%)  route 3.102ns (84.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         1.923     4.326    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  system_i/cpu_core/inst/read_stage/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.179     5.629    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.610ns (16.605%)  route 3.064ns (83.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.224     5.624    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.902%)  route 3.067ns (84.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          1.949     4.357    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.124     4.481 r  system_i/cpu_core/inst/read_stage/data_out[17]_INST_0/O
                         net (fo=1, routed)           1.118     5.599    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.404    system_i/controller_system/inst/read_ctrl/internal_data[26]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121    -0.465    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.604    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.075    -0.529    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068    -0.394    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism              0.241    -0.603    
    SLICE_X51Y84         FDSE (Hold_fdse_C_D)         0.071    -0.532    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.371    system_i/controller_system/inst/read_ctrl/internal_data[22]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.326 r  system_i/controller_system/inst/read_ctrl/write_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    system_i/controller_system/inst/read_ctrl/write_data[6]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.466    system_i/controller_system/inst/read_ctrl/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.478    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.624%)  route 0.159ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X51Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.322    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.466    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.339    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.483    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.486    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.402%)  route 0.078ns (29.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.558    -0.606    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           0.078    -0.387    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.045    -0.342 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.826    -0.847    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X53Y82         FDSE (Hold_fdse_C_D)         0.092    -0.501    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y26     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     system_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y77     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X53Y77     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.040     3.447    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1/O
                         net (fo=10, routed)          0.858     4.429    system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.553 r  system_i/cpu_core/inst/read_stage/address[5]_INST_0/O
                         net (fo=1, routed)           1.441     5.994    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.855ns (24.948%)  route 5.580ns (75.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.631     1.958    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y66         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.478     2.436 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/Q
                         net (fo=92, routed)          1.279     3.715    system_i/cpu_core/inst/fetch_stage/fetch[14]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.327     4.042 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_24/O
                         net (fo=3, routed)           0.923     4.965    system_i/cpu_core/inst/fetch_stage/pc[9]_i_24_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.328     5.293 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7/O
                         net (fo=3, routed)           0.601     5.894    system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.018 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_3/O
                         net (fo=1, routed)           0.706     6.724    system_i/cpu_core/inst/read_stage/stall
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.848 f  system_i/cpu_core/inst/read_stage/opcode[6]_i_2/O
                         net (fo=71, routed)          1.288     8.136    system_i/cpu_core/inst/fetch_stage/operand1_reg[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.146     8.282 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2/O
                         net (fo=1, routed)           0.783     9.065    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.393 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.393    system_i/cpu_core/inst/read_stage/operand0_reg[31]_0[1]
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/C
                         clock pessimism              0.855    11.911    
                         clock uncertainty           -0.067    11.843    
    SLICE_X34Y71         FDCE (Setup_fdce_C_D)        0.081    11.924    system_i/cpu_core/inst/read_stage/operand0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.610%)  route 3.136ns (84.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.239     4.646    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.770 r  system_i/cpu_core/inst/read_stage/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.897     5.667    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.929%)  route 3.305ns (85.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         2.095     4.497    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.621 r  system_i/cpu_core/inst/read_stage/address[2]_INST_0/O
                         net (fo=1, routed)           1.211     5.832    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.729%)  route 3.107ns (84.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.211     4.619    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.743 r  system_i/cpu_core/inst/read_stage/data_out[16]_INST_0/O
                         net (fo=1, routed)           0.896     5.639    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.580ns (15.753%)  route 3.102ns (84.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         1.923     4.326    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  system_i/cpu_core/inst/read_stage/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.179     5.629    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.610ns (16.605%)  route 3.064ns (83.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.224     5.624    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.902%)  route 3.067ns (84.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          1.949     4.357    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.124     4.481 r  system_i/cpu_core/inst/read_stage/data_out[17]_INST_0/O
                         net (fo=1, routed)           1.118     5.599    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.067     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.404    system_i/controller_system/inst/read_ctrl/internal_data[26]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121    -0.465    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.604    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.075    -0.529    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068    -0.394    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism              0.241    -0.603    
    SLICE_X51Y84         FDSE (Hold_fdse_C_D)         0.071    -0.532    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.371    system_i/controller_system/inst/read_ctrl/internal_data[22]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.326 r  system_i/controller_system/inst/read_ctrl/write_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    system_i/controller_system/inst/read_ctrl/write_data[6]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.466    system_i/controller_system/inst/read_ctrl/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.478    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.624%)  route 0.159ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X51Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.322    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.466    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.339    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.483    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.255    -0.595    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.486    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.402%)  route 0.078ns (29.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.558    -0.606    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           0.078    -0.387    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.045    -0.342 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.826    -0.847    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X53Y82         FDSE (Hold_fdse_C_D)         0.092    -0.501    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y26     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26     system_i/program_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     system_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y77     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X53Y77     system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y84     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y82     system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.040     3.447    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1/O
                         net (fo=10, routed)          0.858     4.429    system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.553 r  system_i/cpu_core/inst/read_stage/address[5]_INST_0/O
                         net (fo=1, routed)           1.441     5.994    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.855ns (24.948%)  route 5.580ns (75.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.631     1.958    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y66         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.478     2.436 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/Q
                         net (fo=92, routed)          1.279     3.715    system_i/cpu_core/inst/fetch_stage/fetch[14]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.327     4.042 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_24/O
                         net (fo=3, routed)           0.923     4.965    system_i/cpu_core/inst/fetch_stage/pc[9]_i_24_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.328     5.293 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7/O
                         net (fo=3, routed)           0.601     5.894    system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.018 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_3/O
                         net (fo=1, routed)           0.706     6.724    system_i/cpu_core/inst/read_stage/stall
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.848 f  system_i/cpu_core/inst/read_stage/opcode[6]_i_2/O
                         net (fo=71, routed)          1.288     8.136    system_i/cpu_core/inst/fetch_stage/operand1_reg[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.146     8.282 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2/O
                         net (fo=1, routed)           0.783     9.065    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.393 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.393    system_i/cpu_core/inst/read_stage/operand0_reg[31]_0[1]
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/C
                         clock pessimism              0.855    11.911    
                         clock uncertainty           -0.068    11.843    
    SLICE_X34Y71         FDCE (Setup_fdce_C_D)        0.081    11.924    system_i/cpu_core/inst/read_stage/operand0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.610%)  route 3.136ns (84.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.239     4.646    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.770 r  system_i/cpu_core/inst/read_stage/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.897     5.667    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.929%)  route 3.305ns (85.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         2.095     4.497    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.621 r  system_i/cpu_core/inst/read_stage/address[2]_INST_0/O
                         net (fo=1, routed)           1.211     5.832    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.729%)  route 3.107ns (84.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.211     4.619    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.743 r  system_i/cpu_core/inst/read_stage/data_out[16]_INST_0/O
                         net (fo=1, routed)           0.896     5.639    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.580ns (15.753%)  route 3.102ns (84.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         1.923     4.326    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  system_i/cpu_core/inst/read_stage/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.179     5.629    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.610ns (16.605%)  route 3.064ns (83.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.224     5.624    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.902%)  route 3.067ns (84.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          1.949     4.357    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.124     4.481 r  system_i/cpu_core/inst/read_stage/data_out[17]_INST_0/O
                         net (fo=1, routed)           1.118     5.599    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.404    system_i/controller_system/inst/read_ctrl/internal_data[26]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121    -0.397    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.068    -0.536    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.075    -0.461    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068    -0.394    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.068    -0.535    
    SLICE_X51Y84         FDSE (Hold_fdse_C_D)         0.071    -0.464    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.371    system_i/controller_system/inst/read_ctrl/internal_data[22]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.326 r  system_i/controller_system/inst/read_ctrl/write_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    system_i/controller_system/inst/read_ctrl/write_data[6]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.398    system_i/controller_system/inst/read_ctrl/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.624%)  route 0.159ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X51Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.322    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.339    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.415    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.418    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.402%)  route 0.078ns (29.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.558    -0.606    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           0.078    -0.387    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.045    -0.342 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.826    -0.847    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.068    -0.525    
    SLICE_X53Y82         FDSE (Hold_fdse_C_D)         0.092    -0.433    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.040     3.447    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.571 f  system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1/O
                         net (fo=10, routed)          0.858     4.429    system_i/cpu_core/inst/read_stage/address[9]_INST_0_i_1_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.553 r  system_i/cpu_core/inst/read_stage/address[5]_INST_0/O
                         net (fo=1, routed)           1.441     5.994    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.855ns (24.948%)  route 5.580ns (75.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.631     1.958    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y66         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.478     2.436 r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[14]/Q
                         net (fo=92, routed)          1.279     3.715    system_i/cpu_core/inst/fetch_stage/fetch[14]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.327     4.042 r  system_i/cpu_core/inst/fetch_stage/pc[9]_i_24/O
                         net (fo=3, routed)           0.923     4.965    system_i/cpu_core/inst/fetch_stage/pc[9]_i_24_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.328     5.293 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7/O
                         net (fo=3, routed)           0.601     5.894    system_i/cpu_core/inst/fetch_stage/opcode[6]_i_7_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.018 f  system_i/cpu_core/inst/fetch_stage/opcode[6]_i_3/O
                         net (fo=1, routed)           0.706     6.724    system_i/cpu_core/inst/read_stage/stall
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.848 f  system_i/cpu_core/inst/read_stage/opcode[6]_i_2/O
                         net (fo=71, routed)          1.288     8.136    system_i/cpu_core/inst/fetch_stage/operand1_reg[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I1_O)        0.146     8.282 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2/O
                         net (fo=1, routed)           0.783     9.065    system_i/cpu_core/inst/fetch_stage/operand0[1]_i_2_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.393 r  system_i/cpu_core/inst/fetch_stage/operand0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.393    system_i/cpu_core/inst/read_stage/operand0_reg[31]_0[1]
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand0_reg[1]/C
                         clock pessimism              0.855    11.911    
                         clock uncertainty           -0.068    11.843    
    SLICE_X34Y71         FDCE (Setup_fdce_C_D)        0.081    11.924    system_i/cpu_core/inst/read_stage/operand0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.610%)  route 3.136ns (84.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.239     4.646    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.770 r  system_i/cpu_core/inst/read_stage/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.897     5.667    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.929%)  route 3.305ns (85.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         2.095     4.497    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124     4.621 r  system_i/cpu_core/inst/read_stage/address[2]_INST_0/O
                         net (fo=1, routed)           1.211     5.832    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.378    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.610ns (16.502%)  route 3.087ns (83.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.247     5.647    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.729%)  route 3.107ns (84.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          2.211     4.619    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124     4.743 r  system_i/cpu_core/inst/read_stage/data_out[16]_INST_0/O
                         net (fo=1, routed)           0.896     5.639    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.580ns (15.753%)  route 3.102ns (84.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.620     1.947    system_i/cpu_core/inst/read_stage/clock
    SLICE_X39Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.403 f  system_i/cpu_core/inst/read_stage/opcode_reg[2]/Q
                         net (fo=138, routed)         1.923     4.326    system_i/cpu_core/inst/read_stage/opcode[2]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  system_i/cpu_core/inst/read_stage/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.179     5.629    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.610ns (16.605%)  route 3.064ns (83.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.624     1.951    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y71         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.456     2.407 f  system_i/cpu_core/inst/read_stage/opcode_reg[4]/Q
                         net (fo=83, routed)          1.840     4.246    system_i/cpu_core/inst/read_stage/opcode[4]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.154     4.400 r  system_i/cpu_core/inst/read_stage/write_INST_0/O
                         net (fo=4, routed)           1.224     5.624    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.735     8.209    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.902%)  route 3.067ns (84.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         2.066    -0.474    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.580     0.230    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.625     1.952    system_i/cpu_core/inst/read_stage/clock
    SLICE_X37Y70         FDCE                                         r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     2.408 r  system_i/cpu_core/inst/read_stage/opcode_reg[6]/Q
                         net (fo=94, routed)          1.949     4.357    system_i/cpu_core/inst/read_stage/opcode[6]
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.124     4.481 r  system_i/cpu_core/inst/read_stage/data_out[17]_INST_0/O
                         net (fo=1, routed)           1.118     5.599    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.552     8.531    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.012    
                         clock uncertainty           -0.068     8.944    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.737     8.207    system_i/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.404    system_i/controller_system/inst/read_ctrl/internal_data[26]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  system_i/controller_system/inst/read_ctrl/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    system_i/controller_system/inst/read_ctrl/write_data[2]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121    -0.397    system_i/controller_system/inst/read_ctrl/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  system_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    system_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  system_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  system_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    system_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.068    -0.536    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.075    -0.461    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.561    -0.603    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068    -0.394    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y84         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.068    -0.535    
    SLICE_X51Y84         FDSE (Hold_fdse_C_D)         0.071    -0.464    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.565    -0.599    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X13Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/controller_system/inst/read_ctrl/internal_data_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.371    system_i/controller_system/inst/read_ctrl/internal_data[22]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.326 r  system_i/controller_system/inst/read_ctrl/write_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    system_i/controller_system/inst/read_ctrl/write_data[6]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X12Y72         FDRE                                         r  system_i/controller_system/inst/read_ctrl/write_data_reg[6]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.068    -0.518    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.398    system_i/controller_system/inst/read_ctrl/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.624%)  route 0.159ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X51Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.322    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.398    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.560    -0.604    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.339    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.827    -0.846    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y82         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.415    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.555    -0.609    system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_aclk
    SLICE_X50Y77         FDRE                                         r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/controller_system/inst/uart_ctrl/uart_tx_controller/axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.335    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.823    -0.850    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y78         SRL16E                                       r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.068    -0.527    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.418    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.402%)  route 0.078ns (29.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.558    -0.606    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           0.078    -0.387    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.045    -0.342 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.826    -0.847    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.068    -0.525    
    SLICE_X53Y82         FDSE (Hold_fdse_C_D)         0.092    -0.433    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 0.580ns (6.806%)  route 7.942ns (93.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.647     7.593    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X42Y82         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X42Y82         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[31]/C
                         clock pessimism              0.480    11.536    
                         clock uncertainty           -0.068    11.468    
    SLICE_X42Y82         FDCE (Recov_fdce_C_CLR)     -0.319    11.149    system_i/cpu_core/inst/read_stage/operand1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 0.580ns (6.918%)  route 7.804ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.509     7.455    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X36Y67         FDCE                                         f  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/read_stage/clock
    SLICE_X36Y67         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X36Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/read_stage/read_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.580ns (6.928%)  route 7.792ns (93.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.497     7.443    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X40Y83         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/register_file/clock
    SLICE_X40Y83         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][25]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/register_file/registers_reg[2][25]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][22]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][22]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][23]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][23]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[1]/C
                         clock pessimism              0.509     0.994    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.902    system_i/cpu_core/inst/read_stage/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[2]/C
                         clock pessimism              0.509     0.994    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.902    system_i/cpu_core/inst/read_stage/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.186ns (9.054%)  route 1.868ns (90.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.133     1.444    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[7][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][8]/C
                         clock pessimism              0.509     0.993    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.748%)  route 1.940ns (91.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.205     1.516    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][5]/C
                         clock pessimism              0.509     0.995    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.903    system_i/cpu_core/inst/register_file/registers_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.186ns (8.731%)  route 1.944ns (91.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.209     1.520    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[1][1]/C
                         clock pessimism              0.509     0.995    
    SLICE_X36Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.903    system_i/cpu_core/inst/register_file/registers_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X34Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X34Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][1]/C
                         clock pessimism              0.509     0.993    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.926    system_i/cpu_core/inst/register_file/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[3][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X35Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.186ns (8.319%)  route 2.050ns (91.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.315     1.626    system_i/cpu_core/inst/execute_stage/destination_reg[0]_5
    SLICE_X34Y71         FDCE                                         f  system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.827     0.487    system_i/cpu_core/inst/execute_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/execute_stage/destination_reg[1]/C
                         clock pessimism              0.509     0.996    
    SLICE_X34Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    system_i/cpu_core/inst/execute_stage/destination_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.696    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 0.580ns (6.806%)  route 7.942ns (93.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.647     7.593    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X42Y82         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X42Y82         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[31]/C
                         clock pessimism              0.480    11.536    
                         clock uncertainty           -0.068    11.468    
    SLICE_X42Y82         FDCE (Recov_fdce_C_CLR)     -0.319    11.149    system_i/cpu_core/inst/read_stage/operand1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 0.580ns (6.918%)  route 7.804ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.509     7.455    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X36Y67         FDCE                                         f  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/read_stage/clock
    SLICE_X36Y67         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X36Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/read_stage/read_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.580ns (6.928%)  route 7.792ns (93.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.497     7.443    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X40Y83         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/register_file/clock
    SLICE_X40Y83         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][25]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/register_file/registers_reg[2][25]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][22]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][22]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][23]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][23]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[1]/C
                         clock pessimism              0.509     0.994    
                         clock uncertainty            0.068     1.062    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.970    system_i/cpu_core/inst/read_stage/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[2]/C
                         clock pessimism              0.509     0.994    
                         clock uncertainty            0.068     1.062    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.970    system_i/cpu_core/inst/read_stage/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.186ns (9.054%)  route 1.868ns (90.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.133     1.444    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[7][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][8]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.748%)  route 1.940ns (91.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.205     1.516    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][5]/C
                         clock pessimism              0.509     0.995    
                         clock uncertainty            0.068     1.063    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.971    system_i/cpu_core/inst/register_file/registers_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.186ns (8.731%)  route 1.944ns (91.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.209     1.520    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[1][1]/C
                         clock pessimism              0.509     0.995    
                         clock uncertainty            0.068     1.063    
    SLICE_X36Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.971    system_i/cpu_core/inst/register_file/registers_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X34Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X34Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][1]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.994    system_i/cpu_core/inst/register_file/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[3][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X35Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.186ns (8.319%)  route 2.050ns (91.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.315     1.626    system_i/cpu_core/inst/execute_stage/destination_reg[0]_5
    SLICE_X34Y71         FDCE                                         f  system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.827     0.487    system_i/cpu_core/inst/execute_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/execute_stage/destination_reg[1]/C
                         clock pessimism              0.509     0.996    
                         clock uncertainty            0.068     1.064    
    SLICE_X34Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.997    system_i/cpu_core/inst/execute_stage/destination_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 0.580ns (6.806%)  route 7.942ns (93.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.647     7.593    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X42Y82         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X42Y82         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[31]/C
                         clock pessimism              0.480    11.536    
                         clock uncertainty           -0.068    11.468    
    SLICE_X42Y82         FDCE (Recov_fdce_C_CLR)     -0.319    11.149    system_i/cpu_core/inst/read_stage/operand1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 0.580ns (6.918%)  route 7.804ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.509     7.455    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X36Y67         FDCE                                         f  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/read_stage/clock
    SLICE_X36Y67         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X36Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/read_stage/read_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.580ns (6.928%)  route 7.792ns (93.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.497     7.443    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X40Y83         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/register_file/clock
    SLICE_X40Y83         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][25]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.068    11.472    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/register_file/registers_reg[2][25]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][22]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][22]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][23]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.068    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][23]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.068    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[1]/C
                         clock pessimism              0.509     0.994    
                         clock uncertainty            0.068     1.062    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.970    system_i/cpu_core/inst/read_stage/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[2]/C
                         clock pessimism              0.509     0.994    
                         clock uncertainty            0.068     1.062    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.970    system_i/cpu_core/inst/read_stage/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.186ns (9.054%)  route 1.868ns (90.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.133     1.444    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[7][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][8]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.748%)  route 1.940ns (91.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.205     1.516    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][5]/C
                         clock pessimism              0.509     0.995    
                         clock uncertainty            0.068     1.063    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.971    system_i/cpu_core/inst/register_file/registers_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.186ns (8.731%)  route 1.944ns (91.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.209     1.520    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[1][1]/C
                         clock pessimism              0.509     0.995    
                         clock uncertainty            0.068     1.063    
    SLICE_X36Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.971    system_i/cpu_core/inst/register_file/registers_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X34Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X34Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][1]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.994    system_i/cpu_core/inst/register_file/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[3][5]/C
                         clock pessimism              0.509     0.993    
                         clock uncertainty            0.068     1.061    
    SLICE_X35Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.969    system_i/cpu_core/inst/register_file/registers_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.186ns (8.319%)  route 2.050ns (91.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.315     1.626    system_i/cpu_core/inst/execute_stage/destination_reg[0]_5
    SLICE_X34Y71         FDCE                                         f  system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.827     0.487    system_i/cpu_core/inst/execute_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/execute_stage/destination_reg[1]/C
                         clock pessimism              0.509     0.996    
                         clock uncertainty            0.068     1.064    
    SLICE_X34Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.997    system_i/cpu_core/inst/execute_stage/destination_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 0.580ns (6.806%)  route 7.942ns (93.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 11.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.647     7.593    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X42Y82         FDCE                                         f  system_i/cpu_core/inst/read_stage/operand1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.504    11.055    system_i/cpu_core/inst/read_stage/clock
    SLICE_X42Y82         FDCE                                         r  system_i/cpu_core/inst/read_stage/operand1_reg[31]/C
                         clock pessimism              0.480    11.536    
                         clock uncertainty           -0.067    11.468    
    SLICE_X42Y82         FDCE (Recov_fdce_C_CLR)     -0.319    11.149    system_i/cpu_core/inst/read_stage/operand1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 0.580ns (6.918%)  route 7.804ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.509     7.455    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X36Y67         FDCE                                         f  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/read_stage/clock
    SLICE_X36Y67         FDCE                                         r  system_i/cpu_core/inst/read_stage/read_pc_reg[4]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.067    11.472    
    SLICE_X36Y67         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/read_stage/read_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.580ns (6.928%)  route 7.792ns (93.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.497     7.443    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X40Y83         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.508    11.059    system_i/cpu_core/inst/register_file/clock
    SLICE_X40Y83         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][25]/C
                         clock pessimism              0.480    11.540    
                         clock uncertainty           -0.067    11.472    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.405    11.067    system_i/cpu_core/inst/register_file/registers_reg[2][25]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.067    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.067    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.361    11.112    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][22]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.067    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][22]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.580ns (6.944%)  route 7.772ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 11.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.478     7.424    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y81         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.506    11.057    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y81         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[5][23]/C
                         clock pessimism              0.480    11.538    
                         clock uncertainty           -0.067    11.470    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    11.065    system_i/cpu_core/inst/register_file/registers_reg[5][23]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.067    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.067    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@10.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.580ns (6.899%)  route 7.827ns (93.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 11.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.611    -0.929    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  system_i/controller_system/inst/master_ctrl/command_reg[0]/Q
                         net (fo=4, routed)           2.295     1.822    system_i/controller_system/inst/master_ctrl/command[0]
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.946 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         5.532     7.478    system_i/cpu_core/inst/fetch_stage/last_pc_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.859     8.839    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100     8.939 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.521     9.460    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.551 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         1.509    11.060    system_i/cpu_core/inst/fetch_stage/clock
    SLICE_X30Y67         FDCE                                         r  system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]/C
                         clock pessimism              0.480    11.541    
                         clock uncertainty           -0.067    11.473    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.319    11.154    system_i/cpu_core/inst/fetch_stage/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[1]/C
                         clock pessimism              0.509     0.994    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.902    system_i/cpu_core/inst/read_stage/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.047     1.358    system_i/cpu_core/inst/read_stage/opcode_reg[6]_2
    SLICE_X40Y72         FDCE                                         f  system_i/cpu_core/inst/read_stage/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.825     0.485    system_i/cpu_core/inst/read_stage/clock
    SLICE_X40Y72         FDCE                                         r  system_i/cpu_core/inst/read_stage/value_reg[2]/C
                         clock pessimism              0.509     0.994    
    SLICE_X40Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.902    system_i/cpu_core/inst/read_stage/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.186ns (9.054%)  route 1.868ns (90.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.133     1.444    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[7][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.186ns (9.035%)  route 1.873ns (90.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.138     1.448    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][8]/C
                         clock pessimism              0.509     0.993    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.748%)  route 1.940ns (91.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.205     1.516    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X37Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X37Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[2][5]/C
                         clock pessimism              0.509     0.995    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.903    system_i/cpu_core/inst/register_file/registers_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.186ns (8.731%)  route 1.944ns (91.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.209     1.520    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X36Y72         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.826     0.486    system_i/cpu_core/inst/register_file/clock
    SLICE_X36Y72         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[1][1]/C
                         clock pessimism              0.509     0.995    
    SLICE_X36Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.903    system_i/cpu_core/inst/register_file/registers_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X34Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X34Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[4][1]/C
                         clock pessimism              0.509     0.993    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.926    system_i/cpu_core/inst/register_file/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.587%)  route 1.980ns (91.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.245     1.556    system_i/cpu_core/inst/register_file/reset_0
    SLICE_X35Y73         FDCE                                         f  system_i/cpu_core/inst/register_file/registers_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.824     0.484    system_i/cpu_core/inst/register_file/clock
    SLICE_X35Y73         FDCE                                         r  system_i/cpu_core/inst/register_file/registers_reg[3][5]/C
                         clock pessimism              0.509     0.993    
    SLICE_X35Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.901    system_i/cpu_core/inst/register_file/registers_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 system_i/controller_system/inst/master_ctrl/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_system_clk_wiz_0_0_1 rise@0.000ns - sys_clk_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.186ns (8.319%)  route 2.050ns (91.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.554    -0.610    system_i/controller_system/inst/master_ctrl/axi_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/controller_system/inst/master_ctrl/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  system_i/controller_system/inst/master_ctrl/command_reg[1]/Q
                         net (fo=4, routed)           0.735     0.266    system_i/controller_system/inst/master_ctrl/command[1]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.311 f  system_i/controller_system/inst/master_ctrl/cpu_reset_INST_0/O
                         net (fo=465, routed)         1.315     1.626    system_i/cpu_core/inst/execute_stage/destination_reg[0]_5
    SLICE_X34Y71         FDCE                                         f  system_i/cpu_core/inst/execute_stage/destination_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.012    -0.660    system_i/controller_system/inst/cpu_ctrl/axi_aclk
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_INST_0/O
                         net (fo=1, routed)           0.236    -0.368    system_i/controller_system/inst/cpu_ctrl/cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  system_i/controller_system/inst/cpu_ctrl/cpu_clock_BUFG_inst/O
                         net (fo=465, routed)         0.827     0.487    system_i/cpu_core/inst/execute_stage/clock
    SLICE_X34Y71         FDCE                                         r  system_i/cpu_core/inst/execute_stage/destination_reg[1]/C
                         clock pessimism              0.509     0.996    
    SLICE_X34Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    system_i/cpu_core/inst/execute_stage/destination_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.696    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 1.490ns (29.470%)  route 3.565ns (70.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TX_IBUF_inst/O
                         net (fo=1, routed)           3.565     5.055    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.499    -1.521    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.257ns (13.258%)  route 1.684ns (86.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TX_IBUF_inst/O
                         net (fo=1, routed)           1.684     1.942    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 1.490ns (29.470%)  route 3.565ns (70.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TX_IBUF_inst/O
                         net (fo=1, routed)           3.565     5.055    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.499    -1.521    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.257ns (13.258%)  route 1.684ns (86.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TX_IBUF_inst/O
                         net (fo=1, routed)           1.684     1.942    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.829    -0.844    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    system_i/clk_gen/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.011ns (48.067%)  route 4.334ns (51.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.620    -0.920    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y80         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.456    -0.464 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.334     3.870    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.426 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     7.426    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.397ns (46.196%)  route 1.627ns (53.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.557    -0.607    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y80         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.627     1.161    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.417 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     2.417    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_system_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.011ns (48.067%)  route 4.334ns (51.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.620    -0.920    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y80         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.456    -0.464 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.334     3.870    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.426 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     7.426    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.397ns (46.196%)  route 1.627ns (53.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.557    -0.607    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y80         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.627     1.161    RX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.417 r  RX_OBUF_inst/O
                         net (fo=0)                   0.000     2.417    RX
    D4                                                                r  RX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.631ns (17.743%)  route 7.559ns (82.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.640     9.190    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X52Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X52Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.631ns (17.743%)  route 7.559ns (82.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.640     9.190    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_6
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.514%)  route 0.714ns (74.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.714     0.958    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.514%)  route 0.714ns (74.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.714     0.958    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_system_clk_wiz_0_0_1

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.631ns (17.743%)  route 7.559ns (82.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.640     9.190    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X52Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X52Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.631ns (17.743%)  route 7.559ns (82.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.640     9.190    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_6
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X52Y82         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.186ns  (logic 1.631ns (17.751%)  route 7.555ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.154     8.550 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.636     9.186    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.496    -1.524    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y82         FDSE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 1.601ns (17.664%)  route 7.461ns (82.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=259, routed)         6.919     8.396    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.542     9.061    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         1.504    -1.516    system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.514%)  route 0.714ns (74.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.714     0.958    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.514%)  route 0.714ns (74.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.714     0.958    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.833    -0.840    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y72          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[24]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.807%)  route 0.782ns (76.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.782     1.027    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.834    -0.839    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X10Y71         FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_system_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.244ns (22.724%)  route 0.831ns (77.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=259, routed)         0.831     1.076    system_i/controller_system/inst/read_ctrl/SR[0]
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_gen/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  system_i/clk_gen/inst/clkout1_buf/O
                         net (fo=327, routed)         0.835    -0.838    system_i/controller_system/inst/read_ctrl/axi_aclk
    SLICE_X8Y70          FDRE                                         r  system_i/controller_system/inst/read_ctrl/internal_data_reg[3]/C





