// Seed: 1312645402
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    input wire id_6,
    output tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    output wand id_12,
    output tri id_13,
    input tri0 id_14,
    input tri id_15
    , id_25,
    input wire id_16,
    input wor id_17,
    input wor id_18,
    input logic id_19,
    input supply0 id_20
    , id_26,
    input supply0 id_21,
    output logic id_22,
    input supply1 id_23
);
  always @(1) begin
    id_22 <= id_19;
  end
  module_0(
      id_2, id_10
  ); id_27(
      .id_0(id_22), .id_1(id_15)
  );
endmodule
