{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:39:17 2022 " "Info: Processing started: Fri Oct 28 14:39:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.075 ns + Longest register register " "Info: + Longest register to register delay is 1.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y15_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N29; Fanout = 4; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.309 ns) 1.075 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X21_Y15_N9 4 " "Info: 2: + IC(0.766 ns) + CELL(0.309 ns) = 1.075 ns; Loc. = LCFF_X21_Y15_N9; Fanout = 4; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 28.74 % ) " "Info: Total cell delay = 0.309 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 71.26 % ) " "Info: Total interconnect delay = 0.766 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "1.075 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.766ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y15_N9 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N9; Fanout = 4; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y15_N29 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N29; Fanout = 4; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "1.075 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.766ns } { 0.000ns 0.309ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\] En clk 3.773 ns register " "Info: tsu for register \"lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"En\", clock pin = \"clk\") is 3.773 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.159 ns + Longest pin register " "Info: + Longest pin to register delay is 6.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns En 1 PIN PIN_AA10 64 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 64; PIN Node = 'En'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 88 136 304 104 "En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.641 ns) + CELL(0.746 ns) 6.159 ns lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X23_Y16_N29 4 " "Info: 2: + IC(4.641 ns) + CELL(0.746 ns) = 6.159 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 4; REG Node = 'lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { En lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 24.65 % ) " "Info: Total cell delay = 1.518 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.641 ns ( 75.35 % ) " "Info: Total interconnect delay = 4.641 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { En lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { En {} En~combout {} lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.641ns } { 0.000ns 0.772ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X23_Y16_N29 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 4; REG Node = 'lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { En lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { En {} En~combout {} lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.641ns } { 0.000ns 0.772ns 0.746ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Max\[6\] lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 17.889 ns register " "Info: tco from clock \"clk\" to destination pin \"Max\[6\]\" through register \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 17.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X23_Y16_N25 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X23_Y16_N25; Fanout = 4; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.319 ns + Longest register pin " "Info: + Longest register to pin delay is 15.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X23_Y16_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N25; Fanout = 4; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.357 ns) 1.634 ns Max2data:inst3\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~554 2 COMB LCCOMB_X23_Y16_N30 1 " "Info: 2: + IC(1.277 ns) + CELL(0.357 ns) = 1.634 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 1; COMB Node = 'Max2data:inst3\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~554'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.346 ns) 3.207 ns Max2data:inst3\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557 3 COMB LCCOMB_X26_Y15_N18 8 " "Info: 3: + IC(1.227 ns) + CELL(0.346 ns) = 3.207 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 8; COMB Node = 'Max2data:inst3\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.053 ns) 3.763 ns Max2data:inst3\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15 4 COMB LCCOMB_X22_Y15_N22 3 " "Info: 4: + IC(0.503 ns) + CELL(0.053 ns) = 3.763 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 3; COMB Node = 'Max2data:inst3\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.053 ns) 5.033 ns Max2data:inst16\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~445 5 COMB LCCOMB_X21_Y15_N16 1 " "Info: 5: + IC(1.217 ns) + CELL(0.053 ns) = 5.033 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 1; COMB Node = 'Max2data:inst16\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~445'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.366 ns) 5.760 ns Max2data:inst16\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~443 6 COMB LCCOMB_X22_Y15_N2 3 " "Info: 6: + IC(0.361 ns) + CELL(0.366 ns) = 5.760 ns; Loc. = LCCOMB_X22_Y15_N2; Fanout = 3; COMB Node = 'Max2data:inst16\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~443'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.378 ns) 6.923 ns Max2data:inst16\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~19 7 COMB LCCOMB_X25_Y16_N12 2 " "Info: 7: + IC(0.785 ns) + CELL(0.378 ns) = 6.923 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'Max2data:inst16\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~19'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.366 ns) 8.570 ns Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~428 8 COMB LCCOMB_X22_Y15_N10 1 " "Info: 8: + IC(1.281 ns) + CELL(0.366 ns) = 8.570 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~428'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.366 ns) 9.528 ns Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~429 9 COMB LCCOMB_X23_Y14_N18 1 " "Info: 9: + IC(0.592 ns) + CELL(0.366 ns) = 9.528 ns; Loc. = LCCOMB_X23_Y14_N18; Fanout = 1; COMB Node = 'Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~429'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.346 ns) 10.133 ns Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430 10 COMB LCCOMB_X23_Y14_N6 7 " "Info: 10: + IC(0.259 ns) + CELL(0.346 ns) = 10.133 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 7; COMB Node = 'Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.346 ns) 11.109 ns Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~15 11 COMB LCCOMB_X22_Y15_N12 1 " "Info: 11: + IC(0.630 ns) + CELL(0.346 ns) = 11.109 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 1; COMB Node = 'Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(2.144 ns) 15.319 ns Max\[6\] 12 PIN PIN_N22 0 " "Info: 12: + IC(2.066 ns) + CELL(2.144 ns) = 15.319 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'Max\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.210 ns" { Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max[6] } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 560 1624 1800 576 "Max\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.121 ns ( 33.43 % ) " "Info: Total cell delay = 5.121 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.198 ns ( 66.57 % ) " "Info: Total interconnect delay = 10.198 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.319 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "15.319 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 {} Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 {} Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 {} Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 {} Max[6] {} } { 0.000ns 1.277ns 1.227ns 0.503ns 1.217ns 0.361ns 0.785ns 1.281ns 0.592ns 0.259ns 0.630ns 2.066ns } { 0.000ns 0.357ns 0.346ns 0.053ns 0.053ns 0.366ns 0.378ns 0.366ns 0.366ns 0.346ns 0.346ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.319 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "15.319 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 {} Max2data:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} Max2data:inst3|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 {} Max2data:inst16|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 {} Max2data:inst16|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~19 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~428 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 {} Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 {} Max[6] {} } { 0.000ns 1.277ns 1.227ns 0.503ns 1.217ns 0.361ns 0.785ns 1.281ns 0.592ns 0.259ns 0.630ns 2.066ns } { 0.000ns 0.357ns 0.346ns 0.053ns 0.053ns 0.366ns 0.378ns 0.366ns 0.366ns 0.346ns 0.346ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] Data\[6\] clk -2.550 ns register " "Info: th for register \"lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"Data\[6\]\", clock pin = \"clk\") is -2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 72 136 304 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X23_Y16_N11 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X23_Y16_N11; Fanout = 4; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.175 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Data\[6\] 1 PIN PIN_K1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 1; PIN Node = 'Data\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { 56 136 304 72 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.046 ns) + CELL(0.309 ns) 5.175 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LCFF_X23_Y16_N11 4 " "Info: 2: + IC(4.046 ns) + CELL(0.309 ns) = 5.175 ns; Loc. = LCFF_X23_Y16_N11; Fanout = 4; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { Data[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 21.82 % ) " "Info: Total cell delay = 1.129 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.046 ns ( 78.18 % ) " "Info: Total interconnect delay = 4.046 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { Data[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { Data[6] {} Data[6]~combout {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.046ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { Data[6] lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { Data[6] {} Data[6]~combout {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.046ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:39:18 2022 " "Info: Processing ended: Fri Oct 28 14:39:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
