
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.10.0.111.2

// ldbanno -n Verilog -o pwm_impl_pwm_mapvo.vo -w -neg -gui -msgset D:/Project/Verilog/STEP/series_courses/02_PWM/promote.xml pwm_impl_pwm_map.ncd 
// Netlist created on Fri Nov 15 11:02:55 2019
// Netlist written on Fri Nov 15 11:02:58 2019
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module pwm_rgbled ( iclk, irst_n, owvled, owvrgbled1, owvrgbled2 );
  input  iclk, irst_n;
  output [7:0] owvled;
  output [2:0] owvrgbled1;
  output [2:0] owvrgbled2;
  wire   \rgbled_flash_b.un1_rvcntnum_tri60f[0] , \wvrgbled_pwm_bf[0] , 
         \un15_owvrgbled1_cry[0] , \rgbled_flash_b/un1_rvcntnum_tri60f[1] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[31] , \wvrgbled_pwm_b[31] , iclk_c, 
         \rgbled_flash_b/un1_rvcntnum_tri_cry_30 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[30] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[29] , \wvrgbled_pwm_b[30] , 
         \wvrgbled_pwm_b[29] , \rgbled_flash_b/un1_rvcntnum_tri_cry_28 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[28] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[27] , \wvrgbled_pwm_b[28] , 
         \wvrgbled_pwm_b[27] , \rgbled_flash_b/un1_rvcntnum_tri_cry_26 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[26] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[25] , \wvrgbled_pwm_b[26] , 
         \wvrgbled_pwm_b[25] , \rgbled_flash_b/un1_rvcntnum_tri_cry_24 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[24] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[23] , \wvrgbled_pwm_b[24] , 
         \wvrgbled_pwm_b[23] , \rgbled_flash_b/un1_rvcntnum_tri_cry_22 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[22] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[21] , \wvrgbled_pwm_b[22] , 
         \wvrgbled_pwm_b[21] , \rgbled_flash_b/un1_rvcntnum_tri_cry_20 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[20] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[19] , \wvrgbled_pwm_b[20] , 
         \wvrgbled_pwm_b[19] , \rgbled_flash_b/un1_rvcntnum_tri_cry_18 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[18] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[17] , \wvrgbled_pwm_b[18] , 
         \wvrgbled_pwm_b[17] , \rgbled_flash_b/un1_rvcntnum_tri_cry_16 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[16] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[15] , \wvrgbled_pwm_b[16] , 
         \wvrgbled_pwm_b[15] , \rgbled_flash_b/un1_rvcntnum_tri_cry_14 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[14] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[13] , \wvrgbled_pwm_b[14] , 
         \wvrgbled_pwm_b[13] , \rgbled_flash_b/un1_rvcntnum_tri_cry_12 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[12] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[11] , \wvrgbled_pwm_b[12] , 
         \wvrgbled_pwm_b[11] , \rgbled_flash_b/un1_rvcntnum_tri_cry_10 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[10] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[9] , \wvrgbled_pwm_b[10] , 
         \wvrgbled_pwm_b[9] , \rgbled_flash_b/un1_rvcntnum_tri_cry_8 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[8] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[7] , \wvrgbled_pwm_b[8] , 
         \wvrgbled_pwm_b[7] , \rgbled_flash_b/un1_rvcntnum_tri_cry_6 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[6] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[5] , \wvrgbled_pwm_b[6] , 
         \wvrgbled_pwm_b[5] , \rgbled_flash_b/un1_rvcntnum_tri_cry_4 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[4] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[3] , \wvrgbled_pwm_b[4] , 
         \wvrgbled_pwm_b[3] , \rgbled_flash_b/un1_rvcntnum_tri_cry_2 , 
         \rgbled_flash_b/wvrgbled_pwm_bf[2] , 
         \rgbled_flash_b/wvrgbled_pwm_bf[1] , \wvrgbled_pwm_b[2] , 
         \wvrgbled_pwm_b[1] , \rgbled_flash_b/un1_rvcntnum_tri_cry_0 , 
         \rgbled_flash_b/rvcntnum_saw[26] , \rgbled_flash_b/rvcntnum_saw[25] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_24 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S0 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S1 , 
         \rgbled_flash_b/rvcntnum_saw[24] , \rgbled_flash_b/rvcntnum_saw[23] , 
         \rgbled_flash_b/un50_rvcntnum_saw[23] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_22 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_23_0_S1 , 
         \rgbled_flash_b/rvcntnum_saw[22] , \rgbled_flash_b/rvcntnum_saw[21] , 
         \rgbled_flash_b/un50_rvcntnum_saw[22] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_20 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_21_0_S0 , 
         \rgbled_flash_b/rvcntnum_saw[20] , \rgbled_flash_b/rvcntnum_saw[19] , 
         \rgbled_flash_b/un50_rvcntnum_saw[20] , 
         \rgbled_flash_b/un50_rvcntnum_saw[19] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_18 , 
         \rgbled_flash_b/rvcntnum_saw[18] , \rgbled_flash_b/rvcntnum_saw[17] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_16 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S0 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S1 , 
         \rgbled_flash_b/rvcntnum_saw[16] , \rgbled_flash_b/rvcntnum_saw[15] , 
         \rgbled_flash_b/un50_rvcntnum_saw[15] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_14 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_15_0_S1 , 
         \rgbled_flash_b/rvcntnum_saw[14] , \rgbled_flash_b/rvcntnum_saw[13] , 
         \rgbled_flash_b/un50_rvcntnum_saw[14] , 
         \rgbled_flash_b/un50_rvcntnum_saw[13] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_12 , 
         \rgbled_flash_b/rvcntnum_saw[12] , \rgbled_flash_b/rvcntnum_saw[11] , 
         \rgbled_flash_b/un50_rvcntnum_saw[12] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_10 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_11_0_S0 , 
         \rgbled_flash_b/rvcntnum_saw[10] , \rgbled_flash_b/rvcntnum_saw[9] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_8 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S0 , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S1 , 
         \rgbled_flash_b/rvcntnum_saw[8] , \rgbled_flash_b/rvcntnum_saw[7] , 
         \rgbled_flash_b/un50_rvcntnum_saw[8] , 
         \rgbled_flash_b/un50_rvcntnum_saw[7] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_6 , 
         \rgbled_flash_b/rvcntnum_saw[6] , \rgbled_flash_b/rvcntnum_saw[5] , 
         \rgbled_flash_b/un50_rvcntnum_saw[6] , 
         \rgbled_flash_b/un50_rvcntnum_saw[5] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_4 , 
         \rgbled_flash_b/rvcntnum_saw[4] , \rgbled_flash_b/rvcntnum_saw[3] , 
         \rgbled_flash_b/un50_rvcntnum_saw[4] , 
         \rgbled_flash_b/un50_rvcntnum_saw[3] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_2 , 
         \rgbled_flash_b/rvcntnum_saw[2] , \rgbled_flash_b/rvcntnum_saw[1] , 
         \rgbled_flash_b/un50_rvcntnum_saw[2] , 
         \rgbled_flash_b/un50_rvcntnum_saw[1] , 
         \rgbled_flash_b/un50_rvcntnum_saw_cry_0 , 
         \rgbled_flash_b/rvcntnum_saw[0] , 
         \rgbled_flash_g/un1_rvcntnum_tri44f[1] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[31] , \wvrgbled_pwm_g[31] , 
         \rgbled_flash_g/un1_rvcntnum_tri_cry_30 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[30] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[29] , \wvrgbled_pwm_g[30] , 
         \wvrgbled_pwm_g[29] , \rgbled_flash_g/un1_rvcntnum_tri_cry_28 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[28] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[27] , \wvrgbled_pwm_g[28] , 
         \wvrgbled_pwm_g[27] , \rgbled_flash_g/un1_rvcntnum_tri_cry_26 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[26] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[25] , \wvrgbled_pwm_g[26] , 
         \wvrgbled_pwm_g[25] , \rgbled_flash_g/un1_rvcntnum_tri_cry_24 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[24] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[23] , \wvrgbled_pwm_g[24] , 
         \wvrgbled_pwm_g[23] , \rgbled_flash_g/un1_rvcntnum_tri_cry_22 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[22] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[21] , \wvrgbled_pwm_g[22] , 
         \wvrgbled_pwm_g[21] , \rgbled_flash_g/un1_rvcntnum_tri_cry_20 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[20] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[19] , \wvrgbled_pwm_g[20] , 
         \wvrgbled_pwm_g[19] , \rgbled_flash_g/un1_rvcntnum_tri_cry_18 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[18] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[17] , \wvrgbled_pwm_g[18] , 
         \wvrgbled_pwm_g[17] , \rgbled_flash_g/un1_rvcntnum_tri_cry_16 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[16] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[15] , \wvrgbled_pwm_g[16] , 
         \wvrgbled_pwm_g[15] , \rgbled_flash_g/un1_rvcntnum_tri_cry_14 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[14] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[13] , \wvrgbled_pwm_g[14] , 
         \wvrgbled_pwm_g[13] , \rgbled_flash_g/un1_rvcntnum_tri_cry_12 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[12] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[11] , \wvrgbled_pwm_g[12] , 
         \wvrgbled_pwm_g[11] , \rgbled_flash_g/un1_rvcntnum_tri_cry_10 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[10] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[9] , \wvrgbled_pwm_g[10] , 
         \wvrgbled_pwm_g[9] , \rgbled_flash_g/un1_rvcntnum_tri_cry_8 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[8] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[7] , \wvrgbled_pwm_g[8] , 
         \wvrgbled_pwm_g[7] , \rgbled_flash_g/un1_rvcntnum_tri_cry_6 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[6] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[5] , \wvrgbled_pwm_g[6] , 
         \wvrgbled_pwm_g[5] , \rgbled_flash_g/un1_rvcntnum_tri_cry_4 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[4] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[3] , \wvrgbled_pwm_g[4] , 
         \wvrgbled_pwm_g[3] , \rgbled_flash_g/un1_rvcntnum_tri_cry_2 , 
         \rgbled_flash_g/wvrgbled_pwm_gf[2] , 
         \rgbled_flash_g/wvrgbled_pwm_gf[1] , \wvrgbled_pwm_g[2] , 
         \wvrgbled_pwm_g[1] , \rgbled_flash_g/un1_rvcntnum_tri_cry_0 , 
         \rgbled_flash_g.un1_rvcntnum_tri44f[0] , \wvrgbled_pwm_gf[0] , 
         \rgbled_flash_g/rvcntnum_saw[26] , \rgbled_flash_g/rvcntnum_saw[25] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_24 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S0 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S1 , 
         \rgbled_flash_g/rvcntnum_saw[24] , \rgbled_flash_g/rvcntnum_saw[23] , 
         \rgbled_flash_g/un35_rvcntnum_saw[23] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_22 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_23_0_S1 , 
         \rgbled_flash_g/rvcntnum_saw[22] , \rgbled_flash_g/rvcntnum_saw[21] , 
         \rgbled_flash_g/un35_rvcntnum_saw[22] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_20 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_21_0_S0 , 
         \rgbled_flash_g/rvcntnum_saw[20] , \rgbled_flash_g/rvcntnum_saw[19] , 
         \rgbled_flash_g/un35_rvcntnum_saw[20] , 
         \rgbled_flash_g/un35_rvcntnum_saw[19] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_18 , 
         \rgbled_flash_g/rvcntnum_saw[18] , \rgbled_flash_g/rvcntnum_saw[17] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_16 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S0 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S1 , 
         \rgbled_flash_g/rvcntnum_saw[16] , \rgbled_flash_g/rvcntnum_saw[15] , 
         \rgbled_flash_g/un35_rvcntnum_saw[15] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_14 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_15_0_S1 , 
         \rgbled_flash_g/rvcntnum_saw[14] , \rgbled_flash_g/rvcntnum_saw[13] , 
         \rgbled_flash_g/un35_rvcntnum_saw[14] , 
         \rgbled_flash_g/un35_rvcntnum_saw[13] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_12 , 
         \rgbled_flash_g/rvcntnum_saw[12] , \rgbled_flash_g/rvcntnum_saw[11] , 
         \rgbled_flash_g/un35_rvcntnum_saw[12] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_10 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_11_0_S0 , 
         \rgbled_flash_g/rvcntnum_saw[10] , \rgbled_flash_g/rvcntnum_saw[9] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_8 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S0 , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S1 , 
         \rgbled_flash_g/rvcntnum_saw[8] , \rgbled_flash_g/rvcntnum_saw[7] , 
         \rgbled_flash_g/un35_rvcntnum_saw[8] , 
         \rgbled_flash_g/un35_rvcntnum_saw[7] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_6 , 
         \rgbled_flash_g/rvcntnum_saw[6] , \rgbled_flash_g/rvcntnum_saw[5] , 
         \rgbled_flash_g/un35_rvcntnum_saw[6] , 
         \rgbled_flash_g/un35_rvcntnum_saw[5] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_4 , 
         \rgbled_flash_g/rvcntnum_saw[4] , \rgbled_flash_g/rvcntnum_saw[3] , 
         \rgbled_flash_g/un35_rvcntnum_saw[4] , 
         \rgbled_flash_g/un35_rvcntnum_saw[3] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_2 , 
         \rgbled_flash_g/rvcntnum_saw[2] , \rgbled_flash_g/rvcntnum_saw[1] , 
         \rgbled_flash_g/un35_rvcntnum_saw[2] , 
         \rgbled_flash_g/un35_rvcntnum_saw[1] , 
         \rgbled_flash_g/un35_rvcntnum_saw_cry_0 , 
         \rgbled_flash_g/rvcntnum_saw[0] , \rgbled_flash_r/rvcntnum_saw[26] , 
         \rgbled_flash_r/rvcntnum_saw[25] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_24 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S0 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S1 , 
         \rgbled_flash_r/rvcntnum_saw[24] , \rgbled_flash_r/rvcntnum_saw[23] , 
         \rgbled_flash_r/un20_rvcntnum_saw[23] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_22 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_23_0_S1 , 
         \rgbled_flash_r/rvcntnum_saw[22] , \rgbled_flash_r/rvcntnum_saw[21] , 
         \rgbled_flash_r/un20_rvcntnum_saw[22] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_20 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_21_0_S0 , 
         \rgbled_flash_r/rvcntnum_saw[20] , \rgbled_flash_r/rvcntnum_saw[19] , 
         \rgbled_flash_r/un20_rvcntnum_saw[20] , 
         \rgbled_flash_r/un20_rvcntnum_saw[19] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_18 , 
         \rgbled_flash_r/rvcntnum_saw[18] , \rgbled_flash_r/rvcntnum_saw[17] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_16 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S0 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S1 , 
         \rgbled_flash_r/rvcntnum_saw[16] , \rgbled_flash_r/rvcntnum_saw[15] , 
         \rgbled_flash_r/un20_rvcntnum_saw[15] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_14 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_15_0_S1 , 
         \rgbled_flash_r/rvcntnum_saw[14] , \rgbled_flash_r/rvcntnum_saw[13] , 
         \rgbled_flash_r/un20_rvcntnum_saw[14] , 
         \rgbled_flash_r/un20_rvcntnum_saw[13] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_12 , 
         \rgbled_flash_r/rvcntnum_saw[12] , \rgbled_flash_r/rvcntnum_saw[11] , 
         \rgbled_flash_r/un20_rvcntnum_saw[12] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_10 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_11_0_S0 , 
         \rgbled_flash_r/rvcntnum_saw[10] , \rgbled_flash_r/rvcntnum_saw[9] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_8 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S0 , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S1 , 
         \rgbled_flash_r/rvcntnum_saw[8] , \rgbled_flash_r/rvcntnum_saw[7] , 
         \rgbled_flash_r/un20_rvcntnum_saw[8] , 
         \rgbled_flash_r/un20_rvcntnum_saw[7] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_6 , 
         \rgbled_flash_r/rvcntnum_saw[6] , \rgbled_flash_r/rvcntnum_saw[5] , 
         \rgbled_flash_r/un20_rvcntnum_saw[6] , 
         \rgbled_flash_r/un20_rvcntnum_saw[5] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_4 , 
         \rgbled_flash_r/rvcntnum_saw[4] , \rgbled_flash_r/rvcntnum_saw[3] , 
         \rgbled_flash_r/un20_rvcntnum_saw[4] , 
         \rgbled_flash_r/un20_rvcntnum_saw[3] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_2 , 
         \rgbled_flash_r/rvcntnum_saw[2] , \rgbled_flash_r/rvcntnum_saw[1] , 
         \rgbled_flash_r/un20_rvcntnum_saw[2] , 
         \rgbled_flash_r/un20_rvcntnum_saw[1] , 
         \rgbled_flash_r/un20_rvcntnum_saw_cry_0 , 
         \rgbled_flash_r/rvcntnum_saw[0] , \rgbled_flash_r/rvcntnum_tri27lt26 , 
         \wvrgbled_pwm_r[31] , \rgbled_flash_r/rvcntnum_tri_s[31] , 
         \rgbled_flash_r/N_6_i , \rgbled_flash_r/rvcntnum_tri_cry[30] , 
         \wvrgbled_pwm_r[30] , \wvrgbled_pwm_r[29] , 
         \rgbled_flash_r/rvcntnum_tri_s[30] , 
         \rgbled_flash_r/rvcntnum_tri_s[29] , 
         \rgbled_flash_r/rvcntnum_tri_cry[28] , \wvrgbled_pwm_r[28] , 
         \wvrgbled_pwm_r[27] , \rgbled_flash_r/rvcntnum_tri_s[28] , 
         \rgbled_flash_r/rvcntnum_tri_s[27] , 
         \rgbled_flash_r/rvcntnum_tri_cry[26] , \wvrgbled_pwm_r[26] , 
         \wvrgbled_pwm_r[25] , \rgbled_flash_r/rvcntnum_tri_s[26] , 
         \rgbled_flash_r/rvcntnum_tri_s[25] , 
         \rgbled_flash_r/rvcntnum_tri_cry[24] , \wvrgbled_pwm_r[24] , 
         \wvrgbled_pwm_r[23] , \rgbled_flash_r/rvcntnum_tri_s[24] , 
         \rgbled_flash_r/rvcntnum_tri_s[23] , 
         \rgbled_flash_r/rvcntnum_tri_cry[22] , \wvrgbled_pwm_r[22] , 
         \wvrgbled_pwm_r[21] , \rgbled_flash_r/rvcntnum_tri_s[22] , 
         \rgbled_flash_r/rvcntnum_tri_s[21] , 
         \rgbled_flash_r/rvcntnum_tri_cry[20] , \wvrgbled_pwm_r[20] , 
         \wvrgbled_pwm_r[19] , \rgbled_flash_r/rvcntnum_tri_s[20] , 
         \rgbled_flash_r/rvcntnum_tri_s[19] , 
         \rgbled_flash_r/rvcntnum_tri_cry[18] , \wvrgbled_pwm_r[18] , 
         \wvrgbled_pwm_r[17] , \rgbled_flash_r/rvcntnum_tri_s[18] , 
         \rgbled_flash_r/rvcntnum_tri_s[17] , 
         \rgbled_flash_r/rvcntnum_tri_cry[16] , \wvrgbled_pwm_r[16] , 
         \wvrgbled_pwm_r[15] , \rgbled_flash_r/rvcntnum_tri_s[16] , 
         \rgbled_flash_r/rvcntnum_tri_s[15] , 
         \rgbled_flash_r/rvcntnum_tri_cry[14] , \wvrgbled_pwm_r[14] , 
         \wvrgbled_pwm_r[13] , \rgbled_flash_r/rvcntnum_tri_s[14] , 
         \rgbled_flash_r/rvcntnum_tri_s[13] , 
         \rgbled_flash_r/rvcntnum_tri_cry[12] , \wvrgbled_pwm_r[12] , 
         \wvrgbled_pwm_r[11] , \rgbled_flash_r/rvcntnum_tri_s[12] , 
         \rgbled_flash_r/rvcntnum_tri_s[11] , 
         \rgbled_flash_r/rvcntnum_tri_cry[10] , \wvrgbled_pwm_r[10] , 
         \wvrgbled_pwm_r[9] , \rgbled_flash_r/rvcntnum_tri_s[10] , 
         \rgbled_flash_r/rvcntnum_tri_s[9] , 
         \rgbled_flash_r/rvcntnum_tri_cry[8] , \wvrgbled_pwm_r[8] , 
         \wvrgbled_pwm_r[7] , \rgbled_flash_r/rvcntnum_tri_s[8] , 
         \rgbled_flash_r/rvcntnum_tri_s[7] , 
         \rgbled_flash_r/rvcntnum_tri_cry[6] , \wvrgbled_pwm_r[6] , 
         \wvrgbled_pwm_r[5] , \rgbled_flash_r/rvcntnum_tri_s[6] , 
         \rgbled_flash_r/rvcntnum_tri_s[5] , 
         \rgbled_flash_r/rvcntnum_tri_cry[4] , \wvrgbled_pwm_r[4] , 
         \wvrgbled_pwm_r[3] , \rgbled_flash_r/rvcntnum_tri_s[4] , 
         \rgbled_flash_r/rvcntnum_tri_s[3] , 
         \rgbled_flash_r/rvcntnum_tri_cry[2] , \wvrgbled_pwm_r[2] , 
         \wvrgbled_pwm_r[1] , \rgbled_flash_r/rvcntnum_tri_s[2] , 
         \rgbled_flash_r/rvcntnum_tri_s[1] , 
         \rgbled_flash_r/rvcntnum_tri_cry[0] , \wvrgbled_pwm_r[0] , 
         \rgbled_flash_r/rvcntnum_tri , \rgbled_flash_r/rvcntnum_tri_s[0] , 
         \wvpwm[25] , \pwm/un5_rvcntnum_saw_1_cry_22 , 
         \pwm/un5_rvcntnum_saw_1_s_23_0_S0 , \wvpwm[24] , \wvpwm[23] , 
         \pwm/un5_rvcntnum_saw_1_cry_20 , \pwm/un5_rvcntnum_saw_1_cry_21_0_S0 , 
         \pwm/un5_rvcntnum_saw_1_cry_21_0_S1 , \wvpwm[22] , \wvpwm[21] , 
         \pwm/un5_rvcntnum_saw_1[22] , \pwm/un5_rvcntnum_saw_1[21] , 
         \pwm/un5_rvcntnum_saw_1_cry_18 , \wvpwm[20] , \wvpwm[19] , 
         \pwm/un5_rvcntnum_saw_1[19] , \pwm/un5_rvcntnum_saw_1_cry_16 , 
         \pwm/un5_rvcntnum_saw_1_cry_17_0_S1 , \wvpwm[18] , \wvpwm[17] , 
         \pwm/un5_rvcntnum_saw_1[18] , \pwm/un5_rvcntnum_saw_1_cry_14 , 
         \pwm/un5_rvcntnum_saw_1_cry_15_0_S0 , \wvpwm[16] , \wvpwm[15] , 
         \pwm/un5_rvcntnum_saw_1_cry_12 , \pwm/un5_rvcntnum_saw_1_cry_13_0_S0 , 
         \pwm/un5_rvcntnum_saw_1_cry_13_0_S1 , \wvpwm[14] , \wvpwm[13] , 
         \pwm/un5_rvcntnum_saw_1[14] , \pwm/un5_rvcntnum_saw_1[13] , 
         \pwm/un5_rvcntnum_saw_1_cry_10 , \wvpwm[12] , \wvpwm[11] , 
         \pwm/un5_rvcntnum_saw_1[12] , \pwm/un5_rvcntnum_saw_1_cry_8 , 
         \pwm/un5_rvcntnum_saw_1_cry_9_0_S0 , \wvpwm[10] , \wvpwm[9] , 
         \pwm/un5_rvcntnum_saw_1[10] , \pwm/un5_rvcntnum_saw_1_cry_6 , 
         \pwm/un5_rvcntnum_saw_1_cry_7_0_S0 , \wvpwm[8] , \wvpwm[7] , 
         \pwm/un5_rvcntnum_saw_1_cry_4 , \pwm/un5_rvcntnum_saw_1_cry_5_0_S0 , 
         \pwm/un5_rvcntnum_saw_1_cry_5_0_S1 , \wvpwm[6] , \wvpwm[5] , 
         \pwm/un5_rvcntnum_saw_1_cry_2 , \pwm/un5_rvcntnum_saw_1_cry_3_0_S0 , 
         \pwm/un5_rvcntnum_saw_1_cry_3_0_S1 , \wvpwm[4] , \wvpwm[3] , 
         \pwm/un5_rvcntnum_saw_1_cry_0 , \pwm/un5_rvcntnum_saw_1_cry_1_0_S0 , 
         \pwm/un5_rvcntnum_saw_1_cry_1_0_S1 , \wvpwm[2] , 
         \owvrgbled1_1_cry[28] , owvrgbled1_1, \owvrgbled1_1_cry[24] , 
         owvrgbled1_1_lt24, owvrgbled1_1_df24, owvrgbled1_1_lt22, 
         owvrgbled1_1_df22, \owvrgbled1_1_cry[20] , owvrgbled1_1_lt20, 
         owvrgbled1_1_df20, owvrgbled1_1_lt18, owvrgbled1_1_df18, 
         \owvrgbled1_1_cry[16] , owvrgbled1_1_lt16, owvrgbled1_1_df16, 
         \owvrgbled1_1_cry[14] , \owvrgbled1_1_cry[12] , 
         \owvrgbled1_1_cry[10] , \owvrgbled1_1_cry[8] , \owvrgbled1_1_cry[6] , 
         \owvrgbled1_1_cry[4] , \owvrgbled1_1_cry[2] , \owvrgbled1_1_cry[0] , 
         \un7_owvrgbled1_cry[28] , \owvrgbled1_c[1] , \un7_owvrgbled1_cry[24] , 
         un7_owvrgbled1_lt24, un7_owvrgbled1_df24, un7_owvrgbled1_lt22, 
         un7_owvrgbled1_df22, \un7_owvrgbled1_cry[20] , un7_owvrgbled1_lt20, 
         un7_owvrgbled1_df20, un7_owvrgbled1_lt18, un7_owvrgbled1_df18, 
         \un7_owvrgbled1_cry[16] , un7_owvrgbled1_lt16, un7_owvrgbled1_df16, 
         \un7_owvrgbled1_cry[14] , \un7_owvrgbled1_cry[12] , 
         \un7_owvrgbled1_cry[10] , \un7_owvrgbled1_cry[8] , 
         \un7_owvrgbled1_cry[6] , \un7_owvrgbled1_cry[4] , 
         \un7_owvrgbled1_cry[2] , \un7_owvrgbled1_cry[0] , 
         \un15_owvrgbled1_cry[28] , \owvrgbled1_c[2] , 
         \un15_owvrgbled1_cry[24] , un15_owvrgbled1_lt24, un15_owvrgbled1_df24, 
         un15_owvrgbled1_lt22, un15_owvrgbled1_df22, \un15_owvrgbled1_cry[20] , 
         un15_owvrgbled1_lt20, un15_owvrgbled1_df20, un15_owvrgbled1_lt18, 
         un15_owvrgbled1_df18, \un15_owvrgbled1_cry[16] , un15_owvrgbled1_lt16, 
         un15_owvrgbled1_df16, \un15_owvrgbled1_cry[14] , 
         \un15_owvrgbled1_cry[12] , \un15_owvrgbled1_cry[10] , 
         \un15_owvrgbled1_cry[8] , \un15_owvrgbled1_cry[6] , 
         \un15_owvrgbled1_cry[4] , \un15_owvrgbled1_cry[2] , 
         \rgbled_flash_b/rvcntnum_tri59lto25_3 , 
         \rgbled_flash_b/rvcntnum_tri59lto25_2 , 
         \rgbled_flash_b/rvcntnum_tri60 , 
         \rgbled_flash_b/rvcntnum_tri59lto25_5 , \rgbled_flash_b/N_12_7 , 
         \rgbled_flash_b/un1_rvcntnum_tri60[0] , 
         \rgbled_flash_b/un1_rvcntnum_saw , 
         \rgbled_flash_b/rvcntnum_saw_15[9] , 
         \rgbled_flash_b/rvcntnum_saw_i[0] , 
         \rgbled_flash_b/rvcntnum_saw_15[11] , 
         \rgbled_flash_b/rvcntnum_saw_15[10] , 
         \rgbled_flash_b/rvcntnum_saw_15[17] , 
         \rgbled_flash_b/rvcntnum_saw_15[16] , 
         \rgbled_flash_b/rvcntnum_saw_15[21] , 
         \rgbled_flash_b/rvcntnum_saw_15[18] , 
         \rgbled_flash_b/rvcntnum_saw_15[25] , 
         \rgbled_flash_b/rvcntnum_saw_15[24] , 
         \rgbled_flash_b/rvcntnum_saw_15[26] , VCC, 
         \rgbled_flash_b/un1_rvcntnum_sawlt26 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lto25_0 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lt25 , 
         \rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_5 , 
         \rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_4 , 
         \rgbled_flash_g/rvcntnum_tri43lto25_4 , 
         \rgbled_flash_g/rvcntnum_tri43lto25_3 , 
         \rgbled_flash_g/rvcntnum_tri44 , \rgbled_flash_g/rvcntnum_tri43lt26 , 
         \rgbled_flash_g/un1_rvcntnum_tri44[0] , 
         \rgbled_flash_g/un1_rvcntnum_saw , 
         \rgbled_flash_g/rvcntnum_saw_11[9] , 
         \rgbled_flash_g/rvcntnum_saw_i[0] , 
         \rgbled_flash_g/rvcntnum_saw_11[11] , 
         \rgbled_flash_g/rvcntnum_saw_11[10] , 
         \rgbled_flash_g/rvcntnum_saw_11[17] , 
         \rgbled_flash_g/rvcntnum_saw_11[16] , 
         \rgbled_flash_g/rvcntnum_saw_11[21] , 
         \rgbled_flash_g/rvcntnum_saw_11[18] , 
         \rgbled_flash_g/rvcntnum_saw_11[25] , 
         \rgbled_flash_g/rvcntnum_saw_11[24] , 
         \rgbled_flash_g/rvcntnum_saw_11[26] , 
         \rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_4 , 
         \rgbled_flash_g/un1_rvcntnum_sawlt26 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lto25_0 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lt25 , 
         \rgbled_flash_r/un1_rvcntnum_saw , \rgbled_flash_r/rvcntnum_saw_7[9] , 
         \rgbled_flash_r/rvcntnum_saw_i[0] , 
         \rgbled_flash_r/rvcntnum_saw_7[11] , 
         \rgbled_flash_r/rvcntnum_saw_7[10] , 
         \rgbled_flash_r/rvcntnum_saw_7[17] , 
         \rgbled_flash_r/rvcntnum_saw_7[16] , 
         \rgbled_flash_r/rvcntnum_saw_7[21] , 
         \rgbled_flash_r/rvcntnum_saw_7[18] , 
         \rgbled_flash_r/rvcntnum_saw_7[25] , 
         \rgbled_flash_r/rvcntnum_saw_7[24] , 
         \rgbled_flash_r/un1_rvcntnum_sawlt26 , 
         \rgbled_flash_r/rvcntnum_saw_7[26] , \pwm/un1_rvcntnum_sawlto25 , 
         \pwm/rvcntnum_saw_3[3] , \pwm/rvcntnum_saw_3[2] , 
         \pwm/rvcntnum_saw_3[5] , \pwm/rvcntnum_saw_3[4] , 
         \pwm/rvcntnum_saw_3[7] , \pwm/rvcntnum_saw_3[6] , 
         \pwm/rvcntnum_saw_3[9] , \pwm/rvcntnum_saw_3[8] , 
         \pwm/rvcntnum_saw_3[15] , \pwm/rvcntnum_saw_3[11] , 
         \pwm/rvcntnum_saw_3[17] , \pwm/rvcntnum_saw_3[16] , 
         \pwm/rvcntnum_saw_3[23] , \pwm/rvcntnum_saw_3[20] , 
         \pwm/rvcntnum_saw_3[25] , \pwm/rvcntnum_saw_3[24] , 
         \rgbled_flash_b/wvrgbled_pwm_b[0] , 
         \rgbled_flash_g/wvrgbled_pwm_g[0] , 
         \rgbled_flash_b/un1_rvcntnum_sawlto18_1 , 
         \rgbled_flash_b/un1_rvcntnum_sawlt18 , 
         \rgbled_flash_b/un1_rvcntnum_sawlt21 , 
         \rgbled_flash_b/un1_rvcntnum_sawlto15_1 , 
         \rgbled_flash_b/un1_rvcntnum_sawlt11 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lto17_0 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lt17 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lt20 , 
         \rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_4 , 
         \rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_3 , 
         \rgbled_flash_b/un1_rvcntnum_saw_1lto14_1 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lto17_0 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lt17 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lt20 , 
         \rgbled_flash_g/un1_rvcntnum_sawlto20_0 , 
         \rgbled_flash_g/un1_rvcntnum_sawlt18 , 
         \rgbled_flash_g/rvcntnum_tri43lt19_2 , 
         \rgbled_flash_g/un1_rvcntnum_sawlt21 , 
         \rgbled_flash_g/un1_rvcntnum_sawlto15_2 , 
         \rgbled_flash_g/un1_rvcntnum_sawlt11 , 
         \rgbled_flash_g/un1_rvcntnum_saw_1lto14_2 , 
         \rgbled_flash_r/un1_rvcntnum_saw_1lto26_1 , 
         \rgbled_flash_r/un1_rvcntnum_saw_1lt22 , 
         \rgbled_flash_r/rvcntnum_tri27lt25 , 
         \rgbled_flash_r/un1_rvcntnum_sawlto18_0 , 
         \rgbled_flash_r/un1_rvcntnum_sawlt18 , 
         \rgbled_flash_r/un1_rvcntnum_sawlt21 , 
         \rgbled_flash_r/rvcntnum_tri27lto19_0 , 
         \rgbled_flash_r/rvcntnum_tri27lto17_0 , 
         \rgbled_flash_r/rvcntnum_tri27lto14_1 , 
         \rgbled_flash_r/rvcntnum_tri27lt14 , 
         \rgbled_flash_r/rvcntnum_tri27lt20 , 
         \rgbled_flash_r/un1_rvcntnum_sawlto15_1 , 
         \rgbled_flash_r/un1_rvcntnum_sawlt11 , 
         \rgbled_flash_r/un1_rvcntnum_saw_1lt17 , 
         \rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_3 , 
         \rgbled_flash_r/N_15_7 , \pwm/un1_rvcntnum_sawlt20 , 
         \pwm/un1_rvcntnum_sawlt25 , \pwm/un1_rvcntnum_sawlto17_1 , 
         \pwm/un1_rvcntnum_sawlt17 , \pwm/un1_rvcntnum_sawlto14_2 , irst_n_c, 
         VCCI;

  SLICE_0 SLICE_0( .B1(\rgbled_flash_b.un1_rvcntnum_tri60f[0] ), 
    .A1(\wvrgbled_pwm_bf[0] ), .FCO(\un15_owvrgbled1_cry[0] ));
  rgbled_flash_b_SLICE_1 \rgbled_flash_b/SLICE_1 ( 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[31] ), .DI0(\wvrgbled_pwm_b[31] ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_30 ), 
    .F0(\wvrgbled_pwm_b[31] ), .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[31] ));
  rgbled_flash_b_SLICE_2 \rgbled_flash_b/SLICE_2 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[30] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[29] ), .DI1(\wvrgbled_pwm_b[30] ), 
    .DI0(\wvrgbled_pwm_b[29] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_28 ), .F0(\wvrgbled_pwm_b[29] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[29] ), .F1(\wvrgbled_pwm_b[30] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[30] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_30 ));
  rgbled_flash_b_SLICE_3 \rgbled_flash_b/SLICE_3 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[28] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[27] ), .DI1(\wvrgbled_pwm_b[28] ), 
    .DI0(\wvrgbled_pwm_b[27] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_26 ), .F0(\wvrgbled_pwm_b[27] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[27] ), .F1(\wvrgbled_pwm_b[28] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[28] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_28 ));
  rgbled_flash_b_SLICE_4 \rgbled_flash_b/SLICE_4 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[26] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[25] ), .DI1(\wvrgbled_pwm_b[26] ), 
    .DI0(\wvrgbled_pwm_b[25] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_24 ), .F0(\wvrgbled_pwm_b[25] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[25] ), .F1(\wvrgbled_pwm_b[26] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[26] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_26 ));
  rgbled_flash_b_SLICE_5 \rgbled_flash_b/SLICE_5 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[24] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[23] ), .DI1(\wvrgbled_pwm_b[24] ), 
    .DI0(\wvrgbled_pwm_b[23] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_22 ), .F0(\wvrgbled_pwm_b[23] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[23] ), .F1(\wvrgbled_pwm_b[24] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[24] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_24 ));
  rgbled_flash_b_SLICE_6 \rgbled_flash_b/SLICE_6 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[22] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[21] ), .DI1(\wvrgbled_pwm_b[22] ), 
    .DI0(\wvrgbled_pwm_b[21] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_20 ), .F0(\wvrgbled_pwm_b[21] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[21] ), .F1(\wvrgbled_pwm_b[22] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[22] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_22 ));
  rgbled_flash_b_SLICE_7 \rgbled_flash_b/SLICE_7 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[20] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[19] ), .DI1(\wvrgbled_pwm_b[20] ), 
    .DI0(\wvrgbled_pwm_b[19] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_18 ), .F0(\wvrgbled_pwm_b[19] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[19] ), .F1(\wvrgbled_pwm_b[20] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[20] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_20 ));
  rgbled_flash_b_SLICE_8 \rgbled_flash_b/SLICE_8 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[18] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[17] ), .DI1(\wvrgbled_pwm_b[18] ), 
    .DI0(\wvrgbled_pwm_b[17] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_16 ), .F0(\wvrgbled_pwm_b[17] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[17] ), .F1(\wvrgbled_pwm_b[18] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[18] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_18 ));
  rgbled_flash_b_SLICE_9 \rgbled_flash_b/SLICE_9 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[16] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[15] ), .DI1(\wvrgbled_pwm_b[16] ), 
    .DI0(\wvrgbled_pwm_b[15] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_14 ), .F0(\wvrgbled_pwm_b[15] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[15] ), .F1(\wvrgbled_pwm_b[16] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[16] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_16 ));
  rgbled_flash_b_SLICE_10 \rgbled_flash_b/SLICE_10 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[14] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[13] ), .DI1(\wvrgbled_pwm_b[14] ), 
    .DI0(\wvrgbled_pwm_b[13] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_12 ), .F0(\wvrgbled_pwm_b[13] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[13] ), .F1(\wvrgbled_pwm_b[14] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[14] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_14 ));
  rgbled_flash_b_SLICE_11 \rgbled_flash_b/SLICE_11 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[12] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[11] ), .DI1(\wvrgbled_pwm_b[12] ), 
    .DI0(\wvrgbled_pwm_b[11] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_10 ), .F0(\wvrgbled_pwm_b[11] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[11] ), .F1(\wvrgbled_pwm_b[12] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[12] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_12 ));
  rgbled_flash_b_SLICE_12 \rgbled_flash_b/SLICE_12 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[10] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[9] ), .DI1(\wvrgbled_pwm_b[10] ), 
    .DI0(\wvrgbled_pwm_b[9] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_8 ), .F0(\wvrgbled_pwm_b[9] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[9] ), .F1(\wvrgbled_pwm_b[10] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[10] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_10 ));
  rgbled_flash_b_SLICE_13 \rgbled_flash_b/SLICE_13 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[8] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[7] ), .DI1(\wvrgbled_pwm_b[8] ), 
    .DI0(\wvrgbled_pwm_b[7] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_6 ), .F0(\wvrgbled_pwm_b[7] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[7] ), .F1(\wvrgbled_pwm_b[8] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[8] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_8 ));
  rgbled_flash_b_SLICE_14 \rgbled_flash_b/SLICE_14 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[6] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[5] ), .DI1(\wvrgbled_pwm_b[6] ), 
    .DI0(\wvrgbled_pwm_b[5] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_4 ), .F0(\wvrgbled_pwm_b[5] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[5] ), .F1(\wvrgbled_pwm_b[6] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[6] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_6 ));
  rgbled_flash_b_SLICE_15 \rgbled_flash_b/SLICE_15 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[4] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[3] ), .DI1(\wvrgbled_pwm_b[4] ), 
    .DI0(\wvrgbled_pwm_b[3] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_2 ), .F0(\wvrgbled_pwm_b[3] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[3] ), .F1(\wvrgbled_pwm_b[4] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[4] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_4 ));
  rgbled_flash_b_SLICE_16 \rgbled_flash_b/SLICE_16 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A1(\rgbled_flash_b/wvrgbled_pwm_bf[2] ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .A0(\rgbled_flash_b/wvrgbled_pwm_bf[1] ), .DI1(\wvrgbled_pwm_b[2] ), 
    .DI0(\wvrgbled_pwm_b[1] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un1_rvcntnum_tri_cry_0 ), .F0(\wvrgbled_pwm_b[1] ), 
    .Q0(\rgbled_flash_b/wvrgbled_pwm_bf[1] ), .F1(\wvrgbled_pwm_b[2] ), 
    .Q1(\rgbled_flash_b/wvrgbled_pwm_bf[2] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_2 ));
  rgbled_flash_b_SLICE_17 \rgbled_flash_b/SLICE_17 ( 
    .B1(\rgbled_flash_b.un1_rvcntnum_tri60f[0] ), .A1(\wvrgbled_pwm_bf[0] ), 
    .FCO(\rgbled_flash_b/un1_rvcntnum_tri_cry_0 ));
  rgbled_flash_b_SLICE_18 \rgbled_flash_b/SLICE_18 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[25] ), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_24 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S0 ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S1 ));
  rgbled_flash_b_SLICE_19 \rgbled_flash_b/SLICE_19 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[24] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[23] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[23] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_22 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[23] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[23] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw_cry_23_0_S1 ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_24 ));
  rgbled_flash_b_SLICE_20 \rgbled_flash_b/SLICE_20 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[21] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[22] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_20 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw_cry_21_0_S0 ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[22] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[22] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_22 ));
  rgbled_flash_b_SLICE_21 \rgbled_flash_b/SLICE_21 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[20] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[19] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[20] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[19] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_18 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[19] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[19] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[20] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[20] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_20 ));
  rgbled_flash_b_SLICE_22 \rgbled_flash_b/SLICE_22 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[18] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[17] ), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_16 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S0 ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S1 ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_18 ));
  rgbled_flash_b_SLICE_23 \rgbled_flash_b/SLICE_23 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[16] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[15] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[15] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_14 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[15] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[15] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw_cry_15_0_S1 ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_16 ));
  rgbled_flash_b_SLICE_24 \rgbled_flash_b/SLICE_24 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[14] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[13] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[14] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[13] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_12 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[13] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[13] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[14] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[14] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_14 ));
  rgbled_flash_b_SLICE_25 \rgbled_flash_b/SLICE_25 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[12] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[11] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[12] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_10 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw_cry_11_0_S0 ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[12] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[12] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_12 ));
  rgbled_flash_b_SLICE_26 \rgbled_flash_b/SLICE_26 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[10] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[9] ), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_8 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S0 ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S1 ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_10 ));
  rgbled_flash_b_SLICE_27 \rgbled_flash_b/SLICE_27 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[8] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[7] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[8] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[7] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_6 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[7] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[7] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[8] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[8] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_8 ));
  rgbled_flash_b_SLICE_28 \rgbled_flash_b/SLICE_28 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[6] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[5] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[6] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[5] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_4 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[5] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[5] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[6] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[6] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_6 ));
  rgbled_flash_b_SLICE_29 \rgbled_flash_b/SLICE_29 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[4] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[3] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[4] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[3] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_2 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[3] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[3] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[4] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[4] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_4 ));
  rgbled_flash_b_SLICE_30 \rgbled_flash_b/SLICE_30 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[2] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[1] ), 
    .DI1(\rgbled_flash_b/un50_rvcntnum_saw[2] ), 
    .DI0(\rgbled_flash_b/un50_rvcntnum_saw[1] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_b/un50_rvcntnum_saw_cry_0 ), 
    .F0(\rgbled_flash_b/un50_rvcntnum_saw[1] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[1] ), 
    .F1(\rgbled_flash_b/un50_rvcntnum_saw[2] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[2] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_2 ));
  rgbled_flash_b_SLICE_31 \rgbled_flash_b/SLICE_31 ( 
    .A1(\rgbled_flash_b/rvcntnum_saw[0] ), 
    .FCO(\rgbled_flash_b/un50_rvcntnum_saw_cry_0 ));
  rgbled_flash_g_SLICE_32 \rgbled_flash_g/SLICE_32 ( 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[31] ), .DI0(\wvrgbled_pwm_g[31] ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_30 ), 
    .F0(\wvrgbled_pwm_g[31] ), .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[31] ));
  rgbled_flash_g_SLICE_33 \rgbled_flash_g/SLICE_33 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[30] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[29] ), .DI1(\wvrgbled_pwm_g[30] ), 
    .DI0(\wvrgbled_pwm_g[29] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_28 ), .F0(\wvrgbled_pwm_g[29] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[29] ), .F1(\wvrgbled_pwm_g[30] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[30] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_30 ));
  rgbled_flash_g_SLICE_34 \rgbled_flash_g/SLICE_34 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[28] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[27] ), .DI1(\wvrgbled_pwm_g[28] ), 
    .DI0(\wvrgbled_pwm_g[27] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_26 ), .F0(\wvrgbled_pwm_g[27] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[27] ), .F1(\wvrgbled_pwm_g[28] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[28] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_28 ));
  rgbled_flash_g_SLICE_35 \rgbled_flash_g/SLICE_35 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[26] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[25] ), .DI1(\wvrgbled_pwm_g[26] ), 
    .DI0(\wvrgbled_pwm_g[25] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_24 ), .F0(\wvrgbled_pwm_g[25] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[25] ), .F1(\wvrgbled_pwm_g[26] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[26] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_26 ));
  rgbled_flash_g_SLICE_36 \rgbled_flash_g/SLICE_36 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[24] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[23] ), .DI1(\wvrgbled_pwm_g[24] ), 
    .DI0(\wvrgbled_pwm_g[23] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_22 ), .F0(\wvrgbled_pwm_g[23] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[23] ), .F1(\wvrgbled_pwm_g[24] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[24] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_24 ));
  rgbled_flash_g_SLICE_37 \rgbled_flash_g/SLICE_37 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[22] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[21] ), .DI1(\wvrgbled_pwm_g[22] ), 
    .DI0(\wvrgbled_pwm_g[21] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_20 ), .F0(\wvrgbled_pwm_g[21] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[21] ), .F1(\wvrgbled_pwm_g[22] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[22] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_22 ));
  rgbled_flash_g_SLICE_38 \rgbled_flash_g/SLICE_38 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[20] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[19] ), .DI1(\wvrgbled_pwm_g[20] ), 
    .DI0(\wvrgbled_pwm_g[19] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_18 ), .F0(\wvrgbled_pwm_g[19] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[19] ), .F1(\wvrgbled_pwm_g[20] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[20] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_20 ));
  rgbled_flash_g_SLICE_39 \rgbled_flash_g/SLICE_39 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[18] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[17] ), .DI1(\wvrgbled_pwm_g[18] ), 
    .DI0(\wvrgbled_pwm_g[17] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_16 ), .F0(\wvrgbled_pwm_g[17] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[17] ), .F1(\wvrgbled_pwm_g[18] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[18] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_18 ));
  rgbled_flash_g_SLICE_40 \rgbled_flash_g/SLICE_40 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[16] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[15] ), .DI1(\wvrgbled_pwm_g[16] ), 
    .DI0(\wvrgbled_pwm_g[15] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_14 ), .F0(\wvrgbled_pwm_g[15] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[15] ), .F1(\wvrgbled_pwm_g[16] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[16] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_16 ));
  rgbled_flash_g_SLICE_41 \rgbled_flash_g/SLICE_41 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[14] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[13] ), .DI1(\wvrgbled_pwm_g[14] ), 
    .DI0(\wvrgbled_pwm_g[13] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_12 ), .F0(\wvrgbled_pwm_g[13] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[13] ), .F1(\wvrgbled_pwm_g[14] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[14] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_14 ));
  rgbled_flash_g_SLICE_42 \rgbled_flash_g/SLICE_42 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[12] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[11] ), .DI1(\wvrgbled_pwm_g[12] ), 
    .DI0(\wvrgbled_pwm_g[11] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_10 ), .F0(\wvrgbled_pwm_g[11] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[11] ), .F1(\wvrgbled_pwm_g[12] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[12] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_12 ));
  rgbled_flash_g_SLICE_43 \rgbled_flash_g/SLICE_43 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[10] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[9] ), .DI1(\wvrgbled_pwm_g[10] ), 
    .DI0(\wvrgbled_pwm_g[9] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_8 ), .F0(\wvrgbled_pwm_g[9] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[9] ), .F1(\wvrgbled_pwm_g[10] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[10] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_10 ));
  rgbled_flash_g_SLICE_44 \rgbled_flash_g/SLICE_44 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[8] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[7] ), .DI1(\wvrgbled_pwm_g[8] ), 
    .DI0(\wvrgbled_pwm_g[7] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_6 ), .F0(\wvrgbled_pwm_g[7] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[7] ), .F1(\wvrgbled_pwm_g[8] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[8] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_8 ));
  rgbled_flash_g_SLICE_45 \rgbled_flash_g/SLICE_45 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[6] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[5] ), .DI1(\wvrgbled_pwm_g[6] ), 
    .DI0(\wvrgbled_pwm_g[5] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_4 ), .F0(\wvrgbled_pwm_g[5] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[5] ), .F1(\wvrgbled_pwm_g[6] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[6] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_6 ));
  rgbled_flash_g_SLICE_46 \rgbled_flash_g/SLICE_46 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[4] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[3] ), .DI1(\wvrgbled_pwm_g[4] ), 
    .DI0(\wvrgbled_pwm_g[3] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_2 ), .F0(\wvrgbled_pwm_g[3] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[3] ), .F1(\wvrgbled_pwm_g[4] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[4] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_4 ));
  rgbled_flash_g_SLICE_47 \rgbled_flash_g/SLICE_47 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A1(\rgbled_flash_g/wvrgbled_pwm_gf[2] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .A0(\rgbled_flash_g/wvrgbled_pwm_gf[1] ), .DI1(\wvrgbled_pwm_g[2] ), 
    .DI0(\wvrgbled_pwm_g[1] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un1_rvcntnum_tri_cry_0 ), .F0(\wvrgbled_pwm_g[1] ), 
    .Q0(\rgbled_flash_g/wvrgbled_pwm_gf[1] ), .F1(\wvrgbled_pwm_g[2] ), 
    .Q1(\rgbled_flash_g/wvrgbled_pwm_gf[2] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_2 ));
  rgbled_flash_g_SLICE_48 \rgbled_flash_g/SLICE_48 ( 
    .B1(\rgbled_flash_g.un1_rvcntnum_tri44f[0] ), .A1(\wvrgbled_pwm_gf[0] ), 
    .FCO(\rgbled_flash_g/un1_rvcntnum_tri_cry_0 ));
  rgbled_flash_g_SLICE_49 \rgbled_flash_g/SLICE_49 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[25] ), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_24 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S0 ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S1 ));
  rgbled_flash_g_SLICE_50 \rgbled_flash_g/SLICE_50 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[24] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[23] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[23] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_22 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[23] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[23] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw_cry_23_0_S1 ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_24 ));
  rgbled_flash_g_SLICE_51 \rgbled_flash_g/SLICE_51 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[21] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[22] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_20 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw_cry_21_0_S0 ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[22] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[22] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_22 ));
  rgbled_flash_g_SLICE_52 \rgbled_flash_g/SLICE_52 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[20] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[19] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[20] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[19] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_18 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[19] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[19] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[20] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[20] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_20 ));
  rgbled_flash_g_SLICE_53 \rgbled_flash_g/SLICE_53 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[18] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[17] ), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_16 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S0 ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S1 ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_18 ));
  rgbled_flash_g_SLICE_54 \rgbled_flash_g/SLICE_54 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[16] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[15] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[15] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_14 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[15] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[15] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw_cry_15_0_S1 ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_16 ));
  rgbled_flash_g_SLICE_55 \rgbled_flash_g/SLICE_55 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[14] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[13] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[14] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[13] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_12 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[13] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[13] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[14] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[14] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_14 ));
  rgbled_flash_g_SLICE_56 \rgbled_flash_g/SLICE_56 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[12] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[11] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[12] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_10 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw_cry_11_0_S0 ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[12] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[12] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_12 ));
  rgbled_flash_g_SLICE_57 \rgbled_flash_g/SLICE_57 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[10] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[9] ), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_8 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S0 ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S1 ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_10 ));
  rgbled_flash_g_SLICE_58 \rgbled_flash_g/SLICE_58 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[8] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[7] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[8] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[7] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_6 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[7] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[7] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[8] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[8] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_8 ));
  rgbled_flash_g_SLICE_59 \rgbled_flash_g/SLICE_59 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[6] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[5] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[6] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[5] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_4 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[5] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[5] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[6] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[6] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_6 ));
  rgbled_flash_g_SLICE_60 \rgbled_flash_g/SLICE_60 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[4] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[3] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[4] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[3] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_2 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[3] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[3] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[4] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[4] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_4 ));
  rgbled_flash_g_SLICE_61 \rgbled_flash_g/SLICE_61 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[2] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[1] ), 
    .DI1(\rgbled_flash_g/un35_rvcntnum_saw[2] ), 
    .DI0(\rgbled_flash_g/un35_rvcntnum_saw[1] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_g/un35_rvcntnum_saw_cry_0 ), 
    .F0(\rgbled_flash_g/un35_rvcntnum_saw[1] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[1] ), 
    .F1(\rgbled_flash_g/un35_rvcntnum_saw[2] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[2] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_2 ));
  rgbled_flash_g_SLICE_62 \rgbled_flash_g/SLICE_62 ( 
    .A1(\rgbled_flash_g/rvcntnum_saw[0] ), 
    .FCO(\rgbled_flash_g/un35_rvcntnum_saw_cry_0 ));
  rgbled_flash_r_SLICE_63 \rgbled_flash_r/SLICE_63 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[25] ), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_24 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S0 ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S1 ));
  rgbled_flash_r_SLICE_64 \rgbled_flash_r/SLICE_64 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[24] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[23] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[23] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_22 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[23] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[23] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw_cry_23_0_S1 ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_24 ));
  rgbled_flash_r_SLICE_65 \rgbled_flash_r/SLICE_65 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[21] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[22] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_20 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw_cry_21_0_S0 ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[22] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[22] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_22 ));
  rgbled_flash_r_SLICE_66 \rgbled_flash_r/SLICE_66 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[20] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[19] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[20] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[19] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_18 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[19] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[19] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[20] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[20] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_20 ));
  rgbled_flash_r_SLICE_67 \rgbled_flash_r/SLICE_67 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[18] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[17] ), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_16 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S0 ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S1 ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_18 ));
  rgbled_flash_r_SLICE_68 \rgbled_flash_r/SLICE_68 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[16] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[15] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[15] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_14 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[15] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[15] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw_cry_15_0_S1 ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_16 ));
  rgbled_flash_r_SLICE_69 \rgbled_flash_r/SLICE_69 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[14] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[13] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[14] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[13] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_12 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[13] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[13] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[14] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[14] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_14 ));
  rgbled_flash_r_SLICE_70 \rgbled_flash_r/SLICE_70 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[12] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[11] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[12] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_10 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw_cry_11_0_S0 ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[12] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[12] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_12 ));
  rgbled_flash_r_SLICE_71 \rgbled_flash_r/SLICE_71 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[10] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[9] ), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_8 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S0 ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S1 ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_10 ));
  rgbled_flash_r_SLICE_72 \rgbled_flash_r/SLICE_72 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[8] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[7] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[8] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[7] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_6 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[7] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[7] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[8] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[8] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_8 ));
  rgbled_flash_r_SLICE_73 \rgbled_flash_r/SLICE_73 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[6] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[5] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[6] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[5] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_4 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[5] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[5] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[6] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[6] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_6 ));
  rgbled_flash_r_SLICE_74 \rgbled_flash_r/SLICE_74 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[4] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[3] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[4] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[3] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_2 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[3] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[3] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[4] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[4] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_4 ));
  rgbled_flash_r_SLICE_75 \rgbled_flash_r/SLICE_75 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[2] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[1] ), 
    .DI1(\rgbled_flash_r/un20_rvcntnum_saw[2] ), 
    .DI0(\rgbled_flash_r/un20_rvcntnum_saw[1] ), .CLK(iclk_c), 
    .FCI(\rgbled_flash_r/un20_rvcntnum_saw_cry_0 ), 
    .F0(\rgbled_flash_r/un20_rvcntnum_saw[1] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[1] ), 
    .F1(\rgbled_flash_r/un20_rvcntnum_saw[2] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[2] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_2 ));
  rgbled_flash_r_SLICE_76 \rgbled_flash_r/SLICE_76 ( 
    .A1(\rgbled_flash_r/rvcntnum_saw[0] ), 
    .FCO(\rgbled_flash_r/un20_rvcntnum_saw_cry_0 ));
  rgbled_flash_r_SLICE_77 \rgbled_flash_r/SLICE_77 ( 
    .C0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .B0(\rgbled_flash_r/rvcntnum_tri27lt26 ), .A0(\wvrgbled_pwm_r[31] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[31] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[30] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[31] ), .Q0(\wvrgbled_pwm_r[31] ));
  rgbled_flash_r_SLICE_78 \rgbled_flash_r/SLICE_78 ( .C1(\wvrgbled_pwm_r[30] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[29] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[30] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[29] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[28] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[29] ), .Q0(\wvrgbled_pwm_r[29] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[30] ), .Q1(\wvrgbled_pwm_r[30] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[30] ));
  rgbled_flash_r_SLICE_79 \rgbled_flash_r/SLICE_79 ( .C1(\wvrgbled_pwm_r[28] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[27] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[28] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[27] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[26] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[27] ), .Q0(\wvrgbled_pwm_r[27] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[28] ), .Q1(\wvrgbled_pwm_r[28] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[28] ));
  rgbled_flash_r_SLICE_80 \rgbled_flash_r/SLICE_80 ( .C1(\wvrgbled_pwm_r[26] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[25] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[26] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[25] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[24] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[25] ), .Q0(\wvrgbled_pwm_r[25] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[26] ), .Q1(\wvrgbled_pwm_r[26] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[26] ));
  rgbled_flash_r_SLICE_81 \rgbled_flash_r/SLICE_81 ( .C1(\wvrgbled_pwm_r[24] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[23] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[24] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[23] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[22] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[23] ), .Q0(\wvrgbled_pwm_r[23] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[24] ), .Q1(\wvrgbled_pwm_r[24] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[24] ));
  rgbled_flash_r_SLICE_82 \rgbled_flash_r/SLICE_82 ( .C1(\wvrgbled_pwm_r[22] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[21] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[22] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[21] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[20] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[21] ), .Q0(\wvrgbled_pwm_r[21] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[22] ), .Q1(\wvrgbled_pwm_r[22] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[22] ));
  rgbled_flash_r_SLICE_83 \rgbled_flash_r/SLICE_83 ( .C1(\wvrgbled_pwm_r[20] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[19] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[20] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[19] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[18] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[19] ), .Q0(\wvrgbled_pwm_r[19] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[20] ), .Q1(\wvrgbled_pwm_r[20] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[20] ));
  rgbled_flash_r_SLICE_84 \rgbled_flash_r/SLICE_84 ( .C1(\wvrgbled_pwm_r[18] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[17] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[18] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[17] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[16] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[17] ), .Q0(\wvrgbled_pwm_r[17] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[18] ), .Q1(\wvrgbled_pwm_r[18] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[18] ));
  rgbled_flash_r_SLICE_85 \rgbled_flash_r/SLICE_85 ( .C1(\wvrgbled_pwm_r[16] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[15] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[16] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[15] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[14] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[15] ), .Q0(\wvrgbled_pwm_r[15] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[16] ), .Q1(\wvrgbled_pwm_r[16] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[16] ));
  rgbled_flash_r_SLICE_86 \rgbled_flash_r/SLICE_86 ( .C1(\wvrgbled_pwm_r[14] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[13] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[14] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[13] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[12] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[13] ), .Q0(\wvrgbled_pwm_r[13] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[14] ), .Q1(\wvrgbled_pwm_r[14] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[14] ));
  rgbled_flash_r_SLICE_87 \rgbled_flash_r/SLICE_87 ( .C1(\wvrgbled_pwm_r[12] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[11] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[12] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[11] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[10] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[11] ), .Q0(\wvrgbled_pwm_r[11] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[12] ), .Q1(\wvrgbled_pwm_r[12] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[12] ));
  rgbled_flash_r_SLICE_88 \rgbled_flash_r/SLICE_88 ( .C1(\wvrgbled_pwm_r[10] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[9] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[10] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[9] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[8] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[9] ), .Q0(\wvrgbled_pwm_r[9] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[10] ), .Q1(\wvrgbled_pwm_r[10] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[10] ));
  rgbled_flash_r_SLICE_89 \rgbled_flash_r/SLICE_89 ( .C1(\wvrgbled_pwm_r[8] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[7] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[8] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[7] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[6] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[7] ), .Q0(\wvrgbled_pwm_r[7] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[8] ), .Q1(\wvrgbled_pwm_r[8] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[8] ));
  rgbled_flash_r_SLICE_90 \rgbled_flash_r/SLICE_90 ( .C1(\wvrgbled_pwm_r[6] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[5] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[6] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[5] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[4] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[5] ), .Q0(\wvrgbled_pwm_r[5] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[6] ), .Q1(\wvrgbled_pwm_r[6] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[6] ));
  rgbled_flash_r_SLICE_91 \rgbled_flash_r/SLICE_91 ( .C1(\wvrgbled_pwm_r[4] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[3] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[4] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[3] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[2] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[3] ), .Q0(\wvrgbled_pwm_r[3] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[4] ), .Q1(\wvrgbled_pwm_r[4] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[4] ));
  rgbled_flash_r_SLICE_92 \rgbled_flash_r/SLICE_92 ( .C1(\wvrgbled_pwm_r[2] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), .C0(\wvrgbled_pwm_r[1] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[2] ), 
    .DI0(\rgbled_flash_r/rvcntnum_tri_s[1] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .FCI(\rgbled_flash_r/rvcntnum_tri_cry[0] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri_s[1] ), .Q0(\wvrgbled_pwm_r[1] ), 
    .F1(\rgbled_flash_r/rvcntnum_tri_s[2] ), .Q1(\wvrgbled_pwm_r[2] ), 
    .FCO(\rgbled_flash_r/rvcntnum_tri_cry[2] ));
  rgbled_flash_r_SLICE_93 \rgbled_flash_r/SLICE_93 ( .C1(\wvrgbled_pwm_r[0] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .B0(\rgbled_flash_r/rvcntnum_tri ), 
    .DI1(\rgbled_flash_r/rvcntnum_tri_s[0] ), .CE(\rgbled_flash_r/N_6_i ), 
    .CLK(iclk_c), .F1(\rgbled_flash_r/rvcntnum_tri_s[0] ), 
    .Q1(\wvrgbled_pwm_r[0] ), .FCO(\rgbled_flash_r/rvcntnum_tri_cry[0] ));
  pwm_SLICE_94 \pwm/SLICE_94 ( .A0(\wvpwm[25] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_22 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_s_23_0_S0 ));
  pwm_SLICE_95 \pwm/SLICE_95 ( .A1(\wvpwm[24] ), .A0(\wvpwm[23] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_20 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_21_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1_cry_21_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_22 ));
  pwm_SLICE_96 \pwm/SLICE_96 ( .A1(\wvpwm[22] ), .A0(\wvpwm[21] ), 
    .DI1(\pwm/un5_rvcntnum_saw_1[22] ), .DI0(\pwm/un5_rvcntnum_saw_1[21] ), 
    .CLK(iclk_c), .FCI(\pwm/un5_rvcntnum_saw_1_cry_18 ), 
    .F0(\pwm/un5_rvcntnum_saw_1[21] ), .Q0(\wvpwm[21] ), 
    .F1(\pwm/un5_rvcntnum_saw_1[22] ), .Q1(\wvpwm[22] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_20 ));
  pwm_SLICE_97 \pwm/SLICE_97 ( .A1(\wvpwm[20] ), .A0(\wvpwm[19] ), 
    .DI0(\pwm/un5_rvcntnum_saw_1[19] ), .CLK(iclk_c), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_16 ), .F0(\pwm/un5_rvcntnum_saw_1[19] ), 
    .Q0(\wvpwm[19] ), .F1(\pwm/un5_rvcntnum_saw_1_cry_17_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_18 ));
  pwm_SLICE_98 \pwm/SLICE_98 ( .A1(\wvpwm[18] ), .A0(\wvpwm[17] ), 
    .DI1(\pwm/un5_rvcntnum_saw_1[18] ), .CLK(iclk_c), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_14 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_15_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1[18] ), .Q1(\wvpwm[18] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_16 ));
  pwm_SLICE_99 \pwm/SLICE_99 ( .A1(\wvpwm[16] ), .A0(\wvpwm[15] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_12 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_13_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1_cry_13_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_14 ));
  pwm_SLICE_100 \pwm/SLICE_100 ( .A1(\wvpwm[14] ), .A0(\wvpwm[13] ), 
    .DI1(\pwm/un5_rvcntnum_saw_1[14] ), .DI0(\pwm/un5_rvcntnum_saw_1[13] ), 
    .CLK(iclk_c), .FCI(\pwm/un5_rvcntnum_saw_1_cry_10 ), 
    .F0(\pwm/un5_rvcntnum_saw_1[13] ), .Q0(\wvpwm[13] ), 
    .F1(\pwm/un5_rvcntnum_saw_1[14] ), .Q1(\wvpwm[14] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_12 ));
  pwm_SLICE_101 \pwm/SLICE_101 ( .A1(\wvpwm[12] ), .A0(\wvpwm[11] ), 
    .DI1(\pwm/un5_rvcntnum_saw_1[12] ), .CLK(iclk_c), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_8 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_9_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1[12] ), .Q1(\wvpwm[12] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_10 ));
  pwm_SLICE_102 \pwm/SLICE_102 ( .A1(\wvpwm[10] ), .A0(\wvpwm[9] ), 
    .DI1(\pwm/un5_rvcntnum_saw_1[10] ), .CLK(iclk_c), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_6 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_7_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1[10] ), .Q1(\wvpwm[10] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_8 ));
  pwm_SLICE_103 \pwm/SLICE_103 ( .A1(\wvpwm[8] ), .A0(\wvpwm[7] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_4 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_5_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1_cry_5_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_6 ));
  pwm_SLICE_104 \pwm/SLICE_104 ( .A1(\wvpwm[6] ), .A0(\wvpwm[5] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_2 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_3_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1_cry_3_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_4 ));
  pwm_SLICE_105 \pwm/SLICE_105 ( .A1(\wvpwm[4] ), .A0(\wvpwm[3] ), 
    .FCI(\pwm/un5_rvcntnum_saw_1_cry_0 ), 
    .F0(\pwm/un5_rvcntnum_saw_1_cry_1_0_S0 ), 
    .F1(\pwm/un5_rvcntnum_saw_1_cry_1_0_S1 ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_2 ));
  pwm_SLICE_106 \pwm/SLICE_106 ( .A1(\wvpwm[2] ), 
    .FCO(\pwm/un5_rvcntnum_saw_1_cry_0 ));
  SLICE_107 SLICE_107( .B0(\wvrgbled_pwm_r[31] ), .A0(\wvrgbled_pwm_r[30] ), 
    .FCI(\owvrgbled1_1_cry[28] ), .F1(owvrgbled1_1));
  SLICE_108 SLICE_108( .B1(\wvrgbled_pwm_r[29] ), .A1(\wvrgbled_pwm_r[28] ), 
    .B0(\wvrgbled_pwm_r[27] ), .A0(\wvrgbled_pwm_r[26] ), 
    .FCI(\owvrgbled1_1_cry[24] ), .FCO(\owvrgbled1_1_cry[28] ));
  SLICE_109 SLICE_109( .B1(owvrgbled1_1_lt24), .A1(owvrgbled1_1_df24), 
    .B0(owvrgbled1_1_lt22), .A0(owvrgbled1_1_df22), 
    .FCI(\owvrgbled1_1_cry[20] ), .FCO(\owvrgbled1_1_cry[24] ));
  SLICE_110 SLICE_110( .B1(owvrgbled1_1_lt20), .A1(owvrgbled1_1_df20), 
    .B0(owvrgbled1_1_lt18), .A0(owvrgbled1_1_df18), 
    .FCI(\owvrgbled1_1_cry[16] ), .FCO(\owvrgbled1_1_cry[20] ));
  SLICE_111 SLICE_111( .B1(owvrgbled1_1_lt16), .A1(owvrgbled1_1_df16), 
    .B0(\wvpwm[15] ), .A0(\wvrgbled_pwm_r[15] ), .FCI(\owvrgbled1_1_cry[14] ), 
    .FCO(\owvrgbled1_1_cry[16] ));
  SLICE_112 SLICE_112( .B1(\wvpwm[14] ), .A1(\wvrgbled_pwm_r[14] ), 
    .B0(\wvpwm[13] ), .A0(\wvrgbled_pwm_r[13] ), .FCI(\owvrgbled1_1_cry[12] ), 
    .FCO(\owvrgbled1_1_cry[14] ));
  SLICE_113 SLICE_113( .B1(\wvpwm[12] ), .A1(\wvrgbled_pwm_r[12] ), 
    .B0(\wvpwm[11] ), .A0(\wvrgbled_pwm_r[11] ), .FCI(\owvrgbled1_1_cry[10] ), 
    .FCO(\owvrgbled1_1_cry[12] ));
  SLICE_114 SLICE_114( .B1(\wvpwm[10] ), .A1(\wvrgbled_pwm_r[10] ), 
    .B0(\wvpwm[9] ), .A0(\wvrgbled_pwm_r[9] ), .FCI(\owvrgbled1_1_cry[8] ), 
    .FCO(\owvrgbled1_1_cry[10] ));
  SLICE_115 SLICE_115( .B1(\wvpwm[8] ), .A1(\wvrgbled_pwm_r[8] ), 
    .B0(\wvpwm[7] ), .A0(\wvrgbled_pwm_r[7] ), .FCI(\owvrgbled1_1_cry[6] ), 
    .FCO(\owvrgbled1_1_cry[8] ));
  SLICE_116 SLICE_116( .B1(\wvpwm[6] ), .A1(\wvrgbled_pwm_r[6] ), 
    .B0(\wvpwm[5] ), .A0(\wvrgbled_pwm_r[5] ), .FCI(\owvrgbled1_1_cry[4] ), 
    .FCO(\owvrgbled1_1_cry[6] ));
  SLICE_117 SLICE_117( .B1(\wvpwm[4] ), .A1(\wvrgbled_pwm_r[4] ), 
    .B0(\wvpwm[3] ), .A0(\wvrgbled_pwm_r[3] ), .FCI(\owvrgbled1_1_cry[2] ), 
    .FCO(\owvrgbled1_1_cry[4] ));
  SLICE_118 SLICE_118( .B1(\wvpwm[2] ), .A1(\wvrgbled_pwm_r[2] ), 
    .A0(\wvrgbled_pwm_r[1] ), .FCI(\owvrgbled1_1_cry[0] ), 
    .FCO(\owvrgbled1_1_cry[2] ));
  SLICE_119 SLICE_119( .A1(\wvrgbled_pwm_r[0] ), .FCO(\owvrgbled1_1_cry[0] ));
  SLICE_120 SLICE_120( .B0(\wvrgbled_pwm_g[31] ), .A0(\wvrgbled_pwm_g[30] ), 
    .FCI(\un7_owvrgbled1_cry[28] ), .F1(\owvrgbled1_c[1] ));
  SLICE_121 SLICE_121( .B1(\wvrgbled_pwm_g[29] ), .A1(\wvrgbled_pwm_g[28] ), 
    .B0(\wvrgbled_pwm_g[27] ), .A0(\wvrgbled_pwm_g[26] ), 
    .FCI(\un7_owvrgbled1_cry[24] ), .FCO(\un7_owvrgbled1_cry[28] ));
  SLICE_122 SLICE_122( .B1(un7_owvrgbled1_lt24), .A1(un7_owvrgbled1_df24), 
    .B0(un7_owvrgbled1_lt22), .A0(un7_owvrgbled1_df22), 
    .FCI(\un7_owvrgbled1_cry[20] ), .FCO(\un7_owvrgbled1_cry[24] ));
  SLICE_123 SLICE_123( .B1(un7_owvrgbled1_lt20), .A1(un7_owvrgbled1_df20), 
    .B0(un7_owvrgbled1_lt18), .A0(un7_owvrgbled1_df18), 
    .FCI(\un7_owvrgbled1_cry[16] ), .FCO(\un7_owvrgbled1_cry[20] ));
  SLICE_124 SLICE_124( .B1(un7_owvrgbled1_lt16), .A1(un7_owvrgbled1_df16), 
    .B0(\wvpwm[15] ), .A0(\wvrgbled_pwm_g[15] ), 
    .FCI(\un7_owvrgbled1_cry[14] ), .FCO(\un7_owvrgbled1_cry[16] ));
  SLICE_125 SLICE_125( .B1(\wvpwm[14] ), .A1(\wvrgbled_pwm_g[14] ), 
    .B0(\wvpwm[13] ), .A0(\wvrgbled_pwm_g[13] ), 
    .FCI(\un7_owvrgbled1_cry[12] ), .FCO(\un7_owvrgbled1_cry[14] ));
  SLICE_126 SLICE_126( .B1(\wvpwm[12] ), .A1(\wvrgbled_pwm_g[12] ), 
    .B0(\wvpwm[11] ), .A0(\wvrgbled_pwm_g[11] ), 
    .FCI(\un7_owvrgbled1_cry[10] ), .FCO(\un7_owvrgbled1_cry[12] ));
  SLICE_127 SLICE_127( .B1(\wvpwm[10] ), .A1(\wvrgbled_pwm_g[10] ), 
    .B0(\wvpwm[9] ), .A0(\wvrgbled_pwm_g[9] ), .FCI(\un7_owvrgbled1_cry[8] ), 
    .FCO(\un7_owvrgbled1_cry[10] ));
  SLICE_128 SLICE_128( .B1(\wvpwm[8] ), .A1(\wvrgbled_pwm_g[8] ), 
    .B0(\wvpwm[7] ), .A0(\wvrgbled_pwm_g[7] ), .FCI(\un7_owvrgbled1_cry[6] ), 
    .FCO(\un7_owvrgbled1_cry[8] ));
  SLICE_129 SLICE_129( .B1(\wvpwm[6] ), .A1(\wvrgbled_pwm_g[6] ), 
    .B0(\wvpwm[5] ), .A0(\wvrgbled_pwm_g[5] ), .FCI(\un7_owvrgbled1_cry[4] ), 
    .FCO(\un7_owvrgbled1_cry[6] ));
  SLICE_130 SLICE_130( .B1(\wvpwm[4] ), .A1(\wvrgbled_pwm_g[4] ), 
    .B0(\wvpwm[3] ), .A0(\wvrgbled_pwm_g[3] ), .FCI(\un7_owvrgbled1_cry[2] ), 
    .FCO(\un7_owvrgbled1_cry[4] ));
  SLICE_131 SLICE_131( .B1(\wvpwm[2] ), .A1(\wvrgbled_pwm_g[2] ), 
    .A0(\wvrgbled_pwm_g[1] ), .FCI(\un7_owvrgbled1_cry[0] ), 
    .FCO(\un7_owvrgbled1_cry[2] ));
  SLICE_132 SLICE_132( .B1(\rgbled_flash_g.un1_rvcntnum_tri44f[0] ), 
    .A1(\wvrgbled_pwm_gf[0] ), .FCO(\un7_owvrgbled1_cry[0] ));
  SLICE_133 SLICE_133( .B0(\wvrgbled_pwm_b[31] ), .A0(\wvrgbled_pwm_b[30] ), 
    .FCI(\un15_owvrgbled1_cry[28] ), .F1(\owvrgbled1_c[2] ));
  SLICE_134 SLICE_134( .B1(\wvrgbled_pwm_b[29] ), .A1(\wvrgbled_pwm_b[28] ), 
    .B0(\wvrgbled_pwm_b[27] ), .A0(\wvrgbled_pwm_b[26] ), 
    .FCI(\un15_owvrgbled1_cry[24] ), .FCO(\un15_owvrgbled1_cry[28] ));
  SLICE_135 SLICE_135( .B1(un15_owvrgbled1_lt24), .A1(un15_owvrgbled1_df24), 
    .B0(un15_owvrgbled1_lt22), .A0(un15_owvrgbled1_df22), 
    .FCI(\un15_owvrgbled1_cry[20] ), .FCO(\un15_owvrgbled1_cry[24] ));
  SLICE_136 SLICE_136( .B1(un15_owvrgbled1_lt20), .A1(un15_owvrgbled1_df20), 
    .B0(un15_owvrgbled1_lt18), .A0(un15_owvrgbled1_df18), 
    .FCI(\un15_owvrgbled1_cry[16] ), .FCO(\un15_owvrgbled1_cry[20] ));
  SLICE_137 SLICE_137( .B1(un15_owvrgbled1_lt16), .A1(un15_owvrgbled1_df16), 
    .B0(\wvpwm[15] ), .A0(\wvrgbled_pwm_b[15] ), 
    .FCI(\un15_owvrgbled1_cry[14] ), .FCO(\un15_owvrgbled1_cry[16] ));
  SLICE_138 SLICE_138( .B1(\wvpwm[14] ), .A1(\wvrgbled_pwm_b[14] ), 
    .B0(\wvpwm[13] ), .A0(\wvrgbled_pwm_b[13] ), 
    .FCI(\un15_owvrgbled1_cry[12] ), .FCO(\un15_owvrgbled1_cry[14] ));
  SLICE_139 SLICE_139( .B1(\wvpwm[12] ), .A1(\wvrgbled_pwm_b[12] ), 
    .B0(\wvpwm[11] ), .A0(\wvrgbled_pwm_b[11] ), 
    .FCI(\un15_owvrgbled1_cry[10] ), .FCO(\un15_owvrgbled1_cry[12] ));
  SLICE_140 SLICE_140( .B1(\wvpwm[10] ), .A1(\wvrgbled_pwm_b[10] ), 
    .B0(\wvpwm[9] ), .A0(\wvrgbled_pwm_b[9] ), .FCI(\un15_owvrgbled1_cry[8] ), 
    .FCO(\un15_owvrgbled1_cry[10] ));
  SLICE_141 SLICE_141( .B1(\wvpwm[8] ), .A1(\wvrgbled_pwm_b[8] ), 
    .B0(\wvpwm[7] ), .A0(\wvrgbled_pwm_b[7] ), .FCI(\un15_owvrgbled1_cry[6] ), 
    .FCO(\un15_owvrgbled1_cry[8] ));
  SLICE_142 SLICE_142( .B1(\wvpwm[6] ), .A1(\wvrgbled_pwm_b[6] ), 
    .B0(\wvpwm[5] ), .A0(\wvrgbled_pwm_b[5] ), .FCI(\un15_owvrgbled1_cry[4] ), 
    .FCO(\un15_owvrgbled1_cry[6] ));
  SLICE_143 SLICE_143( .B1(\wvpwm[4] ), .A1(\wvrgbled_pwm_b[4] ), 
    .B0(\wvpwm[3] ), .A0(\wvrgbled_pwm_b[3] ), .FCI(\un15_owvrgbled1_cry[2] ), 
    .FCO(\un15_owvrgbled1_cry[4] ));
  SLICE_144 SLICE_144( .B1(\wvpwm[2] ), .A1(\wvrgbled_pwm_b[2] ), 
    .A0(\wvrgbled_pwm_b[1] ), .FCI(\un15_owvrgbled1_cry[0] ), 
    .FCO(\un15_owvrgbled1_cry[2] ));
  rgbled_flash_b_SLICE_145 \rgbled_flash_b/SLICE_145 ( 
    .D1(\rgbled_flash_b/rvcntnum_tri59lto25_3 ), 
    .C1(\rgbled_flash_b/rvcntnum_tri59lto25_2 ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[17] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[16] ), 
    .D0(\rgbled_flash_b/rvcntnum_tri60 ), 
    .C0(\rgbled_flash_b/rvcntnum_tri59lto25_5 ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[26] ), .A0(\rgbled_flash_b/N_12_7 ), 
    .DI0(\rgbled_flash_b/un1_rvcntnum_tri60[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/un1_rvcntnum_tri60[0] ), 
    .Q0(\rgbled_flash_b.un1_rvcntnum_tri60f[0] ), 
    .F1(\rgbled_flash_b/rvcntnum_tri59lto25_5 ));
  rgbled_flash_b_SLICE_146 \rgbled_flash_b/SLICE_146 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S0 ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[0] ), 
    .DI1(\rgbled_flash_b/rvcntnum_saw_15[9] ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_i[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_i[0] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[0] ), 
    .F1(\rgbled_flash_b/rvcntnum_saw_15[9] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[9] ));
  rgbled_flash_b_SLICE_147 \rgbled_flash_b/SLICE_147 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_b/un50_rvcntnum_saw_cry_11_0_S0 ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/un50_rvcntnum_saw_cry_9_0_S1 ), 
    .DI1(\rgbled_flash_b/rvcntnum_saw_15[11] ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_15[10] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_15[10] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[10] ), 
    .F1(\rgbled_flash_b/rvcntnum_saw_15[11] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[11] ));
  rgbled_flash_b_SLICE_148 \rgbled_flash_b/SLICE_148 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S0 ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/un50_rvcntnum_saw_cry_15_0_S1 ), 
    .DI1(\rgbled_flash_b/rvcntnum_saw_15[17] ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_15[16] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_15[16] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[16] ), 
    .F1(\rgbled_flash_b/rvcntnum_saw_15[17] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[17] ));
  rgbled_flash_b_SLICE_149 \rgbled_flash_b/SLICE_149 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_b/un50_rvcntnum_saw_cry_21_0_S0 ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/un50_rvcntnum_saw_cry_17_0_S1 ), 
    .DI1(\rgbled_flash_b/rvcntnum_saw_15[21] ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_15[18] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_15[18] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[18] ), 
    .F1(\rgbled_flash_b/rvcntnum_saw_15[21] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[21] ));
  rgbled_flash_b_SLICE_150 \rgbled_flash_b/SLICE_150 ( 
    .B1(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S0 ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/un50_rvcntnum_saw_cry_23_0_S1 ), 
    .DI1(\rgbled_flash_b/rvcntnum_saw_15[25] ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_15[24] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_15[24] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[24] ), 
    .F1(\rgbled_flash_b/rvcntnum_saw_15[25] ), 
    .Q1(\rgbled_flash_b/rvcntnum_saw[25] ));
  SLICE_151 SLICE_151( .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/un50_rvcntnum_saw_cry_25_0_S1 ), 
    .DI0(\rgbled_flash_b/rvcntnum_saw_15[26] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_saw_15[26] ), 
    .Q0(\rgbled_flash_b/rvcntnum_saw[26] ), .F1(VCC));
  rgbled_flash_b_SLICE_152 \rgbled_flash_b/SLICE_152 ( 
    .D1(\rgbled_flash_b/un1_rvcntnum_sawlt26 ), 
    .C1(\rgbled_flash_b/rvcntnum_saw[26] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[25] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[24] ), 
    .D0(\rgbled_flash_b/un1_rvcntnum_saw_1lto25_0 ), 
    .C0(\rgbled_flash_b/un1_rvcntnum_saw_1lt25 ), 
    .B0(\rgbled_flash_b/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[26] ), 
    .DI0(\rgbled_flash_b/rvcntnum_tri60 ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/rvcntnum_tri60 ), 
    .Q0(\rgbled_flash_b/un1_rvcntnum_tri60f[1] ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_saw ));
  rgbled_flash_g_SLICE_153 \rgbled_flash_g/SLICE_153 ( 
    .D1(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_5 ), 
    .C1(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_4 ), 
    .B1(\rgbled_flash_g/rvcntnum_tri43lto25_4 ), 
    .A1(\rgbled_flash_g/rvcntnum_tri43lto25_3 ), 
    .C0(\rgbled_flash_g/rvcntnum_tri44 ), 
    .B0(\rgbled_flash_g/rvcntnum_tri43lt26 ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[26] ), 
    .DI0(\rgbled_flash_g/un1_rvcntnum_tri44[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/un1_rvcntnum_tri44[0] ), 
    .Q0(\rgbled_flash_g.un1_rvcntnum_tri44f[0] ), 
    .F1(\rgbled_flash_g/rvcntnum_tri43lt26 ));
  rgbled_flash_g_SLICE_154 \rgbled_flash_g/SLICE_154 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S0 ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[0] ), 
    .DI1(\rgbled_flash_g/rvcntnum_saw_11[9] ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_i[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_i[0] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[0] ), 
    .F1(\rgbled_flash_g/rvcntnum_saw_11[9] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[9] ));
  rgbled_flash_g_SLICE_155 \rgbled_flash_g/SLICE_155 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_g/un35_rvcntnum_saw_cry_11_0_S0 ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/un35_rvcntnum_saw_cry_9_0_S1 ), 
    .DI1(\rgbled_flash_g/rvcntnum_saw_11[11] ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_11[10] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_11[10] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[10] ), 
    .F1(\rgbled_flash_g/rvcntnum_saw_11[11] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[11] ));
  rgbled_flash_g_SLICE_156 \rgbled_flash_g/SLICE_156 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S0 ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/un35_rvcntnum_saw_cry_15_0_S1 ), 
    .DI1(\rgbled_flash_g/rvcntnum_saw_11[17] ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_11[16] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_11[16] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[16] ), 
    .F1(\rgbled_flash_g/rvcntnum_saw_11[17] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[17] ));
  rgbled_flash_g_SLICE_157 \rgbled_flash_g/SLICE_157 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_g/un35_rvcntnum_saw_cry_21_0_S0 ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/un35_rvcntnum_saw_cry_17_0_S1 ), 
    .DI1(\rgbled_flash_g/rvcntnum_saw_11[21] ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_11[18] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_11[18] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[18] ), 
    .F1(\rgbled_flash_g/rvcntnum_saw_11[21] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[21] ));
  rgbled_flash_g_SLICE_158 \rgbled_flash_g/SLICE_158 ( 
    .B1(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S0 ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/un35_rvcntnum_saw_cry_23_0_S1 ), 
    .DI1(\rgbled_flash_g/rvcntnum_saw_11[25] ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_11[24] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_11[24] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[24] ), 
    .F1(\rgbled_flash_g/rvcntnum_saw_11[25] ), 
    .Q1(\rgbled_flash_g/rvcntnum_saw[25] ));
  SLICE_159 SLICE_159( .D1(\rgbled_flash_r/rvcntnum_saw[4] ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[3] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[2] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[1] ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/un35_rvcntnum_saw_cry_25_0_S1 ), 
    .DI0(\rgbled_flash_g/rvcntnum_saw_11[26] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_saw_11[26] ), 
    .Q0(\rgbled_flash_g/rvcntnum_saw[26] ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_4 ));
  rgbled_flash_g_SLICE_160 \rgbled_flash_g/SLICE_160 ( 
    .D1(\rgbled_flash_g/un1_rvcntnum_sawlt26 ), 
    .C1(\rgbled_flash_g/rvcntnum_saw[26] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[25] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[24] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_saw_1lto25_0 ), 
    .C0(\rgbled_flash_g/un1_rvcntnum_saw_1lt25 ), 
    .B0(\rgbled_flash_g/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[26] ), 
    .DI0(\rgbled_flash_g/rvcntnum_tri44 ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/rvcntnum_tri44 ), 
    .Q0(\rgbled_flash_g/un1_rvcntnum_tri44f[1] ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_saw ));
  rgbled_flash_r_SLICE_161 \rgbled_flash_r/SLICE_161 ( 
    .B1(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S0 ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[0] ), 
    .DI1(\rgbled_flash_r/rvcntnum_saw_7[9] ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_i[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_i[0] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[0] ), 
    .F1(\rgbled_flash_r/rvcntnum_saw_7[9] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[9] ));
  rgbled_flash_r_SLICE_162 \rgbled_flash_r/SLICE_162 ( 
    .B1(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_r/un20_rvcntnum_saw_cry_11_0_S0 ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_r/un20_rvcntnum_saw_cry_9_0_S1 ), 
    .DI1(\rgbled_flash_r/rvcntnum_saw_7[11] ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_7[10] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_7[10] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[10] ), 
    .F1(\rgbled_flash_r/rvcntnum_saw_7[11] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[11] ));
  rgbled_flash_r_SLICE_163 \rgbled_flash_r/SLICE_163 ( 
    .B1(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S0 ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_r/un20_rvcntnum_saw_cry_15_0_S1 ), 
    .DI1(\rgbled_flash_r/rvcntnum_saw_7[17] ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_7[16] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_7[16] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[16] ), 
    .F1(\rgbled_flash_r/rvcntnum_saw_7[17] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[17] ));
  rgbled_flash_r_SLICE_164 \rgbled_flash_r/SLICE_164 ( 
    .B1(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_r/un20_rvcntnum_saw_cry_21_0_S0 ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_r/un20_rvcntnum_saw_cry_17_0_S1 ), 
    .DI1(\rgbled_flash_r/rvcntnum_saw_7[21] ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_7[18] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_7[18] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[18] ), 
    .F1(\rgbled_flash_r/rvcntnum_saw_7[21] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[21] ));
  rgbled_flash_r_SLICE_165 \rgbled_flash_r/SLICE_165 ( 
    .B1(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A1(\rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S0 ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_r/un20_rvcntnum_saw_cry_23_0_S1 ), 
    .DI1(\rgbled_flash_r/rvcntnum_saw_7[25] ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_7[24] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_7[24] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[24] ), 
    .F1(\rgbled_flash_r/rvcntnum_saw_7[25] ), 
    .Q1(\rgbled_flash_r/rvcntnum_saw[25] ));
  rgbled_flash_r_SLICE_166 \rgbled_flash_r/SLICE_166 ( 
    .D1(\rgbled_flash_r/un1_rvcntnum_sawlt26 ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[25] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[24] ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), 
    .A0(\rgbled_flash_r/un20_rvcntnum_saw_cry_25_0_S1 ), 
    .DI0(\rgbled_flash_r/rvcntnum_saw_7[26] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_r/rvcntnum_saw_7[26] ), 
    .Q0(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_saw ));
  pwm_SLICE_167 \pwm/SLICE_167 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_1_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), .B0(\wvpwm[2] ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[3] ), 
    .DI0(\pwm/rvcntnum_saw_3[2] ), .CLK(iclk_c), .F0(\pwm/rvcntnum_saw_3[2] ), 
    .Q0(\wvpwm[2] ), .F1(\pwm/rvcntnum_saw_3[3] ), .Q1(\wvpwm[3] ));
  pwm_SLICE_168 \pwm/SLICE_168 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_3_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), .B0(\pwm/un5_rvcntnum_saw_1_cry_1_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[5] ), 
    .DI0(\pwm/rvcntnum_saw_3[4] ), .CLK(iclk_c), .F0(\pwm/rvcntnum_saw_3[4] ), 
    .Q0(\wvpwm[4] ), .F1(\pwm/rvcntnum_saw_3[5] ), .Q1(\wvpwm[5] ));
  pwm_SLICE_169 \pwm/SLICE_169 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_5_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), .B0(\pwm/un5_rvcntnum_saw_1_cry_3_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[7] ), 
    .DI0(\pwm/rvcntnum_saw_3[6] ), .CLK(iclk_c), .F0(\pwm/rvcntnum_saw_3[6] ), 
    .Q0(\wvpwm[6] ), .F1(\pwm/rvcntnum_saw_3[7] ), .Q1(\wvpwm[7] ));
  pwm_SLICE_170 \pwm/SLICE_170 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_7_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), .B0(\pwm/un5_rvcntnum_saw_1_cry_5_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[9] ), 
    .DI0(\pwm/rvcntnum_saw_3[8] ), .CLK(iclk_c), .F0(\pwm/rvcntnum_saw_3[8] ), 
    .Q0(\wvpwm[8] ), .F1(\pwm/rvcntnum_saw_3[9] ), .Q1(\wvpwm[9] ));
  pwm_SLICE_171 \pwm/SLICE_171 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_13_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), .B0(\pwm/un5_rvcntnum_saw_1_cry_9_0_S0 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[15] ), 
    .DI0(\pwm/rvcntnum_saw_3[11] ), .CLK(iclk_c), 
    .F0(\pwm/rvcntnum_saw_3[11] ), .Q0(\wvpwm[11] ), 
    .F1(\pwm/rvcntnum_saw_3[15] ), .Q1(\wvpwm[15] ));
  pwm_SLICE_172 \pwm/SLICE_172 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_15_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), 
    .B0(\pwm/un5_rvcntnum_saw_1_cry_13_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[17] ), 
    .DI0(\pwm/rvcntnum_saw_3[16] ), .CLK(iclk_c), 
    .F0(\pwm/rvcntnum_saw_3[16] ), .Q0(\wvpwm[16] ), 
    .F1(\pwm/rvcntnum_saw_3[17] ), .Q1(\wvpwm[17] ));
  pwm_SLICE_173 \pwm/SLICE_173 ( .B1(\pwm/un5_rvcntnum_saw_1_cry_21_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), 
    .B0(\pwm/un5_rvcntnum_saw_1_cry_17_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[23] ), 
    .DI0(\pwm/rvcntnum_saw_3[20] ), .CLK(iclk_c), 
    .F0(\pwm/rvcntnum_saw_3[20] ), .Q0(\wvpwm[20] ), 
    .F1(\pwm/rvcntnum_saw_3[23] ), .Q1(\wvpwm[23] ));
  pwm_SLICE_174 \pwm/SLICE_174 ( .B1(\pwm/un5_rvcntnum_saw_1_s_23_0_S0 ), 
    .A1(\pwm/un1_rvcntnum_sawlto25 ), 
    .B0(\pwm/un5_rvcntnum_saw_1_cry_21_0_S1 ), 
    .A0(\pwm/un1_rvcntnum_sawlto25 ), .DI1(\pwm/rvcntnum_saw_3[25] ), 
    .DI0(\pwm/rvcntnum_saw_3[24] ), .CLK(iclk_c), 
    .F0(\pwm/rvcntnum_saw_3[24] ), .Q0(\wvpwm[24] ), 
    .F1(\pwm/rvcntnum_saw_3[25] ), .Q1(\wvpwm[25] ));
  SLICE_175 SLICE_175( .D1(\rgbled_flash_g/rvcntnum_saw[7] ), 
    .C1(\rgbled_flash_g/rvcntnum_saw[6] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[5] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[4] ), .B0(\wvrgbled_pwm_bf[0] ), 
    .A0(\rgbled_flash_b.un1_rvcntnum_tri60f[0] ), 
    .DI0(\rgbled_flash_b/wvrgbled_pwm_b[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_b/wvrgbled_pwm_b[0] ), .Q0(\wvrgbled_pwm_bf[0] ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_4 ));
  SLICE_176 SLICE_176( .C1(\rgbled_flash_b/rvcntnum_saw[23] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[20] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[9] ), .B0(\wvrgbled_pwm_gf[0] ), 
    .A0(\rgbled_flash_g.un1_rvcntnum_tri44f[0] ), 
    .DI0(\rgbled_flash_g/wvrgbled_pwm_g[0] ), .CLK(iclk_c), 
    .F0(\rgbled_flash_g/wvrgbled_pwm_g[0] ), .Q0(\wvrgbled_pwm_gf[0] ), 
    .F1(\rgbled_flash_b/rvcntnum_tri59lto25_2 ));
  rgbled_flash_b_SLICE_177 \rgbled_flash_b/SLICE_177 ( 
    .D1(\rgbled_flash_b/un1_rvcntnum_sawlto18_1 ), 
    .C1(\rgbled_flash_b/un1_rvcntnum_sawlt18 ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[20] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[19] ), 
    .D0(\rgbled_flash_b/un1_rvcntnum_sawlt21 ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[23] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[21] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_sawlt26 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_sawlt21 ));
  rgbled_flash_b_SLICE_178 \rgbled_flash_b/SLICE_178 ( 
    .D1(\rgbled_flash_b/rvcntnum_saw[15] ), 
    .C1(\rgbled_flash_b/rvcntnum_saw[14] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[13] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[12] ), 
    .D0(\rgbled_flash_b/un1_rvcntnum_sawlto15_1 ), 
    .C0(\rgbled_flash_b/un1_rvcntnum_sawlt11 ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[11] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[10] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_sawlt18 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_sawlto15_1 ));
  rgbled_flash_b_SLICE_179 \rgbled_flash_b/SLICE_179 ( 
    .D1(\rgbled_flash_b/un1_rvcntnum_saw_1lto17_0 ), 
    .C1(\rgbled_flash_b/un1_rvcntnum_saw_1lt17 ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[19] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[18] ), 
    .D0(\rgbled_flash_b/un1_rvcntnum_saw_1lt20 ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[22] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[21] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[20] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_saw_1lt25 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_saw_1lt20 ));
  rgbled_flash_b_SLICE_180 \rgbled_flash_b/SLICE_180 ( 
    .D1(\rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_4 ), 
    .C1(\rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_3 ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[6] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[5] ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[9] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[8] ), .A0(\rgbled_flash_b/N_12_7 ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_sawlt11 ), .F1(\rgbled_flash_b/N_12_7 ));
  rgbled_flash_b_SLICE_181 \rgbled_flash_b/SLICE_181 ( 
    .D1(\rgbled_flash_b/rvcntnum_saw[14] ), 
    .C1(\rgbled_flash_b/rvcntnum_saw[13] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[12] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[11] ), 
    .D0(\rgbled_flash_b/un1_rvcntnum_saw_1lto14_1 ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[10] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[9] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[8] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_saw_1lt17 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_saw_1lto14_1 ));
  rgbled_flash_g_SLICE_182 \rgbled_flash_g/SLICE_182 ( 
    .D1(\rgbled_flash_g/un1_rvcntnum_saw_1lto17_0 ), 
    .C1(\rgbled_flash_g/un1_rvcntnum_saw_1lt17 ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[19] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[18] ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[16] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[17] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[15] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_saw_1lto17_0 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_saw_1lt20 ));
  rgbled_flash_g_SLICE_183 \rgbled_flash_g/SLICE_183 ( 
    .D1(\rgbled_flash_g/un1_rvcntnum_sawlto20_0 ), 
    .C1(\rgbled_flash_g/un1_rvcntnum_sawlt18 ), 
    .B1(\rgbled_flash_g/rvcntnum_tri43lt19_2 ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[18] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_sawlt21 ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[23] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[21] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_sawlt26 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_sawlt21 ));
  rgbled_flash_g_SLICE_184 \rgbled_flash_g/SLICE_184 ( 
    .D1(\rgbled_flash_g/rvcntnum_saw[15] ), 
    .C1(\rgbled_flash_g/rvcntnum_saw[14] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[13] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[12] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_sawlto15_2 ), 
    .C0(\rgbled_flash_g/un1_rvcntnum_sawlt11 ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[11] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[10] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_sawlt18 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_sawlto15_2 ));
  rgbled_flash_g_SLICE_185 \rgbled_flash_g/SLICE_185 ( 
    .D1(\rgbled_flash_g/rvcntnum_saw[3] ), 
    .C1(\rgbled_flash_g/rvcntnum_saw[2] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[1] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[0] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_5 ), 
    .C0(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_4 ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[9] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[8] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_sawlt11 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_5 ));
  rgbled_flash_g_SLICE_186 \rgbled_flash_g/SLICE_186 ( 
    .D1(\rgbled_flash_g/rvcntnum_saw[14] ), 
    .C1(\rgbled_flash_g/rvcntnum_saw[13] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[12] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[11] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_saw_1lto14_2 ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[10] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[9] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[8] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_saw_1lt17 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_saw_1lto14_2 ));
  rgbled_flash_g_SLICE_187 \rgbled_flash_g/SLICE_187 ( 
    .B1(\rgbled_flash_g/rvcntnum_saw[17] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[16] ), 
    .D0(\rgbled_flash_g/rvcntnum_tri43lt19_2 ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[23] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[20] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[9] ), 
    .F0(\rgbled_flash_g/rvcntnum_tri43lto25_4 ), 
    .F1(\rgbled_flash_g/rvcntnum_tri43lt19_2 ));
  rgbled_flash_r_SLICE_188 \rgbled_flash_r/SLICE_188 ( 
    .C1(\rgbled_flash_r/rvcntnum_saw[26] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[22] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[21] ), 
    .D0(\rgbled_flash_r/un1_rvcntnum_saw_1lto26_1 ), 
    .C0(\rgbled_flash_r/un1_rvcntnum_saw_1lt22 ), 
    .B0(\rgbled_flash_r/un1_rvcntnum_saw ), .A0(\rgbled_flash_r/rvcntnum_tri ), 
    .F0(\rgbled_flash_r/N_6_i ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_saw_1lto26_1 ));
  rgbled_flash_r_SLICE_189 \rgbled_flash_r/SLICE_189 ( 
    .D1(\rgbled_flash_r/rvcntnum_tri27lt25 ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[25] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[24] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[23] ), 
    .B0(\rgbled_flash_r/rvcntnum_tri27lt26 ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[26] ), .F0(\rgbled_flash_r/rvcntnum_tri ), 
    .F1(\rgbled_flash_r/rvcntnum_tri27lt26 ));
  rgbled_flash_r_SLICE_190 \rgbled_flash_r/SLICE_190 ( 
    .D1(\rgbled_flash_r/un1_rvcntnum_sawlto18_0 ), 
    .C1(\rgbled_flash_r/un1_rvcntnum_sawlt18 ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[20] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[19] ), 
    .D0(\rgbled_flash_r/un1_rvcntnum_sawlt21 ), 
    .C0(\rgbled_flash_r/rvcntnum_saw[23] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[22] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[21] ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_sawlt26 ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_sawlt21 ));
  rgbled_flash_r_SLICE_191 \rgbled_flash_r/SLICE_191 ( 
    .D1(\rgbled_flash_r/rvcntnum_tri27lto19_0 ), 
    .C1(\rgbled_flash_r/rvcntnum_tri27lto17_0 ), 
    .B1(\rgbled_flash_r/rvcntnum_tri27lto14_1 ), 
    .A1(\rgbled_flash_r/rvcntnum_tri27lt14 ), 
    .D0(\rgbled_flash_r/rvcntnum_tri27lt20 ), 
    .C0(\rgbled_flash_r/rvcntnum_saw[22] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[21] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[20] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri27lt25 ), 
    .F1(\rgbled_flash_r/rvcntnum_tri27lt20 ));
  rgbled_flash_r_SLICE_192 \rgbled_flash_r/SLICE_192 ( 
    .D1(\rgbled_flash_r/rvcntnum_saw[15] ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[14] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[13] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[12] ), 
    .D0(\rgbled_flash_r/un1_rvcntnum_sawlto15_1 ), 
    .C0(\rgbled_flash_r/un1_rvcntnum_sawlt11 ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[11] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[10] ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_sawlt18 ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_sawlto15_1 ));
  rgbled_flash_r_SLICE_193 \rgbled_flash_r/SLICE_193 ( 
    .B1(\rgbled_flash_r/rvcntnum_saw[19] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[18] ), 
    .D0(\rgbled_flash_r/un1_rvcntnum_saw_1lt17 ), 
    .C0(\rgbled_flash_r/rvcntnum_tri27lto19_0 ), 
    .B0(\rgbled_flash_r/rvcntnum_tri27lto17_0 ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[20] ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_saw_1lt22 ), 
    .F1(\rgbled_flash_r/rvcntnum_tri27lto19_0 ));
  rgbled_flash_r_SLICE_194 \rgbled_flash_r/SLICE_194 ( 
    .D1(\rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_4 ), 
    .C1(\rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_3 ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[6] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[5] ), 
    .C0(\rgbled_flash_r/rvcntnum_saw[9] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[8] ), .A0(\rgbled_flash_r/N_15_7 ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_sawlt11 ), .F1(\rgbled_flash_r/N_15_7 ));
  rgbled_flash_r_SLICE_195 \rgbled_flash_r/SLICE_195 ( 
    .D1(\rgbled_flash_r/rvcntnum_saw[14] ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[13] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[12] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[11] ), 
    .D0(\rgbled_flash_r/rvcntnum_tri27lto14_1 ), 
    .C0(\rgbled_flash_r/rvcntnum_saw[10] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[9] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[8] ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_saw_1lt17 ), 
    .F1(\rgbled_flash_r/rvcntnum_tri27lto14_1 ));
  pwm_SLICE_196 \pwm/SLICE_196 ( .D1(\wvpwm[22] ), .C1(\wvpwm[21] ), 
    .B1(\wvpwm[20] ), .A1(\pwm/un1_rvcntnum_sawlt20 ), .D0(\wvpwm[25] ), 
    .C0(\wvpwm[24] ), .B0(\wvpwm[23] ), .A0(\pwm/un1_rvcntnum_sawlt25 ), 
    .F0(\pwm/un1_rvcntnum_sawlto25 ), .F1(\pwm/un1_rvcntnum_sawlt25 ));
  pwm_SLICE_197 \pwm/SLICE_197 ( .C1(\wvpwm[17] ), .B1(\wvpwm[16] ), 
    .A1(\wvpwm[15] ), .D0(\wvpwm[19] ), .C0(\wvpwm[18] ), 
    .B0(\pwm/un1_rvcntnum_sawlto17_1 ), .A0(\pwm/un1_rvcntnum_sawlt17 ), 
    .F0(\pwm/un1_rvcntnum_sawlt20 ), .F1(\pwm/un1_rvcntnum_sawlto17_1 ));
  pwm_SLICE_198 \pwm/SLICE_198 ( .D1(\wvpwm[14] ), .C1(\wvpwm[13] ), 
    .B1(\wvpwm[12] ), .A1(\wvpwm[11] ), .D0(\wvpwm[10] ), .C0(\wvpwm[9] ), 
    .B0(\wvpwm[8] ), .A0(\pwm/un1_rvcntnum_sawlto14_2 ), 
    .F0(\pwm/un1_rvcntnum_sawlt17 ), .F1(\pwm/un1_rvcntnum_sawlto14_2 ));
  SLICE_199 SLICE_199( .D1(\wvrgbled_pwm_b[25] ), .C1(\wvrgbled_pwm_b[24] ), 
    .B1(\wvpwm[25] ), .A1(\wvpwm[24] ), .D0(\wvrgbled_pwm_b[25] ), 
    .C0(\wvrgbled_pwm_b[24] ), .B0(\wvpwm[25] ), .A0(\wvpwm[24] ), 
    .F0(un15_owvrgbled1_lt24), .F1(un15_owvrgbled1_df24));
  SLICE_200 SLICE_200( .D1(\wvrgbled_pwm_r[17] ), .C1(\wvrgbled_pwm_r[16] ), 
    .B1(\wvpwm[17] ), .A1(\wvpwm[16] ), .D0(\wvrgbled_pwm_r[17] ), 
    .C0(\wvrgbled_pwm_r[16] ), .B0(\wvpwm[17] ), .A0(\wvpwm[16] ), 
    .F0(owvrgbled1_1_df16), .F1(owvrgbled1_1_lt16));
  SLICE_201 SLICE_201( .D1(\wvrgbled_pwm_r[19] ), .C1(\wvrgbled_pwm_r[18] ), 
    .B1(\wvpwm[19] ), .A1(\wvpwm[18] ), .D0(\wvrgbled_pwm_r[19] ), 
    .C0(\wvrgbled_pwm_r[18] ), .B0(\wvpwm[19] ), .A0(\wvpwm[18] ), 
    .F0(owvrgbled1_1_df18), .F1(owvrgbled1_1_lt18));
  SLICE_202 SLICE_202( .D1(\wvrgbled_pwm_r[21] ), .C1(\wvrgbled_pwm_r[20] ), 
    .B1(\wvpwm[21] ), .A1(\wvpwm[20] ), .D0(\wvrgbled_pwm_r[21] ), 
    .C0(\wvrgbled_pwm_r[20] ), .B0(\wvpwm[21] ), .A0(\wvpwm[20] ), 
    .F0(owvrgbled1_1_df20), .F1(owvrgbled1_1_lt20));
  SLICE_203 SLICE_203( .D1(\wvrgbled_pwm_r[23] ), .C1(\wvrgbled_pwm_r[22] ), 
    .B1(\wvpwm[23] ), .A1(\wvpwm[22] ), .D0(\wvrgbled_pwm_r[23] ), 
    .C0(\wvrgbled_pwm_r[22] ), .B0(\wvpwm[23] ), .A0(\wvpwm[22] ), 
    .F0(owvrgbled1_1_df22), .F1(owvrgbled1_1_lt22));
  SLICE_204 SLICE_204( .D1(\wvrgbled_pwm_r[25] ), .C1(\wvrgbled_pwm_r[24] ), 
    .B1(\wvpwm[25] ), .A1(\wvpwm[24] ), .D0(\wvrgbled_pwm_r[25] ), 
    .C0(\wvrgbled_pwm_r[24] ), .B0(\wvpwm[25] ), .A0(\wvpwm[24] ), 
    .F0(owvrgbled1_1_df24), .F1(owvrgbled1_1_lt24));
  SLICE_205 SLICE_205( .D1(\wvrgbled_pwm_g[17] ), .C1(\wvrgbled_pwm_g[16] ), 
    .B1(\wvpwm[17] ), .A1(\wvpwm[16] ), .D0(\wvrgbled_pwm_g[17] ), 
    .C0(\wvrgbled_pwm_g[16] ), .B0(\wvpwm[17] ), .A0(\wvpwm[16] ), 
    .F0(un7_owvrgbled1_df16), .F1(un7_owvrgbled1_lt16));
  SLICE_206 SLICE_206( .D1(\wvrgbled_pwm_g[19] ), .C1(\wvrgbled_pwm_g[18] ), 
    .B1(\wvpwm[19] ), .A1(\wvpwm[18] ), .D0(\wvrgbled_pwm_g[19] ), 
    .C0(\wvrgbled_pwm_g[18] ), .B0(\wvpwm[19] ), .A0(\wvpwm[18] ), 
    .F0(un7_owvrgbled1_df18), .F1(un7_owvrgbled1_lt18));
  SLICE_207 SLICE_207( .D1(\wvrgbled_pwm_g[21] ), .C1(\wvrgbled_pwm_g[20] ), 
    .B1(\wvpwm[21] ), .A1(\wvpwm[20] ), .D0(\wvrgbled_pwm_g[21] ), 
    .C0(\wvrgbled_pwm_g[20] ), .B0(\wvpwm[21] ), .A0(\wvpwm[20] ), 
    .F0(un7_owvrgbled1_df20), .F1(un7_owvrgbled1_lt20));
  SLICE_208 SLICE_208( .D1(\wvrgbled_pwm_g[23] ), .C1(\wvrgbled_pwm_g[22] ), 
    .B1(\wvpwm[23] ), .A1(\wvpwm[22] ), .D0(\wvrgbled_pwm_g[23] ), 
    .C0(\wvrgbled_pwm_g[22] ), .B0(\wvpwm[23] ), .A0(\wvpwm[22] ), 
    .F0(un7_owvrgbled1_df22), .F1(un7_owvrgbled1_lt22));
  SLICE_209 SLICE_209( .D1(\wvrgbled_pwm_g[25] ), .C1(\wvrgbled_pwm_g[24] ), 
    .B1(\wvpwm[25] ), .A1(\wvpwm[24] ), .D0(\wvrgbled_pwm_g[25] ), 
    .C0(\wvrgbled_pwm_g[24] ), .B0(\wvpwm[25] ), .A0(\wvpwm[24] ), 
    .F0(un7_owvrgbled1_df24), .F1(un7_owvrgbled1_lt24));
  SLICE_210 SLICE_210( .D1(\wvrgbled_pwm_b[17] ), .C1(\wvrgbled_pwm_b[16] ), 
    .B1(\wvpwm[17] ), .A1(\wvpwm[16] ), .D0(\wvrgbled_pwm_b[17] ), 
    .C0(\wvrgbled_pwm_b[16] ), .B0(\wvpwm[17] ), .A0(\wvpwm[16] ), 
    .F0(un15_owvrgbled1_df16), .F1(un15_owvrgbled1_lt16));
  SLICE_211 SLICE_211( .D1(\wvrgbled_pwm_b[19] ), .C1(\wvrgbled_pwm_b[18] ), 
    .B1(\wvpwm[19] ), .A1(\wvpwm[18] ), .D0(\wvrgbled_pwm_b[19] ), 
    .C0(\wvrgbled_pwm_b[18] ), .B0(\wvpwm[19] ), .A0(\wvpwm[18] ), 
    .F0(un15_owvrgbled1_df18), .F1(un15_owvrgbled1_lt18));
  SLICE_212 SLICE_212( .D1(\wvrgbled_pwm_b[21] ), .C1(\wvrgbled_pwm_b[20] ), 
    .B1(\wvpwm[21] ), .A1(\wvpwm[20] ), .D0(\wvrgbled_pwm_b[21] ), 
    .C0(\wvrgbled_pwm_b[20] ), .B0(\wvpwm[21] ), .A0(\wvpwm[20] ), 
    .F0(un15_owvrgbled1_df20), .F1(un15_owvrgbled1_lt20));
  SLICE_213 SLICE_213( .D1(\wvrgbled_pwm_b[23] ), .C1(\wvrgbled_pwm_b[22] ), 
    .B1(\wvpwm[23] ), .A1(\wvpwm[22] ), .D0(\wvrgbled_pwm_b[23] ), 
    .C0(\wvrgbled_pwm_b[22] ), .B0(\wvpwm[23] ), .A0(\wvpwm[22] ), 
    .F0(un15_owvrgbled1_df22), .F1(un15_owvrgbled1_lt22));
  rgbled_flash_b_SLICE_214 \rgbled_flash_b/SLICE_214 ( 
    .C1(\rgbled_flash_b/rvcntnum_saw[18] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[17] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[16] ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[17] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[16] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[15] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_saw_1lto17_0 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_sawlto18_1 ));
  rgbled_flash_b_SLICE_215 \rgbled_flash_b/SLICE_215 ( 
    .C1(\rgbled_flash_b/rvcntnum_saw[25] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[24] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[23] ), 
    .D0(\rgbled_flash_b/rvcntnum_saw[25] ), 
    .C0(\rgbled_flash_b/rvcntnum_saw[24] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[15] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[10] ), 
    .F0(\rgbled_flash_b/rvcntnum_tri59lto25_3 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_saw_1lto25_0 ));
  rgbled_flash_g_SLICE_216 \rgbled_flash_g/SLICE_216 ( 
    .C1(\rgbled_flash_g/rvcntnum_saw[25] ), 
    .B1(\rgbled_flash_g/rvcntnum_saw[24] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[23] ), 
    .D0(\rgbled_flash_g/rvcntnum_saw[25] ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[24] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[15] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[10] ), 
    .F0(\rgbled_flash_g/rvcntnum_tri43lto25_3 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_saw_1lto25_0 ));
  rgbled_flash_r_SLICE_217 \rgbled_flash_r/SLICE_217 ( 
    .C1(\rgbled_flash_r/rvcntnum_saw[18] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[17] ), 
    .A1(\rgbled_flash_r/rvcntnum_saw[16] ), 
    .C0(\rgbled_flash_r/rvcntnum_saw[17] ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[16] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[15] ), 
    .F0(\rgbled_flash_r/rvcntnum_tri27lto17_0 ), 
    .F1(\rgbled_flash_r/un1_rvcntnum_sawlto18_0 ));
  rgbled_flash_g_SLICE_218 \rgbled_flash_g/SLICE_218 ( 
    .B1(\rgbled_flash_g/rvcntnum_saw[20] ), 
    .A1(\rgbled_flash_g/rvcntnum_saw[19] ), 
    .D0(\rgbled_flash_g/un1_rvcntnum_saw_1lt20 ), 
    .C0(\rgbled_flash_g/rvcntnum_saw[22] ), 
    .B0(\rgbled_flash_g/rvcntnum_saw[21] ), 
    .A0(\rgbled_flash_g/rvcntnum_saw[20] ), 
    .F0(\rgbled_flash_g/un1_rvcntnum_saw_1lt25 ), 
    .F1(\rgbled_flash_g/un1_rvcntnum_sawlto20_0 ));
  rgbled_flash_r_SLICE_219 \rgbled_flash_r/SLICE_219 ( 
    .D1(\rgbled_flash_r/rvcntnum_saw[10] ), 
    .C1(\rgbled_flash_r/rvcntnum_saw[9] ), 
    .B1(\rgbled_flash_r/rvcntnum_saw[8] ), .A1(\rgbled_flash_r/N_15_7 ), 
    .B0(\rgbled_flash_r/rvcntnum_saw[7] ), 
    .A0(\rgbled_flash_r/rvcntnum_saw[0] ), 
    .F0(\rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_3 ), 
    .F1(\rgbled_flash_r/rvcntnum_tri27lt14 ));
  rgbled_flash_b_SLICE_220 \rgbled_flash_b/SLICE_220 ( 
    .D1(\rgbled_flash_b/rvcntnum_saw[4] ), 
    .C1(\rgbled_flash_b/rvcntnum_saw[3] ), 
    .B1(\rgbled_flash_b/rvcntnum_saw[2] ), 
    .A1(\rgbled_flash_b/rvcntnum_saw[1] ), 
    .B0(\rgbled_flash_b/rvcntnum_saw[7] ), 
    .A0(\rgbled_flash_b/rvcntnum_saw[0] ), 
    .F0(\rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_3 ), 
    .F1(\rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_4 ));
  owvled_0_ \owvled[0]_I ( .PADDO(VCC), .owvled0(owvled[0]));
  iclk iclk_I( .PADDI(iclk_c), .iclk(iclk));
  owvrgbled2_2_ \owvrgbled2[2]_I ( .PADDO(\owvrgbled1_c[2] ), 
    .owvrgbled22(owvrgbled2[2]));
  owvrgbled2_1_ \owvrgbled2[1]_I ( .PADDO(\owvrgbled1_c[1] ), 
    .owvrgbled21(owvrgbled2[1]));
  owvrgbled2_0_ \owvrgbled2[0]_I ( .PADDO(owvrgbled1_1), 
    .owvrgbled20(owvrgbled2[0]));
  owvrgbled1_2_ \owvrgbled1[2]_I ( .PADDO(\owvrgbled1_c[2] ), 
    .owvrgbled12(owvrgbled1[2]));
  owvrgbled1_1_ \owvrgbled1[1]_I ( .PADDO(\owvrgbled1_c[1] ), 
    .owvrgbled11(owvrgbled1[1]));
  owvrgbled1_0_ \owvrgbled1[0]_I ( .PADDO(owvrgbled1_1), 
    .owvrgbled10(owvrgbled1[0]));
  owvled_7_ \owvled[7]_I ( .PADDO(VCC), .owvled7(owvled[7]));
  owvled_6_ \owvled[6]_I ( .PADDO(VCC), .owvled6(owvled[6]));
  owvled_5_ \owvled[5]_I ( .PADDO(VCC), .owvled5(owvled[5]));
  owvled_4_ \owvled[4]_I ( .PADDO(VCC), .owvled4(owvled[4]));
  owvled_3_ \owvled[3]_I ( .PADDO(VCC), .owvled3(owvled[3]));
  owvled_2_ \owvled[2]_I ( .PADDO(VCC), .owvled2(owvled[2]));
  owvled_1_ \owvled[1]_I ( .PADDO(VCC), .owvled1(owvled[1]));
  irst_n irst_n_I( .PADDI(irst_n_c), .irst_n(irst_n));
  GSR_INST GSR_INST( .GSRNET(irst_n_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu2 \un15_owvrgbled1_cry_0[0] ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module rgbled_flash_b_SLICE_1 ( input B0, A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_31 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \rgbled_flash_b/un1_rvcntnum_tri_s_31_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_b_SLICE_2 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_30 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_29 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_29_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h5006;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_b_SLICE_3 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_28 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_27 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_27_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_4 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_26 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_25 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_25_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module rgbled_flash_b_SLICE_5 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_24 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_23 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_23_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_6 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_22 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_21 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_21_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_7 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_20 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_19 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_19_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_8 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_18 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_17 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_17_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_9 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_15 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_15_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_10 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_13 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_13_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_11 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_12 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_11_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_12 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_tri_pipe_10 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_9_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_13 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_7_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_14 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_5_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_15 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_3_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_16 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_b/un1_rvcntnum_tri_cry_1_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_17 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20004 \rgbled_flash_b/un1_rvcntnum_tri_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5006;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_b_SLICE_18 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_25_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_b_SLICE_19 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[23] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_23_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_20 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[22] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_21_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_21 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[20] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[19] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_19_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_22 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_17_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_23 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[15] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_15_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_24 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[14] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[13] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_13_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_25 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[12] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_11_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_26 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_9_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_27 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[8] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[7] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_7_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_28 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[6] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[5] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_5_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_29 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_3_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_30 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_b/rvcntnum_saw[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_b/un50_rvcntnum_saw_cry_1_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_31 ( input A1, output FCO );
  wire   GNDI;

  ccu20006 \rgbled_flash_b/un50_rvcntnum_saw_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h000A;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_g_SLICE_32 ( input B0, A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_31 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \rgbled_flash_g/un1_rvcntnum_tri_s_31_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_33 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_30 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_29 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_29_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_34 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_28 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_27 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_27_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_35 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_26 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_25 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_25_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_36 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_24 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_23 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_23_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_37 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_22 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_21 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_21_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_38 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_20 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_19 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_19_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_39 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_18 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_17 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_17_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_40 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_15_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_41 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_14 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_13_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_42 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_12 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_11 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_11_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_43 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_tri_pipe_9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_9_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_44 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_7_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_45 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_5_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_46 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_3_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_47 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \rgbled_flash_g/un1_rvcntnum_tri_cry_1_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_48 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20004 \rgbled_flash_g/un1_rvcntnum_tri_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_49 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_25_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_50 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[23] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_23_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_51 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[22] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_21_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_52 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[20] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[19] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_19_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_53 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_17_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_54 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[15] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_15_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_55 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[14] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[13] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_13_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_56 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[12] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_11_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_57 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_9_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_58 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[8] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[7] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_7_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_59 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[6] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[5] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_5_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_60 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_3_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_61 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_g/rvcntnum_saw[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_g/un35_rvcntnum_saw_cry_1_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_62 ( input A1, output FCO );
  wire   GNDI;

  ccu20006 \rgbled_flash_g/un35_rvcntnum_saw_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_63 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_25_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_64 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[23] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_23_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_65 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[22] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_21_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_66 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[20] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[19] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_19_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_67 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_17_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_68 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[15] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_15_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_69 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[14] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[13] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_13_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_70 ( input A1, A0, DI1, CLK, FCI, output F0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[12] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_11_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_71 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_9_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_72 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[8] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[7] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_7_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_73 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[6] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[5] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_5_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_74 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_3_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_75 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_saw[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \rgbled_flash_r/un20_rvcntnum_saw_cry_1_0 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_76 ( input A1, output FCO );
  wire   GNDI;

  ccu20006 \rgbled_flash_r/un20_rvcntnum_saw_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_77 ( input C0, B0, A0, DI0, CE, CLK, FCI, output 
    F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[31] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20007 \rgbled_flash_r/rvcntnum_tri_s_0[31] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5059;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_r_SLICE_78 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[30] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[29] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[29] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h202D;
  defparam inst1.INIT1 = 16'h202D;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module rgbled_flash_r_SLICE_79 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[28] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[27] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[27] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_80 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[26] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[25] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[25] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_81 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[24] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[23] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[23] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_82 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[22] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[21] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[21] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_83 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[20] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[19] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[19] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_84 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[18] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[17] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[17] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_85 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[16] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[15] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[15] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_86 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[14] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[13] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[13] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_87 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[12] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[11] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[11] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_88 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[10] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[9] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[9] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_89 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[8] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[7] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[7] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_90 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[6] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[5] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[5] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_91 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[3] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_92 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_tri[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \rgbled_flash_r/rvcntnum_tri_cry_0[1] ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_93 ( input C1, B1, A1, B0, DI1, CE, CLK, output F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \rgbled_flash_r/rvcntnum_tri[0] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20009 \rgbled_flash_r/rvcntnum_tri_cry_0[0] ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h202D;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module pwm_SLICE_94 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20005 \pwm/un5_rvcntnum_saw_1_s_23_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_SLICE_95 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_21_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_SLICE_96 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \pwm/rvcntnum_saw[22] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \pwm/rvcntnum_saw[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_19_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_97 ( input A1, A0, DI0, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre \pwm/rvcntnum_saw[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_17_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_98 ( input A1, A0, DI1, CLK, FCI, output F0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre \pwm/rvcntnum_saw[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_15_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_99 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_13_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_SLICE_100 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \pwm/rvcntnum_saw[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \pwm/rvcntnum_saw[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_11_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_101 ( input A1, A0, DI1, CLK, FCI, output F0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre \pwm/rvcntnum_saw[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_9_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_102 ( input A1, A0, DI1, CLK, FCI, output F0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre \pwm/rvcntnum_saw[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \pwm/un5_rvcntnum_saw_1_cry_7_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_103 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20010 \pwm/un5_rvcntnum_saw_1_cry_5_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5001;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module pwm_SLICE_104 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20010 \pwm/un5_rvcntnum_saw_1_cry_3_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_SLICE_105 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \pwm/un5_rvcntnum_saw_1_cry_1_0 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module pwm_SLICE_106 ( input A1, output FCO );
  wire   GNDI;

  ccu20011 \pwm/un5_rvcntnum_saw_1_cry_0_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20012 \owvrgbled1_1_cry_0[30] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1001;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_108 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20013 \owvrgbled1_1_cry_0[26] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1001;
  defparam inst1.INIT1 = 16'h1001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_109 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \owvrgbled1_1_cry_0[22] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \owvrgbled1_1_cry_0[18] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20014 \owvrgbled1_1_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_112 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_113 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \owvrgbled1_1_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input B1, A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20016 \owvrgbled1_1_cry_0[1] ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5001;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_119 ( input A1, output FCO );
  wire   GNDI;

  ccu20011 \owvrgbled1_1_cry_0[0] ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20012 \un7_owvrgbled1_cry_0[30] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20013 \un7_owvrgbled1_cry_0[26] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \un7_owvrgbled1_cry_0[22] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \un7_owvrgbled1_cry_0[18] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20014 \un7_owvrgbled1_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un7_owvrgbled1_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input B1, A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20016 \un7_owvrgbled1_cry_0[1] ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu2 \un7_owvrgbled1_cry_0[0] ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20012 \un15_owvrgbled1_cry_0[30] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20013 \un15_owvrgbled1_cry_0[26] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \un15_owvrgbled1_cry_0[22] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20005 \un15_owvrgbled1_cry_0[18] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20014 \un15_owvrgbled1_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_141 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_142 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20015 \un15_owvrgbled1_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_144 ( input B1, A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20016 \un15_owvrgbled1_cry_0[1] ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut4 \rgbled_flash_b/rvcntnum_tri59lto25_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \rgbled_flash_b/un1_rvcntnum_tri60[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_32 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF31) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_146 ( input B1, A1, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_b/rvcntnum_saw_15[9] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \rgbled_flash_b/rvcntnum_saw_RNO[0] ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[9] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_147 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_b/rvcntnum_saw_15[11] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_b/rvcntnum_saw_15[10] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[11] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[10] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_148 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_b/rvcntnum_saw_15[17] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_b/rvcntnum_saw_15[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[17] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[16] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_149 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_b/rvcntnum_saw_15[21] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_b/rvcntnum_saw_15[18] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[21] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[18] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_150 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_b/rvcntnum_saw_15[25] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_b/rvcntnum_saw_15[24] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[25] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_b/rvcntnum_saw[24] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_151 ( input B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40020 VCC( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_b/rvcntnum_saw_15[26] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_b/rvcntnum_saw[26] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40021 \rgbled_flash_b/un1_rvcntnum_sawlto26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \rgbled_flash_b/rvcntnum_tri60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe_33 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h888C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_153 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40023 \rgbled_flash_g/rvcntnum_tri43lto25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40024 \rgbled_flash_g/un1_rvcntnum_tri44[0] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_32 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_154 ( input B1, A1, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_g/rvcntnum_saw_11[9] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \rgbled_flash_g/rvcntnum_saw_RNO[0] ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[9] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_155 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_g/rvcntnum_saw_11[11] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_g/rvcntnum_saw_11[10] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[11] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[10] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_156 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_g/rvcntnum_saw_11[17] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_g/rvcntnum_saw_11[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[17] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[16] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_157 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_g/rvcntnum_saw_11[21] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_g/rvcntnum_saw_11[18] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[21] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[18] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_158 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_g/rvcntnum_saw_11[25] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_g/rvcntnum_saw_11[24] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \rgbled_flash_g/rvcntnum_saw[25] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[24] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_159 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40025 \rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \rgbled_flash_g/rvcntnum_saw_11[26] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_g/rvcntnum_saw[26] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40021 \rgbled_flash_g/un1_rvcntnum_sawlto26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \rgbled_flash_g/rvcntnum_tri44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe_33 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_161 ( input B1, A1, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_r/rvcntnum_saw_7[9] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \rgbled_flash_r/rvcntnum_saw_RNO[0] ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[9] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_162 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_r/rvcntnum_saw_7[11] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_r/rvcntnum_saw_7[10] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[11] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[10] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_163 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_r/rvcntnum_saw_7[17] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_r/rvcntnum_saw_7[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[17] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[16] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_164 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_r/rvcntnum_saw_7[21] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_r/rvcntnum_saw_7[18] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[21] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[18] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_165 ( input B1, A1, B0, A0, DI1, DI0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \rgbled_flash_r/rvcntnum_saw_7[25] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \rgbled_flash_r/rvcntnum_saw_7[24] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[25] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[24] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_166 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40021 \rgbled_flash_r/un1_rvcntnum_sawlto26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40018 \rgbled_flash_r/rvcntnum_saw_7[26] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_r/rvcntnum_saw[26] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_167 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[3] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \pwm/rvcntnum_saw_3[2] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module pwm_SLICE_168 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[5] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[4] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_169 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[7] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[6] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_170 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[9] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[8] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[9] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[8] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_171 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[15] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[11] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[15] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_172 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[17] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[16] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[17] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[16] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_173 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[23] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[20] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[23] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[20] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module pwm_SLICE_174 ( input B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \pwm/rvcntnum_saw_3[25] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pwm/rvcntnum_saw_3[24] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \pwm/rvcntnum_saw[25] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \pwm/rvcntnum_saw[24] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_175 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40025 \rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40027 \rgbled_flash_b/un1_rvcntnum_tri_axb_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \rgbled_flash_b/rvcntnum_tri_pipe ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_176 ( input C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40028 \rgbled_flash_b/rvcntnum_tri59lto25_2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \rgbled_flash_g/un1_rvcntnum_tri_axb_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \rgbled_flash_g/rvcntnum_tri_pipe ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40029 \rgbled_flash_b/un1_rvcntnum_sawlto20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \rgbled_flash_b/un1_rvcntnum_sawlto23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1110) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0301) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_b/un1_rvcntnum_sawlto15_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \rgbled_flash_b/un1_rvcntnum_sawlto15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40029 \rgbled_flash_b/un1_rvcntnum_saw_1lto19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \rgbled_flash_b/un1_rvcntnum_saw_1lto22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_180 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40025 \rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40033 \rgbled_flash_b/un1_rvcntnum_sawlto9 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0707) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_b/un1_rvcntnum_saw_1lto14_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \rgbled_flash_b/un1_rvcntnum_saw_1lto14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_182 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40029 \rgbled_flash_g/un1_rvcntnum_saw_1lto19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40028 \rgbled_flash_g/un1_rvcntnum_saw_1lto19_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40035 \rgbled_flash_g/un1_rvcntnum_sawlto20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \rgbled_flash_g/un1_rvcntnum_sawlto23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_g/un1_rvcntnum_sawlto15_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \rgbled_flash_g/un1_rvcntnum_sawlto15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40025 \rgbled_flash_g/un1_rvcntnum_sawlto8_i_a2_7_5 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40036 \rgbled_flash_g/un1_rvcntnum_sawlto9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_g/un1_rvcntnum_saw_1lto14_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \rgbled_flash_g/un1_rvcntnum_saw_1lto14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_187 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \rgbled_flash_g/rvcntnum_tri43lto17_2 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \rgbled_flash_g/rvcntnum_tri43lto25_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_r_SLICE_188 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40038 \rgbled_flash_r/un1_rvcntnum_saw_1lto26_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \rgbled_flash_r/un1_rvcntnum_saw_1lto20_RNIOU701 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_r_SLICE_189 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \rgbled_flash_r/rvcntnum_tri27lto25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \rgbled_flash_r/rvcntnum_tri27lto26 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_r_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40029 \rgbled_flash_r/un1_rvcntnum_sawlto20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \rgbled_flash_r/un1_rvcntnum_sawlto23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40041 \rgbled_flash_r/rvcntnum_tri27lto19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \rgbled_flash_r/rvcntnum_tri27lto22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_r_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_r/un1_rvcntnum_sawlto15_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \rgbled_flash_r/un1_rvcntnum_sawlto15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_193 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \rgbled_flash_r/rvcntnum_tri27lto19_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \rgbled_flash_r/un1_rvcntnum_saw_1lto20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5D5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_r_SLICE_194 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40025 \rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40033 \rgbled_flash_r/un1_rvcntnum_sawlto9 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \rgbled_flash_r/rvcntnum_tri27lto14_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \rgbled_flash_r/un1_rvcntnum_saw_1lto14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pwm/un1_rvcntnum_sawlto22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \pwm/un1_rvcntnum_sawlto25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module pwm_SLICE_197 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \pwm/un1_rvcntnum_sawlto17_1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \pwm/un1_rvcntnum_sawlto19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module pwm_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 \pwm/un1_rvcntnum_sawlto14_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \pwm/un1_rvcntnum_sawlto14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 un15_owvrgbled1_df24( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 un15_owvrgbled1_lt24( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8421) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7310) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 owvrgbled1_1_lt16( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 owvrgbled1_1_df16( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 owvrgbled1_1_lt18( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 owvrgbled1_1_df18( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 owvrgbled1_1_lt20( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 owvrgbled1_1_df20( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 owvrgbled1_1_lt22( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 owvrgbled1_1_df22( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 owvrgbled1_1_lt24( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 owvrgbled1_1_df24( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un7_owvrgbled1_lt16( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un7_owvrgbled1_df16( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un7_owvrgbled1_lt18( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un7_owvrgbled1_df18( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un7_owvrgbled1_lt20( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un7_owvrgbled1_df20( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un7_owvrgbled1_lt22( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un7_owvrgbled1_df22( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un7_owvrgbled1_lt24( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un7_owvrgbled1_df24( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un15_owvrgbled1_lt16( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un15_owvrgbled1_df16( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un15_owvrgbled1_lt18( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un15_owvrgbled1_df18( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un15_owvrgbled1_lt20( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un15_owvrgbled1_df20( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 un15_owvrgbled1_lt22( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 un15_owvrgbled1_df22( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_214 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \rgbled_flash_b/un1_rvcntnum_sawlto18_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \rgbled_flash_b/un1_rvcntnum_saw_1lto17_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_b_SLICE_215 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40028 \rgbled_flash_b/un1_rvcntnum_saw_1lto25_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \rgbled_flash_b/rvcntnum_tri59lto25_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_g_SLICE_216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40028 \rgbled_flash_g/un1_rvcntnum_saw_1lto25_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \rgbled_flash_g/rvcntnum_tri43lto25_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_217 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \rgbled_flash_r/un1_rvcntnum_sawlto18_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \rgbled_flash_r/rvcntnum_tri27lto17_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_g_SLICE_218 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \rgbled_flash_g/un1_rvcntnum_sawlto20_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \rgbled_flash_g/un1_rvcntnum_saw_1lto22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgbled_flash_r_SLICE_219 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \rgbled_flash_r/rvcntnum_tri27lto10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40018 \rgbled_flash_r/un1_rvcntnum_sawlto8_i_a2_7_3 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rgbled_flash_b_SLICE_220 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \rgbled_flash_b/un1_rvcntnum_sawlto8_i_a2_7_3 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_0_ ( input PADDO, output owvled0 );

  xo2iobuf \owvled_pad[0] ( .I(PADDO), .PAD(owvled0));

  specify
    (PADDO => owvled0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module iclk ( output PADDI, input iclk );

  xo2iobuf0052 iclk_pad( .Z(PADDI), .PAD(iclk));

  specify
    (iclk => PADDI) = (0:0:0,0:0:0);
    $width (posedge iclk, 0:0:0);
    $width (negedge iclk, 0:0:0);
  endspecify

endmodule

module xo2iobuf0052 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module owvrgbled2_2_ ( input PADDO, output owvrgbled22 );

  xo2iobuf \owvrgbled2_pad[2] ( .I(PADDO), .PAD(owvrgbled22));

  specify
    (PADDO => owvrgbled22) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvrgbled2_1_ ( input PADDO, output owvrgbled21 );

  xo2iobuf \owvrgbled2_pad[1] ( .I(PADDO), .PAD(owvrgbled21));

  specify
    (PADDO => owvrgbled21) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvrgbled2_0_ ( input PADDO, output owvrgbled20 );

  xo2iobuf \owvrgbled2_pad[0] ( .I(PADDO), .PAD(owvrgbled20));

  specify
    (PADDO => owvrgbled20) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvrgbled1_2_ ( input PADDO, output owvrgbled12 );

  xo2iobuf \owvrgbled1_pad[2] ( .I(PADDO), .PAD(owvrgbled12));

  specify
    (PADDO => owvrgbled12) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvrgbled1_1_ ( input PADDO, output owvrgbled11 );

  xo2iobuf \owvrgbled1_pad[1] ( .I(PADDO), .PAD(owvrgbled11));

  specify
    (PADDO => owvrgbled11) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvrgbled1_0_ ( input PADDO, output owvrgbled10 );

  xo2iobuf \owvrgbled1_pad[0] ( .I(PADDO), .PAD(owvrgbled10));

  specify
    (PADDO => owvrgbled10) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_7_ ( input PADDO, output owvled7 );

  xo2iobuf \owvled_pad[7] ( .I(PADDO), .PAD(owvled7));

  specify
    (PADDO => owvled7) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_6_ ( input PADDO, output owvled6 );

  xo2iobuf \owvled_pad[6] ( .I(PADDO), .PAD(owvled6));

  specify
    (PADDO => owvled6) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_5_ ( input PADDO, output owvled5 );

  xo2iobuf \owvled_pad[5] ( .I(PADDO), .PAD(owvled5));

  specify
    (PADDO => owvled5) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_4_ ( input PADDO, output owvled4 );

  xo2iobuf \owvled_pad[4] ( .I(PADDO), .PAD(owvled4));

  specify
    (PADDO => owvled4) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_3_ ( input PADDO, output owvled3 );

  xo2iobuf \owvled_pad[3] ( .I(PADDO), .PAD(owvled3));

  specify
    (PADDO => owvled3) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_2_ ( input PADDO, output owvled2 );

  xo2iobuf \owvled_pad[2] ( .I(PADDO), .PAD(owvled2));

  specify
    (PADDO => owvled2) = (0:0:0,0:0:0);
  endspecify

endmodule

module owvled_1_ ( input PADDO, output owvled1 );

  xo2iobuf \owvled_pad[1] ( .I(PADDO), .PAD(owvled1));

  specify
    (PADDO => owvled1) = (0:0:0,0:0:0);
  endspecify

endmodule

module irst_n ( output PADDI, input irst_n );

  xo2iobuf0052 irst_n_pad( .Z(PADDI), .PAD(irst_n));

  specify
    (irst_n => PADDI) = (0:0:0,0:0:0);
    $width (posedge irst_n, 0:0:0);
    $width (negedge irst_n, 0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
