# 32-Bit RISC Processor and Assembler - A Simulation using Logism
Designed and implemented using [Logism](http://www.cburch.com/logisim/) as a part of the Computer Organization and Architecture Lab

## Documentaion
- [CPU Documentation](cpudoc.md)
- [Assembler Documentation](assemblerdoc.md)
- [Example Assembly Program](https://github.com/gagansh7171/RISC-Processor-Simulator/blob/master/RISC-R/programFilesIO/program.asm)
