#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa3bcf05510 .scope module, "r_type_prueba" "r_type_prueba" 2 1;
 .timescale 0 0;
v0x7fa3bcf1f2e0_0 .net "ALUControl", 0 3, v0x7fa3bcf1c300_0;  1 drivers
v0x7fa3bcf1f390_0 .net "ALUOp", 0 1, v0x7fa3bcf1cad0_0;  1 drivers
v0x7fa3bcf1f470_0 .net "ALUSrc", 0 0, v0x7fa3bcf1cba0_0;  1 drivers
v0x7fa3bcf1f540_0 .net "Branch", 0 0, v0x7fa3bcf1cc30_0;  1 drivers
v0x7fa3bcf1f5d0_0 .net "Jump", 0 0, v0x7fa3bcf1cce0_0;  1 drivers
v0x7fa3bcf1f6a0_0 .net "MemRead", 0 0, v0x7fa3bcf1cd80_0;  1 drivers
v0x7fa3bcf1f730_0 .net "MemToReg", 0 0, v0x7fa3bcf1ce60_0;  1 drivers
v0x7fa3bcf1f7e0_0 .net "MemWrite", 0 0, v0x7fa3bcf1cf00_0;  1 drivers
v0x7fa3bcf1f890_0 .var "Opcode", 0 5;
v0x7fa3bcf1f9c0_0 .net "RegDst", 0 0, v0x7fa3bcf1d050_0;  1 drivers
v0x7fa3bcf1fa50_0 .net "RegWrite", 0 0, v0x7fa3bcf1d160_0;  1 drivers
v0x7fa3bcf1fae0_0 .var "clk", 0 0;
v0x7fa3bcf1fbf0_0 .var "func", 0 5;
v0x7fa3bcf1fc80_0 .var "inmux", 0 15;
v0x7fa3bcf1fd10_0 .net "instruction", 0 31, v0x7fa3bcf1d6a0_0;  1 drivers
v0x7fa3bcf1fda0_0 .net "out", 0 31, v0x7fa3bcf1e890_0;  1 drivers
v0x7fa3bcf1fe70_0 .var "rad1", 0 4;
v0x7fa3bcf20000_0 .var "rad2", 0 4;
v0x7fa3bcf20090_0 .net "readdata1", 0 31, v0x7fa3bcf1eeb0_0;  1 drivers
v0x7fa3bcf20120_0 .net "readdata2", 0 31, v0x7fa3bcf1ef70_0;  1 drivers
v0x7fa3bcf201f0_0 .var "reset", 0 0;
v0x7fa3bcf20280_0 .net "resmux", 0 31, L_0x7fa3bcf20e90;  1 drivers
v0x7fa3bcf20350_0 .var "writeadd", 0 4;
v0x7fa3bcf203e0_0 .net "writedata", 0 31, v0x7fa3bcf1bf60_0;  1 drivers
S_0x7fa3bcf00060 .scope module, "alu1" "alu" 2 24, 3 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 4 "ALUControl"
    .port_info 4 /OUTPUT 32 "res"
v0x7fa3bcf0c090_0 .net "ALUControl", 0 3, v0x7fa3bcf1c300_0;  alias, 1 drivers
v0x7fa3bcf1bd70_0 .net "clk", 0 0, v0x7fa3bcf1fae0_0;  1 drivers
v0x7fa3bcf1be10_0 .net "in1", 0 31, v0x7fa3bcf1eeb0_0;  alias, 1 drivers
v0x7fa3bcf1beb0_0 .net "in2", 0 31, L_0x7fa3bcf20e90;  alias, 1 drivers
v0x7fa3bcf1bf60_0 .var "res", 0 31;
E_0x7fa3bcf05ca0 .event posedge, v0x7fa3bcf1bd70_0;
S_0x7fa3bcf1c0d0 .scope module, "aluc1" "alu_control" 2 21, 4 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "func"
    .port_info 2 /OUTPUT 4 "ALUControl"
L_0x7fa3bcf20590 .functor AND 6, L_0x7fa3bcf204b0, v0x7fa3bcf1fbf0_0, C4<111111>, C4<111111>;
v0x7fa3bcf1c300_0 .var "ALUControl", 0 3;
v0x7fa3bcf1c3c0_0 .net "ALUOp", 0 1, v0x7fa3bcf1cad0_0;  alias, 1 drivers
v0x7fa3bcf1c460_0 .net *"_s1", 5 0, L_0x7fa3bcf204b0;  1 drivers
L_0x10301d008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1c520_0 .net *"_s4", 3 0, L_0x10301d008;  1 drivers
v0x7fa3bcf1c5d0_0 .net *"_s5", 5 0, L_0x7fa3bcf20590;  1 drivers
v0x7fa3bcf1c6c0_0 .net "func", 0 5, v0x7fa3bcf1fbf0_0;  1 drivers
E_0x7fa3bcf1c2d0 .event edge, L_0x7fa3bcf20590;
L_0x7fa3bcf204b0 .concat [ 2 4 0 0], v0x7fa3bcf1cad0_0, L_0x10301d008;
S_0x7fa3bcf1c7a0 .scope module, "con1" "control" 2 20, 5 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemToReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
v0x7fa3bcf1cad0_0 .var "ALUOp", 0 1;
v0x7fa3bcf1cba0_0 .var "ALUSrc", 0 0;
v0x7fa3bcf1cc30_0 .var "Branch", 0 0;
v0x7fa3bcf1cce0_0 .var "Jump", 0 0;
v0x7fa3bcf1cd80_0 .var "MemRead", 0 0;
v0x7fa3bcf1ce60_0 .var "MemToReg", 0 0;
v0x7fa3bcf1cf00_0 .var "MemWrite", 0 0;
v0x7fa3bcf1cfa0_0 .net "Opcode", 0 5, v0x7fa3bcf1f890_0;  1 drivers
v0x7fa3bcf1d050_0 .var "RegDst", 0 0;
v0x7fa3bcf1d160_0 .var "RegWrite", 0 0;
E_0x7fa3bcf1ca90 .event edge, v0x7fa3bcf1cfa0_0;
S_0x7fa3bcf1d2e0 .scope module, "in1" "InstructionMemory" 2 19, 6 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7fa3bcf1d490_0 .net "address", 0 31, v0x7fa3bcf1e890_0;  alias, 1 drivers
v0x7fa3bcf1d530_0 .net "clk", 0 0, v0x7fa3bcf1fae0_0;  alias, 1 drivers
v0x7fa3bcf1d5f0 .array "insmem", 0 2047, 0 7;
v0x7fa3bcf1d6a0_0 .var "instruction", 0 31;
S_0x7fa3bcf1d780 .scope module, "mux1" "reg_mux_alu" 2 23, 7 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fa3bcf1d9d0_0 .net *"_s0", 31 0, L_0x7fa3bcf206a0;  1 drivers
L_0x10301d0e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1da70_0 .net *"_s11", 30 0, L_0x10301d0e0;  1 drivers
L_0x10301d128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1db20_0 .net/2u *"_s12", 31 0, L_0x10301d128;  1 drivers
v0x7fa3bcf1dbe0_0 .net *"_s14", 0 0, L_0x7fa3bcf20af0;  1 drivers
v0x7fa3bcf1dc80_0 .net *"_s16", 31 0, L_0x7fa3bcf20c10;  1 drivers
L_0x10301d170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1dd70_0 .net *"_s19", 15 0, L_0x10301d170;  1 drivers
L_0x10301d1b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1de20_0 .net/2u *"_s20", 31 0, L_0x10301d1b8;  1 drivers
v0x7fa3bcf1ded0_0 .net *"_s22", 31 0, L_0x7fa3bcf20d30;  1 drivers
L_0x10301d050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1df80_0 .net *"_s3", 30 0, L_0x10301d050;  1 drivers
L_0x10301d098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa3bcf1e090_0 .net/2u *"_s4", 31 0, L_0x10301d098;  1 drivers
v0x7fa3bcf1e140_0 .net *"_s6", 0 0, L_0x7fa3bcf207f0;  1 drivers
v0x7fa3bcf1e1e0_0 .net *"_s8", 31 0, L_0x7fa3bcf20930;  1 drivers
v0x7fa3bcf1e290_0 .net "alusrc", 0 0, v0x7fa3bcf1cba0_0;  alias, 1 drivers
v0x7fa3bcf1e340_0 .net "in1", 0 31, v0x7fa3bcf1ef70_0;  alias, 1 drivers
v0x7fa3bcf1e3d0_0 .net "in2", 0 15, v0x7fa3bcf1fc80_0;  1 drivers
v0x7fa3bcf1e460_0 .net "out", 0 31, L_0x7fa3bcf20e90;  alias, 1 drivers
L_0x7fa3bcf206a0 .concat [ 1 31 0 0], v0x7fa3bcf1cba0_0, L_0x10301d050;
L_0x7fa3bcf207f0 .cmp/eq 32, L_0x7fa3bcf206a0, L_0x10301d098;
L_0x7fa3bcf20930 .concat [ 1 31 0 0], v0x7fa3bcf1cba0_0, L_0x10301d0e0;
L_0x7fa3bcf20af0 .cmp/eq 32, L_0x7fa3bcf20930, L_0x10301d128;
L_0x7fa3bcf20c10 .concat [ 16 16 0 0], v0x7fa3bcf1fc80_0, L_0x10301d170;
L_0x7fa3bcf20d30 .functor MUXZ 32, L_0x10301d1b8, L_0x7fa3bcf20c10, L_0x7fa3bcf20af0, C4<>;
L_0x7fa3bcf20e90 .functor MUXZ 32, L_0x7fa3bcf20d30, v0x7fa3bcf1ef70_0, L_0x7fa3bcf207f0, C4<>;
S_0x7fa3bcf1e560 .scope module, "pc1" "pc" 2 18, 8 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa3bcf1e7b0_0 .net "clk", 0 0, v0x7fa3bcf1fae0_0;  alias, 1 drivers
v0x7fa3bcf1e890_0 .var "out", 0 31;
v0x7fa3bcf1e930_0 .net "reset", 0 0, v0x7fa3bcf201f0_0;  1 drivers
E_0x7fa3bcf1e760 .event negedge, v0x7fa3bcf1bd70_0;
S_0x7fa3bcf1ea20 .scope module, "reg1" "reg_file" 2 22, 9 1 0, S_0x7fa3bcf05510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readadd1"
    .port_info 2 /INPUT 5 "readadd2"
    .port_info 3 /INPUT 5 "writeadd"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
v0x7fa3bcf1ecc0_0 .net "clk", 0 0, v0x7fa3bcf1fae0_0;  alias, 1 drivers
v0x7fa3bcf1ed60_0 .net "readadd1", 0 4, v0x7fa3bcf1fe70_0;  1 drivers
v0x7fa3bcf1ee00_0 .net "readadd2", 0 4, v0x7fa3bcf20000_0;  1 drivers
v0x7fa3bcf1eeb0_0 .var "readdata1", 0 31;
v0x7fa3bcf1ef70_0 .var "readdata2", 0 31;
v0x7fa3bcf1f040 .array "regmem", 0 31, 0 31;
v0x7fa3bcf1f0d0_0 .net "writeadd", 0 4, v0x7fa3bcf20350_0;  1 drivers
v0x7fa3bcf1f180_0 .net "writedata", 0 31, v0x7fa3bcf1bf60_0;  alias, 1 drivers
    .scope S_0x7fa3bcf1e560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3bcf1e890_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fa3bcf1e560;
T_1 ;
    %wait E_0x7fa3bcf1e760;
    %load/vec4 v0x7fa3bcf1e930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa3bcf1e890_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fa3bcf1e890_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3bcf1e890_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa3bcf1d2e0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3bcf1d5f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fa3bcf1d2e0;
T_3 ;
    %wait E_0x7fa3bcf05ca0;
    %load/vec4 v0x7fa3bcf1d490_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa3bcf1d5f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa3bcf1d6a0_0, 4, 8;
    %load/vec4 v0x7fa3bcf1d490_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa3bcf1d5f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa3bcf1d6a0_0, 4, 8;
    %load/vec4 v0x7fa3bcf1d490_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa3bcf1d5f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa3bcf1d6a0_0, 4, 8;
    %ix/getv 4, v0x7fa3bcf1d490_0;
    %load/vec4a v0x7fa3bcf1d5f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa3bcf1d6a0_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa3bcf1c7a0;
T_4 ;
    %wait E_0x7fa3bcf1ca90;
    %load/vec4 v0x7fa3bcf1cfa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3bcf1d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1cce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1cc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1cd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1ce60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa3bcf1cad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3bcf1cba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3bcf1d160_0, 0, 1;
    %jmp T_4.1;
T_4.1 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa3bcf1c0d0;
T_5 ;
    %wait E_0x7fa3bcf1c2d0;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.0 ;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.2 ;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.4 ;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.6 ;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.8 ;
    %load/vec4 v0x7fa3bcf1c3c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3bcf1c6c0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa3bcf1c300_0, 0, 4;
T_5.10 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa3bcf1ea20;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x7fa3bcf1ea20;
T_7 ;
    %wait E_0x7fa3bcf05ca0;
    %load/vec4 v0x7fa3bcf1ed60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa3bcf1f040, 4;
    %assign/vec4 v0x7fa3bcf1eeb0_0, 0;
    %load/vec4 v0x7fa3bcf1ee00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa3bcf1f040, 4;
    %assign/vec4 v0x7fa3bcf1ef70_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa3bcf1ea20;
T_8 ;
    %wait E_0x7fa3bcf1e760;
    %load/vec4 v0x7fa3bcf1f180_0;
    %load/vec4 v0x7fa3bcf1f0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa3bcf1f040, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa3bcf00060;
T_9 ;
    %wait E_0x7fa3bcf05ca0;
    %load/vec4 v0x7fa3bcf0c090_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %add;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %sub;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %and;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %or;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x7fa3bcf1be10_0;
    %load/vec4 v0x7fa3bcf1beb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fa3bcf1bf60_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa3bcf05510;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3bcf1fae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3bcf201f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fa3bcf1fc80_0, 0, 16;
    %delay 20, 0;
    %load/vec4 v0x7fa3bcf201f0_0;
    %nor/r;
    %store/vec4 v0x7fa3bcf201f0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fa3bcf05510;
T_11 ;
    %load/vec4 v0x7fa3bcf1fd10_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fa3bcf1f890_0, 0;
    %load/vec4 v0x7fa3bcf1fd10_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fa3bcf1fe70_0, 0;
    %load/vec4 v0x7fa3bcf1fd10_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fa3bcf20000_0, 0;
    %load/vec4 v0x7fa3bcf1fd10_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7fa3bcf20350_0, 0;
    %load/vec4 v0x7fa3bcf1fd10_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7fa3bcf1fbf0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fa3bcf1fae0_0;
    %nor/r;
    %store/vec4 v0x7fa3bcf1fae0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa3bcf05510;
T_12 ;
    %delay 21, 0;
    %load/vec4 v0x7fa3bcf1fbf0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %vpi_call 2 47 "$display", "%b + %b = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.1 ;
    %vpi_call 2 48 "$display", "%b - %b = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.2 ;
    %vpi_call 2 49 "$display", "%b & %b = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.3 ;
    %vpi_call 2 50 "$display", "~(%b | %b) = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.4 ;
    %vpi_call 2 51 "$display", "%b | %b = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.5 ;
    %vpi_call 2 52 "$display", "%b < %b = %b, time=%d", v0x7fa3bcf20090_0, v0x7fa3bcf20120_0, v0x7fa3bcf203e0_0, $time {0 0 0};
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "r_instructions_tb.v";
    "alu.v";
    "alu_control.v";
    "control.v";
    "ins_mem.v";
    "reg_mux_alu.v";
    "pc.v";
    "reg_file.v";
