Gate AND, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate AND, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate NAND, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate NAND, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate OR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate OR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate NOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 4

Gate NOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 4

Gate XOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 4

Gate XOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 4

Gate XNOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 5

Gate XNOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 5

Gate NOT, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate NOT, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 3

