#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12a004730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a0049b0 .scope module, "test" "test" 3 2;
 .timescale -9 -11;
v0x12a01c4e0_0 .var "clk", 0 0;
v0x12a01c570_0 .var "rst", 0 0;
v0x12a01c680_0 .net "wd", 15 0, v0x12a018a40_0;  1 drivers
v0x12a01c710_0 .net "we", 0 0, v0x12a017aa0_0;  1 drivers
S_0x12a004b20 .scope module, "pu" "pu" 3 6, 4 2 0, S_0x12a0049b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "we";
    .port_info 1 /OUTPUT 16 "rwd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0x1200500a0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x12a01ae60_0 .net/2u *"_ivl_0", 9 0, L_0x1200500a0;  1 drivers
v0x12a01af20_0 .net "a", 15 0, L_0x12a01c920;  1 drivers
v0x12a01afc0_0 .net "ao", 15 0, v0x12a0161b0_0;  1 drivers
v0x12a01b090_0 .net "arad", 1 0, v0x12a017720_0;  1 drivers
v0x12a01b160_0 .net "b", 15 0, L_0x12a01cb90;  1 drivers
v0x12a01b230_0 .net "bo", 15 0, v0x12a0196b0_0;  1 drivers
v0x12a01b300_0 .net "brad", 1 0, v0x12a0177b0_0;  1 drivers
v0x12a01b3d0_0 .net "ca", 0 0, v0x12a015730_0;  1 drivers
v0x12a01b4a0_0 .net "clk", 0 0, v0x12a01c4e0_0;  1 drivers
v0x12a01b630_0 .net "dms", 0 0, v0x12a016f50_0;  1 drivers
v0x12a01b6c0_0 .net "dmwe", 0 0, v0x12a016fe0_0;  1 drivers
v0x12a01b750_0 .net "dstb", 0 0, v0x12a017070_0;  1 drivers
v0x12a01b820_0 .net "h", 0 0, v0x12a017230_0;  1 drivers
v0x12a01b8f0_0 .net "iv", 7 0, v0x12a0172d0_0;  1 drivers
v0x12a01b9c0_0 .net "liop", 1 0, v0x12a017380_0;  1 drivers
v0x12a01ba90_0 .net "lp", 15 0, L_0x12a01cd60;  1 drivers
v0x12a01bb60_0 .net "mrd", 15 0, L_0x12a01d0e0;  1 drivers
v0x12a01bcf0_0 .net "o", 15 0, v0x12a018e40_0;  1 drivers
v0x12a01bd80_0 .net "op", 2 0, v0x12a017540_0;  1 drivers
v0x12a01be10_0 .net "pca", 5 0, v0x12a019c00_0;  1 drivers
v0x12a01bee0_0 .net "pcs", 0 0, v0x12a017600_0;  1 drivers
v0x12a01bfb0_0 .net "pcwe", 0 0, v0x12a017690_0;  1 drivers
v0x12a01c080_0 .net "rst", 0 0, v0x12a01c570_0;  1 drivers
v0x12a01c110_0 .net "rwd", 15 0, v0x12a018a40_0;  alias, 1 drivers
v0x12a01c1a0_0 .net "sg", 0 0, v0x12a015c10_0;  1 drivers
v0x12a01c270_0 .net "wad", 1 0, v0x12a017900_0;  1 drivers
v0x12a01c340_0 .net "we", 0 0, v0x12a017aa0_0;  alias, 1 drivers
v0x12a01c410_0 .net "ze", 0 0, v0x12a015ca0_0;  1 drivers
L_0x12a01cc80 .concat [ 6 10 0 0], v0x12a019c00_0, L_0x1200500a0;
L_0x12a01ce00 .part v0x12a018a40_0, 0, 6;
L_0x12a01d190 .part L_0x12a01cd60, 0, 8;
S_0x12a004cf0 .scope module, "alu" "alu" 4 14, 5 3 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 16 "rr";
    .port_info 4 /INPUT 1 "dstb";
    .port_info 5 /OUTPUT 1 "ze";
    .port_info 6 /OUTPUT 1 "ca";
    .port_info 7 /OUTPUT 1 "sg";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst";
P_0x12a004eb0 .param/l "ADD" 0 5 11, +C4<00000000000000000000000000000000>;
P_0x12a004ef0 .param/l "ASL" 0 5 11, +C4<00000000000000000000000000000011>;
P_0x12a004f30 .param/l "NAD" 0 5 11, +C4<00000000000000000000000000000110>;
P_0x12a004f70 .param/l "RSL" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x12a004fb0 .param/l "RSR" 0 5 11, +C4<00000000000000000000000000000101>;
P_0x12a004ff0 .param/l "SUB" 0 5 11, +C4<00000000000000000000000000000001>;
P_0x12a005030 .param/l "THB" 0 5 11, +C4<00000000000000000000000000000010>;
P_0x12a005070 .param/l "XOR" 0 5 11, +C4<00000000000000000000000000000111>;
v0x12a0055d0_0 .net "a", 15 0, v0x12a0161b0_0;  alias, 1 drivers
v0x12a015690_0 .net "b", 15 0, v0x12a0196b0_0;  alias, 1 drivers
v0x12a015730_0 .var "ca", 0 0;
v0x12a0157c0_0 .net "clk", 0 0, v0x12a01c4e0_0;  alias, 1 drivers
v0x12a015850_0 .net "dstb", 0 0, v0x12a017070_0;  alias, 1 drivers
v0x12a0158f0_0 .net "op", 2 0, v0x12a017540_0;  alias, 1 drivers
v0x12a0159a0_0 .var "r", 16 0;
v0x12a015a50_0 .net "rr", 15 0, L_0x12a01cd60;  alias, 1 drivers
v0x12a015b00_0 .net "rst", 0 0, v0x12a01c570_0;  alias, 1 drivers
v0x12a015c10_0 .var "sg", 0 0;
v0x12a015ca0_0 .var "ze", 0 0;
E_0x12a005530 .event posedge, v0x12a015b00_0, v0x12a0157c0_0;
E_0x12a005580 .event edge, v0x12a0158f0_0, v0x12a0055d0_0, v0x12a015690_0;
L_0x12a01cd60 .part v0x12a0159a0_0, 0, 16;
S_0x12a015e30 .scope module, "asel" "sel" 4 12, 6 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "o";
v0x12a016050_0 .net "a", 15 0, L_0x12a01c920;  alias, 1 drivers
v0x12a016100_0 .net "b", 15 0, L_0x12a01cc80;  1 drivers
v0x12a0161b0_0 .var "o", 15 0;
v0x12a016280_0 .net "s", 0 0, v0x12a017600_0;  alias, 1 drivers
E_0x12a016000 .event edge, v0x12a016280_0, v0x12a016100_0, v0x12a016050_0;
S_0x12a016370 .scope module, "dec" "dec" 4 17, 7 5 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "o";
    .port_info 1 /OUTPUT 1 "h";
    .port_info 2 /OUTPUT 1 "we";
    .port_info 3 /OUTPUT 2 "wad";
    .port_info 4 /OUTPUT 3 "op";
    .port_info 5 /OUTPUT 2 "rb";
    .port_info 6 /OUTPUT 2 "ra";
    .port_info 7 /OUTPUT 2 "liop";
    .port_info 8 /OUTPUT 8 "iv";
    .port_info 9 /OUTPUT 1 "pcwe";
    .port_info 10 /OUTPUT 1 "dmwe";
    .port_info 11 /OUTPUT 1 "dms";
    .port_info 12 /OUTPUT 1 "pcs";
    .port_info 13 /OUTPUT 1 "dstb";
    .port_info 14 /INPUT 1 "ze";
    .port_info 15 /INPUT 1 "ca";
    .port_info 16 /INPUT 1 "sg";
P_0x12b009200 .param/l "ADD" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x12b009240 .param/l "ASL" 0 7 12, +C4<00000000000000000000000000000011>;
P_0x12b009280 .param/l "CA" 0 7 11, +C4<00000000000000000000000000000010>;
P_0x12b0092c0 .param/l "IMM" 0 7 10, +C4<00000000000000000000000000000001>;
P_0x12b009300 .param/l "LIH" 0 7 10, +C4<00000000000000000000000000000011>;
P_0x12b009340 .param/l "LIL" 0 7 10, +C4<00000000000000000000000000000010>;
P_0x12b009380 .param/l "NAD" 0 7 12, +C4<00000000000000000000000000000110>;
P_0x12b0093c0 .param/l "RSL" 0 7 12, +C4<00000000000000000000000000000100>;
P_0x12b009400 .param/l "RSR" 0 7 12, +C4<00000000000000000000000000000101>;
P_0x12b009440 .param/l "SG" 0 7 11, +C4<00000000000000000000000000000011>;
P_0x12b009480 .param/l "SUB" 0 7 12, +C4<00000000000000000000000000000001>;
P_0x12b0094c0 .param/l "THB" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x12b009500 .param/l "THU" 0 7 10, +C4<00000000000000000000000000000000>;
P_0x12b009540 .param/l "UC" 0 7 11, +C4<00000000000000000000000000000000>;
P_0x12b009580 .param/l "XOR" 0 7 12, +C4<00000000000000000000000000000111>;
P_0x12b0095c0 .param/l "ZE" 0 7 11, +C4<00000000000000000000000000000001>;
v0x12a016e90_0 .net "ca", 0 0, v0x12a015730_0;  alias, 1 drivers
v0x12a016f50_0 .var "dms", 0 0;
v0x12a016fe0_0 .var "dmwe", 0 0;
v0x12a017070_0 .var "dstb", 0 0;
v0x12a017100_0 .var "f1", 0 0;
v0x12a017190_0 .var "f2", 0 0;
v0x12a017230_0 .var "h", 0 0;
v0x12a0172d0_0 .var "iv", 7 0;
v0x12a017380_0 .var "liop", 1 0;
v0x12a017490_0 .net "o", 15 0, v0x12a018e40_0;  alias, 1 drivers
v0x12a017540_0 .var "op", 2 0;
v0x12a017600_0 .var "pcs", 0 0;
v0x12a017690_0 .var "pcwe", 0 0;
v0x12a017720_0 .var "ra", 1 0;
v0x12a0177b0_0 .var "rb", 1 0;
v0x12a017850_0 .net "sg", 0 0, v0x12a015c10_0;  alias, 1 drivers
v0x12a017900_0 .var "wad", 1 0;
v0x12a017aa0_0 .var "we", 0 0;
v0x12a017b40_0 .net "ze", 0 0, v0x12a015ca0_0;  alias, 1 drivers
E_0x12a016de0/0 .event edge, v0x12a017490_0, v0x12a017100_0, v0x12a017190_0, v0x12a015c10_0;
E_0x12a016de0/1 .event edge, v0x12a015730_0, v0x12a015ca0_0;
E_0x12a016de0 .event/or E_0x12a016de0/0, E_0x12a016de0/1;
E_0x12a016e40 .event edge, v0x12a017490_0, v0x12a015ca0_0, v0x12a015730_0, v0x12a015c10_0;
S_0x12a017d00 .scope module, "dmem" "dmem" 4 19, 8 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "ad";
    .port_info 1 /INPUT 16 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 16 "rd";
    .port_info 4 /INPUT 1 "clk";
L_0x12a01d0e0 .functor BUFZ 16, L_0x12a01cf20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12a016bb0_0 .net *"_ivl_0", 15 0, L_0x12a01cf20;  1 drivers
v0x12a017ff0_0 .net *"_ivl_2", 9 0, L_0x12a01cfc0;  1 drivers
L_0x1200500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12a0180a0_0 .net *"_ivl_5", 1 0, L_0x1200500e8;  1 drivers
v0x12a018160_0 .net "ad", 7 0, L_0x12a01d190;  1 drivers
v0x12a018210_0 .net "clk", 0 0, v0x12a01c4e0_0;  alias, 1 drivers
v0x12a0182e0 .array "dm", 0 255, 15 0;
v0x12a018370_0 .net "rd", 15 0, L_0x12a01d0e0;  alias, 1 drivers
v0x12a018420_0 .net "wd", 15 0, L_0x12a01cb90;  alias, 1 drivers
v0x12a0184d0_0 .net "we", 0 0, v0x12a016fe0_0;  alias, 1 drivers
E_0x12a017f70 .event posedge, v0x12a0157c0_0;
L_0x12a01cf20 .array/port v0x12a0182e0, L_0x12a01cfc0;
L_0x12a01cfc0 .concat [ 8 2 0 0], L_0x12a01d190, L_0x1200500e8;
S_0x12a018630 .scope module, "dsel" "sel" 4 20, 6 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "o";
v0x12a0188c0_0 .net "a", 15 0, L_0x12a01cd60;  alias, 1 drivers
v0x12a018990_0 .net "b", 15 0, L_0x12a01d0e0;  alias, 1 drivers
v0x12a018a40_0 .var "o", 15 0;
v0x12a018af0_0 .net "s", 0 0, v0x12a016f50_0;  alias, 1 drivers
E_0x12a017ec0 .event edge, v0x12a016f50_0, v0x12a018370_0, v0x12a015a50_0;
S_0x12a018bf0 .scope module, "imem" "imem" 4 16, 9 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "pc";
    .port_info 1 /OUTPUT 16 "o";
v0x12a018e40_0 .var "o", 15 0;
v0x12a018ef0_0 .net "pc", 5 0, v0x12a019c00_0;  alias, 1 drivers
E_0x12a018df0 .event edge, v0x12a018ef0_0;
S_0x12a018fc0 .scope module, "lidx" "lidx" 4 13, 10 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "i";
    .port_info 1 /INPUT 8 "iv";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "o";
P_0x12a019180 .param/l "IMM" 0 10 4, +C4<00000000000000000000000000000001>;
P_0x12a0191c0 .param/l "LIH" 0 10 4, +C4<00000000000000000000000000000011>;
P_0x12a019200 .param/l "LIL" 0 10 4, +C4<00000000000000000000000000000010>;
P_0x12a019240 .param/l "THU" 0 10 4, +C4<00000000000000000000000000000000>;
v0x12a019550_0 .net "i", 15 0, L_0x12a01cb90;  alias, 1 drivers
v0x12a019620_0 .net "iv", 7 0, v0x12a0172d0_0;  alias, 1 drivers
v0x12a0196b0_0 .var "o", 15 0;
v0x12a019740_0 .net "op", 1 0, v0x12a017380_0;  alias, 1 drivers
E_0x12a019500 .event edge, v0x12a017380_0, v0x12a018420_0, v0x12a0172d0_0;
S_0x12a019810 .scope module, "pc" "pc" 4 15, 11 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /OUTPUT 6 "pc";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 6 "rwd";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
v0x12a019a90_0 .net "clk", 0 0, v0x12a01c4e0_0;  alias, 1 drivers
v0x12a019b70_0 .net "halt", 0 0, v0x12a017230_0;  alias, 1 drivers
v0x12a019c00_0 .var "pc", 5 0;
v0x12a019cd0_0 .net "rst", 0 0, v0x12a01c570_0;  alias, 1 drivers
v0x12a019d80_0 .net "rwd", 5 0, L_0x12a01ce00;  1 drivers
v0x12a019e50_0 .net "we", 0 0, v0x12a017690_0;  alias, 1 drivers
S_0x12a019f30 .scope module, "rega" "rega" 4 11, 12 2 0, S_0x12a004b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "arad";
    .port_info 1 /INPUT 2 "brad";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 2 "wad";
    .port_info 6 /INPUT 16 "wd";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
L_0x12a01c920 .functor BUFZ 16, L_0x12a01c7a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12a01cb90 .functor BUFZ 16, L_0x12a01c9d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12a01a2a0_0 .net *"_ivl_0", 15 0, L_0x12a01c7a0;  1 drivers
v0x12a01a330_0 .net *"_ivl_10", 3 0, L_0x12a01ca70;  1 drivers
L_0x120050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12a01a3d0_0 .net *"_ivl_13", 1 0, L_0x120050058;  1 drivers
v0x12a01a460_0 .net *"_ivl_2", 3 0, L_0x12a01c840;  1 drivers
L_0x120050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12a01a510_0 .net *"_ivl_5", 1 0, L_0x120050010;  1 drivers
v0x12a01a600_0 .net *"_ivl_8", 15 0, L_0x12a01c9d0;  1 drivers
v0x12a01a6b0_0 .net "a", 15 0, L_0x12a01c920;  alias, 1 drivers
v0x12a01a750_0 .net "arad", 1 0, v0x12a017720_0;  alias, 1 drivers
v0x12a01a800_0 .net "b", 15 0, L_0x12a01cb90;  alias, 1 drivers
v0x12a01a910_0 .net "brad", 1 0, v0x12a0177b0_0;  alias, 1 drivers
v0x12a01a9b0_0 .net "clk", 0 0, v0x12a01c4e0_0;  alias, 1 drivers
v0x12a01aa40 .array "regar", 0 3, 15 0;
v0x12a01aad0_0 .net "rst", 0 0, v0x12a01c570_0;  alias, 1 drivers
v0x12a01aba0_0 .net "wad", 1 0, v0x12a017900_0;  alias, 1 drivers
v0x12a01ac40_0 .net "wd", 15 0, v0x12a018a40_0;  alias, 1 drivers
v0x12a01acf0_0 .net "we", 0 0, v0x12a017aa0_0;  alias, 1 drivers
L_0x12a01c7a0 .array/port v0x12a01aa40, L_0x12a01c840;
L_0x12a01c840 .concat [ 2 2 0 0], v0x12a017720_0, L_0x120050010;
L_0x12a01c9d0 .array/port v0x12a01aa40, L_0x12a01ca70;
L_0x12a01ca70 .concat [ 2 2 0 0], v0x12a0177b0_0, L_0x120050058;
    .scope S_0x12a019f30;
T_0 ;
    %wait E_0x12a005530;
    %load/vec4 v0x12a01aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a01aa40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a01aa40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a01aa40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a01aa40, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12a01acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12a01ac40_0;
    %load/vec4 v0x12a01aba0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a01aa40, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12a015e30;
T_1 ;
Ewait_0 .event/or E_0x12a016000, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12a016280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12a016100_0;
    %store/vec4 v0x12a0161b0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12a016050_0;
    %store/vec4 v0x12a0161b0_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12a018fc0;
T_2 ;
    %wait E_0x12a019500;
    %load/vec4 v0x12a019740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x12a019550_0;
    %store/vec4 v0x12a0196b0_0, 0, 16;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x12a019620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a0196b0_0, 0, 16;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x12a019550_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12a019620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a0196b0_0, 0, 16;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x12a019620_0;
    %load/vec4 v0x12a019550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a0196b0_0, 0, 16;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12a004cf0;
T_3 ;
    %wait E_0x12a005580;
    %load/vec4 v0x12a0158f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %load/vec4 v0x12a015690_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %load/vec4 v0x12a015690_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x12a015690_0;
    %pad/u 17;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %ix/getv 4, v0x12a015690_0;
    %shiftr 4;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %ix/getv 4, v0x12a015690_0;
    %shiftr 4;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %ix/getv 4, v0x12a015690_0;
    %shiftl 4;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %load/vec4 v0x12a015690_0;
    %pad/u 17;
    %and;
    %inv;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12a0055d0_0;
    %pad/u 17;
    %load/vec4 v0x12a015690_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x12a0159a0_0, 0, 17;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12a004cf0;
T_4 ;
    %wait E_0x12a005530;
    %load/vec4 v0x12a015b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015c10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12a015850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x12a015a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a015ca0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015ca0_0, 0;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015730_0, 0;
    %load/vec4 v0x12a0159a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a015c10_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a015c10_0, 0;
T_4.7 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12a019810;
T_5 ;
    %wait E_0x12a005530;
    %load/vec4 v0x12a019cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12a019c00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12a019b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12a019e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x12a019d80_0;
    %assign/vec4 v0x12a019c00_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12a019c00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12a019c00_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12a018bf0;
T_6 ;
Ewait_1 .event/or E_0x12a018df0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12a018ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %jmp T_6.26;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.1 ;
    %pushi/vec4 33281, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.2 ;
    %pushi/vec4 33536, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.3 ;
    %pushi/vec4 18447, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.4 ;
    %pushi/vec4 34305, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.5 ;
    %pushi/vec4 34560, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.6 ;
    %pushi/vec4 18704, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.7 ;
    %pushi/vec4 36366, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.8 ;
    %pushi/vec4 36608, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.9 ;
    %pushi/vec4 2561, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.10 ;
    %pushi/vec4 2081, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.11 ;
    %pushi/vec4 2338, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.12 ;
    %pushi/vec4 48640, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.13 ;
    %pushi/vec4 16129, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.14 ;
    %pushi/vec4 19963, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.15 ;
    %pushi/vec4 33280, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.16 ;
    %pushi/vec4 33536, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.17 ;
    %pushi/vec4 36368, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.18 ;
    %pushi/vec4 36608, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.19 ;
    %pushi/vec4 42752, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.20 ;
    %pushi/vec4 2049, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.21 ;
    %pushi/vec4 18432, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.22 ;
    %pushi/vec4 16129, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.23 ;
    %pushi/vec4 19964, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.24 ;
    %pushi/vec4 36864, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12a018e40_0, 0, 16;
    %jmp T_6.26;
T_6.26 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12a016370;
T_7 ;
    %wait E_0x12a016e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017190_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017190_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x12a017b40_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 7, 4;
    %xor;
    %store/vec4 v0x12a017100_0, 0, 1;
    %load/vec4 v0x12a017b40_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %xor;
    %store/vec4 v0x12a017190_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x12a016e90_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 7, 4;
    %xor;
    %store/vec4 v0x12a017100_0, 0, 1;
    %load/vec4 v0x12a016e90_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %xor;
    %store/vec4 v0x12a017190_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x12a017850_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 7, 4;
    %xor;
    %store/vec4 v0x12a017100_0, 0, 1;
    %load/vec4 v0x12a017850_0;
    %inv;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %xor;
    %store/vec4 v0x12a017190_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12a016370;
T_8 ;
    %wait E_0x12a016de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12a017720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a016fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a016f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a017600_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.9 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017070_0, 0, 1;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017230_0, 0, 1;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.17;
T_8.10 ;
    %jmp T_8.17;
T_8.11 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x12a017070_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %jmp T_8.17;
T_8.12 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x12a017100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017690_0, 0, 1;
T_8.21 ;
    %jmp T_8.17;
T_8.14 ;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016fe0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x12a017070_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x12a017070_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016f50_0, 0, 1;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a017720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 11, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.23 ;
    %load/vec4 v0x12a017190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017690_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
T_8.26 ;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %jmp T_8.30;
T_8.28 ;
    %load/vec4 v0x12a017190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
T_8.31 ;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016fe0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.30;
T_8.30 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x12a017190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017690_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017720_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
T_8.33 ;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %jmp T_8.42;
T_8.38 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x12a017850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12a016e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12a017b40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.42;
T_8.39 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.42;
T_8.40 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.42;
T_8.41 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %jmp T_8.42;
T_8.42 ;
    %pop/vec4 1;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016f50_0, 0, 1;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %jmp T_8.45;
T_8.43 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017900_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a017aa0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016f50_0, 0, 1;
    %jmp T_8.45;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a016fe0_0, 0, 1;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x12a0177b0_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %jmp T_8.45;
T_8.45 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x12a017490_0;
    %parti/s 1, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %jmp T_8.47;
T_8.46 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12a017380_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 2, 10, 5;
    %store/vec4 v0x12a017720_0, 0, 2;
    %load/vec4 v0x12a017490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12a0172d0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12a017540_0, 0, 3;
    %jmp T_8.47;
T_8.47 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12a017d00;
T_9 ;
    %wait E_0x12a017f70;
    %load/vec4 v0x12a0184d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12a018420_0;
    %load/vec4 v0x12a018160_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a0182e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12a018630;
T_10 ;
Ewait_2 .event/or E_0x12a017ec0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x12a018af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12a018990_0;
    %store/vec4 v0x12a018a40_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12a0188c0_0;
    %store/vec4 v0x12a018a40_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12a0049b0;
T_11 ;
    %delay 500, 0;
    %load/vec4 v0x12a01c4e0_0;
    %inv;
    %store/vec4 v0x12a01c4e0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12a0049b0;
T_12 ;
    %vpi_call/w 3 9 "$dumpfile", "pu.vcd" {0 0 0};
    %vpi_call/w 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12a0049b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a01c570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a01c4e0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a01c570_0, 0, 1;
    %delay 300000, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "test.v";
    "pu.v";
    "alu.v";
    "sel.v";
    "dec.v";
    "dmem.v";
    "imem.v";
    "lidx.v";
    "pc.v";
    "rega.v";
