{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.9-1build2","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.29)","libffi7 (>= 3.3~20180313)","libgcc-s1 (>= 3.0)","libreadline8 (>= 6.0)","libstdc++6 (>= 9)","libtcl8.6 (>= 8.6.0)","python3:any","berkeley-abc (>= 1.01+20161002hgeb6eca6+dfsg)","xdot"],"installedSize":7973,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys_0.9-1build2_amd64.deb","size":2130844,"md5":"28c60c1d2ac4ac0f192ac5d8523a463d","sha1":"3ca4dd23292c90064e0e09100c3bc04567f8c1fd","sha256":"373c008aa853b60c9bbbf1a876908d79e12b48d5ab57fe86816a2bbe2a9a1830","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}