util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_util_ds_buf_0_0/util_ds_buf.vhd,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_util_ds_buf_0_0.vhd,vhdl,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_util_ds_buf_0_0/sim/PCIE_XDMA_util_ds_buf_0_0.vhd,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_clock.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_clock.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_eq.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_eq.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_drp.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_drp.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_rate.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_rate.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_reset.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_reset.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_sync.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_sync.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_rate.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_rate.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_drp.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_drp.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_reset.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_pipe_reset.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_user.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_user.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_wrapper.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pipe_wrapper.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_drp.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_drp.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_reset.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_reset.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_wrapper.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_qpll_wrapper.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_rxeq_scan.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_rxeq_scan.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_core_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_core_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_rx.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_axi_basic_tx.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_7x.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_7x.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_bram_7x.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_bram_7x.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_brams_7x.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_brams_7x.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_lane.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_lane.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_misc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_misc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gt_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gt_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gt_common.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gt_common.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_cpllpd_ovrd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gtp_cpllpd_ovrd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gtx_cpllpd_ovrd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gtx_cpllpd_ovrd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_gt_wrapper.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_gt_wrapper.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip_pcie2_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/source/PCIE_XDMA_xdma_0_0_pcie2_ip_pcie2_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_ip.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_0/sim/PCIE_XDMA_xdma_0_0_pcie2_ip.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
xdma_v4_1_3_blk_mem_64_reg_be.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_1/sim/xdma_v4_1_3_blk_mem_64_reg_be.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
xdma_v4_1_3_blk_mem_64_noreg_be.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_2/sim/xdma_v4_1_3_blk_mem_64_noreg_be.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
pcie2_fifo_generator_dma_cpl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_3/sim/pcie2_fifo_generator_dma_cpl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
pcie2_fifo_generator_tgt_brdg.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/ip_4/sim/pcie2_fifo_generator_tgt_brdg.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_dma_cpl.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_dma_cpl.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_dma_req.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_dma_req.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_rx_destraddler.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_rx_destraddler.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_rx_demux.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_rx_demux.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_tgt_cpl.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_tgt_cpl.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_tgt_req.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_tgt_req.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_tx_mux.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_tx_mux.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_axi_stream_intf.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_axi_stream_intf.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_cfg_sideband.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_cfg_sideband.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_pcie2_to_pcie3_wrapper.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_pcie2_to_pcie3_wrapper.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_dma_bram_wrap.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_dma_bram_wrap.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_dma_bram_wrap_1024.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_dma_bram_wrap_1024.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0_core_top.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/xdma_v4_1/hdl/verilog/PCIE_XDMA_xdma_0_0_core_top.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xdma_0_0.sv,systemverilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xdma_0_0/sim/PCIE_XDMA_xdma_0_0.sv,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/sim/PCIE_XDMA.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_addr_decode.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_read.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_reg.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_reg_bank.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_ctrl_write.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_ar_channel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_aw_channel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_b_channel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_cmd_arbiter.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_cmd_translator.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_fifo.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_incr_cmd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_r_channel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_simple_fifo.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_wrap_cmd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_axi_mc_w_channel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_axic_register_slice.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_axi_register_slice.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_axi_upsizer.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_a_upsizer.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_carry_and.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_carry_latch_and.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_carry_latch_or.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_carry_or.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_command_fifo.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_comparator.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_comparator_sel.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_comparator_sel_static.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_r_upsizer.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_w_upsizer.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_clk_ibuf.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_infrastructure.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_iodelay_ctrl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_tempmon.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_arb_mux.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_arb_row_col.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_arb_select.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_cntrl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_common.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_compare.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_mach.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_queue.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_bank_state.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_col_mach.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_mc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_rank_cntrl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_rank_common.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_rank_mach.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_round_robin_arb.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ecc_buf.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ecc_dec_fix.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ecc_gen.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ecc_merge_enc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_fi_xor.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_memc_ui_top_axi.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_mem_intfc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_byte_lane.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_calib_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_mc_phy.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_init.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ddr_skip_calib_tap.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_cc.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_edge_store.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_meta.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_pd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_tap_base.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_poc_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ui_cmd.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ui_rd_data.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ui_top.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
mig_7series_v4_2_ui_wr_data.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_mig_7series_0_0_mig_sim.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/PCIE_XDMA_mig_7series_0_0_mig_sim.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_mig_7series_0_0.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_mig_7series_0_0_1/PCIE_XDMA_mig_7series_0_0/user_design/rtl/PCIE_XDMA_mig_7series_0_0.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_clk_wiz_0_0/PCIE_XDMA_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_clk_wiz_0_0/PCIE_XDMA_clk_wiz_0_0.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_xlconstant_0_0/sim/PCIE_XDMA_xlconstant_0_0.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_auto_cc_0.v,verilog,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_auto_cc_0/sim/PCIE_XDMA_auto_cc_0.v,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
PCIE_XDMA_rst_mig_7series_0_200M_0.vhd,vhdl,xil_defaultlib,../../../bd/PCIE_XDMA/ip/PCIE_XDMA_rst_mig_7series_0_200M_0/sim/PCIE_XDMA_rst_mig_7series_0_200M_0.vhd,incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="$ref_dir/../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/90ef/hdl/verilog"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/c923"incdir="../../../../DIY_MEMBLAZE_PCIE_learn_ALINX.srcs/sources_1/bd/PCIE_XDMA/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
