<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_agl_prtx_ctl Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_agl_prtx_ctl Union Reference</h1><!-- doxytag: class="cvmx_agl_prtx_ctl" -->
<p>cvmx_agl_prt::_ctl  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-agl-defs_8h_source.html">cvmx-agl-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn70xx.html">cvmx_agl_prtx_ctl_cn70xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__s.html">cvmx_agl_prtx_ctl_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a7411dbd433554e298a80a72ad0360376">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__s.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a816f0e7716b9a4608fab36f3dd5d4b6e">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a2677334b6c9f52497033a8dcd5004eff">cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a31497e5db82ec593e1b70424a3afd080">cn63xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a92dd7d1d747685ad25d24a39165d89c6">cn63xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#acc570f7825aca9440cf9ca28baecc912">cn66xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a5fb34d1d6282aacbbabd5f042f237b15">cn68xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#adacb1f43bfdfdf7a5617a3ad10de789f">cn68xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn70xx.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_cn70xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a2762fb42d77e9414229a217a052f5f8a">cn70xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn70xx.html">cvmx_agl_prtx_ctl_cn70xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__prtx__ctl.html#a9235d7f63c80c766c5f96be456da7a41">cn70xxp1</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_agl_prt::_ctl </p>
<p>AGL_PRT_CTL = AGL Port Control</p>
<p>Notes: The RGMII timing specification requires that devices transmit clock and data synchronously. The specification requires external sources (namely the PC board trace routes) to introduce the appropriate 1.5 to 2.0 ns of delay.</p>
<p>To eliminate the need for the PC board delays, the MIX RGMII interface has optional onboard DLL's for both transmit and receive. For correct operation, at most one of the transmitter, board, or receiver involved in an RGMII link should introduce delay. By default/reset, the MIX RGMII receivers delay the received clock, and the MIX RGMII transmitters do not delay the transmitted clock. Whether this default works as-is with a given link partner depends on the behavior of the link partner and the PC board.</p>
<p>These are the possible modes of MIX RGMII receive operation: o AGL_PRTx_CTL[CLKRX_BYP] = 0 (reset value) - The OCTEON MIX RGMII receive interface introduces clock delay using its internal DLL. This mode is appropriate if neither the remote transmitter nor the PC board delays the clock. o AGL_PRTx_CTL[CLKRX_BYP] = 1, [CLKRX_SET] = 0x0 - The OCTEON MIX RGMII receive interface introduces no clock delay. This mode is appropriate if either the remote transmitter or the PC board delays the clock.</p>
<p>These are the possible modes of MIX RGMII transmit operation: o AGL_PRTx_CTL[CLKTX_BYP] = 1, [CLKTX_SET] = 0x0 (reset value) - The OCTEON MIX RGMII transmit interface introduces no clock delay. This mode is appropriate is either the remote receiver or the PC board delays the clock. o AGL_PRTx_CTL[CLKTX_BYP] = 0 - The OCTEON MIX RGMII transmit interface introduces clock delay using its internal DLL. This mode is appropriate if neither the remote receiver nor the PC board delays the clock.</p>
<p>AGL_PRT0_CTL will be reset when MIX0_CTL[RESET] is set to 1. AGL_PRT1_CTL will be reset when MIX1_CTL[RESET] is set to 1. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a2677334b6c9f52497033a8dcd5004eff"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn61xx" ref="a2677334b6c9f52497033a8dcd5004eff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_cn61xx</a>  <a class="el" href="unioncvmx__agl__prtx__ctl.html#a2677334b6c9f52497033a8dcd5004eff">cvmx_agl_prtx_ctl::cn61xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31497e5db82ec593e1b70424a3afd080"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn63xx" ref="a31497e5db82ec593e1b70424a3afd080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#a31497e5db82ec593e1b70424a3afd080">cvmx_agl_prtx_ctl::cn63xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a92dd7d1d747685ad25d24a39165d89c6"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn63xxp1" ref="a92dd7d1d747685ad25d24a39165d89c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#a92dd7d1d747685ad25d24a39165d89c6">cvmx_agl_prtx_ctl::cn63xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc570f7825aca9440cf9ca28baecc912"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn66xx" ref="acc570f7825aca9440cf9ca28baecc912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#acc570f7825aca9440cf9ca28baecc912">cvmx_agl_prtx_ctl::cn66xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fb34d1d6282aacbbabd5f042f237b15"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn68xx" ref="a5fb34d1d6282aacbbabd5f042f237b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#a5fb34d1d6282aacbbabd5f042f237b15">cvmx_agl_prtx_ctl::cn68xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adacb1f43bfdfdf7a5617a3ad10de789f"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn68xxp1" ref="adacb1f43bfdfdf7a5617a3ad10de789f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn61xx.html">cvmx_agl_prtx_ctl_cn61xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#adacb1f43bfdfdf7a5617a3ad10de789f">cvmx_agl_prtx_ctl::cn68xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2762fb42d77e9414229a217a052f5f8a"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn70xx" ref="a2762fb42d77e9414229a217a052f5f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn70xx.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_cn70xx</a>  <a class="el" href="unioncvmx__agl__prtx__ctl.html#a2762fb42d77e9414229a217a052f5f8a">cvmx_agl_prtx_ctl::cn70xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9235d7f63c80c766c5f96be456da7a41"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::cn70xxp1" ref="a9235d7f63c80c766c5f96be456da7a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__cn70xx.html">cvmx_agl_prtx_ctl_cn70xx</a> <a class="el" href="unioncvmx__agl__prtx__ctl.html#a9235d7f63c80c766c5f96be456da7a41">cvmx_agl_prtx_ctl::cn70xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a816f0e7716b9a4608fab36f3dd5d4b6e"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::s" ref="a816f0e7716b9a4608fab36f3dd5d4b6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__prtx__ctl_1_1cvmx__agl__prtx__ctl__s.html">cvmx_agl_prtx_ctl::cvmx_agl_prtx_ctl_s</a>  <a class="el" href="unioncvmx__agl__prtx__ctl.html#a816f0e7716b9a4608fab36f3dd5d4b6e">cvmx_agl_prtx_ctl::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7411dbd433554e298a80a72ad0360376"></a><!-- doxytag: member="cvmx_agl_prtx_ctl::u64" ref="a7411dbd433554e298a80a72ad0360376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__agl__prtx__ctl.html#a7411dbd433554e298a80a72ad0360376">cvmx_agl_prtx_ctl::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-agl-defs_8h_source.html">cvmx-agl-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
