{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 20:27:54 2023 " "Info: Processing started: Mon Oct 23 20:27:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ALU.v(27) " "Error (10170): Verilog HDL syntax error at ALU.v(27) near text '" {  } { { "src/ALU.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \".\", or \"(\" ALU.v(27) " "Error (10170): Verilog HDL syntax error at ALU.v(27) near text \"'\";  expecting \".\", or \"(\"" {  } { { "src/ALU.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU ALU.v(1) " "Error (10112): Ignored design unit \"ALU\" at ALU.v(1) due to previous errors" {  } { { "src/ALU.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file src/alu.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Info: Found entity 1: adder32" {  } { { "src/adder32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/adder32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtgenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/crtgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 crtgenerator " "Info: Found entity 1: crtgenerator" {  } { { "src/crtgenerator.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/crtgenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/extend32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/extend32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend32 " "Info: Found entity 1: extend32" {  } { { "src/extend32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/extend32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor32'.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/xor32'.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Info: Found entity 1: xor32" {  } { { "src/xor32'.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/xor32'.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Info: Found entity 1: or32" {  } { { "src/or32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/or32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3to1_32bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux3to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Info: Found entity 1: mux3to1_32bit" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1_1bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Info: Found entity 1: mux2to1_1bit" {  } { { "src/mux2to1_1bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux2to1_1bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1_32bit_01mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux2to1_32bit_01mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit_01mux " "Info: Found entity 1: mux2to1_32bit_01mux" {  } { { "src/mux2to1_32bit_01mux.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux2to1_32bit_01mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Error: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 23 20:27:55 2023 " "Error: Processing ended: Mon Oct 23 20:27:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
