$version Generated by VerilatedVcd $end
$date Fri Nov 29 15:44:25 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 & ALUResult [31:0] $end
  $var wire  4 % ALUctrl [3:0] $end
  $var wire 32 # SrcA [31:0] $end
  $var wire 32 $ SrcB [31:0] $end
  $var wire  1 ' Zero $end
  $scope module alu $end
   $var wire 32 & ALUResult [31:0] $end
   $var wire  4 % ALUctrl [3:0] $end
   $var wire 32 ( CONTROL_WIDTH [31:0] $end
   $var wire 32 ) DATA_WIDTH [31:0] $end
   $var wire 32 # SrcA [31:0] $end
   $var wire 32 $ SrcB [31:0] $end
   $var wire  1 ' Zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


