
---------- Begin Simulation Statistics ----------
final_tick                                64698980500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 926900                       # Number of bytes of host memory used
host_seconds                                  1547.02                       # Real time elapsed on the host
host_tick_rate                               41821590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064699                       # Number of seconds simulated
sim_ticks                                 64698980500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 166862080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                145160496                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 69664423                       # Number of Instructions Simulated
system.cpu.committedInsts::total            169664423                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  129641811                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              276116486                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.293980                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.857447                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.762670                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7611021                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5205845                       # number of floating regfile writes
system.cpu.idleCycles                           40316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1200780                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7176389                       # Number of branches executed
system.cpu.iew.exec_branches::1              14554799                       # Number of branches executed
system.cpu.iew.exec_branches::total          21731188                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.194581                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22377194                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  31691686                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              54068880                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4329143                       # Number of stores executed
system.cpu.iew.exec_stores::1                11616189                       # Number of stores executed
system.cpu.iew.exec_stores::total            15945332                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                44203839                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39389177                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                401                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17032342                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           320304597                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18048051                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           20075497                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       38123548                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            331922                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             283974327                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    449                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5985                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1173484                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6783                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           7210                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       481913                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         718867                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              276969311                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              168141293                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          445110604                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  150116048                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  133589409                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              283705457                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.461237                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.578864                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.505670                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              127748378                       # num instructions producing a value
system.cpu.iew.wb_producers::1               97330865                       # num instructions producing a value
system.cpu.iew.wb_producers::total          225079243                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.160111                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.032392                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.192503                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   150124943                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   133634417                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               283759360                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                485809844                       # number of integer regfile reads
system.cpu.int_regfile_writes               239873380                       # number of integer regfile writes
system.cpu.ipc::0                            0.772810                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.538373                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.311183                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51298      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127852402     85.07%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 193      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  527      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  283      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 485      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17918173     11.92%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924951      2.61%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132160      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         418568      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150299215                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1060112      0.79%      0.79% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              97290406     72.52%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               215729      0.16%     73.47% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1956      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              672136      0.50%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  682      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               896564      0.67%     74.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  184      0.00%     74.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1146377      0.85%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           95587      0.07%     75.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          717152      0.53%     76.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            3824      0.00%     76.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           5749      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             18100681     13.49%     89.60% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            10237412      7.63%     97.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2301487      1.72%     98.94% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1417408      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              134163452                       # Type of FU issued
system.cpu.iq.FU_type::total                284462667      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                72171390                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            80629144                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      8244884                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9661697                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 66662198                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                102116840                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            168779038                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.234344                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.358982                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.593326                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               106075630     62.85%     62.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 337139      0.20%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1801      0.00%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              13554610      8.03%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1310      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                5314178      3.15%     74.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     74.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    689      0.00%     74.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               5881641      3.48%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   52      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            135625      0.08%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           2279060      1.35%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             44666      0.03%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            18372      0.01%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               14017216      8.31%     87.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              16689991      9.89%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1897122      1.12%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2529933      1.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              548737925                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          965792139                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    275460573                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         354838158                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  320303371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 284462667                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        44188059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          10580247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            685                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    108558310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     129357646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.199040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.854174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7212010      5.58%      5.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9205948      7.12%     12.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69514951     53.74%     66.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            37554534     29.03%     95.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5789957      4.48%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               78151      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2057      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  24      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       129357646                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.198355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            533224                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           112851                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17958968                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4338307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2772918                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1436804                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21430209                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            12694035                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                95877837                       # number of misc regfile reads
system.cpu.numCycles                        129397962                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       300835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       603207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   169664423                       # Number of instructions simulated
sim_ops                                     276116486                       # Number of ops (including micro ops) simulated
host_inst_rate                                 109671                       # Simulator instruction rate (inst/s)
host_op_rate                                   178482                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                27782477                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19852258                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1397748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18136746                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17431776                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.113029                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2363837                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                448                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          833393                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             760995                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            72398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       135155                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        42419553                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1165551                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    129326813                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.135029                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.992123                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        18151572     14.04%     14.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        46890991     36.26%     50.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        26473082     20.47%     70.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15013820     11.61%     82.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7630223      5.90%     88.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4409650      3.41%     91.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2456120      1.90%     93.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2478831      1.92%     95.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5822524      4.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    129326813                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          69664423                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     169664423                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           129641811                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       276116486                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 30667853                       # Number of memory references committed
system.cpu.commit.memRefs::total             52932200                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   19169834                       # Number of loads committed
system.cpu.commit.loads::total               37116191                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                14305586                       # Number of branches committed
system.cpu.commit.branches::total            21466084                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 7644106                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8171435                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                125745330                       # Number of committed integer instructions.
system.cpu.commit.integer::total            272169138                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2058465                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2148783                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       989122      0.76%      0.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     94258312     72.71%     73.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       214537      0.17%     73.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       647198      0.50%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       895980      0.69%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1146175      0.88%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        95581      0.07%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       715400      0.55%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         3824      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         5749      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     16990197     13.11%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     10085458      7.78%     97.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2179637      1.68%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1412561      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    129641811                       # Class of committed instruction
system.cpu.commit.committedInstType::total    276116486      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5822524                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     51018946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51018946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51019798                       # number of overall hits
system.cpu.dcache.overall_hits::total        51019798                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115846                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115885                       # number of overall misses
system.cpu.dcache.overall_misses::total        115885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1241317998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1241317998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1241317998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1241317998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51134792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51134792                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51135683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51135683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10715.242632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10715.242632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10711.636519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10711.636519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.904762                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87218                       # number of writebacks
system.cpu.dcache.writebacks::total             87218                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88244                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88244                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    895651499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    895651499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    895951999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    895951999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10153.973029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10153.973029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10153.120881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10153.120881                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35257486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35257486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    592169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    592169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35318678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35318678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9677.237221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9677.237221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27601                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27601                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    301903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    301903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8987.615730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8987.615730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15761460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15761460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    649148498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    649148498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15816114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15816114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11877.419731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11877.419731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    593748499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    593748499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10871.328896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10871.328896                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          852                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           852                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          891                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          891                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.043771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       300500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       300500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.041526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8121.621622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8121.621622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.860190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51108042                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            579.180458                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.860190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102359608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102359608                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 69130229                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             100548613                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  62124819                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              25738147                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1173484                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16351740                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                233784                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              326937052                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               6341697                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38230765                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15948430                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        140977                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15702                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1128642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216430392                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27782477                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20556608                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     127797522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1405718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      31718                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15133                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  62844831                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 24736                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    37250                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          129357646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.685906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.037316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 26047521     20.14%     20.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 28202061     21.80%     41.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8946655      6.92%     48.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8616363      6.66%     55.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12227246      9.45%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 45317800     35.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            129357646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214706                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.672595                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     62628424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         62628424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     62628424                       # number of overall hits
system.cpu.icache.overall_hits::total        62628424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       216243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         216243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       216243                       # number of overall misses
system.cpu.icache.overall_misses::total        216243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1964583874                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1964583874                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1964583874                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1964583874                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     62844667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     62844667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     62844667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     62844667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9085.075004                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9085.075004                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9085.075004                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9085.075004                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       123609                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3658                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.791416                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       213616                       # number of writebacks
system.cpu.icache.writebacks::total            213616                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       214129                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       214129                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       214129                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       214129                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1818198896                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1818198896                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1818198896                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1818198896                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003407                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003407                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003407                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003407                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8491.138034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8491.138034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8491.138034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8491.138034                       # average overall mshr miss latency
system.cpu.icache.replacements                 213616                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     62628424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        62628424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       216243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        216243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1964583874                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1964583874                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     62844667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     62844667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9085.075004                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9085.075004                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       214129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       214129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1818198896                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1818198896                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8491.138034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8491.138034                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.798417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            62842553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            214129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            293.479879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.798417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         125903463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        125903463                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    62882122                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        303335                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1043404                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   12611                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 243                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  20317                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                95343                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1609923                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 2260373                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 2332                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                6967                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1196014                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                53141                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64698980500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1173484                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87285053                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                55891838                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            240                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  71537501                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42827176                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              322159810                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2123113                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  6103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25702010                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1178009                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        12342292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           453290054                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   868996945                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                549192325                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   8173733                       # Number of floating rename lookups
system.cpu.rename.committedMaps             378733761                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 74556198                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  65692082                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1106400857                       # The number of ROB reads
system.cpu.rob.writes                       642846359                       # The number of ROB writes
system.cpu.thread0.numInsts                  69664423                       # Number of Instructions committed
system.cpu.thread0.numOps                   129641811                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               211048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                85853                       # number of demand (read+write) hits
system.l2.demand_hits::total                   296901                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              211048                       # number of overall hits
system.l2.overall_hits::.cpu.data               85853                       # number of overall hits
system.l2.overall_hits::total                  296901                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2389                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5466                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3077                       # number of overall misses
system.l2.overall_misses::.cpu.data              2389                       # number of overall misses
system.l2.overall_misses::total                  5466                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    220836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    203353500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        424190000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    220836500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    203353500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       424190000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           214125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               302367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          214125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              302367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.027073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018077                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.027073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018077                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71770.068248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85120.761825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77605.195756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71770.068248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85120.761825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77605.195756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  87                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 87                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        33903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    202374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    174500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    376875000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    202374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    174500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2033300951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2410175951                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65770.068248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75803.866203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70064.138316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65770.068248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75803.866203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59974.071646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61355.734204                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85066                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       215766                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           215766                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       215766                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       215766                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        33903                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          33903                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2033300951                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2033300951                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59974.071646                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59974.071646                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             52679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    168353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     168353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.035501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86824.909747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86824.909747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    142281500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142281500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.033945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76742.988134                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76742.988134                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         211048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             211048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    220836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    220836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       214125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         214125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71770.068248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71770.068248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    202374500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    202374500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65770.068248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65770.068248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77777.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77777.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71917.410714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71917.410714                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  548653                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              548653                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 43779                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38807.734131                       # Cycle average of tags in use
system.l2.tags.total_refs                      637017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39282                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.216511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2946.310291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2265.007159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33596.416681                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.512641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.592159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         33903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        33903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.517319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.082077                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9690498                       # Number of tag accesses
system.l2.tags.data_accesses                  9690498                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     33903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39282                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2514048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27174128000                       # Total gap between requests
system.mem_ctrls.avgGap                     691770.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       196928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       147328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2169792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3043757.389654694591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2277130.162816089578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 33536726.285818364471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3077                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2302                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        33903                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88177085                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     88451856                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    977892603                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28656.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38423.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28843.84                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       196928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       147328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2169792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2514048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       196928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       196928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3077                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        33903                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39282                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3043757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2277130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     33536726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38857614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3043757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3043757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3043757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2277130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     33536726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        38857614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39282                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               417984044                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             196410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1154521544                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10640.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29390.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35613                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   685.213410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   461.812125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.687534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          618     16.84%     16.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          358      9.76%     26.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          200      5.45%     32.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          166      4.52%     36.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          106      2.89%     39.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      1.72%     41.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.20%     42.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           55      1.50%     43.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2059     56.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2514048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.857614                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11531100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6128925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135345840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5107043760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1446686790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23626146240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30332882655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.830922                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61404806025                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2160340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1133834475                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14665560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7794930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145127640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5107043760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1706450040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23407398240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30388480170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.690248                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  60833676840                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2160340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1704963660                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37428                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1854                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        78564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2514048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2514048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2514048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39282                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39282    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39282                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63529554                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          205441474                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            247753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        85066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       215768                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        214129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       641870                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       263706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                905576                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     27375424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11229440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38604864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38243                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           340612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004846                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 340604    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             340612                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64698980500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602437500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         321200985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         132370487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
