{"Source Block": ["oh/elink/dv/elink_e16_model.v@2799:2809@HdlStmAssign", "   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n   assign datamode_out[1:0]    = mesh_datamode_cvre[1:0];\n   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n\n\nendmodule // link_rxi_router\n\n     //#############################################################\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2796:2806", "   //WRITE\n   assign write_out            = request_cvre & mesh_write_cvre;\n   \n   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n   assign datamode_out[1:0]    = mesh_datamode_cvre[1:0];\n   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n\n\n"], ["oh/elink/dv/elink_e16_model.v@2795:2805", "   \n   //WRITE\n   assign write_out            = request_cvre & mesh_write_cvre;\n   \n   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n   assign datamode_out[1:0]    = mesh_datamode_cvre[1:0];\n   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n\n"], ["oh/elink/dv/elink_e16_model.v@2798:2808", "   \n   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n   assign datamode_out[1:0]    = mesh_datamode_cvre[1:0];\n   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n\n\nendmodule // link_rxi_router\n\n"], ["oh/elink/dv/elink_e16_model.v@2797:2807", "   assign write_out            = request_cvre & mesh_write_cvre;\n   \n   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n   assign datamode_out[1:0]    = mesh_datamode_cvre[1:0];\n   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n\n\nendmodule // link_rxi_router\n"], ["oh/elink/dv/elink_e16_model.v@2792:2802", "\n   //READ\n   assign read_out             = request_cvre & mesh_read_cvre;\n   \n   //WRITE\n   assign write_out            = request_cvre & mesh_write_cvre;\n   \n   //Mesh transaction\n   assign dst_addr_out[AW-1:0] = mesh_dst_addr_cvre[AW-1:0];\n   assign src_addr_out[AW-1:0] = mesh_src_addr_cvre[AW-1:0];\n   assign data_out[MDW-1:0]    = mesh_data_cvre[MDW-1:0];   \n"]], "Diff Content": {"Delete": [[2804, "   assign ctrlmode_out[3:0]    = mesh_ctrlmode_cvre[3:0];\n"]], "Add": [[2804, "   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n"], [2804, "\t\t\t\t    wr_binary_next_rlc[FAD:0];\n"], [2804, "   assign fifo_full_next_rlc = \n"], [2804, "\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n"], [2804, "                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n"], [2804, "                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n"], [2804, "   always @ (posedge rxi_lclk or posedge reset)\n"], [2804, "     if(reset)\n"], [2804, "       fifo_full_rlc <= 1'b0;\n"], [2804, "     else \n"], [2804, "       fifo_full_rlc <= fifo_full_next_rlc;\n"]]}}