\subsection{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h File Reference}
\label{_u_a_r_t_tiva_d_m_a_8h}\index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}


\subsubsection{Detailed Description}
U\+A\+R\+T driver implementation for a Tiva U\+A\+R\+T controller thay uses D\+M\+A. 

============================================================================

The U\+A\+R\+T header file should be included in an application as follows\+: 
\begin{DoxyCode}
\textcolor{preprocessor}{#include <ti/drivers/UART.h>}
\textcolor{preprocessor}{#include <ti/drivers/uart/UARTTivaDMA.h>}
\end{DoxyCode}
 

{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$stdbool.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/\+U\+A\+R\+T.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/ports/\+List\+P.\+h$>$}\\*
{\ttfamily \#include $<$ti/sysbios/knl/\+Semaphore.\+h$>$}\\*
{\ttfamily \#include $<$ti/sysbios/family/arm/m3/\+Hwi.\+h$>$}\\*
Include dependency graph for U\+A\+R\+T\+Tiva\+D\+M\+A.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_u_a_r_t_tiva_d_m_a_8h__incl}
\end{center}
\end{figure}
\subsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_a_r_t_tiva_d_m_a___h_w_attrs}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+Tiva\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t_tiva_d_m_a___object}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+Tiva\+D\+M\+A Object. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_u_a_r_t_tiva_d_m_a_8h_aaa17ecf48f5762e2e1bdb0bab8aacf0c}{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}
\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_u_a_r_t_tiva_d_m_a___h_w_attrs}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs} \hyperlink{_u_a_r_t_tiva_d_m_a_8h_a62a00b7172f6bfef1637841c7c126627}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+Tiva\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_u_a_r_t_tiva_d_m_a___object}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object} \hyperlink{_u_a_r_t_tiva_d_m_a_8h_ae68f92de73a22b2cdb1359930e949fc4}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em U\+A\+R\+T\+Tiva\+D\+M\+A Object. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_u_a_r_t_tiva_d_m_a___object}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object} $\ast$ \hyperlink{_u_a_r_t_tiva_d_m_a_8h_ad1591b2fa5d54f24f2acf1920788b015}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle}
\end{DoxyCompactItemize}
\subsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{struct_u_a_r_t___fxn_table}{U\+A\+R\+T\+\_\+\+Fxn\+Table} \hyperlink{_u_a_r_t_tiva_d_m_a_8h_a05f21c1bf87357c509b7fca956223141}{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table}
\end{DoxyCompactItemize}


\subsubsection{Macro Definition Documentation}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}!ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames@{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}}
\index{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames@{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}!U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}
\paragraph[{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}]{\setlength{\rightskip}{0pt plus 5cm}\#define ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}\label{_u_a_r_t_tiva_d_m_a_8h_aaa17ecf48f5762e2e1bdb0bab8aacf0c}


\subsubsection{Typedef Documentation}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}!U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}!U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}
\paragraph[{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}  {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}}\label{_u_a_r_t_tiva_d_m_a_8h_a62a00b7172f6bfef1637841c7c126627}


U\+A\+R\+T\+Tiva\+D\+M\+A Hardware attributes. 

These fields are used by driverlib A\+P\+Is and therefore must be populated by driverlib macro definitions. For Tiva\+Ware these definitions are found in\+:
\begin{DoxyItemize}
\item inc/hw\+\_\+memmap.\+h
\item inc/hw\+\_\+ints.\+h
\end{DoxyItemize}

A sample structure is shown below\+: 
\begin{DoxyCode}
1 const UARTTivaDMA\_HWAttrs uartTivaHWAttrs[] = \{
2     \{
3         UART1\_BASE,
4         INT\_UART1,
5         ~0,        // Interrupt priority
6         UDMA\_CH22\_UART1RX,
7         UDMA\_CH23\_UART1TX,
8     \},
9     \{
10         UART3\_BASE,
11         INT\_UART3
12         ~0,        // Interrupt priority
13         UDMA\_CH16\_UART3RX,
14         UDMA\_CH17\_UART3TX,
15     \},
16 \};
\end{DoxyCode}
 \index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}!U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}!U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}
\paragraph[{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}  {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object}}\label{_u_a_r_t_tiva_d_m_a_8h_ae68f92de73a22b2cdb1359930e949fc4}


U\+A\+R\+T\+Tiva\+D\+M\+A Object. 

The application must not access any member variables of this structure! \index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}!U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle}}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle}!U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}
\paragraph[{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Object} $\ast$ {\bf U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+\+Handle}}\label{_u_a_r_t_tiva_d_m_a_8h_ad1591b2fa5d54f24f2acf1920788b015}


\subsubsection{Variable Documentation}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}!U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table}}
\index{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table@{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table}!U\+A\+R\+T\+Tiva\+D\+M\+A.\+h@{U\+A\+R\+T\+Tiva\+D\+M\+A.\+h}}
\paragraph[{U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf U\+A\+R\+T\+\_\+\+Fxn\+Table} U\+A\+R\+T\+Tiva\+D\+M\+A\+\_\+fxn\+Table}\label{_u_a_r_t_tiva_d_m_a_8h_a05f21c1bf87357c509b7fca956223141}
