{"vcs1":{"timestamp_begin":1747294273.082527236, "rt":8.57, "ut":8.66, "st":0.65}}
{"vcselab":{"timestamp_begin":1747294281.741893801, "rt":0.41, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747294282.208980840, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747294272.475073066}
{"VCS_COMP_START_TIME": 1747294272.475073066}
{"VCS_COMP_END_TIME": 1747294282.786681740}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483780}}
{"vcselab": {"peak_mem": 183884}}
