tests:
- name: bic_1
  bytes: [0x41, 0x08, 0x23, 0x0a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x2"
      nextln:   v1 = i32.read_reg "x3"
      nextln:   v2 = i32.lshl v1, 0x2
      nextln:   v3 = i32.bitwise_not v2
      nextln:   v4 = i32.and v0, v3
      nextln:   i32.write_reg v4, "x1"
- name: bic_2
  bytes: [0x41, 0x0c, 0x23, 0x8a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.read_reg "x3"
      nextln:   v2 = i64.lshl v1, 0x3
      nextln:   v3 = i64.bitwise_not v2
      nextln:   v4 = i64.and v0, v3
      nextln:   i64.write_reg v4, "x1"
- name: bic_3
  bytes: [0x41, 0x04, 0xa3, 0x8a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.read_reg "x3"
      nextln:   v2 = i64.ashr v1, 0x1
      nextln:   v3 = i64.bitwise_not v2
      nextln:   v4 = i64.and v0, v3
      nextln:   i64.write_reg v4, "x1"
