

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 16:09:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_u2_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  975956|  975956|  975956|  975956|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_599      |conv_1      |    2081|    2081|    2081|    2081|   none  |
        |grp_dense_out_fu_618   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_630      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_642  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_650  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_658        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    530|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       21|    119|   20565|  26531|    0|
|Memory           |      104|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    991|    -|
|Register         |        -|      -|     416|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      125|    119|   21077|  28082|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       44|     54|      19|     52|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32ncud_U89  |cnn_fadd_32ns_32ncud  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32neOg_U91  |cnn_fcmp_32ns_32neOg  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ndEe_U90  |cnn_fmul_32ns_32ndEe  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_599         |conv_1                |       18|     95|  17319|  18920|    0|
    |grp_conv_2_fu_630         |conv_2                |        2|      5|    743|   1570|    0|
    |grp_dense_out_fu_618      |dense_out             |        1|     14|   1493|   3440|    0|
    |grp_flat_fu_658           |flat                  |        0|      0|     84|    244|    0|
    |grp_max_pool_1_fu_642     |max_pool_1            |        0|      0|    239|    695|    0|
    |grp_max_pool_2_fu_650     |max_pool_2            |        0|      0|    230|    660|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |       21|    119|  20565|  26531|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_0_U  |cnn_conv_1_input_ncg  |        2|   0|   0|    0|    100|   32|     1|         3200|
    |conv_1_input_0_1_U  |cnn_conv_1_input_ocq  |        2|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_0_2_U  |cnn_conv_1_input_ocq  |        2|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_0_U  |cnn_conv_1_input_ocq  |        2|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_2_0_U  |cnn_conv_1_input_ocq  |        2|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_1_U  |cnn_conv_1_input_rcU  |        2|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_1_2_U  |cnn_conv_1_input_rcU  |        2|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_1_U  |cnn_conv_1_input_rcU  |        2|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_2_U  |cnn_conv_1_input_rcU  |        2|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_out_U        |cnn_conv_1_out        |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U        |cnn_conv_2_out        |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U      |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U       |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U   |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U      |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U       |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U   |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U    |cnn_max_pool_1_out    |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U    |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U        |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |      104|  96|  30|    0|  30250|  640|    20|       968000|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_1065_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_931_p2    |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_937_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln23_44_fu_829_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_704_p2      |     +    |      0|  0|  13|          11|           6|
    |add_ln27_1_fu_776_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_2_fu_819_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_3_fu_824_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_4_fu_799_p2    |     +    |      0|  0|  13|           6|          11|
    |add_ln27_fu_770_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln28_2_fu_868_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln28_fu_888_p2      |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_900_p2           |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1004_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_716_p2             |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_722_p2         |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_1024_p2          |     +    |      0|  0|  15|           6|           1|
    |j_2_fu_788_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_920_p2             |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_1059_p2     |     -    |      0|  0|  12|          12|          12|
    |and_ln19_1_fu_1111_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_983_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_1018_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_914_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_971_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1093_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1099_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_965_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_835_p2   |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln23_fu_710_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_782_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_874_p2     |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln9_1_fu_998_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_894_p2      |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1105_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_977_p2       |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    |select_ln23_fu_841_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln28_fu_880_p3   |  select  |      0|  0|   5|           1|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 530|         280|         168|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  181|         41|    1|         41|
    |conv_1_input_0_0_address0  |   15|          3|    7|         21|
    |conv_1_input_0_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_0_1_address0  |   15|          3|    7|         21|
    |conv_1_input_0_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_1_ce1       |    9|          2|    1|          2|
    |conv_1_input_0_2_address0  |   15|          3|    7|         21|
    |conv_1_input_0_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_2_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_0_address0  |   15|          3|    7|         21|
    |conv_1_input_1_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_1_address0  |   15|          3|    7|         21|
    |conv_1_input_1_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_1_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_2_address0  |   15|          3|    7|         21|
    |conv_1_input_1_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_2_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_0_address0  |   15|          3|    7|         21|
    |conv_1_input_2_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_1_address0  |   15|          3|    7|         21|
    |conv_1_input_2_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_1_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_2_address0  |   15|          3|    7|         21|
    |conv_1_input_2_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_2_ce1       |    9|          2|    1|          2|
    |conv_1_out_address0        |   15|          3|   12|         36|
    |conv_1_out_ce0             |   15|          3|    1|          3|
    |conv_1_out_ce1             |    9|          2|    1|          2|
    |conv_1_out_we0             |    9|          2|    1|          2|
    |conv_1_out_we1             |    9|          2|    1|          2|
    |conv_2_out_address0        |   15|          3|   11|         33|
    |conv_2_out_ce0             |   15|          3|    1|          3|
    |conv_2_out_we0             |    9|          2|    1|          2|
    |dense_1_out_address0       |   15|          3|    6|         18|
    |dense_2_out_address0       |   15|          3|    5|         15|
    |dense_2_out_ce0            |   15|          3|    1|          3|
    |flat_array_address0        |   15|          3|    9|         27|
    |flat_array_ce0             |   15|          3|    1|          3|
    |flat_array_we0             |    9|          2|    1|          2|
    |grp_fu_666_p0              |   15|          3|   32|         96|
    |grp_fu_666_p1              |   21|          4|   32|        128|
    |grp_fu_674_p0              |   15|          3|   32|         96|
    |grp_fu_674_p1              |   15|          3|   32|         96|
    |i_0_i26_reg_565            |    9|          2|    5|         10|
    |i_0_i_reg_520              |    9|          2|    6|         12|
    |i_0_reg_441                |    9|          2|    5|         10|
    |ix_in_0_reg_429            |    9|          2|   10|         20|
    |ix_in_1_reg_475            |    9|          2|   10|         20|
    |j_0_i30_reg_588            |    9|          2|    6|         12|
    |j_0_i_reg_543              |    9|          2|    9|         18|
    |j_0_reg_486                |    9|          2|    5|         10|
    |max_pool_1_out_address0    |   15|          3|   10|         30|
    |max_pool_1_out_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_we0         |    9|          2|    1|          2|
    |max_pool_2_out_address0    |   15|          3|    9|         27|
    |max_pool_2_out_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_we0         |    9|          2|    1|          2|
    |phi_mul12_reg_554          |    9|          2|   15|         30|
    |phi_mul7_reg_452           |    9|          2|   11|         22|
    |phi_mul_reg_497            |    9|          2|   11|         22|
    |phi_urem9_reg_463          |    9|          2|    5|         10|
    |phi_urem_reg_508           |    9|          2|    5|         10|
    |sum_0_i29_reg_576          |    9|          2|   32|         64|
    |sum_0_i_reg_531            |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  991|        209|  452|       1243|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1231                 |  15|   0|   15|          0|
    |add_ln23_reg_1126                   |  11|   0|   11|          0|
    |add_ln27_1_reg_1153                 |   8|   0|    8|          0|
    |add_ln27_2_reg_1176                 |   8|   0|    8|          0|
    |add_ln27_3_reg_1181                 |   8|   0|    8|          0|
    |add_ln27_4_reg_1171                 |  11|   0|   11|          0|
    |add_ln27_reg_1148                   |   7|   0|    8|          1|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_599_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_630_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_618_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_658_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_642_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_650_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i26_reg_565                     |   5|   0|    5|          0|
    |i_0_i_reg_520                       |   6|   0|    6|          0|
    |i_0_reg_441                         |   5|   0|    5|          0|
    |i_1_reg_1207                        |   6|   0|    6|          0|
    |i_2_reg_1269                        |   5|   0|    5|          0|
    |i_reg_1134                          |   5|   0|    5|          0|
    |ix_in_0_reg_429                     |  10|   0|   10|          0|
    |ix_in_1_reg_475                     |  10|   0|   10|          0|
    |ix_in_reg_1139                      |  10|   0|   10|          0|
    |j_0_i30_reg_588                     |   6|   0|    6|          0|
    |j_0_i_reg_543                       |   9|   0|    9|          0|
    |j_0_reg_486                         |   5|   0|    5|          0|
    |j_1_reg_1288                        |   6|   0|    6|          0|
    |j_2_reg_1161                        |   5|   0|    5|          0|
    |j_reg_1226                          |   9|   0|    9|          0|
    |phi_mul12_reg_554                   |  15|   0|   15|          0|
    |phi_mul7_reg_452                    |  11|   0|   11|          0|
    |phi_mul_reg_497                     |  11|   0|   11|          0|
    |phi_urem9_reg_463                   |   5|   0|    5|          0|
    |phi_urem_reg_508                    |   5|   0|    5|          0|
    |reg_688                             |  32|   0|   32|          0|
    |reg_699                             |  32|   0|   32|          0|
    |sum_0_i29_reg_576                   |  32|   0|   32|          0|
    |sum_0_i_reg_531                     |  32|   0|   32|          0|
    |trunc_ln27_reg_1144                 |   3|   0|    3|          0|
    |zext_ln13_3_reg_1280                |   5|   0|   12|          7|
    |zext_ln13_reg_1218                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1274                |   5|   0|   64|         59|
    |zext_ln14_reg_1212                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 416|   0|  550|        134|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

