 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 03:47:15 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX1M)                    0.84       0.84 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.72       0.72 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.72 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.72 f
  U0_ALU/U26/Y (INVX20M)                                  0.22       0.93 r
  U0_ALU/U157/Y (AOI221X2M)                               0.24       1.17 f
  U0_ALU/U155/Y (AOI31X2M)                                0.54       1.71 r
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX1M)                     0.00       1.71 r
  data arrival time                                                  1.71

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.72       0.72 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.72 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.72 f
  U0_ALU/U26/Y (INVX20M)                                  0.22       0.93 r
  U0_ALU/U24/Y (AOI2BB2X1M)                               0.54       1.47 r
  U0_ALU/U161/Y (AOI21X2M)                                0.33       1.81 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX1M)                     0.00       1.81 f
  data arrival time                                                  1.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (SDFFRQX2M)               0.59       0.59 f
  U0_RegFile/U141/Y (BUFX32M)                             0.25       0.84 f
  U0_RegFile/REG1[0] (RegFile_test_1)                     0.00       0.84 f
  U0_ALU/B[0] (ALU_test_1)                                0.00       0.84 f
  U0_ALU/U39/Y (OAI21X2M)                                 0.49       1.33 r
  U0_ALU/U130/Y (AOI211X2M)                               0.21       1.54 f
  U0_ALU/U7/Y (AOI31X4M)                                  0.37       1.91 r
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX1M)                     0.00       1.91 r
  data arrival time                                                  1.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.76       0.76 r
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.76 r
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.76 r
  U0_ALU/U26/Y (INVX20M)                                  0.17       0.93 f
  U0_ALU/U25/Y (INVX32M)                                  0.22       1.15 r
  U0_ALU/U107/Y (AOI221X2M)                               0.25       1.40 f
  U0_ALU/U105/Y (AOI31X2M)                                0.54       1.94 r
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX1M)                     0.00       1.94 r
  data arrival time                                                  1.94

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.62       0.62 f
  U1_RST_SYNC/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (SDFFRQX4M)               0.47       0.47 r
  U0_RegFile/U140/Y (BUFX24M)                             0.22       0.69 r
  U0_RegFile/regArr_reg[1][7]/SI (SDFFRQX4M)              0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.66       0.66 r
  U1_RST_SYNC/sync_flop_reg/SI (SDFFRQX1M)                0.00       0.66 r
  data arrival time                                                  0.66

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.49       0.49 r
  U0_RegFile/U142/Y (BUFX32M)                             0.27       0.76 r
  U0_RegFile/regArr_reg[2][0]/SI (SDFFSQX2M)              0.00       0.76 r
  data arrival time                                                  0.76

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][0]/CK (SDFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (SDFFRHQX8M)              0.61       0.61 f
  U0_RegFile/regArr_reg[1][2]/SI (SDFFRQX4M)              0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][2]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.76       0.76 r
  U0_RegFile/regArr_reg[1][0]/SI (SDFFRQX2M)              0.00       0.76 r
  data arrival time                                                  0.76

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.74       0.74 f
  U0_bit_sync/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.74       0.74 f
  U0_ref_sync/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ref_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/sync_flop_reg/Q (SDFFRQX1M)                 0.75       0.75 f
  U0_ref_sync/enable_flop_reg/D (SDFFRQX1M)               0.00       0.75 f
  data arrival time                                                  0.75

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (SDFFRQX2M)               0.61       0.61 r
  U0_RegFile/U141/Y (BUFX32M)                             0.30       0.91 r
  U0_RegFile/regArr_reg[1][1]/SI (SDFFRHQX8M)             0.00       0.91 r
  data arrival time                                                  0.91

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][1]/CK (SDFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.83       0.83 r
  U0_ref_sync/sync_bus_reg[0]/SI (SDFFRQX2M)              0.00       0.83 r
  data arrival time                                                  0.83

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_bus_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.83       0.83 r
  U0_bit_sync/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.83 r
  data arrival time                                                  0.83

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX1M)              0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (SDFFRQX1M)               0.84       0.84 r
  U0_ref_sync/enable_pulse_d_reg/SI (SDFFRQX1M)           0.00       0.84 r
  data arrival time                                                  0.84

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (SDFFRQX2M)               0.61       0.61 r
  U0_RegFile/U143/Y (BUFX32M)                             0.29       0.90 r
  U0_RegFile/regArr_reg[1][6]/SI (SDFFRQX4M)              0.00       0.90 r
  data arrival time                                                  0.90

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][6]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_ref_sync/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_bus_reg[5]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_ref_sync/sync_bus_reg[5]/Q (SDFFRQX4M)               0.77       0.77 f
  U0_ref_sync/sync_bus_reg[6]/SI (SDFFRQX4M)              0.00       0.77 f
  data arrival time                                                  0.77

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_bus_reg[6]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_RegFile/regArr_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][3]/CK (SDFFSQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[3][3]/Q (SDFFSQX4M)               0.76       0.76 f
  U0_RegFile/regArr_reg[3][4]/SI (SDFFRQX1M)              0.00       0.76 f
  data arrival time                                                  0.76

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][4]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFSRX4M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX4M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.62       0.62 f
  U0_RST_SYNC/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.66       0.66 r
  U0_RST_SYNC/sync_flop_reg/SI (SDFFRQX1M)                0.00       0.66 r
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/test_so (DATA_SYNC_test_1)                 0.00       0.84 r
  U0_UART/test_si2 (UART_test_1)                          0.00       0.84 r
  U0_UART/U0_UART_RX/test_si2 (UART_RX_test_1)            0.00       0.84 r
  U0_UART/U0_UART_RX/U0_stp_chk/test_si (stp_chk_test_1)
                                                          0.00       0.84 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFRQX2M)
                                                          0.00       0.84 r
  data arrival time                                                  0.84

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_RX/U0_strt_chk/test_si (strt_chk_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFRQX2M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk_test_1)
                                                          0.00       0.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_test_1)
                                                          0.00       0.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC/meta_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX2M)               0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (SDFFSQX2M)                0.82       0.82 f
  U0_ClkDiv/test_so (ClkDiv_test_1)                       0.00       0.82 f
  U0_RST_SYNC/test_si (RST_SYNC_test_0)                   0.00       0.82 f
  U0_RST_SYNC/meta_flop_reg/SI (SDFFRQX2M)                0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX4M)
                                                          0.86       0.86 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       0.86 f
  U0_UART/U0_UART_RX/U0_par_chk/test_si (par_chk_test_1)
                                                          0.00       0.86 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI (SDFFRQX2M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (SDFFRQX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI (SDFFRQX4M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFSRX4M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI21X2M)
                                                          0.30       0.94 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFSRX4M)
                                                          0.00       0.94 f
  data arrival time                                                  0.94

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/Q (SDFFRQX4M)
                                                          0.90       0.90 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI (SDFFRQX4M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/QN (SDFFSRX2M)
                                                          0.90       0.90 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART/U0_UART_RX/U0_data_sampling/U23/Y (INVX2M)      0.49       1.21 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SI (SDFFRQX2M)
                                                          0.00       1.21 r
  data arrival time                                                  1.21

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART/U0_UART_RX/U0_data_sampling/U27/Y (INVX2M)      0.49       1.20 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI (SDFFRQX1M)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX2M)               0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (SDFFSQX2M)                0.82       0.82 f
  U0_ClkDiv/U42/Y (CLKXOR2X2M)                            0.47       1.29 r
  U0_ClkDiv/odd_edge_tog_reg/D (SDFFSQX2M)                0.00       1.29 r
  data arrival time                                                  1.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.75       0.75 f
  U0_ClkDiv/U36/Y (CLKXOR2X2M)                            0.53       1.28 r
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.28 r
  data arrival time                                                  1.28

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          0.32       1.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.85       0.85 r
  U0_ClkDiv/U35/Y (OAI22X1M)                              0.45       1.30 f
  U0_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       1.30 f
  data arrival time                                                  1.30

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.81       0.81 f
  U0_ClkDiv/U26/Y (INVX2M)                                0.53       1.34 r
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       1.34 r
  data arrival time                                                  1.34

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX1M)                0.74       0.74 f
  U1_uart_sync/sync_flop_reg/D (SDFFRQX1M)                0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX1M)                0.83       0.83 r
  U1_uart_sync/sync_bus_reg[0]/SI (SDFFRQX2M)             0.00       0.83 r
  data arrival time                                                  0.83

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U1_uart_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_flop_reg/CK (SDFFRQX1M)             0.00       0.00 r
  U1_uart_sync/enable_flop_reg/Q (SDFFRQX1M)              0.84       0.84 r
  U1_uart_sync/enable_pulse_d_reg/SI (SDFFRQX2M)          0.00       0.84 r
  data arrival time                                                  0.84

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (SDFFRQX1M)         0.84       0.84 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux_test_1)              0.00       0.84 r
  U0_UART/U0_UART_TX/U0_parity_calc/test_si (parity_calc_test_1)
                                                          0.00       0.84 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.84 r
  data arrival time                                                  0.84

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (SDFFSRX2M)
                                                          0.87       0.87 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U1_uart_sync/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[0]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[1]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[5]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[5]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[6]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[6]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[4]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[4]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[5]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[5]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[3]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[4]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[4]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[2]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[3]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[1]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[2]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[6]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[6]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus_reg[7]/SI (SDFFRQX2M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[7]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_uart_sync/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[7]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[7]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_flop_reg/SI (SDFFRQX1M)               0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/meta_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.80       0.80 f
  U1_uart_sync/meta_flop_reg/SI (SDFFRQX1M)               0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (SDFFSRX2M)
                                                          0.87       0.87 r
  U0_UART/U0_UART_TX/U0_fsm/U22/Y (NOR3X2M)               0.30       1.17 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U1_uart_sync/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[7]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[7]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus[7] (DATA_SYNC_test_1)             0.00       0.79 f
  U0_UART/TX_IN_P[7] (UART_test_1)                        0.00       0.79 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX_test_1)           0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[7] (parity_calc_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/U38/Y (AO2B2X2M)      0.48       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (SDFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U1_uart_sync/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[3]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus[3] (DATA_SYNC_test_1)             0.00       0.79 f
  U0_UART/TX_IN_P[3] (UART_test_1)                        0.00       0.79 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX_test_1)           0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[3] (parity_calc_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/U34/Y (AO2B2X2M)      0.48       1.28 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (SDFFRQX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U1_uart_sync/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[1]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus[1] (DATA_SYNC_test_1)             0.00       0.79 f
  U0_UART/TX_IN_P[1] (UART_test_1)                        0.00       0.79 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX_test_1)           0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[1] (parity_calc_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/U32/Y (AO2B2X2M)      0.48       1.28 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U1_uart_sync/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[4]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[4]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus[4] (DATA_SYNC_test_1)             0.00       0.79 f
  U0_UART/TX_IN_P[4] (UART_test_1)                        0.00       0.79 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX_test_1)           0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[4] (parity_calc_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/U35/Y (AO2B2X2M)      0.48       1.28 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (SDFFRQX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U1_uart_sync/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/sync_bus_reg[2]/Q (SDFFRQX2M)              0.79       0.79 f
  U1_uart_sync/sync_bus[2] (DATA_SYNC_test_1)             0.00       0.79 f
  U0_UART/TX_IN_P[2] (UART_test_1)                        0.00       0.79 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX_test_1)           0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[2] (parity_calc_test_1)
                                                          0.00       0.79 f
  U0_UART/U0_UART_TX/U0_parity_calc/U33/Y (AO2B2X2M)      0.48       1.28 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFSRX4M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX4M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.62       0.62 f
  U0_RST_SYNC/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.62 f
  data arrival time                                                  0.62

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.62       0.62 f
  U1_RST_SYNC/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.62 f
  data arrival time                                                  0.62

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (SDFFRQX4M)               0.47       0.47 r
  U0_RegFile/U140/Y (BUFX24M)                             0.22       0.69 r
  U0_RegFile/regArr_reg[1][7]/SI (SDFFRQX4M)              0.00       0.69 r
  data arrival time                                                  0.69

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.66       0.66 r
  U0_RST_SYNC/sync_flop_reg/SI (SDFFRQX1M)                0.00       0.66 r
  data arrival time                                                  0.66

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.66       0.66 r
  U1_RST_SYNC/sync_flop_reg/SI (SDFFRQX1M)                0.00       0.66 r
  data arrival time                                                  0.66

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.49       0.49 r
  U0_RegFile/U142/Y (BUFX32M)                             0.27       0.76 r
  U0_RegFile/regArr_reg[2][0]/SI (SDFFSQX2M)              0.00       0.76 r
  data arrival time                                                  0.76

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][0]/CK (SDFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (SDFFRHQX8M)              0.61       0.61 f
  U0_RegFile/regArr_reg[1][2]/SI (SDFFRQX4M)              0.00       0.61 f
  data arrival time                                                  0.61

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][2]/CK (SDFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.76       0.76 r
  U0_RegFile/regArr_reg[1][0]/SI (SDFFRQX2M)              0.00       0.76 r
  data arrival time                                                  0.76

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.74       0.74 f
  U0_bit_sync/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.74       0.74 f
  U0_ref_sync/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX1M)                0.74       0.74 f
  U1_uart_sync/sync_flop_reg/D (SDFFRQX1M)                0.00       0.74 f
  data arrival time                                                  0.74

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ref_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/sync_flop_reg/Q (SDFFRQX1M)                 0.75       0.75 f
  U0_ref_sync/enable_flop_reg/D (SDFFRQX1M)               0.00       0.75 f
  data arrival time                                                  0.75

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (SDFFRQX2M)               0.61       0.61 r
  U0_RegFile/U141/Y (BUFX32M)                             0.30       0.91 r
  U0_RegFile/regArr_reg[1][1]/SI (SDFFRHQX8M)             0.00       0.91 r
  data arrival time                                                  0.91

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][1]/CK (SDFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX1M)                 0.83       0.83 r
  U0_ref_sync/sync_bus_reg[0]/SI (SDFFRQX2M)              0.00       0.83 r
  data arrival time                                                  0.83

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_bus_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_uart_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX1M)                0.83       0.83 r
  U1_uart_sync/sync_bus_reg[0]/SI (SDFFRQX2M)             0.00       0.83 r
  data arrival time                                                  0.83

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


1
