{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558944774845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558944774853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:12:54 2019 " "Processing started: Mon May 27 16:12:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558944774853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944774853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_CPU -c A_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_CPU -c A_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944774853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558944775414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558944775414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_ul_c/ul_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_ul_c/ul_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ul_C " "Found entity 1: ul_C" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_ul_C/ul_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_ua_reg/ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_ua_reg/ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_decoder_d/decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_decoder_d/decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_decoder_c/decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_decoder_c/decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_decoder_b/decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_decoder_b/decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "../A_CPU_uPC_decoder_B/decoder_B.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_B/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc_decoder_a/decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc_decoder_a/decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "../A_CPU_uPC_decoder_A/decoder_A.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_A/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc/upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc/upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "../A_CPU_uPC/uPC.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_upc/up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_upc/up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/ShiftCPU/A_CPU_uPC/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_regs_md/regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_regs_md/regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_regs_md/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_regs_md/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/ShiftCPU/A_CPU_REGS_MD/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_onestep beat/obeat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_onestep beat/obeat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Obeat " "Found entity 1: Obeat" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_shift_1_sft8/sft8.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_shift_1_sft8/sft8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SFT8 " "Found entity 1: SFT8" {  } { { "../A_CPU_ALU_MD_SHIFT_1_SFT8/SFT8.v" "" { Text "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1_SFT8/SFT8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_shift_1/shift_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_shift_1/shift_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_1 " "Found entity 1: SHIFT_1" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_reg0_2/reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_reg0_2/reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_data register/ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_data register/ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_alu181a/alu81a.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_alu181a/alu81a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "../A_CPU_ALU_MD_ALU181A/ALU81A.v" "" { Text "E:/ShiftCPU/A_CPU_ALU_MD_ALU181A/ALU81A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md/alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md/alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "E:/ShiftCPU/A_CPU/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_CPU " "Found entity 1: A_CPU" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_CPU " "Elaborating entity \"A_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558944785353 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FC " "Pin \"FC\" is missing source" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 208 384 656 "FC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558944785358 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RAMWE " "Pin \"RAMWE\" is missing source" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 568 448 624 584 "RAMWE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558944785358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst\"" {  } { { "A_CPU.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 24 792 936 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785365 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT_B " "Pin \"OUT_B\" is missing source" {  } { { "../A_CPU_uPC/uPC.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 280 1208 1384 296 "OUT_B" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558944785368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst\|decoder_D:inst7 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst\|decoder_D:inst7\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst7" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 328 1008 1104 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M uPC:inst\|decoder_D:inst7\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"uPC:inst\|decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|decoder_D:inst7\|74139M:inst " "Elaborated megafunction instantiation \"uPC:inst\|decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uPC:inst\|uP_ROM:inst1 " "Elaborating entity \"uP_ROM\" for hierarchy \"uPC:inst\|uP_ROM:inst1\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst1" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 104 768 984 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../A_CPU_uPC/uP_ROM.v" "altsyncram_component" { Text "E:/ShiftCPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/ShiftCPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../uP_ROM.mif " "Parameter \"init_file\" = \"../uP_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944785496 ""}  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/ShiftCPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944785496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0e1 " "Found entity 1: altsyncram_l0e1" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_l0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0e1 uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated " "Elaborating entity \"altsyncram_l0e1\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncf2 " "Found entity 1: altsyncram_ncf2" {  } { { "db/altsyncram_ncf2.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_ncf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944785617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944785617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncf2 uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1 " "Elaborating entity \"altsyncram_ncf2\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\"" {  } { { "db/altsyncram_l0e1.tdf" "altsyncram1" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_l0e1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944785618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "mgl_prim2" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1968328525 " "Parameter \"NODE_NAME\" = \"1968328525\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786191 ""}  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944786191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst\|uA_reg:inst4 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst\|uA_reg:inst4\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst4" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 104 496 632 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ul_C uPC:inst\|ul_C:inst3 " "Elaborating entity \"ul_C\" for hierarchy \"uPC:inst\|ul_C:inst3\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst3" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 104 272 408 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst\|decoder_C:inst5 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst\|decoder_C:inst5\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst5" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 328 200 296 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst\|decoder_C:inst5\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst\|decoder_C:inst5\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|decoder_C:inst5\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst\|decoder_C:inst5\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst\|decoder_A:inst " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst\|decoder_A:inst\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 328 776 872 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst\|decoder_B:inst6 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst\|decoder_B:inst6\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_uPC/uPC.bdf" { { 328 488 584 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obeat Obeat:inst8 " "Elaborating entity \"Obeat\" for hierarchy \"Obeat:inst8\"" {  } { { "A_CPU.bdf" "inst8" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 264 96 192 392 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst1 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst1\"" {  } { { "A_CPU.bdf" "inst1" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 24 288 456 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786894 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R1\[7..0\] " "Pin \"R1\[7..0\]\" is missing source" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558944786894 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R2\[7..0\] " "Pin \"R2\[7..0\]\" is missing source" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558944786894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst1\|ALU181A:inst6 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst1\|ALU181A:inst6\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 144 968 1120 288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_1 ALU_MD:inst1\|SHIFT_1:inst7 " "Elaborating entity \"SHIFT_1\" for hierarchy \"ALU_MD:inst1\|SHIFT_1:inst7\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst7" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 536 608 760 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux ALU_MD:inst1\|SHIFT_1:inst7\|21mux:inst4 " "Elaborating entity \"21mux\" for hierarchy \"ALU_MD:inst1\|SHIFT_1:inst7\|21mux:inst4\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "inst4" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 336 880 1000 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst1\|SHIFT_1:inst7\|21mux:inst4 " "Elaborated megafunction instantiation \"ALU_MD:inst1\|SHIFT_1:inst7\|21mux:inst4\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 336 880 1000 416 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT8 ALU_MD:inst1\|SHIFT_1:inst7\|SFT8:inst1 " "Elaborating entity \"SFT8\" for hierarchy \"ALU_MD:inst1\|SHIFT_1:inst7\|SFT8:inst1\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "inst1" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 232 608 768 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI ALU_MD:inst1\|LPM_BUSTRI:inst17 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"ALU_MD:inst1\|LPM_BUSTRI:inst17\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst17" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst1\|LPM_BUSTRI:inst17 " "Elaborated megafunction instantiation \"ALU_MD:inst1\|LPM_BUSTRI:inst17\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst1\|LPM_BUSTRI:inst17 " "Instantiated megafunction \"ALU_MD:inst1\|LPM_BUSTRI:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944786972 ""}  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944786972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst1\|LDR0_2:inst3 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst1\|LDR0_2:inst3\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst3" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 0 120 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786988 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { { 144 624 672 176 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558944786988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst1\|REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst1\|REG0_2:inst2\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst2" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 120 200 344 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944786988 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_LATCH inst7 " "Block or symbol \"LPM_LATCH\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 232 560 672 344 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558944787004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"ALU_MD:inst1\|REG0_2:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787020 ""}  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944787020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst2 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst2\"" {  } { { "A_CPU.bdf" "inst2" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 368 280 456 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGS_MD:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGS_MD:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"REGS_MD:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"REGS_MD:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787051 ""}  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944787051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst2\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst2\|counter:inst\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 168 280 424 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../A_CPU_REGS_MD/counter.v" "LPM_COUNTER_component" { Text "E:/ShiftCPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/ShiftCPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787254 ""}  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/ShiftCPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944787254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t6j " "Found entity 1: cntr_t6j" {  } { { "db/cntr_t6j.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/cntr_t6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944787316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944787316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t6j REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated " "Elaborating entity \"cntr_t6j\" for hierarchy \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst6 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst6\"" {  } { { "A_CPU.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 432 720 936 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "E:/ShiftCPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "E:/ShiftCPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../A_CPU.mif " "Parameter \"init_file\" = \"../A_CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CPU " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CPU\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787379 ""}  } { { "RAM8.v" "" { Text "E:/ShiftCPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944787379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqk1 " "Found entity 1: altsyncram_hqk1" {  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_hqk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944787426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944787426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqk1 RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated " "Elaborating entity \"altsyncram_hqk1\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73b2 " "Found entity 1: altsyncram_73b2" {  } { { "db/altsyncram_73b2.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_73b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944787473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944787473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73b2 RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1 " "Elaborating entity \"altsyncram_73b2\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\"" {  } { { "db/altsyncram_hqk1.tdf" "altsyncram1" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_hqk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hqk1.tdf" "mgl_prim2" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944787520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129338112 " "Parameter \"NODE_NAME\" = \"1129338112\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944787520 ""}  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/ShiftCPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558944787520 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558944787691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.27.16:13:11 Progress: Loading sldeff25d3c/alt_sld_fab_wrapper_hw.tcl " "2019.05.27.16:13:11 Progress: Loading sldeff25d3c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944791738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944794459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944794709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944797851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944798007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944798163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944798351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944798351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944798351 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558944799101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeff25d3c/alt_sld_fab.v" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799584 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/ShiftCPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558944799654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944799654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[7\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[7\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[6\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[6\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[5\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[5\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[4\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[4\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[3\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[3\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[2\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[2\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[1\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[1\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[0\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[0\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558944800818 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst1\|lpm_bustri:inst20\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst1\|lpm_bustri:inst20\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558944801443 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[7\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[7\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[6\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[6\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[5\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[5\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[4\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[4\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[3\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[3\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[2\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[2\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[1\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[1\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[0\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[0\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558944801443 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] " "Latch ALU_MD:inst1\|REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558944801443 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst4 uPC:inst\|uA_reg:inst4\|inst4~_emulated uPC:inst\|uA_reg:inst4\|inst4~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst4\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst4~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst4~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 576 640 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558944801443 "|A_CPU|uPC:inst|uA_reg:inst4|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst3 uPC:inst\|uA_reg:inst4\|inst3~_emulated uPC:inst\|uA_reg:inst4\|inst3~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst3\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst3~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst3~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 440 504 312 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558944801443 "|A_CPU|uPC:inst|uA_reg:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst2 uPC:inst\|uA_reg:inst4\|inst2~_emulated uPC:inst\|uA_reg:inst4\|inst2~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst2\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst2~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst2~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 976 1040 312 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558944801443 "|A_CPU|uPC:inst|uA_reg:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst1 uPC:inst\|uA_reg:inst4\|inst1~_emulated uPC:inst\|uA_reg:inst4\|inst1~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst1\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst1~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst1~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 840 904 312 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558944801443 "|A_CPU|uPC:inst|uA_reg:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst7 uPC:inst\|uA_reg:inst4\|inst7~_emulated uPC:inst\|uA_reg:inst4\|inst7~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst7\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst7~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst7~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 304 368 312 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558944801443 "|A_CPU|uPC:inst|uA_reg:inst4|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1558944801443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_B GND " "Pin \"OUT_B\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 672 448 624 688 "OUT_B" "" } { 512 232 280 529 "OUT_B" "" } { 216 936 984 233 "OUT_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|OUT_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "FC GND " "Pin \"FC\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 208 384 656 "FC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|FC"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE GND " "Pin \"RAMWE\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 568 448 624 584 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[7\] GND " "Pin \"DOUT\[7\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[6\] GND " "Pin \"DOUT\[6\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[5\] GND " "Pin \"DOUT\[5\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[4\] GND " "Pin \"DOUT\[4\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[3\] GND " "Pin \"DOUT\[3\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[2\] GND " "Pin \"DOUT\[2\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[1\] GND " "Pin \"DOUT\[1\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[0\] GND " "Pin \"DOUT\[0\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558944801630 "|A_CPU|DOUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558944801630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944801724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558944804147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558944804147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1100 " "Implemented 1100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558944804257 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558944804257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "917 " "Implemented 917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558944804257 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558944804257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558944804257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558944804272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:13:24 2019 " "Processing ended: Mon May 27 16:13:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558944804272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558944804272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558944804272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558944804272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558944805569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558944805569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:13:25 2019 " "Processing started: Mon May 27 16:13:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558944805569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558944805569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off A_CPU -c A_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off A_CPU -c A_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558944805569 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558944805694 ""}
{ "Info" "0" "" "Project  = A_CPU" {  } {  } 0 0 "Project  = A_CPU" 0 0 "Fitter" 0 0 1558944805694 ""}
{ "Info" "0" "" "Revision = A_CPU" {  } {  } 0 0 "Revision = A_CPU" 0 0 "Fitter" 0 0 1558944805694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558944805757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558944805757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "A_CPU EP4CE30F29C8 " "Selected device EP4CE30F29C8 for design \"A_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558944805772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558944805835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558944805835 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558944806007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558944806023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558944806155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558944806155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558944806155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558944806155 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558944806155 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558944806160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558944806160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558944806160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558944806160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558944806160 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558944806160 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558944806162 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558944806234 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "146 146 " "No exact pin location assignment(s) for 146 pins of 146 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558944806699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1558944807226 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558944807226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558944807226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558944807226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558944807226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A_CPU.sdc " "Synopsys Design Constraints File file not found: 'A_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558944807241 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst3 " "Node: Obeat:inst8\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a15~porta_address_reg0 Obeat:inst8\|inst3 " "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a15~porta_address_reg0 is being clocked by Obeat:inst8\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558944807241 "|A_CPU|Obeat:inst8|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst " "Node: Obeat:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGS_MD:inst2\|lpm_latch:inst6\|latches\[6\] Obeat:inst8\|inst " "Latch REGS_MD:inst2\|lpm_latch:inst6\|latches\[6\] is being clocked by Obeat:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558944807241 "|A_CPU|Obeat:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst1 " "Node: Obeat:inst8\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uA_reg:inst4\|inst Obeat:inst8\|inst1 " "Register uPC:inst\|uA_reg:inst4\|inst is being clocked by Obeat:inst8\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558944807241 "|A_CPU|Obeat:inst8|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Obeat:inst8\|inst1 CLK " "Register Obeat:inst8\|inst1 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558944807241 "|A_CPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst2 " "Node: Obeat:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[3\] Obeat:inst8\|inst2 " "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[3\] is being clocked by Obeat:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558944807241 "|A_CPU|Obeat:inst8|inst2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944807241 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558944807241 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558944807241 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558944807241 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558944807241 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558944807241 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558944807241 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Obeat:inst8\|inst3  " "Automatically promoted node Obeat:inst8\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst " "Destination node Obeat:inst8\|inst" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 320 384 328 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst5~0 " "Destination node Obeat:inst8\|inst5~0" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 168 216 280 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1~output " "Destination node T1~output" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 608 872 1048 624 "T1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 216 280 328 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Obeat:inst8\|inst  " "Automatically promoted node Obeat:inst8\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst1 " "Destination node Obeat:inst8\|inst1" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 424 488 328 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst5~0 " "Destination node Obeat:inst8\|inst5~0" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 168 216 280 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst2\|inst2 " "Destination node REGS_MD:inst2\|inst2" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 304 544 608 352 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD:inst1\|inst4 " "Destination node ALU_MD:inst1\|inst4" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 352 584 648 400 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD:inst1\|inst5 " "Destination node ALU_MD:inst1\|inst5" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 400 584 648 448 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst2\|inst1 " "Destination node REGS_MD:inst2\|inst1" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 224 544 608 272 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD:inst1\|REG0_2:inst2\|inst2~0 " "Destination node ALU_MD:inst1\|REG0_2:inst2\|inst2~0" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 264 416 480 312 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|ul_C:inst3\|inst~0 " "Destination node uPC:inst\|ul_C:inst3\|inst~0" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_ul_C/ul_C.bdf" { { 200 344 392 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst5~1 " "Destination node Obeat:inst8\|inst5~1" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 168 216 280 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|ul_C:inst3\|inst9~1 " "Destination node uPC:inst\|ul_C:inst3\|inst9~1" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_ul_C/ul_C.bdf" { { 88 536 584 152 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1558944807351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 320 384 328 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst1\|inst4  " "Automatically promoted node ALU_MD:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 352 584 648 400 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst1\|inst5  " "Automatically promoted node ALU_MD:inst1\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 400 584 648 448 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst1\|REG0_2:inst2\|inst2~1  " "Automatically promoted node ALU_MD:inst1\|REG0_2:inst2\|inst2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 264 416 480 312 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst1\|REG0_2:inst2\|inst~0  " "Automatically promoted node ALU_MD:inst1\|REG0_2:inst2\|inst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 152 416 480 200 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst2\|inst1  " "Automatically promoted node REGS_MD:inst2\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 224 544 608 272 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst2\|inst2  " "Automatically promoted node REGS_MD:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 304 544 608 352 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst2\|inst3  " "Automatically promoted node REGS_MD:inst2\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 224 168 232 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Obeat:inst8\|inst1  " "Automatically promoted node Obeat:inst8\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst2 " "Destination node Obeat:inst8\|inst2" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 528 592 328 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst5~0 " "Destination node Obeat:inst8\|inst5~0" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 168 216 280 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|ul_C:inst3\|inst~0 " "Destination node uPC:inst\|ul_C:inst3\|inst~0" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_ul_C/ul_C.bdf" { { 200 344 392 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Obeat:inst8\|inst5~1 " "Destination node Obeat:inst8\|inst5~1" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 168 216 280 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|ul_C:inst3\|inst9~1 " "Destination node uPC:inst\|ul_C:inst3\|inst9~1" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_ul_C/ul_C.bdf" { { 88 536 584 152 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 1291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_MD:inst1\|SHIFT_1:inst7\|inst2 " "Destination node ALU_MD:inst1\|SHIFT_1:inst7\|inst2" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 168 912 976 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3~output " "Destination node T3~output" {  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 656 872 1048 672 "T3" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 248 424 488 328 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Obeat:inst8\|inst6  " "Automatically promoted node Obeat:inst8\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_Onestep beat/Obeat.bdf" { { 264 104 168 312 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node RST~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst4~2 " "Destination node uPC:inst\|uA_reg:inst4\|inst4~2" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 576 640 312 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst3~2 " "Destination node uPC:inst\|uA_reg:inst4\|inst3~2" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 440 504 312 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst2~2 " "Destination node uPC:inst\|uA_reg:inst4\|inst2~2" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 976 1040 312 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst1~2 " "Destination node uPC:inst\|uA_reg:inst4\|inst1~2" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 840 904 312 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst7~2 " "Destination node uPC:inst\|uA_reg:inst4\|inst7~2" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 304 368 312 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst4~0 " "Destination node uPC:inst\|uA_reg:inst4\|inst4~0" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 576 640 312 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst3~0 " "Destination node uPC:inst\|uA_reg:inst4\|inst3~0" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 440 504 312 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst2~0 " "Destination node uPC:inst\|uA_reg:inst4\|inst2~0" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 976 1040 312 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst1~0 " "Destination node uPC:inst\|uA_reg:inst4\|inst1~0" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 840 904 312 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst\|uA_reg:inst4\|inst7~0 " "Destination node uPC:inst\|uA_reg:inst4\|inst7~0" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 304 368 312 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558944807351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1558944807351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 72 -48 128 88 "RST" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node STEP~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558944807351 ""}  } { { "A_CPU.bdf" "" { Schematic "E:/ShiftCPU/A_CPU/A_CPU.bdf" { { 48 -48 128 64 "STEP" "" } } } } { "temporary_test_loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 0 { 0 ""} 0 2814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558944807351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558944807663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558944807679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558944807710 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558944807710 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558944807710 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "144 unused 2.5V 11 133 0 " "Number of I/O pins in group: 144 (unused VREF, 2.5V VCCIO, 11 input, 133 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558944807726 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558944807726 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558944807726 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 55 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 63 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558944807726 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558944807726 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558944807726 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558944807919 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558944807919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558944808987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558944809175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558944809206 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558944810896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558944810896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558944811313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y22 X21_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32" {  } { { "loc" "" { Generic "E:/ShiftCPU/A_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32"} { { 12 { 0 ""} 11 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558944812632 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558944812632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558944812901 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558944812901 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558944812901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558944812901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558944813039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558944813055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558944813334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558944813334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558944813732 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558944814238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ShiftCPU/A_CPU/output_files/A_CPU.fit.smsg " "Generated suppressed messages file E:/ShiftCPU/A_CPU/output_files/A_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558944814761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5607 " "Peak virtual memory: 5607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558944815278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:13:35 2019 " "Processing ended: Mon May 27 16:13:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558944815278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558944815278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558944815278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558944815278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558944816411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558944816411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:13:36 2019 " "Processing started: Mon May 27 16:13:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558944816411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558944816411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off A_CPU -c A_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off A_CPU -c A_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558944816411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558944816736 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558944817901 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558944817970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558944818148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:13:38 2019 " "Processing ended: Mon May 27 16:13:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558944818148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558944818148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558944818148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558944818148 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558944818771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558944819404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558944819404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:13:39 2019 " "Processing started: Mon May 27 16:13:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558944819404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta A_CPU -c A_CPU " "Command: quartus_sta A_CPU -c A_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819404 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1558944819535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944819805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820052 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558944820074 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558944820074 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558944820074 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820074 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A_CPU.sdc " "Synopsys Design Constraints File file not found: 'A_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820074 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst3 " "Node: Obeat:inst8\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 Obeat:inst8\|inst3 " "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Obeat:inst8\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 "|A_CPU|Obeat:inst8|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst1 " "Node: Obeat:inst8\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uA_reg:inst4\|inst Obeat:inst8\|inst1 " "Register uPC:inst\|uA_reg:inst4\|inst is being clocked by Obeat:inst8\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 "|A_CPU|Obeat:inst8|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Obeat:inst8\|inst1 CLK " "Register Obeat:inst8\|inst1 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 "|A_CPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst " "Node: Obeat:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] Obeat:inst8\|inst " "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] is being clocked by Obeat:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 "|A_CPU|Obeat:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst2 " "Node: Obeat:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] Obeat:inst8\|inst2 " "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] is being clocked by Obeat:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 "|A_CPU|Obeat:inst8|inst2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820090 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820090 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1558944820090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558944820105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.461 " "Worst-case setup slack is 44.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.461               0.000 altera_reserved_tck  " "   44.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.168 " "Worst-case recovery slack is 96.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.168               0.000 altera_reserved_tck  " "   96.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.419 " "Worst-case removal slack is 1.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 altera_reserved_tck  " "    1.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.475 " "Worst-case minimum pulse width slack is 49.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.470 ns " "Worst Case Available Settling Time: 342.470 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820159 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558944820177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820673 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst3 " "Node: Obeat:inst8\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 Obeat:inst8\|inst3 " "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Obeat:inst8\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 "|A_CPU|Obeat:inst8|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst1 " "Node: Obeat:inst8\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uA_reg:inst4\|inst Obeat:inst8\|inst1 " "Register uPC:inst\|uA_reg:inst4\|inst is being clocked by Obeat:inst8\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 "|A_CPU|Obeat:inst8|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Obeat:inst8\|inst1 CLK " "Register Obeat:inst8\|inst1 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 "|A_CPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst " "Node: Obeat:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] Obeat:inst8\|inst " "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] is being clocked by Obeat:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 "|A_CPU|Obeat:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst2 " "Node: Obeat:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] Obeat:inst8\|inst2 " "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] is being clocked by Obeat:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 "|A_CPU|Obeat:inst8|inst2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820789 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820789 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.021 " "Worst-case setup slack is 45.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.021               0.000 altera_reserved_tck  " "   45.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.363 " "Worst-case recovery slack is 96.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.363               0.000 altera_reserved_tck  " "   96.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.269 " "Worst-case removal slack is 1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 altera_reserved_tck  " "    1.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.317 " "Worst-case minimum pulse width slack is 49.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.317               0.000 altera_reserved_tck  " "   49.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944820821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820821 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.206 ns " "Worst Case Available Settling Time: 343.206 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944820852 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820852 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558944820868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst3 " "Node: Obeat:inst8\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 Obeat:inst8\|inst3 " "Register uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Obeat:inst8\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 "|A_CPU|Obeat:inst8|inst3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst1 " "Node: Obeat:inst8\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst\|uA_reg:inst4\|inst Obeat:inst8\|inst1 " "Register uPC:inst\|uA_reg:inst4\|inst is being clocked by Obeat:inst8\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 "|A_CPU|Obeat:inst8|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Obeat:inst8\|inst1 CLK " "Register Obeat:inst8\|inst1 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 "|A_CPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst " "Node: Obeat:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] Obeat:inst8\|inst " "Latch ALU_MD:inst1\|lpm_latch:inst1\|latches\[5\] is being clocked by Obeat:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 "|A_CPU|Obeat:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Obeat:inst8\|inst2 " "Node: Obeat:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] Obeat:inst8\|inst2 " "Register REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\|counter_reg_bit\[2\] is being clocked by Obeat:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 "|A_CPU|Obeat:inst8|inst2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558944820992 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944820992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.796 " "Worst-case setup slack is 47.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.796               0.000 altera_reserved_tck  " "   47.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 altera_reserved_tck  " "    0.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.274 " "Worst-case recovery slack is 98.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.274               0.000 altera_reserved_tck  " "   98.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 altera_reserved_tck  " "    0.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558944821024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.017 ns " "Worst Case Available Settling Time: 347.017 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558944821055 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558944821602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:13:41 2019 " "Processing ended: Mon May 27 16:13:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558944821602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558944821602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558944821602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944821602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus Prime Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558944822320 ""}
