<div id="pf30f" class="pf w0 h0" data-page-no="30f"><div class="pc pc30f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg30f.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">41.3.6<span class="_ _b"> </span>Port Data Direction Register (FGPIO<span class="ff7 lsae">x</span>_PDDR)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The PDDR configures the individual port pins for input or output.</div><div class="t m0 x9 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 14h offset</div><div class="t m0 x2c h1d y3373 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y3374 ff2 fsd fc0 sc0 ls1f0">R<span class="fs4 ls0 v17">PDD</span></div><div class="t m0 x89 h1d y3375 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y3376 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x17 h9 y3377 ff1 fs2 fc0 sc0 ls0 ws20b">FGPIO<span class="ff7">x</span><span class="ws0">_PDDR field descriptions</span></div><div class="t m0 x12c h10 y3378 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y3379 ff2 fs4 fc0 sc0 ls0">31â€“0</div><div class="t m0 x12c h7 y337a ff2 fs4 fc0 sc0 ls0">PDD</div><div class="t m0 x83 h7 y3379 ff2 fs4 fc0 sc0 ls0 ws0">Port Data Direction</div><div class="t m0 x83 h7 y337b ff2 fs4 fc0 sc0 ls0 ws0">Configures individual port pins for input or output.</div><div class="t m0 x83 h7 y445a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Pin is configured as general-purpose input, for the GPIO function.</div><div class="t m0 x83 h7 y445b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Pin is configured as general-purpose output, for the GPIO function.</div><div class="t m0 x9 hd y445c ff1 fs7 fc0 sc0 ls0 ws0">41.4<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 he y447f ff1 fs1 fc0 sc0 ls0 ws0">41.4.1<span class="_ _b"> </span>General-purpose input</div><div class="t m0 x9 hf y4480 ff3 fs5 fc0 sc0 ls0 ws0">The logic state of each pin is available via the Port Data Input registers, provided the pin</div><div class="t m0 x9 hf y4481 ff3 fs5 fc0 sc0 ls0 ws0">is configured for a digital function and the corresponding Port Control and Interrupt</div><div class="t m0 x9 hf y4482 ff3 fs5 fc0 sc0 ls0 ws0">module is enabled.</div><div class="t m0 x9 he y4483 ff1 fs1 fc0 sc0 ls0 ws0">41.4.2<span class="_ _b"> </span>General-purpose output</div><div class="t m0 x9 hf y4484 ff3 fs5 fc0 sc0 ls0 ws0">The logic state of each pin can be controlled via the port data output registers and port</div><div class="t m0 x9 hf y4485 ff3 fs5 fc0 sc0 ls0 ws0">data direction registers, provided the pin is configured for the GPIO function. The</div><div class="t m0 x9 hf y4486 ff3 fs5 fc0 sc0 ls0 ws0">following table depicts the conditions for a pin to be configured as input/output.</div><div class="t m0 xb8 h7 y432d ff2 fs4 fc0 sc0 ls0 ws4de">If Then</div><div class="t m0 x2c h7 y3d07 ff2 fs4 fc0 sc0 ls0 ws0">A pin is configured for the GPIO function and the</div><div class="t m0 x2c h7 y40a8 ff2 fs4 fc0 sc0 ls0 ws0">corresponding port data direction register bit is clear.</div><div class="t m0 x2d h7 y3d07 ff2 fs4 fc0 sc0 ls0 ws0">The pin is configured as an input.</div><div class="t m0 x2c h7 y4487 ff2 fs4 fc0 sc0 ls0 ws0">A pin is configured for the GPIO function and the</div><div class="t m0 x2c h7 y4488 ff2 fs4 fc0 sc0 ls0 ws0">corresponding port data direction register bit is set.</div><div class="t m0 x2d h7 y4487 ff2 fs4 fc0 sc0 ls0 ws0">The pin is configured as an output and and the logic state of</div><div class="t m0 x2d h7 y4488 ff2 fs4 fc0 sc0 ls0 ws0">the pin is equal to the corresponding port data output register.</div><div class="t m0 x71 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 41 General-Purpose Input/Output (GPIO)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>783</div><a class="l" href="#pf30f" data-dest-detail='[783,"XYZ",null,537.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.137000px;bottom:603.450000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
