{
    "code": "```verilog\nmodule moore_fsm (\n    input logic clk,\n    input logic reset,\n    input logic in,\n    output logic out\n);\n\n    typedef enum logic [1:0] {\n        STATE_0 = 2'b00,\n        STATE_1 = 2'b01\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always @(*) begin\n        case (current_state)\n            STATE_0: next_state = in ? STATE_1 : STATE_0;\n            STATE_1: next_state = in ? STATE_1 : STATE_0;\n            default: next_state = STATE_0;\n        endcase\n    end\n\n    // State register with synchronous reset\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= STATE_0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Output logic\n    always @(*) begin\n        case (current_state)\n            STATE_0: out = 1'b0;\n            STATE_1: out = 1'b1;\n            default: out = 1'b0;\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 3
}