;redcode
;assert 1
	SPL 0, <-52
	CMP 202, 120
	SUB #-87, -120
	CMP 12, @0
	SPL 195, 88
	SUB @121, 103
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SLT 112, @2
	JMN <5, #-9
	JMN <5, #-9
	SLT 12, @-1
	JMP 177, 81
	MOV @121, 100
	MOV @121, 100
	ADD 12, @-1
	SPL 0, #90
	SUB -1, <-26
	SUB @0, 1
	SUB @0, 90
	SUB @0, 90
	SUB @0, 1
	SUB 203, 300
	ADD 12, @-1
	SUB -3, 0
	ADD 12, @-1
	SLT 112, @2
	SUB @0, 1
	SLT 112, @2
	SUB 203, 300
	SLT 90, 60
	SLT 112, @2
	SLT 90, 60
	SLT 112, @2
	MOV @121, 100
	MOV -9, <-20
	MOV @121, 100
	MOV @121, 100
	MOV -9, <-20
	CMP 12, @0
	SUB 421, 1
	MOV @121, 100
	MOV @121, 100
	MOV @121, 100
	SPL 0, <-52
	CMP 202, 120
	SUB #-87, -120
	CMP 12, @0
	SPL -9, @-12
	MOV -1, <-26
	SUB 481, -1
	SUB 421, 1
	SLT -7, @-5
	SPL 0, @-74
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-29
	CMP -1, 0
	SLT 1, <0
	SUB -1, 0
	CMP #17, @106
	CMP #17, @106
	JMP -69, @-20
	SUB 481, -1
	MOV -69, <-20
	SUB 12, 10
	MOV -69, <-20
	MOV -69, <-20
	MOV -69, <-20
	CMP @0, 2
	SUB 121, 1
	CMP 12, @0
	SUB 481, -1
	CMP -1, 0
	SUB 121, 1
	SLT 1, <-0
	SUB 121, 1
	SLT 1, <-0
	SLT 1, <-0
	SUB 481, -1
	JMP @692, #200
	SUB 481, -1
	SUB 121, 1
	SLT 101, <0
	SLT 101, <0
	SUB 121, 1
	SLT 1, <-0
	SLT 1, <-0
	SUB 481, -1
	SUB 481, -1
	SUB 12, @0
	CMP 18, @0
	SUB 481, -1
	SPL -9, @-12
	SUB 1, 900
	SUB 421, 1
	SPL -9, @-12
