# ğŸ”² 4-Bit Even Parity Checker  

## ğŸ“Œ Overview  
This project demonstrates the design and hardware implementation of a **4-bit Even Parity Checker**.  
The focus is on **error detection in digital systems** using logic circuits, supported by theory, hardware setup, and documentation.  

ğŸ“ Documentation â†’ `Documentation.pdf`  
ğŸ“ Presentation â†’ `4-bit even parity checker.pptx`  
ğŸ“ Hardware Setup â†’ ![Hardware](Hardware.png)  

---

## ğŸ§¾ What is Even Parity?  
Even parity is a simple **error detection method**.  
- If the number of 1s in a 4-bit input is **even**, the parity bit = **0**.  
- If the number of 1s is **odd**, the parity bit = **1**.  

This ensures the total number of 1s is always **even**, helping detect single-bit errors during transmission.  

---

## ğŸ›  Features Covered  
- Explanation of **Even Parity** and **Error Detection Codes**  
- Truth Table, K-Map, and Boolean Algebra  
- Logic circuit diagram & simulator output  
- Hardware implementation with components  

---

## âš¡ Hardware Components  
- IC 4070 (XOR gate)  
- Breadboard  
- Jumper wires  
- DIP switch  
- Voltage regulator 7805 IC  
- LED  
- Resistors  
- Battery  

---

## ğŸ‘¨â€ğŸ’» Contributors  
- **Mina Atef**  
- **Aya Hisham**  
- **Amgad Mamdouh**  
---
## ğŸ“ Note  
This project was completed as part of the **Digital Logic Gates** course.  
**Final Grade: B+**


---
