// VGA module

// Specs
// - 25.175MHz clock - 640x480 at 60Hz <-- The De1Soc has a 50Mhz regulator. Use a 1 bit counter to generate the clk frequency
// - (640 + 16 + 96 + 48) x (480 + 10 + 2 + 33) = 800 * 525 @ 60Hz ~ 25.2MHz
// https://www.fpga4fun.com/VGA.html

// Synchronization
// - HSYNC : horizontal synchronization : negative pulse for new scanline
// - VSYNC : vertical synchronization   : negative pulse for new frame

module VGA_top (
    input                CLOCK_50,
    input  wire  [3:0]   KEY,            // push buttons on the De1Soc
    output wire  [7:0]   VGA_R,          // to DAC 
    output wire  [7:0]   VGA_G,          // to DAC 
    output wire  [7:0]   VGA_B,          // to DAC 
    output wire          VGA_CLK,        // to DAC
    output wire          VGA_SYNC_N,     // to DAC 
    output wire          VGA_BLANK_N,    // to DAC 
    output wire          VGA_VS,         // to VGA
    output wire          VGA_HS          // to VGA
    output wire  [9:0]   LEDR;           // debug
);
    wire pixel_clk;
    wire hsync_n, vsync_n;
    wire h_BLANK, v_BLANK;

    assign VGA_CLK = pixel_clk;

    assign VGA_HS = ~hsync_n;
    assign VGA_VS = ~vsync_n;

    assign VGA_BLANK_N = v_BLANK || h_BLANK; 
    assign VGA_SYNC_N  = hsync_n && vsync_n;

    assign VGA_R = VGA_BLANK_N ? 8'd0 : 8'd255; 
    assign VGA_G = VGA_BLANK_N ? 8'd0 : 8'd255; 
    assign VGA_B = VGA_BLANK_N ? 8'd0 : 8'd255; 

    assign reset = ~KEY[3];
    assign LEDR = {reset, {8'b0}};

    // instantiating clock generation circuits
    pixel_clk_gen PIXEL_CLK_GEN (
        .CLK_50 (CLOCK_50),
        .reset (reset),
        .pixel_clk(pixel_clk)
    );

    hsyn_clk_enable_gen HSYNC_GEN (
        .CLK_50 (CLOCK_50),
        .pixel_clk (pixel_clk),
        .reset (reset),
        .hsync_n(hsync_n),
        .h_BLANK (h_BLANK),
        .hsync_clk_enable (hsync_clk_enable)
    );

    vsync_clk_enable_gen VSYNC_GEN (
        .CLK_50 (CLOCK_50),
        .reset (reset),
        .hsync_clk_enable(hsync_clk_enable),
        .vsync_n(vsync_n),
        .v_BLANK(v_BLANK)
    );


endmodule