________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  3 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: fpga5.xml
Circuit name: apex2.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 1e-05 seconds.
Loop for doall = 0 took 0.004926 seconds.
Loop for doall = 1, init_parse took 0.004837 seconds.
Loop for doall = 1 took 0.004639 seconds.
Swept away 1 nets with no fanout.
WARNING(2): logical_block i_15_ #28 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 0 LUT buffers.
Sweeped away 1 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	117 LUTs of size 2
	589 LUTs of size 3
	1172 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	38 of type input
	3 of type output
	0 of type latch
	1878 of type names
Timing analysis: ON
Circuit netlist file: apex2.net
Circuit placement file: apex2.place
Circuit routing file: apex2.route
Circuit SDC file: apex2.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: BREADTH_FIRST
RouterOpts.base_cost_type: DEMAND_ONLY
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac: 0.200000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'apex2.blif'.

After removing unused inputs...
	total blocks: 1919, total nets: 1916, total inputs: 38, total outputs: 3
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.04789e-09

SDC file 'apex2.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:o_0_, type: io
	
Passed route at end.
Complex block 1: cb.o_0_, type: clb
	......................................................................
Passed route at end.
Complex block 2: cb.out:o_2_, type: io
	
Passed route at end.
Complex block 3: cb.o_2_, type: clb
	...........................................................................
Passed route at end.
Complex block 4: cb.[7746], type: clb
	.............................................................
Passed route at end.
Complex block 5: cb.n_n1545, type: clb
	.....................................................................
Passed route at end.
Complex block 6: cb.out:o_1_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 7: cb.o_1_, type: clb
	........................................................
Passed route at end.
Complex block 8: cb.[7923], type: clb
	....................................................................................
Passed route at end.
Complex block 9: cb.[8054], type: clb
	...........................................................................
Passed route at end.
Complex block 10: cb.[7487], type: clb
	..........................................................................
Passed route at end.
Complex block 11: cb.[8077], type: clb
	....................................................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 12: cb.n_n1812, type: clb
	................................................................................................................
Passed route at end.
Complex block 13: cb.[7743], type: clb
	........................................................................
Passed route at end.
Complex block 14: cb.[7240], type: clb
	...............................................................................................
Passed route at end.
Complex block 15: cb.[7350], type: clb
	............................................................................................
Passed route at end.
Complex block 16: cb.i_28_, type: io
	
Passed route at end.
Complex block 17: cb.i_13_, type: io
	
Passed route at end.
Complex block 18: cb.[7239], type: clb
	............................................................................................
Passed route at end.
Complex block 19: cb.i_2_, type: io
	
Passed route at end.
Complex block 20: cb.i_5_, type: io
	
Passed route at end.
Complex block 21: cb.i_6_, type: io
	
Passed route at end.
Complex block 22: cb.i_23_, type: io
	
Passed route at end.
Complex block 23: cb.i_4_, type: io
	
Passed route at end.
Complex block 24: cb.i_24_, type: io
	
Passed route at end.
Complex block 25: cb.i_9_, type: io
	
Passed route at end.
Complex block 26: cb.i_16_, type: io
	
Passed route at end.
Complex block 27: cb.[8052], type: clb
	..............................................................
Passed route at end.
Complex block 28: cb.i_27_, type: io
	
Passed route at end.
Complex block 29: cb.i_29_, type: io
	
Passed route at end.
Complex block 30: cb.i_8_, type: io
	
Passed route at end.
Complex block 31: cb.i_7_, type: io
	
Passed route at end.
Complex block 32: cb.n_n1548, type: clb
	..................................................
Passed route at end.
Complex block 33: cb.i_12_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Complex block 34: cb.[7435], type: clb
	............................................................................................................
Passed route at end.
Complex block 35: cb.n_n1575, type: clb
	................................................
Passed route at end.
Complex block 36: cb.i_26_, type: io
	
Passed route at end.
Complex block 37: cb.[7094], type: clb
	................................................................................................
Passed route at end.
Complex block 38: cb.n_n1574, type: clb
	.....................................................................
Passed route at end.
Complex block 39: cb.n_n1580, type: clb
	.............................................................
Passed route at end.
Complex block 40: cb.i_17_, type: io
	
Passed route at end.
Complex block 41: cb.n_n1577, type: clb
	...........................................................................
Passed route at end.
Complex block 42: cb.n_n1307, type: clb
	...........................................................................
Passed route at end.
Complex block 43: cb.[7383], type: clb
	......................................................................
Passed route at end.
Complex block 44: cb.i_14_, type: io
	
Passed route at end.
Complex block 45: cb.i_34_, type: io
	
Passed route at end.
Complex block 46: cb.n_n1581, type: clb
	..................................................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 6 y = 6.
Complex block 47: cb.n_n1846, type: clb
	..........................................................
Passed route at end.
Complex block 48: cb.i_35_, type: io
	
Passed route at end.
Complex block 49: cb.n_n1866, type: clb
	................................................
Passed route at end.
Complex block 50: cb.n_n1829, type: clb
	........................................................................................
Passed route at end.
Complex block 51: cb.n_n1701, type: clb
	............................................
Passed route at end.
Complex block 52: cb.n_n1847, type: clb
	...................................................................
Passed route at end.
Complex block 53: cb.i_32_, type: io
	
Passed route at end.
Complex block 54: cb.[7852], type: clb
	..............................................................................................
Passed route at end.
Complex block 55: cb.[7825], type: clb
	...............................................................
Passed route at end.
Complex block 56: cb.i_18_, type: io
	
Passed route at end.
Complex block 57: cb.i_1_, type: io
	
Passed route at end.
Complex block 58: cb.i_3_, type: io
	
Passed route at end.
Complex block 59: cb.i_30_, type: io
	
Passed route at end.
Complex block 60: cb.n_n1697, type: clb
	.............................................
Passed route at end.
Complex block 61: cb.i_11_, type: io
	
Passed route at end.
Complex block 62: cb.n_n1571, type: clb
	.....................................................................
Passed route at end.
Complex block 63: cb.i_31_, type: io
	
Passed route at end.
Complex block 64: cb.n_n1279, type: clb
	...................................................
Passed route at end.
Complex block 65: cb.[8062], type: clb
	.........................................
Passed route at end.
Complex block 66: cb.i_10_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 7 y = 7.
Complex block 67: cb.[7826], type: clb
	.............................................................................
Passed route at end.
Complex block 68: cb.[1408], type: clb
	.......................................................................
Passed route at end.
Complex block 69: cb.i_33_, type: io
	
Passed route at end.
Complex block 70: cb.[7895], type: clb
	.....................................................
Passed route at end.
Complex block 71: cb.[8047], type: clb
	.......................................................
Passed route at end.
Complex block 72: cb.[7458], type: clb
	.........................................................................
Passed route at end.
Complex block 73: cb.i_19_, type: io
	
Passed route at end.
Complex block 74: cb.i_21_, type: io
	
Passed route at end.
Complex block 75: cb.[7169], type: clb
	................................................
Passed route at end.
Complex block 76: cb.i_36_, type: io
	
Passed route at end.
Complex block 77: cb.n_n1702, type: clb
	.......................................................................
Passed route at end.
Complex block 78: cb.[834], type: clb
	................................................................................................
Passed route at end.
Complex block 79: cb.[843], type: clb
	........................................................
Passed route at end.
Complex block 80: cb.[7836], type: clb
	.............................................
Passed route at end.
Complex block 81: cb.[7727], type: clb
	.......................................................
Passed route at end.
Complex block 82: cb.[7325], type: clb
	....................................................................................
Passed route at end.
Complex block 83: cb.i_22_, type: io
	
Passed route at end.
Complex block 84: cb.i_38_, type: io
	
Passed route at end.
Complex block 85: cb.[7370], type: clb
	...............................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 8 y = 8.
Complex block 86: cb.[7991], type: clb
	..............................................................
Passed route at end.
Complex block 87: cb.n_n1278, type: clb
	.................................................
Passed route at end.
Complex block 88: cb.[7936], type: clb
	...........................................................................................
Passed route at end.
Complex block 89: cb.[977], type: clb
	...........................................................................
Passed route at end.
Complex block 90: cb.[803], type: clb
	...........................................
Passed route at end.
Complex block 91: cb.[1511], type: clb
	.............................................................................................................................................
Passed route at end.
Complex block 92: cb.[1258], type: clb
	...........................................................
Passed route at end.
Complex block 93: cb.[7907], type: clb
	..............................................................
Passed route at end.
Complex block 94: cb.[7990], type: clb
	...................................................................................
Passed route at end.
Complex block 95: cb.[1256], type: clb
	................................................................................
Passed route at end.
Complex block 96: cb.[195], type: clb
	.....................................................................................................
Passed route at end.
Complex block 97: cb.i_25_, type: io
	
Passed route at end.
Complex block 98: cb.[1405], type: clb
	.......................................................
Passed route at end.
Complex block 99: cb.[310], type: clb
	..................................................................
Passed route at end.
Complex block 100: cb.[4], type: clb
	.....................................................................
Passed route at end.
Complex block 101: cb.[295], type: clb
	.......................................................................................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 9 y = 9.
Complex block 102: cb.[351], type: clb
	....................................................................................
Passed route at end.
Complex block 103: cb.[406], type: clb
	....................................................................................................................................................................
Passed route at end.
Complex block 104: cb.[517], type: clb
	...........................................
Passed route at end.
Complex block 105: cb.i_20_, type: io
	
Passed route at end.
Complex block 106: cb.[812], type: clb
	.........................................................................................................................
Passed route at end.
Complex block 107: cb.[133], type: clb
	...............................................................................................
Passed route at end.
Complex block 108: cb.[410], type: clb
	...................................................
Passed route at end.
Complex block 109: cb.[183], type: clb
	..................................................................................................................................
Passed route at end.
Complex block 110: cb.n_n371, type: clb
	............................................
Passed route at end.
Complex block 111: cb.[516], type: clb
	..................................................................................................
Passed route at end.
Complex block 112: cb.n_n307, type: clb
	................................................................
Passed route at end.
Complex block 113: cb.[234], type: clb
	.....................................................................
Passed route at end.
Complex block 114: cb.[1619], type: clb
	..........................................................
Passed route at end.
Complex block 115: cb.[491], type: clb
	............................................................
Passed route at end.
Complex block 116: cb.n_n706, type: clb
	.....................................................................
Passed route at end.
Complex block 117: cb.[500], type: clb
	........................................................................
Passed route at end.
Complex block 118: cb.n_n849, type: clb
	...........................................................
Passed route at end.
Complex block 119: cb.[7834], type: clb
	............................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 10 y = 10.
Complex block 120: cb.[666], type: clb
	................................................
Passed route at end.
Complex block 121: cb.[1532], type: clb
	.........................................................
Passed route at end.
Complex block 122: cb.[1542], type: clb
	..............................................................................
Passed route at end.
Complex block 123: cb.[454], type: clb
	.........................................................................
Passed route at end.
Complex block 124: cb.n_n544, type: clb
	.............................................................................................
Passed route at end.
Complex block 125: cb.n_n1092, type: clb
	........................................................
Passed route at end.
Complex block 126: cb.[7897], type: clb
	.................................................................................
Passed route at end.
Complex block 127: cb.[346], type: clb
	..........................................................................................................
Passed route at end.
Complex block 128: cb.[41], type: clb
	............................................................
Passed route at end.
Complex block 129: cb.[129], type: clb
	..........................................................................................
Passed route at end.
Complex block 130: cb.i_37_, type: io
	
Passed route at end.
Complex block 131: cb.[273], type: clb
	...................................................................................................
Passed route at end.
Complex block 132: cb.[7355], type: clb
	......................................................................................................................................................
Passed route at end.
Complex block 133: cb.[282], type: clb
	................................................................
Passed route at end.
Complex block 134: cb.n_n1285, type: clb
	............................................
Passed route at end.
Complex block 135: cb.[7961], type: clb
	.....................................................................
Passed route at end.
Complex block 136: cb.[7913], type: clb
	.........................................................................
Passed route at end.
Complex block 137: cb.[7724], type: clb
	............................................................
Passed route at end.
Complex block 138: cb.[7914], type: clb
	.........................................................................................................
Passed route at end.
Complex block 139: cb.[7949], type: clb
	..............................................................
Passed route at end.
Not enough resources expand FPGA size to x = 11 y = 11.
Complex block 140: cb.[7942], type: clb
	....................................................................
Passed route at end.
Complex block 141: cb.[7784], type: clb
	......................................................................
Passed route at end.
Complex block 142: cb.[7791], type: clb
	...............................................................
Passed route at end.
Complex block 143: cb.n_n1055, type: clb
	....................................................................................
Passed route at end.
Complex block 144: cb.[891], type: clb
	.....................................................................................
Passed route at end.
Complex block 145: cb.n_n1458, type: clb
	...........................................................................
Passed route at end.
Complex block 146: cb.[7319], type: clb
	.................................................................................
Passed route at end.
Complex block 147: cb.[7159], type: clb
	..........................................................
Passed route at end.
Complex block 148: cb.[7025], type: clb
	.................................................
Passed route at end.
Complex block 149: cb.[7798], type: clb
	.....................................................
Passed route at end.
Complex block 150: cb.i_0_, type: io
	
Passed route at end.
Complex block 151: cb.[7529], type: clb
	.......................................................
Passed route at end.
Complex block 152: cb.[6934], type: clb
	.................................................................
Passed route at end.
Complex block 153: cb.[7866], type: clb
	..................................................................
Passed route at end.
Complex block 154: cb.[7022], type: clb
	.............................................
Passed route at end.
Complex block 155: cb.[1747], type: clb
	....................................................................
Passed route at end.
Complex block 156: cb.[7142], type: clb
	.................................................................................................
Passed route at end.
Complex block 157: cb.[6977], type: clb
	...............................................
Passed route at end.
Complex block 158: cb.[7312], type: clb
	................................................................
Passed route at end.
Complex block 159: cb.[7916], type: clb
	............................................
Passed route at end.
Complex block 160: cb.[7917], type: clb
	..........................................
Passed route at end.
Complex block 161: cb.[788], type: clb
	...............................
Passed route at end.
Not enough resources expand FPGA size to x = 12 y = 12.
Complex block 162: cb.[7432], type: clb
	.............................
Passed route at end.
Complex block 163: cb.[1319], type: clb
	..................
Passed route at end.
Complex block 164: cb.[708], type: clb
	........................
Passed route at end.
Complex block 165: cb.[7076], type: clb
	.......................
Passed route at end.
Complex block 166: cb.[1211], type: clb
	...................
Passed route at end.
Complex block 167: cb.[1241], type: clb
	.............
Passed route at end.
Complex block 168: cb.[881], type: clb
	..........
Passed route at end.
Complex block 169: cb.[1491], type: clb
	....
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 41, average # input + clock pins used: 0.0731707, average # output pins used: 0.926829
	clb: # blocks: 129, average # input + clock pins used: 26.2791, average # output pins used: 7.72093
Absorbed logical nets 882 out of 1916 nets, 1034 nets not absorbed.

Netlist conversion complete.

Packing took 4.53661 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'apex2.net'.

Netlist num_nets: 1034
Netlist num_blocks: 170
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 129.
Netlist inputs pins: 38
Netlist output pins: 3

Auto-sizing FPGA at x = 13 y = 13
Auto-sizing FPGA at x = 7 y = 7
Auto-sizing FPGA at x = 10 y = 10
Auto-sizing FPGA at x = 11 y = 11
Auto-sizing FPGA at x = 12 y = 12
Auto-sizing FPGA at x = 11 y = 11
FPGA auto-sized to x = 12 y = 12
The circuit will be mapped into a 12 x 12 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      41	blocks of type: io
	Architecture 384	blocks of type: io
	Netlist      129	blocks of type: clb
	Architecture 144	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 3393 point to point connections in this circuit.

Initial placement cost: 0.983655 bb_cost: 151.512 td_cost: 1.13414e-06 delay_cost: 1.27371e-06

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.14697    1.0077     153.021 9.74637e-07 1.29516e-06 3.75393e-10   6.4177   0.9926  0.0082 13.0000  1.0000       941  0.5000
  0.07348   0.98967     152.932 9.89147e-07 1.30311e-06 3.84531e-10   6.5622   0.9915  0.0065 13.0000  1.0000      1882  0.5000
  0.03674    1.0002     153.347 9.49448e-07 1.29164e-06 3.79998e-10   6.6059   0.9798  0.0081 13.0000  1.0000      2823  0.5000
  0.01837   0.99948     153.356 9.21389e-07  1.2918e-06 3.79143e-10   6.9148   0.9734  0.0069 13.0000  1.0000      3764  0.5000
  0.00919   0.98507     151.584 9.44681e-07 1.27995e-06 3.81157e-10   6.8458   0.9458  0.0099 13.0000  1.0000      4705  0.9000
  0.00827   0.99658     150.447 8.91206e-07 1.27715e-06 3.72744e-10   7.2259   0.9309  0.0080 13.0000  1.0000      5646  0.9000
  0.00744    1.0025     152.097 9.51192e-07 1.28563e-06 3.78808e-10   6.6512   0.9277  0.0055 13.0000  1.0000      6587  0.9000
  0.00670   0.99339      151.41 9.42624e-07 1.27402e-06 3.76085e-10   6.4604   0.9277  0.0095 13.0000  1.0000      7528  0.9000
  0.00603   0.99097     148.944 9.41295e-07 1.26991e-06 3.77761e-10   6.6261   0.9001  0.0073 13.0000  1.0000      8469  0.9000
  0.00542   0.99874     150.643 9.71921e-07  1.2728e-06 3.73644e-10   6.4980   0.9054  0.0078 13.0000  1.0000      9410  0.9000
  0.00488   0.99599     150.153 9.42847e-07 1.27295e-06 3.74681e-10   6.7479   0.8842  0.0067 13.0000  1.0000     10351  0.9000
  0.00439   0.99011     149.798 9.32979e-07 1.26955e-06 3.75599e-10   6.9009   0.8757  0.0083 13.0000  1.0000     11292  0.9000
  0.00395   0.98938     148.821 9.81254e-07 1.25926e-06 3.69405e-10   6.1794   0.8427  0.0077 13.0000  1.0000     12233  0.9000
  0.00356   0.99512     149.666 9.04164e-07 1.26909e-06 3.75291e-10   6.5708   0.8427  0.0071 13.0000  1.0000     13174  0.9000
  0.00320    0.9814     147.861 9.51704e-07 1.26612e-06 3.76324e-10   6.5797   0.8130  0.0070 13.0000  1.0000     14115  0.9000
  0.00288   0.99483      148.41  9.2634e-07 1.26417e-06 3.70214e-10   6.3914   0.7949  0.0078 13.0000  1.0000     15056  0.9500
  0.00274   0.98688     145.928 9.36074e-07 1.25044e-06 3.72609e-10   6.2671   0.7343  0.0077 13.0000  1.0000     15997  0.9500
  0.00260    1.0078      145.66 9.31603e-07 1.24858e-06 3.62266e-10   6.4266   0.7333  0.0067 13.0000  1.0000     16938  0.9500
  0.00247     1.002     146.295 9.64213e-07  1.2564e-06 3.67807e-10   6.2824   0.7917  0.0063 13.0000  1.0000     17879  0.9500
  0.00235   0.99328     146.827  9.3407e-07 1.25846e-06 3.66858e-10   6.5206   0.7556  0.0114 13.0000  1.0000     18820  0.9500
  0.00223   0.96894     146.556 9.52191e-07 1.26258e-06  3.7831e-10   6.1994   0.7035  0.0177 13.0000  1.0000     19761  0.9500
  0.00212   0.99384     143.949 9.31829e-07 1.22824e-06 3.63158e-10   6.4253   0.7279  0.0069 13.0000  1.0000     20702  0.9500
  0.00201   0.99058     143.731 9.52944e-07 1.24027e-06 3.64923e-10   6.3424   0.7056  0.0080 13.0000  1.0000     21643  0.9500
  0.00191   0.98789     143.902 9.18411e-07  1.2362e-06 3.63245e-10   6.2721   0.6610  0.0091 13.0000  1.0000     22584  0.9500
  0.00182   0.99005      144.64 8.56934e-07 1.23254e-06 3.65132e-10   6.6336   0.7046  0.0092 13.0000  1.0000     23525  0.9500
  0.00173   0.98603     143.396 8.54177e-07 1.23634e-06 3.63175e-10   6.8696   0.6142  0.0078 13.0000  1.0000     24466  0.9500
  0.00164   0.97177     139.959 8.80251e-07  1.2248e-06 3.66434e-10   6.9423   0.5813  0.0135 13.0000  1.0000     25407  0.9500
  0.00156   0.99873     140.199 9.15532e-07 1.20573e-06 3.53986e-10   6.1580   0.5696  0.0058 13.0000  1.0000     26348  0.9500
  0.00148    1.0035     139.016 7.96649e-07 1.19907e-06 3.50296e-10   7.1556   0.5399  0.0074 13.0000  1.0000     27289  0.9500
  0.00141   0.99877     138.261 8.57555e-07 1.19834e-06 3.48978e-10   6.5897   0.5622  0.0064 13.0000  1.0000     28230  0.9500
  0.00134    1.0096     141.422 8.93375e-07  1.2137e-06 3.55918e-10   6.4103   0.5728  0.0086 13.0000  1.0000     29171  0.9500
  0.00127   0.97497     136.289 8.74684e-07 1.18534e-06 3.54616e-10   6.4543   0.5016  0.0121 13.0000  1.0000     30112  0.9500
  0.00121   0.99265     135.016 8.95063e-07 1.16924e-06 3.47386e-10   6.2634   0.4527  0.0057 13.0000  1.0000     31053  0.9500
  0.00114    0.9908     131.714 8.59738e-07 1.15328e-06 3.38954e-10   6.1631   0.4028  0.0059 13.0000  1.0000     31994  0.9500
  0.00109   0.97884     129.133 8.05133e-07 1.13756e-06 3.38749e-10   5.9258   0.3911  0.0112 12.5159  1.2824     32935  0.9500
  0.00103   0.98082     125.805 7.35385e-07 1.12007e-06 3.35146e-10   5.9861   0.3454  0.0103 11.9036  1.6396     33876  0.9500
  0.00098   0.99952     124.747 5.66436e-07 1.10787e-06 3.25793e-10   6.3075   0.3475  0.0048 10.7772  2.2966     34817  0.9500
  0.00093   0.99024     124.216 5.04569e-07 1.09968e-06 3.23398e-10   5.7677   0.3826  0.0056  9.7803  2.8781     35758  0.9500
  0.00089   0.98738     122.891 4.97242e-07 1.09224e-06 3.24999e-10   5.8519   0.3092  0.0116  9.2187  3.2058     36699  0.9500
  0.00084   0.97925     120.365   4.412e-07 1.06547e-06 3.17324e-10   5.5331   0.2859  0.0090  8.0133  3.9089     37640  0.9500
  0.00080   0.98213     119.193 3.36261e-07 1.06592e-06 3.14605e-10   5.7565   0.3677  0.0097  6.7782  4.6294     38581  0.9500
  0.00076   0.99125     118.587 3.45867e-07 1.06952e-06 3.14364e-10   5.6210   0.3592  0.0061  6.2881  4.9153     39522  0.9500
  0.00072   0.99078      120.06 3.17173e-07 1.06672e-06 3.10718e-10   5.8142   0.3613  0.0060  5.7799  5.2117     40463  0.9500
  0.00069   0.98228     119.469 3.03383e-07 1.06604e-06 3.15928e-10   5.8494   0.3528  0.0150  5.3252  5.4770     41404  0.9500
  0.00065   0.98784     117.326 2.48032e-07 1.05019e-06  3.1066e-10   5.8028   0.3974  0.0079  4.8609  5.7478     42345  0.9500
  0.00062   0.99062     117.614 2.79544e-07 1.05927e-06 3.09803e-10   5.6397   0.3964  0.0096  4.6541  5.8685     43286  0.9500
  0.00059   0.97874      116.05 2.17813e-07 1.04589e-06 3.09183e-10   5.7325   0.3666  0.0111  4.4511  5.9869     44227  0.9500
  0.00056   0.98532     116.653 2.67237e-07 1.03829e-06 3.06522e-10   5.4565   0.3751  0.0100  4.1245  6.1774     45168  0.9500
  0.00053   0.97539     113.431 2.80383e-07 1.02755e-06 3.04704e-10   5.4566   0.4038  0.0107  3.8570  6.3334     46109  0.9500
  0.00050   0.98053     112.557 2.87321e-07 1.02469e-06 3.02299e-10   5.4666   0.3624  0.0087  3.7174  6.4148     47050  0.9500
  0.00048   0.98481      111.06 2.67042e-07   1.015e-06 2.99929e-10   5.2597   0.3741  0.0091  3.4289  6.5831     47991  0.9500
  0.00045    0.9851     111.262 2.04003e-07 1.00601e-06 2.97659e-10   5.5192   0.3411  0.0090  3.2028  6.7150     48932  0.9500
  0.00043   0.98218     110.004 2.36974e-07 1.00029e-06   2.955e-10   5.3299   0.4166  0.0063  2.8862  6.8997     49873  0.9500
  0.00041   0.98026     109.586  2.8223e-07 9.94835e-07 2.95139e-10   5.1151   0.3804  0.0071  2.8186  6.9392     50814  0.9500
  0.00039   0.98537     109.273 2.27774e-07 9.87534e-07 2.94281e-10   5.2771   0.4017  0.0060  2.6507  7.0371     51755  0.9500
  0.00037    0.9906     109.233 1.97892e-07 9.84751e-07 2.90078e-10   5.4127   0.3751  0.0047  2.5492  7.0963     52696  0.9500
  0.00035   0.98285     107.831 1.24565e-07 9.85676e-07 2.90163e-10   5.7702   0.3836  0.0071  2.3838  7.1928     53637  0.9500
  0.00033   0.98575     108.399 2.33663e-07 9.86677e-07 2.92609e-10   5.2370   0.3634  0.0060  2.2495  7.2711     54578  0.9500
  0.00032   0.98858     108.015 2.36792e-07 9.83655e-07 2.89231e-10   5.0436   0.3539  0.0050  2.0772  7.3716     55519  0.9500
  0.00030   0.98766      106.92 2.46594e-07 9.76353e-07 2.88651e-10   5.0550   0.4357  0.0062  1.8984  7.4760     56460  0.9500
  0.00029   0.98879     106.878 2.70561e-07 9.75791e-07 2.87062e-10   4.9546   0.3996  0.0048  1.8902  7.4807     57401  0.9500
  0.00027   0.98532      106.09 2.19068e-07   9.755e-07 2.89263e-10   5.1842   0.4081  0.0068  1.8138  7.5253     58342  0.9500
  0.00026   0.98895     106.182  1.8239e-07 9.70375e-07 2.86379e-10   5.1905   0.3836  0.0052  1.7559  7.5591     59283  0.9500
  0.00025   0.99404     105.728 2.37832e-07 9.69103e-07 2.85139e-10   5.0526   0.4006  0.0017  1.6569  7.6168     60224  0.9500
  0.00023   0.98803     105.075 1.91368e-07 9.75866e-07 2.87543e-10   5.2834   0.3613  0.0050  1.5917  7.6548     61165  0.9500
  0.00022   0.99027     104.935 2.24881e-07  9.6848e-07 2.86192e-10   5.0500   0.3677  0.0044  1.4665  7.7279     62106  0.9500
  0.00021   0.99013     104.654 2.27799e-07 9.63953e-07  2.8378e-10   5.0373   0.3326  0.0038  1.3604  7.7898     63047  0.9500
  0.00020   0.98868     104.476 2.40853e-07 9.62612e-07 2.84942e-10   4.9684   0.3390  0.0047  1.2143  7.8750     63988  0.9500
  0.00019   0.98883     104.252 1.90586e-07 9.54374e-07 2.81615e-10   5.1127   0.2922  0.0042  1.0917  7.9465     64929  0.9500
  0.00018   0.99232     104.149 2.34228e-07  9.5437e-07 2.81251e-10   4.9282   0.3082  0.0042  1.0000  8.0000     65870  0.9500
  0.00017     0.991     103.954 2.08184e-07 9.46837e-07 2.80436e-10   5.1154   0.2859  0.0039  1.0000  8.0000     66811  0.9500
  0.00016   0.99275     104.206 2.00533e-07 9.51111e-07 2.78857e-10   5.1014   0.2550  0.0020  1.0000  8.0000     67752  0.9500
  0.00015   0.99365     104.037 2.51624e-07 9.53292e-07 2.80706e-10   4.9220   0.3124  0.0030  1.0000  8.0000     68693  0.9500
  0.00015   0.99329     103.868 2.04336e-07 9.52645e-07 2.81059e-10   5.0250   0.2540  0.0035  1.0000  8.0000     69634  0.9500
  0.00014   0.99298     104.142 2.17843e-07 9.47284e-07 2.79976e-10   5.0022   0.2476  0.0032  1.0000  8.0000     70575  0.9500
  0.00013   0.99278     104.002 2.43271e-07  9.4291e-07 2.78447e-10   4.9484   0.2317  0.0026  1.0000  8.0000     71516  0.9500
  0.00013   0.99582     104.128 2.05672e-07 9.48367e-07 2.78212e-10   4.9922   0.2317  0.0021  1.0000  8.0000     72457  0.9500
  0.00012   0.99164     103.925 2.20326e-07 9.46097e-07 2.79807e-10   4.9271   0.2349  0.0039  1.0000  8.0000     73398  0.9500
  0.00011   0.99542     103.958 2.24885e-07 9.41155e-07 2.76889e-10   4.9648   0.2147  0.0027  1.0000  8.0000     74339  0.9500
  0.00011   0.99443     104.188 2.28557e-07 9.42425e-07 2.77149e-10   4.9056   0.2295  0.0026  1.0000  8.0000     75280  0.9500
  0.00010   0.99298     103.791  2.3881e-07 9.42869e-07 2.77616e-10   4.8806   0.2072  0.0045  1.0000  8.0000     76221  0.9500
  0.00010   0.99517      103.39 2.37881e-07 9.39205e-07 2.76517e-10   4.8856   0.1658  0.0024  1.0000  8.0000     77162  0.9500
  0.00009   0.99548     103.268 2.36123e-07 9.37226e-07 2.76392e-10   4.8906   0.1690  0.0016  1.0000  8.0000     78103  0.9500
  0.00009   0.99681     103.071 2.58241e-07 9.38079e-07 2.76507e-10   4.8265   0.1785  0.0020  1.0000  8.0000     79044  0.9500
  0.00008   0.99551     103.202 2.30264e-07 9.35924e-07 2.76627e-10   4.9157   0.1722  0.0019  1.0000  8.0000     79985  0.9500
  0.00008   0.99496     103.034 1.88536e-07 9.36125e-07 2.75742e-10   5.0172   0.1509  0.0021  1.0000  8.0000     80926  0.9500
  0.00008   0.99637     103.361 2.56696e-07 9.35187e-07 2.76206e-10   4.8078   0.1488  0.0017  1.0000  8.0000     81867  0.8000
  0.00006   0.99677     103.119 2.45707e-07 9.35388e-07 2.75785e-10   4.8906   0.1169  0.0016  1.0000  8.0000     82808  0.8000
  0.00005   0.99594     102.779 2.18018e-07 9.36026e-07 2.75548e-10   4.9419   0.1126  0.0022  1.0000  8.0000     83749  0.8000
  0.00004   0.99712      102.83 2.17502e-07 9.33803e-07 2.75154e-10   4.9419   0.0893  0.0015  1.0000  8.0000     84690  0.8000
  0.00003   0.99678     102.796 1.98181e-07 9.34165e-07 2.75298e-10   5.0261   0.0648  0.0020  1.0000  8.0000     85631  0.8000
  0.00002   0.99692     102.623 1.90456e-07 9.34011e-07  2.7502e-10   5.0123   0.0712  0.0015  1.0000  8.0000     86572  0.8000
  0.00002     0.996     102.474 2.30076e-07 9.34551e-07 2.75286e-10   4.9107   0.0733  0.0017  1.0000  8.0000     87513  0.8000
  0.00002    0.9968     102.703 2.12585e-07 9.33324e-07 2.75293e-10   4.9509   0.0946  0.0017  1.0000  8.0000     88454  0.8000
  0.00001   0.99694     102.824 2.10301e-07 9.31546e-07  2.7482e-10   4.9419   0.0627  0.0012  1.0000  8.0000     89395  0.8000
  0.00001   0.99609     102.899 1.87363e-07 9.31617e-07 2.74214e-10   5.0387   0.0499  0.0023  1.0000  8.0000     90336  0.8000
  0.00001   0.99763     102.879 2.23697e-07 9.31819e-07 2.74514e-10   4.9243   0.0595  0.0012  1.0000  8.0000     91277  0.8000
  0.00001   0.99625     102.925 2.62381e-07 9.30714e-07 2.74938e-10   4.7977   0.0606  0.0018  1.0000  8.0000     92218  0.8000
  0.00001   0.99687     102.756 2.09818e-07 9.29525e-07 2.73747e-10   4.9458   0.0521  0.0018  1.0000  8.0000     93159  0.8000
  0.00000   0.99135     102.808 2.26768e-07 9.29109e-07 2.73807e-10            0.0414  0.0015  1.0000  8.0000     94100

BB estimate of min-dist (placement) wirelength: 10285
bb_cost recomputed from scratch: 102.852
timing_cost recomputed from scratch: 2.25664e-07
delay_cost recomputed from scratch: 9.28168e-07

Completed placement consistency check successfully.

Swaps called: 94270

Placement estimated critical path delay: 4.95964 ns
Placement cost: 0.989146, bb_cost: 102.852, td_cost: 2.25664e-07, delay_cost: 9.28167e-07
Placement total # of swap attempts: 94270
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 1.10708 seconds.
Using low: -1, high: -1, current: 62
Build rr_graph took 0.045828 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Routing failed.
Using low: 62, high: -1, current: 124
Build rr_graph took 0.138655 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 9 routing iterations.
Using low: 62, high: 124, current: 94
Build rr_graph took 0.086467 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 9 routing iterations.
Using low: 62, high: 94, current: 78
Build rr_graph took 0.063991 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 11 routing iterations.
Using low: 62, high: 78, current: 70
Build rr_graph took 0.054847 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 13 routing iterations.
Using low: 62, high: 70, current: 66
Build rr_graph took 0.049156 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 19 routing iterations.
Using low: 62, high: 66, current: 64
Build rr_graph took 0.049138 seconds.
Confirming Router Algorithm: BREADTH_FIRST.
Successfully routed after 24 routing iterations.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -302807436
Best routing used a channel width factor of 64.

Average number of bends per net: 2.67505  Maximum # of bends: 45

Number of routed nets (nonglobal): 1034
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 15881, average net length: 15.3588
	Maximum net length: 185

Wirelength results in terms of physical segments...
	Total wiring segments used: 4443, average wire segments per net: 4.29691
	Maximum segments used by a net: 55
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	54	36.9167  	64
1	63	48.1667  	64
2	64	49.3333  	64
3	64	51.9167  	64
4	64	53.6667  	64
5	64	55.2500  	64
6	63	54.8333  	64
7	64	56.3333  	64
8	63	55.0833  	64
9	63	53.5000  	64
10	63	52.7500  	64
11	60	49.8333  	64
12	61	48.2500  	64

Y - Directed channels: i	max occ	av_occ		capacity
0	60	43.0833  	64
1	64	50.1667  	64
2	62	53.6667  	64
3	64	54.9167  	64
4	62	56.0833  	64
5	61	53.3333  	64
6	62	53.9167  	64
7	63	56.5000  	64
8	64	54.6667  	64
9	62	53.5000  	64
10	59	46.9167  	64
11	57	42.4167  	64
12	55	38.4167  	64

Total tracks in x-direction: 832, in y-direction: 832

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 7.76074e+06
	Total used logic block area: 6.95233e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19540e+06, per logic tile: 8301.40

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.712

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.712

Nets on critical path: 6 normal, 0 global.
Total logic delay: 2.83637e-09 (s), total net delay: 4.42227e-09 (s)
Final critical path: 7.25864 ns
f_max: 137.767 MHz

Least slack in design: -7.25864 ns

Routing took 10.6201 seconds.
The entire flow of VPR took 16.412 seconds.
