<<<<<<< HEAD
=======
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_TOP'
>>>>>>> 937599f26e31ffb1376f5f96eba9a2cdf8a19323
