<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mdabx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mdabx-defs.h</h1><a href="cvmx-mdabx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mdabx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mdabx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MDABX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MDABX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a428a45ac01df51a1349da1814ffb938e" title="cvmx-mdabx-defs.h">CVMX_MDABX_CFG_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_CFG_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80030ull) + ((offset) &amp; 31) * 16384;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a428a45ac01df51a1349da1814ffb938e">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_CFG_ADDR(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80030ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a866bb37423b8f7e6f94e1b6705126c43">CVMX_MDABX_CFG_LENGTH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_CFG_LENGTH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80050ull) + ((offset) &amp; 31) * 16384;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a866bb37423b8f7e6f94e1b6705126c43">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_CFG_LENGTH(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80050ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#aaf3b32ad20be0cf86398713075b8123e">CVMX_MDABX_CFG_LIMIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_CFG_LIMIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80040ull) + ((offset) &amp; 31) * 16384;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aaf3b32ad20be0cf86398713075b8123e">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_CFG_LIMIT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80040ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ac7aed311e29e6f80acbd36e25cf89f99">CVMX_MDABX_CFG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_CFG_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80020ull) + ((offset) &amp; 31) * 16384;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ac7aed311e29e6f80acbd36e25cf89f99">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_CFG_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80020ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a59fc0ca0dbac1d57ea2f2faffdc67503">CVMX_MDABX_DAC_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_DAC_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80200ull) + ((offset) &amp; 31) * 16384;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a59fc0ca0dbac1d57ea2f2faffdc67503">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_DAC_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80200ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#adfede3f1f46927a4e80614e4bdd95f03">CVMX_MDABX_DAC_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_DAC_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80300ull) + ((offset) &amp; 31) * 16384;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-mdabx-defs_8h.html#adfede3f1f46927a4e80614e4bdd95f03">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_DAC_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80300ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a9a1835ad74cc526589b892ba3194ff08">CVMX_MDABX_DAC_MEMBASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_DAC_MEMBASE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801D0ull) + ((offset) &amp; 31) * 16384;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a9a1835ad74cc526589b892ba3194ff08">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_DAC_MEMBASE(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801D0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ae937bb8f84ef38444570fa1bcebb3d5f">CVMX_MDABX_DAC_TIMER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_DAC_TIMER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80210ull) + ((offset) &amp; 31) * 16384;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ae937bb8f84ef38444570fa1bcebb3d5f">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_DAC_TIMER(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80210ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a11f0a52c9cd2069a860022747baaf452">CVMX_MDABX_DMEM_ARRAYX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 32767)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_DMEM_ARRAYX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4040000ull) + (((offset) &amp; 32767) + ((block_id) &amp; 31) * 0x10000ull) * 8;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a11f0a52c9cd2069a860022747baaf452">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_DMEM_ARRAYX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4040000ull) + (((offset) &amp; 32767) + ((block_id) &amp; 31) * 0x10000ull) * 8)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a2e76af431ca1628bbfaf90342481d3a4">CVMX_MDABX_ERROR_ADDRESS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_ERROR_ADDRESS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80270ull) + ((offset) &amp; 31) * 16384;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a2e76af431ca1628bbfaf90342481d3a4">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_ERROR_ADDRESS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80270ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#af8af8b6d0f182028f70402d325fcc309">CVMX_MDABX_ERROR_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_ERROR_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80260ull) + ((offset) &amp; 31) * 16384;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-mdabx-defs_8h.html#af8af8b6d0f182028f70402d325fcc309">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_ERROR_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80260ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#acbbd5e27d2a2e526a44099980a828e3e">CVMX_MDABX_GP0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80350ull) + ((offset) &amp; 31) * 16384;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-mdabx-defs_8h.html#acbbd5e27d2a2e526a44099980a828e3e">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP0(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80350ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#aacfcd6ed7c84df96d0f7f5d2fd26c21b">CVMX_MDABX_GP1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80360ull) + ((offset) &amp; 31) * 16384;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aacfcd6ed7c84df96d0f7f5d2fd26c21b">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP1(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80360ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#abc93b6aa70db4e9c962f9581a8d9c8f4">CVMX_MDABX_GP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80370ull) + ((offset) &amp; 31) * 16384;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-mdabx-defs_8h.html#abc93b6aa70db4e9c962f9581a8d9c8f4">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP2(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80370ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a01d6e3e087eb15f03e14dfbad4c92cfc">CVMX_MDABX_GP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80380ull) + ((offset) &amp; 31) * 16384;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a01d6e3e087eb15f03e14dfbad4c92cfc">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP3(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80380ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a176839e1819c6a0eb093719dfcffa597">CVMX_MDABX_GP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80390ull) + ((offset) &amp; 31) * 16384;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a176839e1819c6a0eb093719dfcffa597">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP4(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80390ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#aae2e258b51301d70922c9c898fc916b9">CVMX_MDABX_GP5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F803A0ull) + ((offset) &amp; 31) * 16384;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aae2e258b51301d70922c9c898fc916b9">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP5(offset) (CVMX_ADD_IO_SEG(0x00011800B4F803A0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a4f28d99605a01fbbaa14634dcf39c7fe">CVMX_MDABX_GP6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F803B0ull) + ((offset) &amp; 31) * 16384;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4f28d99605a01fbbaa14634dcf39c7fe">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP6(offset) (CVMX_ADD_IO_SEG(0x00011800B4F803B0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a5ffdd2849e43633828d0e1812d9ac693">CVMX_MDABX_GP7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GP7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F803C0ull) + ((offset) &amp; 31) * 16384;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a5ffdd2849e43633828d0e1812d9ac693">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GP7(offset) (CVMX_ADD_IO_SEG(0x00011800B4F803C0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#acdd2f4dd9cbb8f56f6490ce6877a670a">CVMX_MDABX_GPIO_IN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GPIO_IN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80320ull) + ((offset) &amp; 31) * 16384;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-mdabx-defs_8h.html#acdd2f4dd9cbb8f56f6490ce6877a670a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GPIO_IN(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80320ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a632fa96a6acc310cd6df6a4f2a2a0bd1">CVMX_MDABX_GPIO_OUT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_GPIO_OUT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80310ull) + ((offset) &amp; 31) * 16384;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a632fa96a6acc310cd6df6a4f2a2a0bd1">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_GPIO_OUT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80310ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a4f98cb8befe995cfa270fe128d4d306a">CVMX_MDABX_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_ID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80340ull) + ((offset) &amp; 31) * 16384;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4f98cb8befe995cfa270fe128d4d306a">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_ID(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80340ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a13a97f07c2c22df05b117df62bd166be">CVMX_MDABX_IMEM_ARRAYX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 32767)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_IMEM_ARRAYX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4000000ull) + (((offset) &amp; 32767) + ((block_id) &amp; 31) * 0x10000ull) * 8;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a13a97f07c2c22df05b117df62bd166be">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_IMEM_ARRAYX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4000000ull) + (((offset) &amp; 32767) + ((block_id) &amp; 31) * 0x10000ull) * 8)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a4316fc706b6bbfd788cf849bca758cfc">CVMX_MDABX_INTERRUPT_ACTIVE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INTERRUPT_ACTIVE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80280ull) + ((offset) &amp; 31) * 16384;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4316fc706b6bbfd788cf849bca758cfc">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INTERRUPT_ACTIVE(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80280ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a7bdf433dff0a1278fdb2a238210d8ad8">CVMX_MDABX_INT_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80170ull) + ((offset) &amp; 31) * 16384;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a7bdf433dff0a1278fdb2a238210d8ad8">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80170ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a4f71093bbb08b5c50d30b4ff6c3b1640">CVMX_MDABX_INT_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80180ull) + ((offset) &amp; 31) * 16384;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4f71093bbb08b5c50d30b4ff6c3b1640">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80180ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ae47d35f83e016be18132b53a54a11006">CVMX_MDABX_INT_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80190ull) + ((offset) &amp; 31) * 16384;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ae47d35f83e016be18132b53a54a11006">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80190ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a03471739e8ccef9b78e196f2e3d72444">CVMX_MDABX_INT_SRC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_SRC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801A0ull) + ((offset) &amp; 31) * 16384;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a03471739e8ccef9b78e196f2e3d72444">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_SRC(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801A0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a998958f94096b30d27b7328e81c4d855">CVMX_MDABX_INT_SUM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_SUM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80150ull) + ((offset) &amp; 31) * 16384;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a998958f94096b30d27b7328e81c4d855">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_SUM_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80150ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ad3229c552305ca2fd6ec4e85f3976f20">CVMX_MDABX_INT_SUM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_INT_SUM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80160ull) + ((offset) &amp; 31) * 16384;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ad3229c552305ca2fd6ec4e85f3976f20">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_INT_SUM_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80160ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a97dbba00b8181c82e4499420544e789d">CVMX_MDABX_JOB_STATUS1X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_JOB_STATUS1X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F800E0ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a97dbba00b8181c82e4499420544e789d">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_JOB_STATUS1X(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F800E0ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#aeb686256153ff15acf76696576645b81">CVMX_MDABX_JOB_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_JOB_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aeb686256153ff15acf76696576645b81">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_JOB_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F80000ull) + (((offset) &amp; 1) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a06b6e7a6bf12280f8ec8f4c70b91dbcb">CVMX_MDABX_LD_INT_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_LD_INT_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80240ull) + ((offset) &amp; 31) * 16384;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a06b6e7a6bf12280f8ec8f4c70b91dbcb">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_LD_INT_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80240ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ac0384c6f4d251dfb1d4c142371e31f4a">CVMX_MDABX_LD_INT_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_LD_INT_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80250ull) + ((offset) &amp; 31) * 16384;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ac0384c6f4d251dfb1d4c142371e31f4a">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_LD_INT_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80250ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a0c7e8f63b99145e57e50b5f1b5c71605">CVMX_MDABX_LD_INT_SUM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_LD_INT_SUM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80220ull) + ((offset) &amp; 31) * 16384;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a0c7e8f63b99145e57e50b5f1b5c71605">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_LD_INT_SUM_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80220ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#adbf536407e9bf600179a72ebf3949516">CVMX_MDABX_LD_INT_SUM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_LD_INT_SUM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80230ull) + ((offset) &amp; 31) * 16384;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-mdabx-defs_8h.html#adbf536407e9bf600179a72ebf3949516">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_LD_INT_SUM_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80230ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a57d8f149198d5cbbb6f615d0ef1f970e">CVMX_MDABX_PFIO_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PFIO_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80330ull) + ((offset) &amp; 31) * 16384;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a57d8f149198d5cbbb6f615d0ef1f970e">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PFIO_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80330ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a28c83b91a740ceed78896c8d7fe8c6d2">CVMX_MDABX_PROC_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PROC_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801C0ull) + ((offset) &amp; 31) * 16384;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a28c83b91a740ceed78896c8d7fe8c6d2">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PROC_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801C0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a44e0014a69b2c702e9fbe527814fec6b">CVMX_MDABX_PROC_DEBUG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PROC_DEBUG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801E0ull) + ((offset) &amp; 31) * 16384;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a44e0014a69b2c702e9fbe527814fec6b">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PROC_DEBUG(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801E0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a6c6ada8502e685fdc1e4d07d0be37962">CVMX_MDABX_PROC_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PROC_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801B0ull) + ((offset) &amp; 31) * 16384;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a6c6ada8502e685fdc1e4d07d0be37962">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PROC_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801B0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ab1ebf3c626845988f952950bfec42e9f">CVMX_MDABX_PSM_CMDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 17))))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PSM_CMDX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80100ull) + (((offset) &amp; 3) + ((block_id) &amp; 31) * 0x400ull) * 16;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ab1ebf3c626845988f952950bfec42e9f">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PSM_CMDX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B4F80100ull) + (((offset) &amp; 3) + ((block_id) &amp; 31) * 0x400ull) * 16)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a53e98c9569a301118c4a8fca9ce0177f">CVMX_MDABX_PSM_CMD_PUSH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PSM_CMD_PUSH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80140ull) + ((offset) &amp; 31) * 16384;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a53e98c9569a301118c4a8fca9ce0177f">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PSM_CMD_PUSH(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80140ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a87086219f8ab30181eb408c544f44b31">CVMX_MDABX_PSM_TIMER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_PSM_TIMER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F801F0ull) + ((offset) &amp; 31) * 16384;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a87086219f8ab30181eb408c544f44b31">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_PSM_TIMER(offset) (CVMX_ADD_IO_SEG(0x00011800B4F801F0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a81b805e8e3ee652de80e8f5081e110f5">CVMX_MDABX_RD_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_RD_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80070ull) + ((offset) &amp; 31) * 16384;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a81b805e8e3ee652de80e8f5081e110f5">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_RD_ADDR(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80070ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#aeb14ff4a228644261829a5e3eac84ad1">CVMX_MDABX_RD_LENGTH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_RD_LENGTH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80090ull) + ((offset) &amp; 31) * 16384;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aeb14ff4a228644261829a5e3eac84ad1">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_RD_LENGTH(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80090ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a2d95c298f7a128c4aba7cc8ab0d53048">CVMX_MDABX_RD_LIMIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_RD_LIMIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80080ull) + ((offset) &amp; 31) * 16384;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a2d95c298f7a128c4aba7cc8ab0d53048">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_RD_LIMIT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80080ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a9a756633ed6166fba866e6acf355e318">CVMX_MDABX_RD_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_RD_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F80060ull) + ((offset) &amp; 31) * 16384;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a9a756633ed6166fba866e6acf355e318">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_RD_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F80060ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a81c13fd3390b64984511c15e62051b07">CVMX_MDABX_WR_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_WR_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F800B0ull) + ((offset) &amp; 31) * 16384;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a81c13fd3390b64984511c15e62051b07">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_WR_ADDR(offset) (CVMX_ADD_IO_SEG(0x00011800B4F800B0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#a2a155dd6b1b563de8e83791b7120070d">CVMX_MDABX_WR_LENGTH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_WR_LENGTH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F800D0ull) + ((offset) &amp; 31) * 16384;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a2a155dd6b1b563de8e83791b7120070d">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_WR_LENGTH(offset) (CVMX_ADD_IO_SEG(0x00011800B4F800D0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#acb3631c0db2186e0a468912b835a8793">CVMX_MDABX_WR_LIMIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_WR_LIMIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F800C0ull) + ((offset) &amp; 31) * 16384;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-mdabx-defs_8h.html#acb3631c0db2186e0a468912b835a8793">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_WR_LIMIT(offset) (CVMX_ADD_IO_SEG(0x00011800B4F800C0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mdabx-defs_8h.html#ad2269e3ab03dde63614fe8393182e370">CVMX_MDABX_WR_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 17)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MDABX_WR_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B4F800A0ull) + ((offset) &amp; 31) * 16384;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ad2269e3ab03dde63614fe8393182e370">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MDABX_WR_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B4F800A0ull) + ((offset) &amp; 31) * 16384)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00617"></a>00617 <span class="comment">/**</span>
<a name="l00618"></a>00618 <span class="comment"> * cvmx_mdab#_cfg_addr</span>
<a name="l00619"></a>00619 <span class="comment"> *</span>
<a name="l00620"></a>00620 <span class="comment"> * The starting address used by the CFG-DMA engine when writing the job configuration to local</span>
<a name="l00621"></a>00621 <span class="comment"> * DSP memory.</span>
<a name="l00622"></a>00622 <span class="comment"> */</span>
<a name="l00623"></a><a class="code" href="unioncvmx__mdabx__cfg__addr.html">00623</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__addr.html" title="cvmx_mdab::_cfg_addr">cvmx_mdabx_cfg_addr</a> {
<a name="l00624"></a><a class="code" href="unioncvmx__mdabx__cfg__addr.html#ad19f70040d0a1657b1107868faa8c489">00624</a>     uint64_t <a class="code" href="unioncvmx__mdabx__cfg__addr.html#ad19f70040d0a1657b1107868faa8c489">u64</a>;
<a name="l00625"></a><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html">00625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html">cvmx_mdabx_cfg_addr_s</a> {
<a name="l00626"></a>00626 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a3857d9bf7f678ce306a99a86fc1eaccb">reserved_31_63</a>               : 33;
<a name="l00628"></a>00628     uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a484993932a994527e7d5585bc9657e8d">addr</a>                         : 27; <span class="comment">/**&lt; The 128b-aligned starting address used by the CFG-DMA engine when writing the job</span>
<a name="l00629"></a>00629 <span class="comment">                                                         configuration to local DSP memory.</span>
<a name="l00630"></a>00630 <span class="comment">                                                         When ADDR[30]=1(IMEM):</span>
<a name="l00631"></a>00631 <span class="comment">                                                            For MBP32 (256KB IMEM): Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l00632"></a>00632 <span class="comment">                                                         (0x4003.FFFF &gt;&gt; 4).</span>
<a name="l00633"></a>00633 <span class="comment">                                                            For SSP16 (64KB IMEM):  Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l00634"></a>00634 <span class="comment">                                                         (0x4000.FFFF &gt;&gt; 4).</span>
<a name="l00635"></a>00635 <span class="comment">                                                         When ADDR[30]=0(DMEM):</span>
<a name="l00636"></a>00636 <span class="comment">                                                            For MBP32 (128KB DMEM): Valid 128b-aligned address range = (0x3FFE.0000 &gt;&gt; 4) -</span>
<a name="l00637"></a>00637 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l00638"></a>00638 <span class="comment">                                                            For SSP16 (256KB DMEM): Valid 128b-aligned address range = (0x3FFC.0000 &gt;&gt; 4) -</span>
<a name="l00639"></a>00639 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l00640"></a>00640 <span class="comment">                                                         NOTE: In the I/D MEM address decoding scheme, ADDR[30] determines WHICH DSP Memory space</span>
<a name="l00641"></a>00641 <span class="comment">                                                         (0:DMEM/1:IMEM) */</span>
<a name="l00642"></a>00642     uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a41dda6cb45c912db5b2ce00a2f51aa11">reserved_0_3</a>                 : 4;
<a name="l00643"></a>00643 <span class="preprocessor">#else</span>
<a name="l00644"></a><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a41dda6cb45c912db5b2ce00a2f51aa11">00644</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a41dda6cb45c912db5b2ce00a2f51aa11">reserved_0_3</a>                 : 4;
<a name="l00645"></a><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a484993932a994527e7d5585bc9657e8d">00645</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a484993932a994527e7d5585bc9657e8d">addr</a>                         : 27;
<a name="l00646"></a><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a3857d9bf7f678ce306a99a86fc1eaccb">00646</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html#a3857d9bf7f678ce306a99a86fc1eaccb">reserved_31_63</a>               : 33;
<a name="l00647"></a>00647 <span class="preprocessor">#endif</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__cfg__addr.html#aaf0975f54c13a889d9d1bcc094b819d1">s</a>;
<a name="l00649"></a><a class="code" href="unioncvmx__mdabx__cfg__addr.html#ab30fa66d940adf3a14da319fd9b9a44c">00649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__addr_1_1cvmx__mdabx__cfg__addr__s.html">cvmx_mdabx_cfg_addr_s</a>          <a class="code" href="unioncvmx__mdabx__cfg__addr.html#ab30fa66d940adf3a14da319fd9b9a44c">cnf75xx</a>;
<a name="l00650"></a>00650 };
<a name="l00651"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ac8a8f2a47078c8b9c5f005cc99661744">00651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__addr.html" title="cvmx_mdab::_cfg_addr">cvmx_mdabx_cfg_addr</a> <a class="code" href="unioncvmx__mdabx__cfg__addr.html" title="cvmx_mdab::_cfg_addr">cvmx_mdabx_cfg_addr_t</a>;
<a name="l00652"></a>00652 <span class="comment"></span>
<a name="l00653"></a>00653 <span class="comment">/**</span>
<a name="l00654"></a>00654 <span class="comment"> * cvmx_mdab#_cfg_length</span>
<a name="l00655"></a>00655 <span class="comment"> *</span>
<a name="l00656"></a>00656 <span class="comment"> * The actual 128-bit length of the most recent CFG-DMA engine job configuration transfer.</span>
<a name="l00657"></a>00657 <span class="comment"> *</span>
<a name="l00658"></a>00658 <span class="comment"> */</span>
<a name="l00659"></a><a class="code" href="unioncvmx__mdabx__cfg__length.html">00659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__length.html" title="cvmx_mdab::_cfg_length">cvmx_mdabx_cfg_length</a> {
<a name="l00660"></a><a class="code" href="unioncvmx__mdabx__cfg__length.html#ab903a7ae1aa5a1bda65a767054e97b5f">00660</a>     uint64_t <a class="code" href="unioncvmx__mdabx__cfg__length.html#ab903a7ae1aa5a1bda65a767054e97b5f">u64</a>;
<a name="l00661"></a><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html">cvmx_mdabx_cfg_length_s</a> {
<a name="l00662"></a>00662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a93edefc89937ec39a519699d691deee6">reserved_19_63</a>               : 45;
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a1898609e85706b6974093aea0870ec4a">length</a>                       : 15; <span class="comment">/**&lt; The actual 128-bit length of the most recent CFG-DMA engine job configuration transfer.</span>
<a name="l00665"></a>00665 <span class="comment">                                                         NOTE: This field will be updated when the CFG-DMA has been actually write committed to</span>
<a name="l00666"></a>00666 <span class="comment">                                                         local DSP memory,</span>
<a name="l00667"></a>00667 <span class="comment">                                                         which allows software to read (poll) the length field during the CFG-DMA transfer to know</span>
<a name="l00668"></a>00668 <span class="comment">                                                         how many 128-bit chunks are</span>
<a name="l00669"></a>00669 <span class="comment">                                                         now currently available to be read and used. */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a962895e5afd3ef98b8a95fe499da56df">reserved_0_3</a>                 : 4;
<a name="l00671"></a>00671 <span class="preprocessor">#else</span>
<a name="l00672"></a><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a962895e5afd3ef98b8a95fe499da56df">00672</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a962895e5afd3ef98b8a95fe499da56df">reserved_0_3</a>                 : 4;
<a name="l00673"></a><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a1898609e85706b6974093aea0870ec4a">00673</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a1898609e85706b6974093aea0870ec4a">length</a>                       : 15;
<a name="l00674"></a><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a93edefc89937ec39a519699d691deee6">00674</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html#a93edefc89937ec39a519699d691deee6">reserved_19_63</a>               : 45;
<a name="l00675"></a>00675 <span class="preprocessor">#endif</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__cfg__length.html#a12c37092192848175c2f37b01e33f818">s</a>;
<a name="l00677"></a><a class="code" href="unioncvmx__mdabx__cfg__length.html#a0c982ee038029485ea3b1b66b6e614ca">00677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__length_1_1cvmx__mdabx__cfg__length__s.html">cvmx_mdabx_cfg_length_s</a>        <a class="code" href="unioncvmx__mdabx__cfg__length.html#a0c982ee038029485ea3b1b66b6e614ca">cnf75xx</a>;
<a name="l00678"></a>00678 };
<a name="l00679"></a><a class="code" href="cvmx-mdabx-defs_8h.html#adc7ad4d531fbfe61df01aeeb20c87c5f">00679</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__length.html" title="cvmx_mdab::_cfg_length">cvmx_mdabx_cfg_length</a> <a class="code" href="unioncvmx__mdabx__cfg__length.html" title="cvmx_mdab::_cfg_length">cvmx_mdabx_cfg_length_t</a>;
<a name="l00680"></a>00680 <span class="comment"></span>
<a name="l00681"></a>00681 <span class="comment">/**</span>
<a name="l00682"></a>00682 <span class="comment"> * cvmx_mdab#_cfg_limit</span>
<a name="l00683"></a>00683 <span class="comment"> *</span>
<a name="l00684"></a>00684 <span class="comment"> * The maximum number of 128-bit sized chunks that the CFG-DMA engine may write starting from the</span>
<a name="l00685"></a>00685 <span class="comment"> * 128-bit-aligned MDAB_CFG_ADDR.</span>
<a name="l00686"></a>00686 <span class="comment"> */</span>
<a name="l00687"></a><a class="code" href="unioncvmx__mdabx__cfg__limit.html">00687</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__limit.html" title="cvmx_mdab::_cfg_limit">cvmx_mdabx_cfg_limit</a> {
<a name="l00688"></a><a class="code" href="unioncvmx__mdabx__cfg__limit.html#a62daf5ce9677dd871def3667d4d3b950">00688</a>     uint64_t <a class="code" href="unioncvmx__mdabx__cfg__limit.html#a62daf5ce9677dd871def3667d4d3b950">u64</a>;
<a name="l00689"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html">00689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html">cvmx_mdabx_cfg_limit_s</a> {
<a name="l00690"></a>00690 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a3467cd42627de9e0a964baf60488bd88">reserved_32_63</a>               : 32;
<a name="l00692"></a>00692     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#af8aa38ffea6c5bac8899d6b7bf732550">last</a>                         : 1;  <span class="comment">/**&lt; Indicates the last CFG-DMA slice which may be written to address MDAB_CFG_ADDR.</span>
<a name="l00693"></a>00693 <span class="comment">                                                         DSP software may choose to segment the JD.CFG-DMA data into multiple non-contiguous CFG-</span>
<a name="l00694"></a>00694 <span class="comment">                                                         DMA transfers to DSP local memory.</span>
<a name="l00695"></a>00695 <span class="comment">                                                         Eventually, DSP software will indicate the LAST segment (or slice), to indicate this is</span>
<a name="l00696"></a>00696 <span class="comment">                                                         the final CFG-DMA sub-blk transfer.</span>
<a name="l00697"></a>00697 <span class="comment">                                                         Each CFG-DMA operation&apos;s LAST will indicate when the last segment (or slice) CFG-DMA</span>
<a name="l00698"></a>00698 <span class="comment">                                                         operation has been set up to complete the JD.CFG-DMA data transfer.</span>
<a name="l00699"></a>00699 <span class="comment">                                                         SW_NOTE: For every new CFG-DMA slice operation, DSP software *MUST* signal LAST to</span>
<a name="l00700"></a>00700 <span class="comment">                                                         indicate the final JD.CFG-DMA data slice transfer. */</span>
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a1073e40f9d627b9bda70cf7122802a70">reserved_19_30</a>               : 12;
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a81c96d166e1cfbd8800a386d205d7ced">limit</a>                        : 15; <span class="comment">/**&lt; &quot;The maximum number of 128-bit chunks that the CFG-DMA engine may write at address</span>
<a name="l00703"></a>00703 <span class="comment">                                                         MDAB_CFG_ADDR.</span>
<a name="l00704"></a>00704 <span class="comment">                                                         Typically, DSP software will allocate LIMIT buffer space(max) to be larger than the</span>
<a name="l00705"></a>00705 <span class="comment">                                                         JD.JCFG</span>
<a name="l00706"></a>00706 <span class="comment">                                                         data. DSP software is at liberty to break the total CFG-DMA transfer into multiples</span>
<a name="l00707"></a>00707 <span class="comment">                                                         segments (or</span>
<a name="l00708"></a>00708 <span class="comment">                                                         DMA slices) using the LIMIT register. When either LIMIT has been reached (or if the last</span>
<a name="l00709"></a>00709 <span class="comment">                                                         JD.JCFG data is detected), the CFG-DMA is done.</span>
<a name="l00710"></a>00710 <span class="comment">                                                         For MBP DSP:</span>
<a name="l00711"></a>00711 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4003.FFFF</span>
<a name="l00712"></a>00712 <span class="comment">                                                            DMEM: 0x3FFE.0000 - 0x3FFF.FFFF</span>
<a name="l00713"></a>00713 <span class="comment">                                                         For SSP DSP:</span>
<a name="l00714"></a>00714 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4000.FFFF</span>
<a name="l00715"></a>00715 <span class="comment">                                                            DMEM: 0x3FFC.0000 - 0x3FFF.FFFF</span>
<a name="l00716"></a>00716 <span class="comment">                                                         Software restriction \#1: software should never program LIMIT &lt; 2. Indeterminate results</span>
<a name="l00717"></a>00717 <span class="comment">                                                         can/will occur.</span>
<a name="l00718"></a>00718 <span class="comment">                                                         Software restriction \#2: software should ensure that ADDR+LIMIT SIZES fall within the I+D</span>
<a name="l00719"></a>00719 <span class="comment">                                                         MEM space, otherwise DMA_ERROR and indeterminate results can/will occur.&quot; */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a29fa103c36702978f18758437f2ed290">reserved_0_3</a>                 : 4;
<a name="l00721"></a>00721 <span class="preprocessor">#else</span>
<a name="l00722"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a29fa103c36702978f18758437f2ed290">00722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a29fa103c36702978f18758437f2ed290">reserved_0_3</a>                 : 4;
<a name="l00723"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a81c96d166e1cfbd8800a386d205d7ced">00723</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a81c96d166e1cfbd8800a386d205d7ced">limit</a>                        : 15;
<a name="l00724"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a1073e40f9d627b9bda70cf7122802a70">00724</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a1073e40f9d627b9bda70cf7122802a70">reserved_19_30</a>               : 12;
<a name="l00725"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#af8aa38ffea6c5bac8899d6b7bf732550">00725</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#af8aa38ffea6c5bac8899d6b7bf732550">last</a>                         : 1;
<a name="l00726"></a><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a3467cd42627de9e0a964baf60488bd88">00726</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html#a3467cd42627de9e0a964baf60488bd88">reserved_32_63</a>               : 32;
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__cfg__limit.html#a5f18716cc8a37a7134742a7cde999e1e">s</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__mdabx__cfg__limit.html#a7fcec3ac8690792b0b74c98379ba6146">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__limit_1_1cvmx__mdabx__cfg__limit__s.html">cvmx_mdabx_cfg_limit_s</a>         <a class="code" href="unioncvmx__mdabx__cfg__limit.html#a7fcec3ac8690792b0b74c98379ba6146">cnf75xx</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-mdabx-defs_8h.html#afc71a732e8a194231f57288df00b0158">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__limit.html" title="cvmx_mdab::_cfg_limit">cvmx_mdabx_cfg_limit</a> <a class="code" href="unioncvmx__mdabx__cfg__limit.html" title="cvmx_mdab::_cfg_limit">cvmx_mdabx_cfg_limit_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_mdab#_cfg_status</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> * Reports the status for the CFG-DMA engine.</span>
<a name="l00737"></a>00737 <span class="comment"> *</span>
<a name="l00738"></a>00738 <span class="comment"> */</span>
<a name="l00739"></a><a class="code" href="unioncvmx__mdabx__cfg__status.html">00739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__status.html" title="cvmx_mdab::_cfg_status">cvmx_mdabx_cfg_status</a> {
<a name="l00740"></a><a class="code" href="unioncvmx__mdabx__cfg__status.html#a094d92a5f0808952ad8b0440686cd0d7">00740</a>     uint64_t <a class="code" href="unioncvmx__mdabx__cfg__status.html#a094d92a5f0808952ad8b0440686cd0d7">u64</a>;
<a name="l00741"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html">cvmx_mdabx_cfg_status_s</a> {
<a name="l00742"></a>00742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a36e6e32be9aac06bc25068c5e1df8170">reserved_32_63</a>               : 32;
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad598ddd2b0adcaf01f53d1a3cb4a5147">job_tag</a>                      : 16; <span class="comment">/**&lt; The JOB_TAG field from the PSM command for the last completed CFG-DMA operation.</span>
<a name="l00745"></a>00745 <span class="comment">                                                         When DSP software writes [START_BUSY]=0-&gt;1, the CFG-DMA engine will wait until the next</span>
<a name="l00746"></a>00746 <span class="comment">                                                         available Job has been enqueued, at which point the [JOB_TAG] will be latched in. */</span>
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a6340f2e1bd6812cd237fd7a5b6e3dfdb">reserved_10_15</a>               : 6;
<a name="l00748"></a>00748     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a91eff3e09152bda48076f6a5e21076b3">pending_slot</a>                 : 1;  <span class="comment">/**&lt; The job slot for the pending CFG-DMA operation. Valid only when [START_BUSY] == 0 and</span>
<a name="l00749"></a>00749 <span class="comment">                                                         [DMA_PENDING] == 1. */</span>
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0178210f7aa861b897c626994853b16e">job_slot</a>                     : 1;  <span class="comment">/**&lt; The job slot for the most recent CFG-DMA operation. */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a01c60fed86cc07672d55b9a65931dde5">reserved_7_7</a>                 : 1;
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad8952008d191a1b319185766abe13dfd">dma_uflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last CFG-DMA operation encountered an underflow */</span>
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0cc257d1af18b9c31101a990737d2ebc">dma_oflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last CFG-DMA operation encountered an overflow */</span>
<a name="l00754"></a>00754     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8f65af264db3167000556278726ec3f5">dma_error</a>                    : 1;  <span class="comment">/**&lt; Set when the last CFG-DMA operation encountered an error. */</span>
<a name="l00755"></a>00755     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a1d14c5572d822758cd0f74fb491f26c1">last_dma_done</a>                : 1;  <span class="comment">/**&lt; Set when the last CFG-DMA operation transferred the last word of the job configuration</span>
<a name="l00756"></a>00756 <span class="comment">                                                         section from the job descriptor. */</span>
<a name="l00757"></a>00757     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8ec03798a9c7cdcaf942bc09d86e8c62">dma_pending</a>                  : 1;  <span class="comment">/**&lt; Set when a CFG-DMA operation is pending for the engine and the internal interface needs to</span>
<a name="l00758"></a>00758 <span class="comment">                                                         be programmed. */</span>
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a14aa4e4630dfd571fdb7f66dd589bdab">post_reset</a>                   : 1;  <span class="comment">/**&lt; Set to one on MDAB reset and remains one until the CFG-DMA engine starts its first</span>
<a name="l00760"></a>00760 <span class="comment">                                                         CFG-DMA transfer.</span>
<a name="l00761"></a>00761 <span class="comment">                                                         SWNOTE: DSP software can use this bit to qualify the [JOB_TAG], [JOB_SLOT], [DMA_ERROR],</span>
<a name="l00762"></a>00762 <span class="comment">                                                         [LAST_DMA_DONE]</span>
<a name="l00763"></a>00763 <span class="comment">                                                         bits in this CSR. [see: these status bits remain set and [POST_RESET] is used by software</span>
<a name="l00764"></a>00764 <span class="comment">                                                         to know when they are truly valid].</span>
<a name="l00765"></a>00765 <span class="comment">                                                         SET(hardware): MDAB reset.</span>
<a name="l00766"></a>00766 <span class="comment">                                                         CLR(software): DSP writes [START_BUSY]=0-&gt;1. */</span>
<a name="l00767"></a>00767     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a781cb175f5a55bf6db839630f22653dc">start_busy</a>                   : 1;  <span class="comment">/**&lt; When software writes a one to this register, hardware will write the job configuration</span>
<a name="l00768"></a>00768 <span class="comment">                                                         section(JD.JCFG) for the next available job into the local memory starting at</span>
<a name="l00769"></a>00769 <span class="comment">                                                         MDAB_CFG_ADDR, up to</span>
<a name="l00770"></a>00770 <span class="comment">                                                         MDAB_CFG_ADDR+MDAB_CFG_LIMIT or until the the last JD.JCFG data has been transferred.</span>
<a name="l00771"></a>00771 <span class="comment">                                                         If the CFG-DMA engine has already transferred part but not all of the JD.JCFG section for</span>
<a name="l00772"></a>00772 <span class="comment">                                                         a job, then it will continue transferring data until it reaches the end of the JD.JCFG</span>
<a name="l00773"></a>00773 <span class="comment">                                                         section, or until it writes</span>
<a name="l00774"></a>00774 <span class="comment">                                                         MDAB_CFG_LIMIT for the LAST CFG-DMA slice, whichever comes first. This bit is reset to</span>
<a name="l00775"></a>00775 <span class="comment">                                                         zero when the</span>
<a name="l00776"></a>00776 <span class="comment">                                                         CFG-DMA engine has completed the transfer and is ready to be re-initialized for another</span>
<a name="l00777"></a>00777 <span class="comment">                                                         transfer. */</span>
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a781cb175f5a55bf6db839630f22653dc">00779</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a781cb175f5a55bf6db839630f22653dc">start_busy</a>                   : 1;
<a name="l00780"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a14aa4e4630dfd571fdb7f66dd589bdab">00780</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a14aa4e4630dfd571fdb7f66dd589bdab">post_reset</a>                   : 1;
<a name="l00781"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8ec03798a9c7cdcaf942bc09d86e8c62">00781</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8ec03798a9c7cdcaf942bc09d86e8c62">dma_pending</a>                  : 1;
<a name="l00782"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a1d14c5572d822758cd0f74fb491f26c1">00782</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a1d14c5572d822758cd0f74fb491f26c1">last_dma_done</a>                : 1;
<a name="l00783"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8f65af264db3167000556278726ec3f5">00783</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a8f65af264db3167000556278726ec3f5">dma_error</a>                    : 1;
<a name="l00784"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0cc257d1af18b9c31101a990737d2ebc">00784</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0cc257d1af18b9c31101a990737d2ebc">dma_oflow</a>                    : 1;
<a name="l00785"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad8952008d191a1b319185766abe13dfd">00785</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad8952008d191a1b319185766abe13dfd">dma_uflow</a>                    : 1;
<a name="l00786"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a01c60fed86cc07672d55b9a65931dde5">00786</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a01c60fed86cc07672d55b9a65931dde5">reserved_7_7</a>                 : 1;
<a name="l00787"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0178210f7aa861b897c626994853b16e">00787</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a0178210f7aa861b897c626994853b16e">job_slot</a>                     : 1;
<a name="l00788"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a91eff3e09152bda48076f6a5e21076b3">00788</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a91eff3e09152bda48076f6a5e21076b3">pending_slot</a>                 : 1;
<a name="l00789"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a6340f2e1bd6812cd237fd7a5b6e3dfdb">00789</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a6340f2e1bd6812cd237fd7a5b6e3dfdb">reserved_10_15</a>               : 6;
<a name="l00790"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad598ddd2b0adcaf01f53d1a3cb4a5147">00790</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#ad598ddd2b0adcaf01f53d1a3cb4a5147">job_tag</a>                      : 16;
<a name="l00791"></a><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a36e6e32be9aac06bc25068c5e1df8170">00791</a>     uint64_t <a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html#a36e6e32be9aac06bc25068c5e1df8170">reserved_32_63</a>               : 32;
<a name="l00792"></a>00792 <span class="preprocessor">#endif</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__cfg__status.html#a846107fddf5a55ece3babd40febc4174">s</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__mdabx__cfg__status.html#a9504fdf991d5362de97515b68895400f">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__cfg__status_1_1cvmx__mdabx__cfg__status__s.html">cvmx_mdabx_cfg_status_s</a>        <a class="code" href="unioncvmx__mdabx__cfg__status.html#a9504fdf991d5362de97515b68895400f">cnf75xx</a>;
<a name="l00795"></a>00795 };
<a name="l00796"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4a10a0d307ef0b034382c309489a27a1">00796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__cfg__status.html" title="cvmx_mdab::_cfg_status">cvmx_mdabx_cfg_status</a> <a class="code" href="unioncvmx__mdabx__cfg__status.html" title="cvmx_mdab::_cfg_status">cvmx_mdabx_cfg_status_t</a>;
<a name="l00797"></a>00797 <span class="comment"></span>
<a name="l00798"></a>00798 <span class="comment">/**</span>
<a name="l00799"></a>00799 <span class="comment"> * cvmx_mdab#_dac_bist_status</span>
<a name="l00800"></a>00800 <span class="comment"> *</span>
<a name="l00801"></a>00801 <span class="comment"> * This register contains the dsp bist status.</span>
<a name="l00802"></a>00802 <span class="comment"> *</span>
<a name="l00803"></a>00803 <span class="comment"> */</span>
<a name="l00804"></a><a class="code" href="unioncvmx__mdabx__dac__bist__status.html">00804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__bist__status.html" title="cvmx_mdab::_dac_bist_status">cvmx_mdabx_dac_bist_status</a> {
<a name="l00805"></a><a class="code" href="unioncvmx__mdabx__dac__bist__status.html#a8fc08e0bde0809106a4f0bd749b72459">00805</a>     uint64_t <a class="code" href="unioncvmx__mdabx__dac__bist__status.html#a8fc08e0bde0809106a4f0bd749b72459">u64</a>;
<a name="l00806"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html">00806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html">cvmx_mdabx_dac_bist_status_s</a> {
<a name="l00807"></a>00807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa6020d7eb32a709910f746cd7bd34615">reserved_4_63</a>                : 60;
<a name="l00809"></a>00809     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a1440681fe3de90784a5cab392fe1cbee">dmempar_bist</a>                 : 1;  <span class="comment">/**&lt; DSP data memory parity bist status. */</span>
<a name="l00810"></a>00810     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa660e277022c1fb60c3e637ec1fd235a">tmem_bist</a>                    : 1;  <span class="comment">/**&lt; DSP tmem bist status. */</span>
<a name="l00811"></a>00811     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#ad51f1aae8f3ad8b600cfad5dda0cbcf2">dmt_bist</a>                     : 1;  <span class="comment">/**&lt; DSP DMT bist status. */</span>
<a name="l00812"></a>00812     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a28a66489b09e42c6a8464234ec65a23a">imt_bist</a>                     : 1;  <span class="comment">/**&lt; DSP IMT bist status. */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a28a66489b09e42c6a8464234ec65a23a">00814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a28a66489b09e42c6a8464234ec65a23a">imt_bist</a>                     : 1;
<a name="l00815"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#ad51f1aae8f3ad8b600cfad5dda0cbcf2">00815</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#ad51f1aae8f3ad8b600cfad5dda0cbcf2">dmt_bist</a>                     : 1;
<a name="l00816"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa660e277022c1fb60c3e637ec1fd235a">00816</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa660e277022c1fb60c3e637ec1fd235a">tmem_bist</a>                    : 1;
<a name="l00817"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a1440681fe3de90784a5cab392fe1cbee">00817</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#a1440681fe3de90784a5cab392fe1cbee">dmempar_bist</a>                 : 1;
<a name="l00818"></a><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa6020d7eb32a709910f746cd7bd34615">00818</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html#aa6020d7eb32a709910f746cd7bd34615">reserved_4_63</a>                : 60;
<a name="l00819"></a>00819 <span class="preprocessor">#endif</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__dac__bist__status.html#a579fa6294cf293b90438cccb3a45d401">s</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__mdabx__dac__bist__status.html#a9ba15db07695ea52372002600f216361">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__bist__status_1_1cvmx__mdabx__dac__bist__status__s.html">cvmx_mdabx_dac_bist_status_s</a>   <a class="code" href="unioncvmx__mdabx__dac__bist__status.html#a9ba15db07695ea52372002600f216361">cnf75xx</a>;
<a name="l00822"></a>00822 };
<a name="l00823"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a22d3c4cdf8c33ac07b0b4ffa5e51f105">00823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__bist__status.html" title="cvmx_mdab::_dac_bist_status">cvmx_mdabx_dac_bist_status</a> <a class="code" href="unioncvmx__mdabx__dac__bist__status.html" title="cvmx_mdab::_dac_bist_status">cvmx_mdabx_dac_bist_status_t</a>;
<a name="l00824"></a>00824 <span class="comment"></span>
<a name="l00825"></a>00825 <span class="comment">/**</span>
<a name="l00826"></a>00826 <span class="comment"> * cvmx_mdab#_dac_eco</span>
<a name="l00827"></a>00827 <span class="comment"> */</span>
<a name="l00828"></a><a class="code" href="unioncvmx__mdabx__dac__eco.html">00828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__eco.html" title="cvmx_mdab::_dac_eco">cvmx_mdabx_dac_eco</a> {
<a name="l00829"></a><a class="code" href="unioncvmx__mdabx__dac__eco.html#a742b37e04b9bdc3b0791449048d18eae">00829</a>     uint64_t <a class="code" href="unioncvmx__mdabx__dac__eco.html#a742b37e04b9bdc3b0791449048d18eae">u64</a>;
<a name="l00830"></a><a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html">00830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html">cvmx_mdabx_dac_eco_s</a> {
<a name="l00831"></a>00831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a138ad4ae221d73263dc018e121ee0f70">reserved_32_63</a>               : 32;
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a96626828857607367506314520e6b9e4">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00834"></a>00834 <span class="preprocessor">#else</span>
<a name="l00835"></a><a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a96626828857607367506314520e6b9e4">00835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a96626828857607367506314520e6b9e4">eco_rw</a>                       : 32;
<a name="l00836"></a><a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a138ad4ae221d73263dc018e121ee0f70">00836</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html#a138ad4ae221d73263dc018e121ee0f70">reserved_32_63</a>               : 32;
<a name="l00837"></a>00837 <span class="preprocessor">#endif</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__dac__eco.html#ad45529101d78387373ef8cd10d19b85e">s</a>;
<a name="l00839"></a><a class="code" href="unioncvmx__mdabx__dac__eco.html#a2e5aedc5623e2c76ee56e6261e769759">00839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__eco_1_1cvmx__mdabx__dac__eco__s.html">cvmx_mdabx_dac_eco_s</a>           <a class="code" href="unioncvmx__mdabx__dac__eco.html#a2e5aedc5623e2c76ee56e6261e769759">cnf75xx</a>;
<a name="l00840"></a>00840 };
<a name="l00841"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4bff2b4da0db6f34525183b059287cff">00841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__eco.html" title="cvmx_mdab::_dac_eco">cvmx_mdabx_dac_eco</a> <a class="code" href="unioncvmx__mdabx__dac__eco.html" title="cvmx_mdab::_dac_eco">cvmx_mdabx_dac_eco_t</a>;
<a name="l00842"></a>00842 <span class="comment"></span>
<a name="l00843"></a>00843 <span class="comment">/**</span>
<a name="l00844"></a>00844 <span class="comment"> * cvmx_mdab#_dac_membase</span>
<a name="l00845"></a>00845 <span class="comment"> *</span>
<a name="l00846"></a>00846 <span class="comment"> * This register provides a 1 MB aligned base address that is added to dac-gaa requests before</span>
<a name="l00847"></a>00847 <span class="comment"> * the address in system memory space is issued on the dac-&gt;gaa R/W request bus.</span>
<a name="l00848"></a>00848 <span class="comment"> */</span>
<a name="l00849"></a><a class="code" href="unioncvmx__mdabx__dac__membase.html">00849</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__membase.html" title="cvmx_mdab::_dac_membase">cvmx_mdabx_dac_membase</a> {
<a name="l00850"></a><a class="code" href="unioncvmx__mdabx__dac__membase.html#a20f93d21af9a47dc0aa6adc0abf83db9">00850</a>     uint64_t <a class="code" href="unioncvmx__mdabx__dac__membase.html#a20f93d21af9a47dc0aa6adc0abf83db9">u64</a>;
<a name="l00851"></a><a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html">00851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html">cvmx_mdabx_dac_membase_s</a> {
<a name="l00852"></a>00852 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a640c11d42999b1311505a6ecaa24cd9b">reserved_20_63</a>               : 44;
<a name="l00854"></a>00854     uint64_t <a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a003b06412116bfd43d84238301d83f30">dac_membase</a>                  : 20; <span class="comment">/**&lt; When the DSP issues a read or write request to system memory space on the dac-&gt;gaa i/f,</span>
<a name="l00855"></a>00855 <span class="comment">                                                         this</span>
<a name="l00856"></a>00856 <span class="comment">                                                         1 MB-aligned offset addr[39:20] is added to the DSP address to provide access to any</span>
<a name="l00857"></a>00857 <span class="comment">                                                         physical</span>
<a name="l00858"></a>00858 <span class="comment">                                                         address in the system memory space. */</span>
<a name="l00859"></a>00859 <span class="preprocessor">#else</span>
<a name="l00860"></a><a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a003b06412116bfd43d84238301d83f30">00860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a003b06412116bfd43d84238301d83f30">dac_membase</a>                  : 20;
<a name="l00861"></a><a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a640c11d42999b1311505a6ecaa24cd9b">00861</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html#a640c11d42999b1311505a6ecaa24cd9b">reserved_20_63</a>               : 44;
<a name="l00862"></a>00862 <span class="preprocessor">#endif</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__dac__membase.html#a9f3a529f9bdd11203a817f28581b81d1">s</a>;
<a name="l00864"></a><a class="code" href="unioncvmx__mdabx__dac__membase.html#a0fc04a205b43edaf8e5b0edf5e285ceb">00864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__membase_1_1cvmx__mdabx__dac__membase__s.html">cvmx_mdabx_dac_membase_s</a>       <a class="code" href="unioncvmx__mdabx__dac__membase.html#a0fc04a205b43edaf8e5b0edf5e285ceb">cnf75xx</a>;
<a name="l00865"></a>00865 };
<a name="l00866"></a><a class="code" href="cvmx-mdabx-defs_8h.html#afca61a17693737b161a9baa14db9e969">00866</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__membase.html" title="cvmx_mdab::_dac_membase">cvmx_mdabx_dac_membase</a> <a class="code" href="unioncvmx__mdabx__dac__membase.html" title="cvmx_mdab::_dac_membase">cvmx_mdabx_dac_membase_t</a>;
<a name="l00867"></a>00867 <span class="comment"></span>
<a name="l00868"></a>00868 <span class="comment">/**</span>
<a name="l00869"></a>00869 <span class="comment"> * cvmx_mdab#_dac_timer</span>
<a name="l00870"></a>00870 <span class="comment"> *</span>
<a name="l00871"></a>00871 <span class="comment"> * This register contains a local timer that is incremented every tick_div cycles.</span>
<a name="l00872"></a>00872 <span class="comment"> *</span>
<a name="l00873"></a>00873 <span class="comment"> */</span>
<a name="l00874"></a><a class="code" href="unioncvmx__mdabx__dac__timer.html">00874</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__timer.html" title="cvmx_mdab::_dac_timer">cvmx_mdabx_dac_timer</a> {
<a name="l00875"></a><a class="code" href="unioncvmx__mdabx__dac__timer.html#aadc0fea66eb568944b86c2eb5ebd0d98">00875</a>     uint64_t <a class="code" href="unioncvmx__mdabx__dac__timer.html#aadc0fea66eb568944b86c2eb5ebd0d98">u64</a>;
<a name="l00876"></a><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html">00876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html">cvmx_mdabx_dac_timer_s</a> {
<a name="l00877"></a>00877 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a3dfd11cde2173890a916771f5fe80b43">reserved_32_63</a>               : 32;
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a969e8f0333eaedfb9f87eff9ee9a42e6">tick_div</a>                     : 8;  <span class="comment">/**&lt; Timer divider value.  TICK_DIV == 0 results in a divider value of 256. */</span>
<a name="l00880"></a>00880     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a084983fd3b55b32449064622d0ee0d6b">reserved_16_23</a>               : 8;
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a9655fa71334ac78463997c3253e839a0">tick</a>                         : 16; <span class="comment">/**&lt; Local timer register.  Increments every tick_div+1 cycles. */</span>
<a name="l00882"></a>00882 <span class="preprocessor">#else</span>
<a name="l00883"></a><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a9655fa71334ac78463997c3253e839a0">00883</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a9655fa71334ac78463997c3253e839a0">tick</a>                         : 16;
<a name="l00884"></a><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a084983fd3b55b32449064622d0ee0d6b">00884</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a084983fd3b55b32449064622d0ee0d6b">reserved_16_23</a>               : 8;
<a name="l00885"></a><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a969e8f0333eaedfb9f87eff9ee9a42e6">00885</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a969e8f0333eaedfb9f87eff9ee9a42e6">tick_div</a>                     : 8;
<a name="l00886"></a><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a3dfd11cde2173890a916771f5fe80b43">00886</a>     uint64_t <a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html#a3dfd11cde2173890a916771f5fe80b43">reserved_32_63</a>               : 32;
<a name="l00887"></a>00887 <span class="preprocessor">#endif</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__dac__timer.html#a16da10721e076e56e5b654d768ce3145">s</a>;
<a name="l00889"></a><a class="code" href="unioncvmx__mdabx__dac__timer.html#a1c78d3d91f709f4fa314756096b032b4">00889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dac__timer_1_1cvmx__mdabx__dac__timer__s.html">cvmx_mdabx_dac_timer_s</a>         <a class="code" href="unioncvmx__mdabx__dac__timer.html#a1c78d3d91f709f4fa314756096b032b4">cnf75xx</a>;
<a name="l00890"></a>00890 };
<a name="l00891"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a18aafe9cefdc1a85839f700658ec3bcc">00891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dac__timer.html" title="cvmx_mdab::_dac_timer">cvmx_mdabx_dac_timer</a> <a class="code" href="unioncvmx__mdabx__dac__timer.html" title="cvmx_mdab::_dac_timer">cvmx_mdabx_dac_timer_t</a>;
<a name="l00892"></a>00892 <span class="comment"></span>
<a name="l00893"></a>00893 <span class="comment">/**</span>
<a name="l00894"></a>00894 <span class="comment"> * cvmx_mdab#_dmem_array#</span>
<a name="l00895"></a>00895 <span class="comment"> *</span>
<a name="l00896"></a>00896 <span class="comment"> * This address range provides cnMIPS cores access to any MDAB data memory array. Intended for</span>
<a name="l00897"></a>00897 <span class="comment"> * debug purposes only since RSL accesses are slow.</span>
<a name="l00898"></a>00898 <span class="comment"> *</span>
<a name="l00899"></a>00899 <span class="comment"> * When generating RSL addresses software should use the following equation:</span>
<a name="l00900"></a>00900 <span class="comment"> *   rsl_byte_address = 0x11800_B400_0000 + (MDAB-ID[4:0] &lt;&lt; 19) + (MEMTYP &lt;&lt; 18) +</span>
<a name="l00901"></a>00901 <span class="comment"> * (8B_OFFSET[14:0] &lt;&lt; 3)</span>
<a name="l00902"></a>00902 <span class="comment"> *</span>
<a name="l00903"></a>00903 <span class="comment"> * where</span>
<a name="l00904"></a>00904 <span class="comment"> *</span>
<a name="l00905"></a>00905 <span class="comment"> * MEMTYP:</span>
<a name="l00906"></a>00906 <span class="comment"> * _  0 = IMEM</span>
<a name="l00907"></a>00907 <span class="comment"> * _  1 = DMEM</span>
<a name="l00908"></a>00908 <span class="comment"> *</span>
<a name="l00909"></a>00909 <span class="comment"> * MDAB-ID:</span>
<a name="l00910"></a>00910 <span class="comment"> * _ [0..13, 15..16] = cnMBP2[0..15]</span>
<a name="l00911"></a>00911 <span class="comment"> * _ [14, 17] = cnSBP2[0,1]</span>
<a name="l00912"></a>00912 <span class="comment"> *</span>
<a name="l00913"></a>00913 <span class="comment"> *     Software must also be sure to restrict the 8B_OFFSET (based on DSPTYPE/RAMTYPE) as</span>
<a name="l00914"></a>00914 <span class="comment"> * follows:</span>
<a name="l00915"></a>00915 <span class="comment"> *     &lt;pre&gt;</span>
<a name="l00916"></a>00916 <span class="comment"> *       DSPTYPE    RAMTYPE   8B_OFFSET[14:0] (range)</span>
<a name="l00917"></a>00917 <span class="comment"> *     ------------------------------------------</span>
<a name="l00918"></a>00918 <span class="comment"> *       cnMBP2       DMEM     [16K..(32K-1)]</span>
<a name="l00919"></a>00919 <span class="comment"> *       cnMBP2       IMEM     [0..(32K-1)]</span>
<a name="l00920"></a>00920 <span class="comment"> *       cnSBP2       DMEM     [0..(32K-1)]</span>
<a name="l00921"></a>00921 <span class="comment"> *       cnSBP2       IMEM     [0..(8K-1)]</span>
<a name="l00922"></a>00922 <span class="comment"> *</span>
<a name="l00923"></a>00923 <span class="comment"> *     &lt;/pre&gt;</span>
<a name="l00924"></a>00924 <span class="comment"> */</span>
<a name="l00925"></a><a class="code" href="unioncvmx__mdabx__dmem__arrayx.html">00925</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dmem__arrayx.html" title="cvmx_mdab::_dmem_array#">cvmx_mdabx_dmem_arrayx</a> {
<a name="l00926"></a><a class="code" href="unioncvmx__mdabx__dmem__arrayx.html#a2d93a22443b174beac20a2964a057d2f">00926</a>     uint64_t <a class="code" href="unioncvmx__mdabx__dmem__arrayx.html#a2d93a22443b174beac20a2964a057d2f">u64</a>;
<a name="l00927"></a><a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html">00927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html">cvmx_mdabx_dmem_arrayx_s</a> {
<a name="l00928"></a>00928 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html#ad5b8f7a18ccd35af1758b2a2f1bb4ed8">qword</a>                        : 64; <span class="comment">/**&lt; Quad-word (8B) data from DSP data memory. */</span>
<a name="l00930"></a>00930 <span class="preprocessor">#else</span>
<a name="l00931"></a><a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html#ad5b8f7a18ccd35af1758b2a2f1bb4ed8">00931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html#ad5b8f7a18ccd35af1758b2a2f1bb4ed8">qword</a>                        : 64;
<a name="l00932"></a>00932 <span class="preprocessor">#endif</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__dmem__arrayx.html#aa375081c6d23763b27a25bafa0bc94ce">s</a>;
<a name="l00934"></a><a class="code" href="unioncvmx__mdabx__dmem__arrayx.html#a5b9dd66c64aae0c748dfea7a61bdf9e2">00934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__dmem__arrayx_1_1cvmx__mdabx__dmem__arrayx__s.html">cvmx_mdabx_dmem_arrayx_s</a>       <a class="code" href="unioncvmx__mdabx__dmem__arrayx.html#a5b9dd66c64aae0c748dfea7a61bdf9e2">cnf75xx</a>;
<a name="l00935"></a>00935 };
<a name="l00936"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a8295a4cd953fe4b13af4d7530ae49296">00936</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__dmem__arrayx.html" title="cvmx_mdab::_dmem_array#">cvmx_mdabx_dmem_arrayx</a> <a class="code" href="unioncvmx__mdabx__dmem__arrayx.html" title="cvmx_mdab::_dmem_array#">cvmx_mdabx_dmem_arrayx_t</a>;
<a name="l00937"></a>00937 <span class="comment"></span>
<a name="l00938"></a>00938 <span class="comment">/**</span>
<a name="l00939"></a>00939 <span class="comment"> * cvmx_mdab#_error_address</span>
<a name="l00940"></a>00940 <span class="comment"> *</span>
<a name="l00941"></a>00941 <span class="comment"> * This register contains the address of the transaction that caused an error signal to be</span>
<a name="l00942"></a>00942 <span class="comment"> * asserted</span>
<a name="l00943"></a>00943 <span class="comment"> */</span>
<a name="l00944"></a><a class="code" href="unioncvmx__mdabx__error__address.html">00944</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__error__address.html" title="cvmx_mdab::_error_address">cvmx_mdabx_error_address</a> {
<a name="l00945"></a><a class="code" href="unioncvmx__mdabx__error__address.html#ad53b3d50b78d55bd49c1c52e06c58803">00945</a>     uint64_t <a class="code" href="unioncvmx__mdabx__error__address.html#ad53b3d50b78d55bd49c1c52e06c58803">u64</a>;
<a name="l00946"></a><a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html">00946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html">cvmx_mdabx_error_address_s</a> {
<a name="l00947"></a>00947 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#ae6342cac6c1f2d2d45c6aa923b28ac23">reserved_32_63</a>               : 32;
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#a5c6afcc062ebd00591f3ab0bce424c6e">addr</a>                         : 32; <span class="comment">/**&lt; When an RSL access causes the ID_MEM_NXM error bit to be set, this field captures the</span>
<a name="l00950"></a>00950 <span class="comment">                                                         failing address. */</span>
<a name="l00951"></a>00951 <span class="preprocessor">#else</span>
<a name="l00952"></a><a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#a5c6afcc062ebd00591f3ab0bce424c6e">00952</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#a5c6afcc062ebd00591f3ab0bce424c6e">addr</a>                         : 32;
<a name="l00953"></a><a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#ae6342cac6c1f2d2d45c6aa923b28ac23">00953</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html#ae6342cac6c1f2d2d45c6aa923b28ac23">reserved_32_63</a>               : 32;
<a name="l00954"></a>00954 <span class="preprocessor">#endif</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__error__address.html#a4ad51d32ecdb8b59f5b1ee60fa615efa">s</a>;
<a name="l00956"></a><a class="code" href="unioncvmx__mdabx__error__address.html#a64eb350cfa5c1f0fac9ee2d7f908acca">00956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__error__address_1_1cvmx__mdabx__error__address__s.html">cvmx_mdabx_error_address_s</a>     <a class="code" href="unioncvmx__mdabx__error__address.html#a64eb350cfa5c1f0fac9ee2d7f908acca">cnf75xx</a>;
<a name="l00957"></a>00957 };
<a name="l00958"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aee2c21d42a7a69ef17b3180dd125e5b7">00958</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__error__address.html" title="cvmx_mdab::_error_address">cvmx_mdabx_error_address</a> <a class="code" href="unioncvmx__mdabx__error__address.html" title="cvmx_mdab::_error_address">cvmx_mdabx_error_address_t</a>;
<a name="l00959"></a>00959 <span class="comment"></span>
<a name="l00960"></a>00960 <span class="comment">/**</span>
<a name="l00961"></a>00961 <span class="comment"> * cvmx_mdab#_error_status</span>
<a name="l00962"></a>00962 <span class="comment"> *</span>
<a name="l00963"></a>00963 <span class="comment"> * This register contains error status signals.</span>
<a name="l00964"></a>00964 <span class="comment"> *</span>
<a name="l00965"></a>00965 <span class="comment"> */</span>
<a name="l00966"></a><a class="code" href="unioncvmx__mdabx__error__status.html">00966</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__error__status.html" title="cvmx_mdab::_error_status">cvmx_mdabx_error_status</a> {
<a name="l00967"></a><a class="code" href="unioncvmx__mdabx__error__status.html#a6af96db39b413056be3628fc6c1bbb6f">00967</a>     uint64_t <a class="code" href="unioncvmx__mdabx__error__status.html#a6af96db39b413056be3628fc6c1bbb6f">u64</a>;
<a name="l00968"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html">00968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html">cvmx_mdabx_error_status_s</a> {
<a name="l00969"></a>00969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a2157b7e81eedfa1acd18833d2b2d6620">reserved_9_63</a>                : 55;
<a name="l00971"></a>00971     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a1064eb2022838306e721a0af431caa0a">error_hilo</a>                   : 1;  <span class="comment">/**&lt; This field indicates the state of addr[3] of a CSR transaction that caused the error whose</span>
<a name="l00972"></a>00972 <span class="comment">                                                         state is recorded in</span>
<a name="l00973"></a>00973 <span class="comment">                                                         this register.  (CSR-WR: WBEs/CSR-RD:8B-aligned) */</span>
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a4bb6c9ecbfc7f7f6694373d4fb9afb78">error_flitsize</a>               : 1;  <span class="comment">/**&lt; This field indicates the type of transaction that caused the recorded error. 0=16B, 1=32B */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ac96a2b8edddeca0ac17d8fbacfb63e2f">error_type</a>                   : 1;  <span class="comment">/**&lt; This field indicates the type of transaction that caused the recorded error. 0=non-csr, 1=csr. */</span>
<a name="l00976"></a>00976     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#adf0b65f071cefda41f9c45ae55279b9f">error_cmd</a>                    : 1;  <span class="comment">/**&lt; This field indicates the command type of the transaction that caused the recorded error.</span>
<a name="l00977"></a>00977 <span class="comment">                                                         0=RD, 1=WR. */</span>
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#aa4799ab1d6fab485fe3c6e388de072e0">error_src</a>                    : 3;  <span class="comment">/**&lt; This field indicates the source of the transaction that caused the recorded error.</span>
<a name="l00979"></a>00979 <span class="comment">                                                         - 000: WDM</span>
<a name="l00980"></a>00980 <span class="comment">                                                         - 001: RDM</span>
<a name="l00981"></a>00981 <span class="comment">                                                         - 010: CDM</span>
<a name="l00982"></a>00982 <span class="comment">                                                         - 011: CSR</span>
<a name="l00983"></a>00983 <span class="comment">                                                         - 100: PFO Write Request Error */</span>
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a384ca2986dde8949e3ba4ce3dcc12ca8">mem_dataerr</a>                  : 1;  <span class="comment">/**&lt; This bit will be set when a data error has occurred during a csr or dma engine operation */</span>
<a name="l00985"></a>00985     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ab6a6deba356dfdde965a726fa01eac80">mem_addrerr</a>                  : 1;  <span class="comment">/**&lt; This bit will be set when a csr or dma engine access is performed to a non existent</span>
<a name="l00986"></a>00986 <span class="comment">                                                         instruction</span>
<a name="l00987"></a>00987 <span class="comment">                                                         or data memory address. */</span>
<a name="l00988"></a>00988 <span class="preprocessor">#else</span>
<a name="l00989"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ab6a6deba356dfdde965a726fa01eac80">00989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ab6a6deba356dfdde965a726fa01eac80">mem_addrerr</a>                  : 1;
<a name="l00990"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a384ca2986dde8949e3ba4ce3dcc12ca8">00990</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a384ca2986dde8949e3ba4ce3dcc12ca8">mem_dataerr</a>                  : 1;
<a name="l00991"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#aa4799ab1d6fab485fe3c6e388de072e0">00991</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#aa4799ab1d6fab485fe3c6e388de072e0">error_src</a>                    : 3;
<a name="l00992"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#adf0b65f071cefda41f9c45ae55279b9f">00992</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#adf0b65f071cefda41f9c45ae55279b9f">error_cmd</a>                    : 1;
<a name="l00993"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ac96a2b8edddeca0ac17d8fbacfb63e2f">00993</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#ac96a2b8edddeca0ac17d8fbacfb63e2f">error_type</a>                   : 1;
<a name="l00994"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a4bb6c9ecbfc7f7f6694373d4fb9afb78">00994</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a4bb6c9ecbfc7f7f6694373d4fb9afb78">error_flitsize</a>               : 1;
<a name="l00995"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a1064eb2022838306e721a0af431caa0a">00995</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a1064eb2022838306e721a0af431caa0a">error_hilo</a>                   : 1;
<a name="l00996"></a><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a2157b7e81eedfa1acd18833d2b2d6620">00996</a>     uint64_t <a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html#a2157b7e81eedfa1acd18833d2b2d6620">reserved_9_63</a>                : 55;
<a name="l00997"></a>00997 <span class="preprocessor">#endif</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__error__status.html#ab22e1b3fbd961f814b65a1cb621fbd4e">s</a>;
<a name="l00999"></a><a class="code" href="unioncvmx__mdabx__error__status.html#a7559c1a9ab483ae022ae7c4f1f2eb3df">00999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__error__status_1_1cvmx__mdabx__error__status__s.html">cvmx_mdabx_error_status_s</a>      <a class="code" href="unioncvmx__mdabx__error__status.html#a7559c1a9ab483ae022ae7c4f1f2eb3df">cnf75xx</a>;
<a name="l01000"></a>01000 };
<a name="l01001"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a44c73d29d10f3edc996daf8bf588b9cf">01001</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__error__status.html" title="cvmx_mdab::_error_status">cvmx_mdabx_error_status</a> <a class="code" href="unioncvmx__mdabx__error__status.html" title="cvmx_mdab::_error_status">cvmx_mdabx_error_status_t</a>;
<a name="l01002"></a>01002 <span class="comment"></span>
<a name="l01003"></a>01003 <span class="comment">/**</span>
<a name="l01004"></a>01004 <span class="comment"> * cvmx_mdab#_gp0</span>
<a name="l01005"></a>01005 <span class="comment"> *</span>
<a name="l01006"></a>01006 <span class="comment"> * General purpose scratch register.</span>
<a name="l01007"></a>01007 <span class="comment"> *</span>
<a name="l01008"></a>01008 <span class="comment"> */</span>
<a name="l01009"></a><a class="code" href="unioncvmx__mdabx__gp0.html">01009</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp0.html" title="cvmx_mdab::_gp0">cvmx_mdabx_gp0</a> {
<a name="l01010"></a><a class="code" href="unioncvmx__mdabx__gp0.html#a69e456225f731800718aa936788613c4">01010</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp0.html#a69e456225f731800718aa936788613c4">u64</a>;
<a name="l01011"></a><a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html">01011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html">cvmx_mdabx_gp0_s</a> {
<a name="l01012"></a>01012 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aacf1a5a5a57a6a7b14ab15d75e8ed8ee">reserved_32_63</a>               : 32;
<a name="l01014"></a>01014     uint64_t <a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aef9ecde0798d181513beb9ac57238c2f">gp0</a>                          : 32; <span class="comment">/**&lt; Scratch register 0. */</span>
<a name="l01015"></a>01015 <span class="preprocessor">#else</span>
<a name="l01016"></a><a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aef9ecde0798d181513beb9ac57238c2f">01016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aef9ecde0798d181513beb9ac57238c2f">gp0</a>                          : 32;
<a name="l01017"></a><a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aacf1a5a5a57a6a7b14ab15d75e8ed8ee">01017</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html#aacf1a5a5a57a6a7b14ab15d75e8ed8ee">reserved_32_63</a>               : 32;
<a name="l01018"></a>01018 <span class="preprocessor">#endif</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp0.html#a6671b8b3e5c3fbc6ba92dcf1540d2597">s</a>;
<a name="l01020"></a><a class="code" href="unioncvmx__mdabx__gp0.html#af02037b41e946cc4be2da79b350c942c">01020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp0_1_1cvmx__mdabx__gp0__s.html">cvmx_mdabx_gp0_s</a>               <a class="code" href="unioncvmx__mdabx__gp0.html#af02037b41e946cc4be2da79b350c942c">cnf75xx</a>;
<a name="l01021"></a>01021 };
<a name="l01022"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a9290ed983c9dfd360a981b950c70250e">01022</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp0.html" title="cvmx_mdab::_gp0">cvmx_mdabx_gp0</a> <a class="code" href="unioncvmx__mdabx__gp0.html" title="cvmx_mdab::_gp0">cvmx_mdabx_gp0_t</a>;
<a name="l01023"></a>01023 <span class="comment"></span>
<a name="l01024"></a>01024 <span class="comment">/**</span>
<a name="l01025"></a>01025 <span class="comment"> * cvmx_mdab#_gp1</span>
<a name="l01026"></a>01026 <span class="comment"> *</span>
<a name="l01027"></a>01027 <span class="comment"> * General purpose scratch register.</span>
<a name="l01028"></a>01028 <span class="comment"> *</span>
<a name="l01029"></a>01029 <span class="comment"> */</span>
<a name="l01030"></a><a class="code" href="unioncvmx__mdabx__gp1.html">01030</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp1.html" title="cvmx_mdab::_gp1">cvmx_mdabx_gp1</a> {
<a name="l01031"></a><a class="code" href="unioncvmx__mdabx__gp1.html#ad00d8c4bd2b9108e2eb72c05af27b1fa">01031</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp1.html#ad00d8c4bd2b9108e2eb72c05af27b1fa">u64</a>;
<a name="l01032"></a><a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html">01032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html">cvmx_mdabx_gp1_s</a> {
<a name="l01033"></a>01033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#ab1037dfc2529e18fa1140badad567175">reserved_32_63</a>               : 32;
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#a8eb92e21cf0044923f3a323129b64ad8">gp1</a>                          : 32; <span class="comment">/**&lt; Scratch register 1. */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#else</span>
<a name="l01037"></a><a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#a8eb92e21cf0044923f3a323129b64ad8">01037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#a8eb92e21cf0044923f3a323129b64ad8">gp1</a>                          : 32;
<a name="l01038"></a><a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#ab1037dfc2529e18fa1140badad567175">01038</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html#ab1037dfc2529e18fa1140badad567175">reserved_32_63</a>               : 32;
<a name="l01039"></a>01039 <span class="preprocessor">#endif</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp1.html#a721309fa447a123e852555d4c04a8697">s</a>;
<a name="l01041"></a><a class="code" href="unioncvmx__mdabx__gp1.html#aacb92e6ae6f74785fc26fc895deb53c3">01041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp1_1_1cvmx__mdabx__gp1__s.html">cvmx_mdabx_gp1_s</a>               <a class="code" href="unioncvmx__mdabx__gp1.html#aacb92e6ae6f74785fc26fc895deb53c3">cnf75xx</a>;
<a name="l01042"></a>01042 };
<a name="l01043"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ab12172f9301bba7122fe96911372cd69">01043</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp1.html" title="cvmx_mdab::_gp1">cvmx_mdabx_gp1</a> <a class="code" href="unioncvmx__mdabx__gp1.html" title="cvmx_mdab::_gp1">cvmx_mdabx_gp1_t</a>;
<a name="l01044"></a>01044 <span class="comment"></span>
<a name="l01045"></a>01045 <span class="comment">/**</span>
<a name="l01046"></a>01046 <span class="comment"> * cvmx_mdab#_gp2</span>
<a name="l01047"></a>01047 <span class="comment"> *</span>
<a name="l01048"></a>01048 <span class="comment"> * General purpose scratch register.</span>
<a name="l01049"></a>01049 <span class="comment"> *</span>
<a name="l01050"></a>01050 <span class="comment"> */</span>
<a name="l01051"></a><a class="code" href="unioncvmx__mdabx__gp2.html">01051</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp2.html" title="cvmx_mdab::_gp2">cvmx_mdabx_gp2</a> {
<a name="l01052"></a><a class="code" href="unioncvmx__mdabx__gp2.html#af432e798ea8e08c33944d23daaf29d6a">01052</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp2.html#af432e798ea8e08c33944d23daaf29d6a">u64</a>;
<a name="l01053"></a><a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html">01053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html">cvmx_mdabx_gp2_s</a> {
<a name="l01054"></a>01054 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#af1ce3508275fe27c21bc3e4e3d5a84e0">reserved_32_63</a>               : 32;
<a name="l01056"></a>01056     uint64_t <a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#a77f0d9ed044c0edbf9fc3489ab2872bb">gp2</a>                          : 32; <span class="comment">/**&lt; Scratch register 2. */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#else</span>
<a name="l01058"></a><a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#a77f0d9ed044c0edbf9fc3489ab2872bb">01058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#a77f0d9ed044c0edbf9fc3489ab2872bb">gp2</a>                          : 32;
<a name="l01059"></a><a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#af1ce3508275fe27c21bc3e4e3d5a84e0">01059</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html#af1ce3508275fe27c21bc3e4e3d5a84e0">reserved_32_63</a>               : 32;
<a name="l01060"></a>01060 <span class="preprocessor">#endif</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp2.html#a0300786e4696b64236a03bf0335bd2cd">s</a>;
<a name="l01062"></a><a class="code" href="unioncvmx__mdabx__gp2.html#ad0c647acf9129b872809e4f0ee6f23ec">01062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp2_1_1cvmx__mdabx__gp2__s.html">cvmx_mdabx_gp2_s</a>               <a class="code" href="unioncvmx__mdabx__gp2.html#ad0c647acf9129b872809e4f0ee6f23ec">cnf75xx</a>;
<a name="l01063"></a>01063 };
<a name="l01064"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a42e61a386d94b9a3d63b18d6e1bf5f80">01064</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp2.html" title="cvmx_mdab::_gp2">cvmx_mdabx_gp2</a> <a class="code" href="unioncvmx__mdabx__gp2.html" title="cvmx_mdab::_gp2">cvmx_mdabx_gp2_t</a>;
<a name="l01065"></a>01065 <span class="comment"></span>
<a name="l01066"></a>01066 <span class="comment">/**</span>
<a name="l01067"></a>01067 <span class="comment"> * cvmx_mdab#_gp3</span>
<a name="l01068"></a>01068 <span class="comment"> *</span>
<a name="l01069"></a>01069 <span class="comment"> * General purpose scratch register.</span>
<a name="l01070"></a>01070 <span class="comment"> *</span>
<a name="l01071"></a>01071 <span class="comment"> */</span>
<a name="l01072"></a><a class="code" href="unioncvmx__mdabx__gp3.html">01072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp3.html" title="cvmx_mdab::_gp3">cvmx_mdabx_gp3</a> {
<a name="l01073"></a><a class="code" href="unioncvmx__mdabx__gp3.html#ae49b8a13cde0251936f4c14821c80066">01073</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp3.html#ae49b8a13cde0251936f4c14821c80066">u64</a>;
<a name="l01074"></a><a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html">cvmx_mdabx_gp3_s</a> {
<a name="l01075"></a>01075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a66aa2b0174065996f872e89c15d2289f">reserved_32_63</a>               : 32;
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a37c31bb45d57d7fb27659e62abc75f55">gp3</a>                          : 32; <span class="comment">/**&lt; Scratch register 3. */</span>
<a name="l01078"></a>01078 <span class="preprocessor">#else</span>
<a name="l01079"></a><a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a37c31bb45d57d7fb27659e62abc75f55">01079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a37c31bb45d57d7fb27659e62abc75f55">gp3</a>                          : 32;
<a name="l01080"></a><a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a66aa2b0174065996f872e89c15d2289f">01080</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html#a66aa2b0174065996f872e89c15d2289f">reserved_32_63</a>               : 32;
<a name="l01081"></a>01081 <span class="preprocessor">#endif</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp3.html#a86fe014ba5aa7dfdd3267ede07638a3d">s</a>;
<a name="l01083"></a><a class="code" href="unioncvmx__mdabx__gp3.html#abe2fe85068ca1852f8bba04d9372abe0">01083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp3_1_1cvmx__mdabx__gp3__s.html">cvmx_mdabx_gp3_s</a>               <a class="code" href="unioncvmx__mdabx__gp3.html#abe2fe85068ca1852f8bba04d9372abe0">cnf75xx</a>;
<a name="l01084"></a>01084 };
<a name="l01085"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a28b5a6eea93096fa905117df7bd2c58b">01085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp3.html" title="cvmx_mdab::_gp3">cvmx_mdabx_gp3</a> <a class="code" href="unioncvmx__mdabx__gp3.html" title="cvmx_mdab::_gp3">cvmx_mdabx_gp3_t</a>;
<a name="l01086"></a>01086 <span class="comment"></span>
<a name="l01087"></a>01087 <span class="comment">/**</span>
<a name="l01088"></a>01088 <span class="comment"> * cvmx_mdab#_gp4</span>
<a name="l01089"></a>01089 <span class="comment"> *</span>
<a name="l01090"></a>01090 <span class="comment"> * General purpose scratch register.</span>
<a name="l01091"></a>01091 <span class="comment"> *</span>
<a name="l01092"></a>01092 <span class="comment"> */</span>
<a name="l01093"></a><a class="code" href="unioncvmx__mdabx__gp4.html">01093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp4.html" title="cvmx_mdab::_gp4">cvmx_mdabx_gp4</a> {
<a name="l01094"></a><a class="code" href="unioncvmx__mdabx__gp4.html#ade44862c802bc37f39e0def4fd43edd9">01094</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp4.html#ade44862c802bc37f39e0def4fd43edd9">u64</a>;
<a name="l01095"></a><a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html">01095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html">cvmx_mdabx_gp4_s</a> {
<a name="l01096"></a>01096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#a6c8baab0463b11270a1e1716b4bf658d">reserved_32_63</a>               : 32;
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#adac29214f8516fcdc7d3de01dbde7930">gp4</a>                          : 32; <span class="comment">/**&lt; Scratch register 4. */</span>
<a name="l01099"></a>01099 <span class="preprocessor">#else</span>
<a name="l01100"></a><a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#adac29214f8516fcdc7d3de01dbde7930">01100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#adac29214f8516fcdc7d3de01dbde7930">gp4</a>                          : 32;
<a name="l01101"></a><a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#a6c8baab0463b11270a1e1716b4bf658d">01101</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html#a6c8baab0463b11270a1e1716b4bf658d">reserved_32_63</a>               : 32;
<a name="l01102"></a>01102 <span class="preprocessor">#endif</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp4.html#add528e021a1502efb3f1d4897ebc69f6">s</a>;
<a name="l01104"></a><a class="code" href="unioncvmx__mdabx__gp4.html#a2d778d93c440db06af19dce6980a63bd">01104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp4_1_1cvmx__mdabx__gp4__s.html">cvmx_mdabx_gp4_s</a>               <a class="code" href="unioncvmx__mdabx__gp4.html#a2d778d93c440db06af19dce6980a63bd">cnf75xx</a>;
<a name="l01105"></a>01105 };
<a name="l01106"></a><a class="code" href="cvmx-mdabx-defs_8h.html#abbb4d7fc4ff61115a9e78ccd5402dd5a">01106</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp4.html" title="cvmx_mdab::_gp4">cvmx_mdabx_gp4</a> <a class="code" href="unioncvmx__mdabx__gp4.html" title="cvmx_mdab::_gp4">cvmx_mdabx_gp4_t</a>;
<a name="l01107"></a>01107 <span class="comment"></span>
<a name="l01108"></a>01108 <span class="comment">/**</span>
<a name="l01109"></a>01109 <span class="comment"> * cvmx_mdab#_gp5</span>
<a name="l01110"></a>01110 <span class="comment"> *</span>
<a name="l01111"></a>01111 <span class="comment"> * General purpose scratch register.</span>
<a name="l01112"></a>01112 <span class="comment"> *</span>
<a name="l01113"></a>01113 <span class="comment"> */</span>
<a name="l01114"></a><a class="code" href="unioncvmx__mdabx__gp5.html">01114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp5.html" title="cvmx_mdab::_gp5">cvmx_mdabx_gp5</a> {
<a name="l01115"></a><a class="code" href="unioncvmx__mdabx__gp5.html#ada372c1d8c300f854631ba555f273f6a">01115</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp5.html#ada372c1d8c300f854631ba555f273f6a">u64</a>;
<a name="l01116"></a><a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html">01116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html">cvmx_mdabx_gp5_s</a> {
<a name="l01117"></a>01117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#ac2548bc46706cca2c0b0585d27ad2571">reserved_32_63</a>               : 32;
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#a37cc8f48394c32878683fe3c23a1f7fb">gp5</a>                          : 32; <span class="comment">/**&lt; Scratch register 5. */</span>
<a name="l01120"></a>01120 <span class="preprocessor">#else</span>
<a name="l01121"></a><a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#a37cc8f48394c32878683fe3c23a1f7fb">01121</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#a37cc8f48394c32878683fe3c23a1f7fb">gp5</a>                          : 32;
<a name="l01122"></a><a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#ac2548bc46706cca2c0b0585d27ad2571">01122</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html#ac2548bc46706cca2c0b0585d27ad2571">reserved_32_63</a>               : 32;
<a name="l01123"></a>01123 <span class="preprocessor">#endif</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp5.html#ab8e339221197796eb305977b354101b7">s</a>;
<a name="l01125"></a><a class="code" href="unioncvmx__mdabx__gp5.html#a228883ef7c9b77be80c56e49f853ff9f">01125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp5_1_1cvmx__mdabx__gp5__s.html">cvmx_mdabx_gp5_s</a>               <a class="code" href="unioncvmx__mdabx__gp5.html#a228883ef7c9b77be80c56e49f853ff9f">cnf75xx</a>;
<a name="l01126"></a>01126 };
<a name="l01127"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a58b0144660c1b4e513de6e4ed8673b35">01127</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp5.html" title="cvmx_mdab::_gp5">cvmx_mdabx_gp5</a> <a class="code" href="unioncvmx__mdabx__gp5.html" title="cvmx_mdab::_gp5">cvmx_mdabx_gp5_t</a>;
<a name="l01128"></a>01128 <span class="comment"></span>
<a name="l01129"></a>01129 <span class="comment">/**</span>
<a name="l01130"></a>01130 <span class="comment"> * cvmx_mdab#_gp6</span>
<a name="l01131"></a>01131 <span class="comment"> *</span>
<a name="l01132"></a>01132 <span class="comment"> * General purpose scratch register.</span>
<a name="l01133"></a>01133 <span class="comment"> *</span>
<a name="l01134"></a>01134 <span class="comment"> */</span>
<a name="l01135"></a><a class="code" href="unioncvmx__mdabx__gp6.html">01135</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp6.html" title="cvmx_mdab::_gp6">cvmx_mdabx_gp6</a> {
<a name="l01136"></a><a class="code" href="unioncvmx__mdabx__gp6.html#ad0b0beb78b7152356d714eb64aa94795">01136</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp6.html#ad0b0beb78b7152356d714eb64aa94795">u64</a>;
<a name="l01137"></a><a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html">cvmx_mdabx_gp6_s</a> {
<a name="l01138"></a>01138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#ad5c691d81df807bb6b7e63b177aed250">reserved_32_63</a>               : 32;
<a name="l01140"></a>01140     uint64_t <a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#a06c818159133a87d96c8ae9f42b76b65">gp6</a>                          : 32; <span class="comment">/**&lt; Scratch register 6. */</span>
<a name="l01141"></a>01141 <span class="preprocessor">#else</span>
<a name="l01142"></a><a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#a06c818159133a87d96c8ae9f42b76b65">01142</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#a06c818159133a87d96c8ae9f42b76b65">gp6</a>                          : 32;
<a name="l01143"></a><a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#ad5c691d81df807bb6b7e63b177aed250">01143</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html#ad5c691d81df807bb6b7e63b177aed250">reserved_32_63</a>               : 32;
<a name="l01144"></a>01144 <span class="preprocessor">#endif</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp6.html#a73347c7d229cdd2b8b57ac5cde62a83e">s</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__mdabx__gp6.html#a09cb21c043ce9e4dfe52a119e2077599">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp6_1_1cvmx__mdabx__gp6__s.html">cvmx_mdabx_gp6_s</a>               <a class="code" href="unioncvmx__mdabx__gp6.html#a09cb21c043ce9e4dfe52a119e2077599">cnf75xx</a>;
<a name="l01147"></a>01147 };
<a name="l01148"></a><a class="code" href="cvmx-mdabx-defs_8h.html#abd5ab9eb22405feda2724c00e64d2acf">01148</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp6.html" title="cvmx_mdab::_gp6">cvmx_mdabx_gp6</a> <a class="code" href="unioncvmx__mdabx__gp6.html" title="cvmx_mdab::_gp6">cvmx_mdabx_gp6_t</a>;
<a name="l01149"></a>01149 <span class="comment"></span>
<a name="l01150"></a>01150 <span class="comment">/**</span>
<a name="l01151"></a>01151 <span class="comment"> * cvmx_mdab#_gp7</span>
<a name="l01152"></a>01152 <span class="comment"> *</span>
<a name="l01153"></a>01153 <span class="comment"> * General purpose scratch register.</span>
<a name="l01154"></a>01154 <span class="comment"> *</span>
<a name="l01155"></a>01155 <span class="comment"> */</span>
<a name="l01156"></a><a class="code" href="unioncvmx__mdabx__gp7.html">01156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp7.html" title="cvmx_mdab::_gp7">cvmx_mdabx_gp7</a> {
<a name="l01157"></a><a class="code" href="unioncvmx__mdabx__gp7.html#a0844b76847f46595ff0625bc0e715b2f">01157</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gp7.html#a0844b76847f46595ff0625bc0e715b2f">u64</a>;
<a name="l01158"></a><a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html">cvmx_mdabx_gp7_s</a> {
<a name="l01159"></a>01159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afab461272e714b7ac0c6accb2ecfa17f">reserved_32_63</a>               : 32;
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afdd8325ad7636f7d7f9a8fcbb93ec709">gp7</a>                          : 32; <span class="comment">/**&lt; Scratch register 7. */</span>
<a name="l01162"></a>01162 <span class="preprocessor">#else</span>
<a name="l01163"></a><a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afdd8325ad7636f7d7f9a8fcbb93ec709">01163</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afdd8325ad7636f7d7f9a8fcbb93ec709">gp7</a>                          : 32;
<a name="l01164"></a><a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afab461272e714b7ac0c6accb2ecfa17f">01164</a>     uint64_t <a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html#afab461272e714b7ac0c6accb2ecfa17f">reserved_32_63</a>               : 32;
<a name="l01165"></a>01165 <span class="preprocessor">#endif</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gp7.html#a92d31b935d9ee1f67728c9dbbad5123d">s</a>;
<a name="l01167"></a><a class="code" href="unioncvmx__mdabx__gp7.html#afc154055b72e8c650c115d6f29897726">01167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gp7_1_1cvmx__mdabx__gp7__s.html">cvmx_mdabx_gp7_s</a>               <a class="code" href="unioncvmx__mdabx__gp7.html#afc154055b72e8c650c115d6f29897726">cnf75xx</a>;
<a name="l01168"></a>01168 };
<a name="l01169"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a1cb55ad90583c39e5961a8f375f69ce6">01169</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gp7.html" title="cvmx_mdab::_gp7">cvmx_mdabx_gp7</a> <a class="code" href="unioncvmx__mdabx__gp7.html" title="cvmx_mdab::_gp7">cvmx_mdabx_gp7_t</a>;
<a name="l01170"></a>01170 <span class="comment"></span>
<a name="l01171"></a>01171 <span class="comment">/**</span>
<a name="l01172"></a>01172 <span class="comment"> * cvmx_mdab#_gpio_in</span>
<a name="l01173"></a>01173 <span class="comment"> *</span>
<a name="l01174"></a>01174 <span class="comment"> * DSP GPIO input register, allows DSP to read data from other hosts.</span>
<a name="l01175"></a>01175 <span class="comment"> *</span>
<a name="l01176"></a>01176 <span class="comment"> */</span>
<a name="l01177"></a><a class="code" href="unioncvmx__mdabx__gpio__in.html">01177</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gpio__in.html" title="cvmx_mdab::_gpio_in">cvmx_mdabx_gpio_in</a> {
<a name="l01178"></a><a class="code" href="unioncvmx__mdabx__gpio__in.html#aaa1498ccc479dc9e7631a4f702efcd8b">01178</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gpio__in.html#aaa1498ccc479dc9e7631a4f702efcd8b">u64</a>;
<a name="l01179"></a><a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html">01179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html">cvmx_mdabx_gpio_in_s</a> {
<a name="l01180"></a>01180 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#a83727b88ebd656ce7a95b48fe5cce4cc">reserved_32_63</a>               : 32;
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#ac59a752812dea98305c3e9b71215adb3">gpio_in</a>                      : 32; <span class="comment">/**&lt; DSP GPIO input register, allows DSP to read data from other hosts. */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#else</span>
<a name="l01184"></a><a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#ac59a752812dea98305c3e9b71215adb3">01184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#ac59a752812dea98305c3e9b71215adb3">gpio_in</a>                      : 32;
<a name="l01185"></a><a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#a83727b88ebd656ce7a95b48fe5cce4cc">01185</a>     uint64_t <a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html#a83727b88ebd656ce7a95b48fe5cce4cc">reserved_32_63</a>               : 32;
<a name="l01186"></a>01186 <span class="preprocessor">#endif</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gpio__in.html#a30629c0f3c071493559192c503dc386c">s</a>;
<a name="l01188"></a><a class="code" href="unioncvmx__mdabx__gpio__in.html#a4f7641ca8a0d0c1b9267eaa50f49771b">01188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gpio__in_1_1cvmx__mdabx__gpio__in__s.html">cvmx_mdabx_gpio_in_s</a>           <a class="code" href="unioncvmx__mdabx__gpio__in.html#a4f7641ca8a0d0c1b9267eaa50f49771b">cnf75xx</a>;
<a name="l01189"></a>01189 };
<a name="l01190"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ac5128ff9d170c2953e791830872327df">01190</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gpio__in.html" title="cvmx_mdab::_gpio_in">cvmx_mdabx_gpio_in</a> <a class="code" href="unioncvmx__mdabx__gpio__in.html" title="cvmx_mdab::_gpio_in">cvmx_mdabx_gpio_in_t</a>;
<a name="l01191"></a>01191 <span class="comment"></span>
<a name="l01192"></a>01192 <span class="comment">/**</span>
<a name="l01193"></a>01193 <span class="comment"> * cvmx_mdab#_gpio_out</span>
<a name="l01194"></a>01194 <span class="comment"> *</span>
<a name="l01195"></a>01195 <span class="comment"> * DSP GPIO output register, allows DSP to output data for other hosts.</span>
<a name="l01196"></a>01196 <span class="comment"> *</span>
<a name="l01197"></a>01197 <span class="comment"> */</span>
<a name="l01198"></a><a class="code" href="unioncvmx__mdabx__gpio__out.html">01198</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gpio__out.html" title="cvmx_mdab::_gpio_out">cvmx_mdabx_gpio_out</a> {
<a name="l01199"></a><a class="code" href="unioncvmx__mdabx__gpio__out.html#aee2260d0e53a2a6ef6b6848de1808909">01199</a>     uint64_t <a class="code" href="unioncvmx__mdabx__gpio__out.html#aee2260d0e53a2a6ef6b6848de1808909">u64</a>;
<a name="l01200"></a><a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html">cvmx_mdabx_gpio_out_s</a> {
<a name="l01201"></a>01201 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#ae38da054019288c064bec8e823d2e972">reserved_32_63</a>               : 32;
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#a78631ec973f5b5c8620c0e3ca465f1b8">gpio_out</a>                     : 32; <span class="comment">/**&lt; DSP GPIO output register, allows DSP to output data for other hosts. */</span>
<a name="l01204"></a>01204 <span class="preprocessor">#else</span>
<a name="l01205"></a><a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#a78631ec973f5b5c8620c0e3ca465f1b8">01205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#a78631ec973f5b5c8620c0e3ca465f1b8">gpio_out</a>                     : 32;
<a name="l01206"></a><a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#ae38da054019288c064bec8e823d2e972">01206</a>     uint64_t <a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html#ae38da054019288c064bec8e823d2e972">reserved_32_63</a>               : 32;
<a name="l01207"></a>01207 <span class="preprocessor">#endif</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__gpio__out.html#a6f4d6d567c5b7a9b45e004ea952cb63d">s</a>;
<a name="l01209"></a><a class="code" href="unioncvmx__mdabx__gpio__out.html#a3439bb923988af9112a3a39a669d4155">01209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__gpio__out_1_1cvmx__mdabx__gpio__out__s.html">cvmx_mdabx_gpio_out_s</a>          <a class="code" href="unioncvmx__mdabx__gpio__out.html#a3439bb923988af9112a3a39a669d4155">cnf75xx</a>;
<a name="l01210"></a>01210 };
<a name="l01211"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a191d536137d77eb0f5e0d59de13ffd9a">01211</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__gpio__out.html" title="cvmx_mdab::_gpio_out">cvmx_mdabx_gpio_out</a> <a class="code" href="unioncvmx__mdabx__gpio__out.html" title="cvmx_mdab::_gpio_out">cvmx_mdabx_gpio_out_t</a>;
<a name="l01212"></a>01212 <span class="comment"></span>
<a name="l01213"></a>01213 <span class="comment">/**</span>
<a name="l01214"></a>01214 <span class="comment"> * cvmx_mdab#_id</span>
<a name="l01215"></a>01215 <span class="comment"> *</span>
<a name="l01216"></a>01216 <span class="comment"> * MDAB ID Register.</span>
<a name="l01217"></a>01217 <span class="comment"> *</span>
<a name="l01218"></a>01218 <span class="comment"> */</span>
<a name="l01219"></a><a class="code" href="unioncvmx__mdabx__id.html">01219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__id.html" title="cvmx_mdab::_id">cvmx_mdabx_id</a> {
<a name="l01220"></a><a class="code" href="unioncvmx__mdabx__id.html#a5cb6637b96d73092d2e6670ef235e885">01220</a>     uint64_t <a class="code" href="unioncvmx__mdabx__id.html#a5cb6637b96d73092d2e6670ef235e885">u64</a>;
<a name="l01221"></a><a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html">01221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html">cvmx_mdabx_id_s</a> {
<a name="l01222"></a>01222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#a0326a82ff6a8808fac17003d8ccae966">reserved_5_63</a>                : 59;
<a name="l01224"></a>01224     uint64_t <a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#ae40ddb401ea0e61a680b33049603506e">mdb_id</a>                       : 5;  <span class="comment">/**&lt; MDAB ID register. */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#else</span>
<a name="l01226"></a><a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#ae40ddb401ea0e61a680b33049603506e">01226</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#ae40ddb401ea0e61a680b33049603506e">mdb_id</a>                       : 5;
<a name="l01227"></a><a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#a0326a82ff6a8808fac17003d8ccae966">01227</a>     uint64_t <a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html#a0326a82ff6a8808fac17003d8ccae966">reserved_5_63</a>                : 59;
<a name="l01228"></a>01228 <span class="preprocessor">#endif</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__id.html#a697fe2460a5de68cdffc95139975b829">s</a>;
<a name="l01230"></a><a class="code" href="unioncvmx__mdabx__id.html#aba5b5557e4bfa6a9b4912798f0d9a232">01230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__id_1_1cvmx__mdabx__id__s.html">cvmx_mdabx_id_s</a>                <a class="code" href="unioncvmx__mdabx__id.html#aba5b5557e4bfa6a9b4912798f0d9a232">cnf75xx</a>;
<a name="l01231"></a>01231 };
<a name="l01232"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a8aa98c34e54aa5bde0e98db6d2dcd527">01232</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__id.html" title="cvmx_mdab::_id">cvmx_mdabx_id</a> <a class="code" href="unioncvmx__mdabx__id.html" title="cvmx_mdab::_id">cvmx_mdabx_id_t</a>;
<a name="l01233"></a>01233 <span class="comment"></span>
<a name="l01234"></a>01234 <span class="comment">/**</span>
<a name="l01235"></a>01235 <span class="comment"> * cvmx_mdab#_imem_array#</span>
<a name="l01236"></a>01236 <span class="comment"> *</span>
<a name="l01237"></a>01237 <span class="comment"> * This address range provides cnMIPS cores access to any MDAB instruction memory array. Intended</span>
<a name="l01238"></a>01238 <span class="comment"> * for debug purposes only since RSL accesses are slow.</span>
<a name="l01239"></a>01239 <span class="comment"> *</span>
<a name="l01240"></a>01240 <span class="comment"> * When generating RSL addresses software should use the following equation:</span>
<a name="l01241"></a>01241 <span class="comment"> *   rsl_byte_address = 0x11800_B400_0000 + (MDAB-ID[4:0] &lt;&lt; 19) + (MEMTYP &lt;&lt; 18) +</span>
<a name="l01242"></a>01242 <span class="comment"> * (8B_OFFSET[14:0] &lt;&lt; 3)</span>
<a name="l01243"></a>01243 <span class="comment"> *</span>
<a name="l01244"></a>01244 <span class="comment"> * where</span>
<a name="l01245"></a>01245 <span class="comment"> *</span>
<a name="l01246"></a>01246 <span class="comment"> * MEMTYP:</span>
<a name="l01247"></a>01247 <span class="comment"> * _ 0 = IMEM</span>
<a name="l01248"></a>01248 <span class="comment"> * _ 1 = DMEM</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> * MDAB-ID:</span>
<a name="l01251"></a>01251 <span class="comment"> *</span>
<a name="l01252"></a>01252 <span class="comment"> * _ [0..13, 15..16] = cnMBP2[0..15]</span>
<a name="l01253"></a>01253 <span class="comment"> * _ [14, 17] = cnSBP2[0,1]</span>
<a name="l01254"></a>01254 <span class="comment"> *</span>
<a name="l01255"></a>01255 <span class="comment"> * Software must also be sure to restrict the 8B_OFFSET (based on DSPTYPE/RAMTYPE) as</span>
<a name="l01256"></a>01256 <span class="comment"> * follows:</span>
<a name="l01257"></a>01257 <span class="comment"> *     &lt;pre&gt;</span>
<a name="l01258"></a>01258 <span class="comment"> *       DSPTYPE    RAMTYPE   8B_OFFSET[14:0] (range)</span>
<a name="l01259"></a>01259 <span class="comment"> *     ------------------------------------------</span>
<a name="l01260"></a>01260 <span class="comment"> *       cnMBP2       DMEM     [16K..(32K-1)]</span>
<a name="l01261"></a>01261 <span class="comment"> *       cnMBP2       IMEM     [0..(32K-1)]</span>
<a name="l01262"></a>01262 <span class="comment"> *       cnSBP2       DMEM     [0..(32K-1)]</span>
<a name="l01263"></a>01263 <span class="comment"> *       cnSBP2       IMEM     [0..(8K-1)]</span>
<a name="l01264"></a>01264 <span class="comment"> *</span>
<a name="l01265"></a>01265 <span class="comment"> *     &lt;/pre&gt;</span>
<a name="l01266"></a>01266 <span class="comment"> */</span>
<a name="l01267"></a><a class="code" href="unioncvmx__mdabx__imem__arrayx.html">01267</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__imem__arrayx.html" title="cvmx_mdab::_imem_array#">cvmx_mdabx_imem_arrayx</a> {
<a name="l01268"></a><a class="code" href="unioncvmx__mdabx__imem__arrayx.html#ace545b9ce930f660edc2d3836fe63ecf">01268</a>     uint64_t <a class="code" href="unioncvmx__mdabx__imem__arrayx.html#ace545b9ce930f660edc2d3836fe63ecf">u64</a>;
<a name="l01269"></a><a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html">01269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html">cvmx_mdabx_imem_arrayx_s</a> {
<a name="l01270"></a>01270 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html#a89ff1173a1bf51bc440f6e8d8420a363">qword</a>                        : 64; <span class="comment">/**&lt; Quad-word (8B) data from DSP data memory. */</span>
<a name="l01272"></a>01272 <span class="preprocessor">#else</span>
<a name="l01273"></a><a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html#a89ff1173a1bf51bc440f6e8d8420a363">01273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html#a89ff1173a1bf51bc440f6e8d8420a363">qword</a>                        : 64;
<a name="l01274"></a>01274 <span class="preprocessor">#endif</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__imem__arrayx.html#a4adb6d5cb3d47f62441314e2f958219f">s</a>;
<a name="l01276"></a><a class="code" href="unioncvmx__mdabx__imem__arrayx.html#a3024591d78a72f5414332a8d71387685">01276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__imem__arrayx_1_1cvmx__mdabx__imem__arrayx__s.html">cvmx_mdabx_imem_arrayx_s</a>       <a class="code" href="unioncvmx__mdabx__imem__arrayx.html#a3024591d78a72f5414332a8d71387685">cnf75xx</a>;
<a name="l01277"></a>01277 };
<a name="l01278"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a39a081ce4fe423f40b83d26335f9f300">01278</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__imem__arrayx.html" title="cvmx_mdab::_imem_array#">cvmx_mdabx_imem_arrayx</a> <a class="code" href="unioncvmx__mdabx__imem__arrayx.html" title="cvmx_mdab::_imem_array#">cvmx_mdabx_imem_arrayx_t</a>;
<a name="l01279"></a>01279 <span class="comment"></span>
<a name="l01280"></a>01280 <span class="comment">/**</span>
<a name="l01281"></a>01281 <span class="comment"> * cvmx_mdab#_int_ena_w1c</span>
<a name="l01282"></a>01282 <span class="comment"> *</span>
<a name="l01283"></a>01283 <span class="comment"> * This register is used to clear MDAB progammable interrupt enables for the MDAB_INT_SUM bits.</span>
<a name="l01284"></a>01284 <span class="comment"> *</span>
<a name="l01285"></a>01285 <span class="comment"> */</span>
<a name="l01286"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1c.html">01286</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__ena__w1c.html" title="cvmx_mdab::_int_ena_w1c">cvmx_mdabx_int_ena_w1c</a> {
<a name="l01287"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1c.html#a031ec563c362f8a255c6de51446cb294">01287</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__ena__w1c.html#a031ec563c362f8a255c6de51446cb294">u64</a>;
<a name="l01288"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html">01288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html">cvmx_mdabx_int_ena_w1c_s</a> {
<a name="l01289"></a>01289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aa9f01407715ae36700099338d8e63f7f">reserved_13_63</a>               : 51;
<a name="l01291"></a>01291     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ab68195512d02458b35782a88dac4700e">job_rdy1</a>                     : 1;  <span class="comment">/**&lt; Reads or clears the enable for the MDABx_INT_SUM[JOB_RDY1] interrupt bit. */</span>
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a63c5dc70f19ada081140244c7ac25c86">job_rdy0</a>                     : 1;  <span class="comment">/**&lt; Reads or clears the enable for the MDABx_INT_SUM[JOB_RDY0] interrupt bit. */</span>
<a name="l01293"></a>01293     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aafa1cc95b26ad4f01845034d175b235a">wr_dma_uflow</a>                 : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[WR_DMA_UFLOW]. */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ac0910de341f2383799b094ec9544ba98">wr_dma_oflow</a>                 : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[WR_DMA_OFLOW]. */</span>
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a3749f2336b41826d164ff55b50fc308a">wr_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[WR_DMA_LAST_DONE]. */</span>
<a name="l01296"></a>01296     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ae0d70b8b7e0a8d88f73dd3d8dfbc4368">wr_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[WR_DMA_SLICE_DONE]. */</span>
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1477daa915e6e262ea474c02b30cdad3">wr_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[WR_DMA_PENDING]. */</span>
<a name="l01298"></a>01298     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#afe45f2c55baf0238374e996cd6851b6a">rd_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[RD_DMA_LAST_DONE]. */</span>
<a name="l01299"></a>01299     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a08e42876350d0a7d859d89bbd0c81be8">rd_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[RD_DMA_SLICE_DONE]. */</span>
<a name="l01300"></a>01300     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1ee27e8c8315e92fd97b44de28ce6186">rd_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[RD_DMA_PENDING]. */</span>
<a name="l01301"></a>01301     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a87c6c036c1271b3ce6c49e30e1ea5261">cfg_dma_last_done</a>            : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[CFG_DMA_LAST_DONE]. */</span>
<a name="l01302"></a>01302     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aea96ff47313b272a9d35a1dc8ec8d3fe">cfg_dma_slice_done</a>           : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[CFG_DMA_SLICE_DONE]. */</span>
<a name="l01303"></a>01303     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a2dd7277821ee4a2ca5cae08babb895a0">cfg_dma_pending</a>              : 1;  <span class="comment">/**&lt; Reads or clears enables for the MDABx_INT_SUM[CFG_DMA_PENDING]. */</span>
<a name="l01304"></a>01304 <span class="preprocessor">#else</span>
<a name="l01305"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a2dd7277821ee4a2ca5cae08babb895a0">01305</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a2dd7277821ee4a2ca5cae08babb895a0">cfg_dma_pending</a>              : 1;
<a name="l01306"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aea96ff47313b272a9d35a1dc8ec8d3fe">01306</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aea96ff47313b272a9d35a1dc8ec8d3fe">cfg_dma_slice_done</a>           : 1;
<a name="l01307"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a87c6c036c1271b3ce6c49e30e1ea5261">01307</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a87c6c036c1271b3ce6c49e30e1ea5261">cfg_dma_last_done</a>            : 1;
<a name="l01308"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1ee27e8c8315e92fd97b44de28ce6186">01308</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1ee27e8c8315e92fd97b44de28ce6186">rd_dma_pending</a>               : 1;
<a name="l01309"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a08e42876350d0a7d859d89bbd0c81be8">01309</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a08e42876350d0a7d859d89bbd0c81be8">rd_dma_slice_done</a>            : 1;
<a name="l01310"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#afe45f2c55baf0238374e996cd6851b6a">01310</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#afe45f2c55baf0238374e996cd6851b6a">rd_dma_last_done</a>             : 1;
<a name="l01311"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1477daa915e6e262ea474c02b30cdad3">01311</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a1477daa915e6e262ea474c02b30cdad3">wr_dma_pending</a>               : 1;
<a name="l01312"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ae0d70b8b7e0a8d88f73dd3d8dfbc4368">01312</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ae0d70b8b7e0a8d88f73dd3d8dfbc4368">wr_dma_slice_done</a>            : 1;
<a name="l01313"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a3749f2336b41826d164ff55b50fc308a">01313</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a3749f2336b41826d164ff55b50fc308a">wr_dma_last_done</a>             : 1;
<a name="l01314"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ac0910de341f2383799b094ec9544ba98">01314</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ac0910de341f2383799b094ec9544ba98">wr_dma_oflow</a>                 : 1;
<a name="l01315"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aafa1cc95b26ad4f01845034d175b235a">01315</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aafa1cc95b26ad4f01845034d175b235a">wr_dma_uflow</a>                 : 1;
<a name="l01316"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a63c5dc70f19ada081140244c7ac25c86">01316</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#a63c5dc70f19ada081140244c7ac25c86">job_rdy0</a>                     : 1;
<a name="l01317"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ab68195512d02458b35782a88dac4700e">01317</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#ab68195512d02458b35782a88dac4700e">job_rdy1</a>                     : 1;
<a name="l01318"></a><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aa9f01407715ae36700099338d8e63f7f">01318</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html#aa9f01407715ae36700099338d8e63f7f">reserved_13_63</a>               : 51;
<a name="l01319"></a>01319 <span class="preprocessor">#endif</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__ena__w1c.html#a488686a15fb0fa8860c7a99da928bc91">s</a>;
<a name="l01321"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1c.html#adb57c8f560be662584baa4426b07201f">01321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__ena__w1c_1_1cvmx__mdabx__int__ena__w1c__s.html">cvmx_mdabx_int_ena_w1c_s</a>       <a class="code" href="unioncvmx__mdabx__int__ena__w1c.html#adb57c8f560be662584baa4426b07201f">cnf75xx</a>;
<a name="l01322"></a>01322 };
<a name="l01323"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a70af5c9cb7ce75501e86efc9720e7613">01323</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__ena__w1c.html" title="cvmx_mdab::_int_ena_w1c">cvmx_mdabx_int_ena_w1c</a> <a class="code" href="unioncvmx__mdabx__int__ena__w1c.html" title="cvmx_mdab::_int_ena_w1c">cvmx_mdabx_int_ena_w1c_t</a>;
<a name="l01324"></a>01324 <span class="comment"></span>
<a name="l01325"></a>01325 <span class="comment">/**</span>
<a name="l01326"></a>01326 <span class="comment"> * cvmx_mdab#_int_ena_w1s</span>
<a name="l01327"></a>01327 <span class="comment"> *</span>
<a name="l01328"></a>01328 <span class="comment"> * This register is used to set MDAB progammable interrupt enables for the MDAB_INT_SUM bits.</span>
<a name="l01329"></a>01329 <span class="comment"> *</span>
<a name="l01330"></a>01330 <span class="comment"> */</span>
<a name="l01331"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1s.html">01331</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__ena__w1s.html" title="cvmx_mdab::_int_ena_w1s">cvmx_mdabx_int_ena_w1s</a> {
<a name="l01332"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1s.html#a3956c1fdf6210d46ef9a41fff0f67e65">01332</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__ena__w1s.html#a3956c1fdf6210d46ef9a41fff0f67e65">u64</a>;
<a name="l01333"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html">01333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html">cvmx_mdabx_int_ena_w1s_s</a> {
<a name="l01334"></a>01334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0cbd6ff2500d6ae75e53b753bc5bd999">reserved_13_63</a>               : 51;
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a68088190e86093fad5d47b937350a66f">job_rdy1</a>                     : 1;  <span class="comment">/**&lt; Reads or sets the enable for the MDABx_INT_SUM[JOB_RDY1] interrupt bit. */</span>
<a name="l01337"></a>01337     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#aa603ea0ebd953f60855fd9ccda1b670f">job_rdy0</a>                     : 1;  <span class="comment">/**&lt; Reads or sets the enable for the MDABx_INT_SUM[JOB_RDY0] interrupt bit. */</span>
<a name="l01338"></a>01338     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a20181a734fcac4a9b3732b8cfda6ce14">wr_dma_uflow</a>                 : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[WR_DMA_UFLOW]. */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a61b53631fe85b16c0966ff5a86ca8e11">wr_dma_oflow</a>                 : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[WR_DMA_OFLOW]. */</span>
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a426c4d8c3aeb15a299035c8e6e440708">wr_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[WR_DMA_LAST_DONE]. Note that this interrupt</span>
<a name="l01341"></a>01341 <span class="comment">                                                         bit will not get</span>
<a name="l01342"></a>01342 <span class="comment">                                                         set at the end of a store local operation. */</span>
<a name="l01343"></a>01343     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ac5099392bd2c89c5cdba234eaefd51b7">wr_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[WR_DMA_SLICE_DONE]. Note that this interrupt</span>
<a name="l01344"></a>01344 <span class="comment">                                                         bit will not get</span>
<a name="l01345"></a>01345 <span class="comment">                                                         set at the end of a store local operation. */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0c481a0a1747766922f4f226348016f8">wr_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[WR_DMA_PENDING]. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a854f232b64a8ab2cb4c352aa06364290">rd_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[RD_DMA_LAST_DONE].  Note that this interrupt</span>
<a name="l01348"></a>01348 <span class="comment">                                                         bit will not get</span>
<a name="l01349"></a>01349 <span class="comment">                                                         set at the end of a load local operation. */</span>
<a name="l01350"></a>01350     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a2588a0bb41116be0586fedc8e91587f5">rd_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[RD_DMA_SLICE_DONE].  Note that this interrupt</span>
<a name="l01351"></a>01351 <span class="comment">                                                         bit will not get</span>
<a name="l01352"></a>01352 <span class="comment">                                                         set at the end of a load local operation. */</span>
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae7accdd96e52645ea1b5cc4bfbbc0ffb">rd_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[RD_DMA_PENDING]. */</span>
<a name="l01354"></a>01354     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a10690760be10cc1d1146e08429cb7285">cfg_dma_last_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[CFG_DMA_LAST_DONE]. */</span>
<a name="l01355"></a>01355     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae990beca44d4a700971ad8355890966b">cfg_dma_slice_done</a>           : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[CFG_DMA_SLICE_DONE]. */</span>
<a name="l01356"></a>01356     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a3520194396f7ef35a1a15db78024bb22">cfg_dma_pending</a>              : 1;  <span class="comment">/**&lt; Reads or sets enables for the MDABx_INT_SUM[CFG_DMA_PENDING]. */</span>
<a name="l01357"></a>01357 <span class="preprocessor">#else</span>
<a name="l01358"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a3520194396f7ef35a1a15db78024bb22">01358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a3520194396f7ef35a1a15db78024bb22">cfg_dma_pending</a>              : 1;
<a name="l01359"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae990beca44d4a700971ad8355890966b">01359</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae990beca44d4a700971ad8355890966b">cfg_dma_slice_done</a>           : 1;
<a name="l01360"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a10690760be10cc1d1146e08429cb7285">01360</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a10690760be10cc1d1146e08429cb7285">cfg_dma_last_done</a>            : 1;
<a name="l01361"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae7accdd96e52645ea1b5cc4bfbbc0ffb">01361</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ae7accdd96e52645ea1b5cc4bfbbc0ffb">rd_dma_pending</a>               : 1;
<a name="l01362"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a2588a0bb41116be0586fedc8e91587f5">01362</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a2588a0bb41116be0586fedc8e91587f5">rd_dma_slice_done</a>            : 1;
<a name="l01363"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a854f232b64a8ab2cb4c352aa06364290">01363</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a854f232b64a8ab2cb4c352aa06364290">rd_dma_last_done</a>             : 1;
<a name="l01364"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0c481a0a1747766922f4f226348016f8">01364</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0c481a0a1747766922f4f226348016f8">wr_dma_pending</a>               : 1;
<a name="l01365"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ac5099392bd2c89c5cdba234eaefd51b7">01365</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#ac5099392bd2c89c5cdba234eaefd51b7">wr_dma_slice_done</a>            : 1;
<a name="l01366"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a426c4d8c3aeb15a299035c8e6e440708">01366</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a426c4d8c3aeb15a299035c8e6e440708">wr_dma_last_done</a>             : 1;
<a name="l01367"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a61b53631fe85b16c0966ff5a86ca8e11">01367</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a61b53631fe85b16c0966ff5a86ca8e11">wr_dma_oflow</a>                 : 1;
<a name="l01368"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a20181a734fcac4a9b3732b8cfda6ce14">01368</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a20181a734fcac4a9b3732b8cfda6ce14">wr_dma_uflow</a>                 : 1;
<a name="l01369"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#aa603ea0ebd953f60855fd9ccda1b670f">01369</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#aa603ea0ebd953f60855fd9ccda1b670f">job_rdy0</a>                     : 1;
<a name="l01370"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a68088190e86093fad5d47b937350a66f">01370</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a68088190e86093fad5d47b937350a66f">job_rdy1</a>                     : 1;
<a name="l01371"></a><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0cbd6ff2500d6ae75e53b753bc5bd999">01371</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html#a0cbd6ff2500d6ae75e53b753bc5bd999">reserved_13_63</a>               : 51;
<a name="l01372"></a>01372 <span class="preprocessor">#endif</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__ena__w1s.html#a287c24f5b94efba1201bcc609fb3f620">s</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__mdabx__int__ena__w1s.html#a1f302fb2aede4d81932d60b00b064648">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__ena__w1s_1_1cvmx__mdabx__int__ena__w1s__s.html">cvmx_mdabx_int_ena_w1s_s</a>       <a class="code" href="unioncvmx__mdabx__int__ena__w1s.html#a1f302fb2aede4d81932d60b00b064648">cnf75xx</a>;
<a name="l01375"></a>01375 };
<a name="l01376"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ade13c5f966971ac1507a112920136672">01376</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__ena__w1s.html" title="cvmx_mdab::_int_ena_w1s">cvmx_mdabx_int_ena_w1s</a> <a class="code" href="unioncvmx__mdabx__int__ena__w1s.html" title="cvmx_mdab::_int_ena_w1s">cvmx_mdabx_int_ena_w1s_t</a>;
<a name="l01377"></a>01377 <span class="comment"></span>
<a name="l01378"></a>01378 <span class="comment">/**</span>
<a name="l01379"></a>01379 <span class="comment"> * cvmx_mdab#_int_sel</span>
<a name="l01380"></a>01380 <span class="comment"> *</span>
<a name="l01381"></a>01381 <span class="comment"> * This register is used to configure the MDAB interrupts to the DSP cores.</span>
<a name="l01382"></a>01382 <span class="comment"> *</span>
<a name="l01383"></a>01383 <span class="comment"> */</span>
<a name="l01384"></a><a class="code" href="unioncvmx__mdabx__int__sel.html">01384</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sel.html" title="cvmx_mdab::_int_sel">cvmx_mdabx_int_sel</a> {
<a name="l01385"></a><a class="code" href="unioncvmx__mdabx__int__sel.html#a5543fe44dcb9b9a058473ab4941bb40d">01385</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__sel.html#a5543fe44dcb9b9a058473ab4941bb40d">u64</a>;
<a name="l01386"></a><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html">01386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html">cvmx_mdabx_int_sel_s</a> {
<a name="l01387"></a>01387 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a8f108fbe2dac9f0179f9f0f6b9e9b399">reserved_3_63</a>                : 61;
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a2ada1f7264348385a822afed0e5a8c11">ld_lcl_trig_style</a>            : 1;  <span class="comment">/**&lt; Determines whether load local start/finish interrupts are level or</span>
<a name="l01390"></a>01390 <span class="comment">                                                         edge triggered:</span>
<a name="l01391"></a>01391 <span class="comment">                                                         0 = Level-sensitive.</span>
<a name="l01392"></a>01392 <span class="comment">                                                         1 = Edge-triggered.</span>
<a name="l01393"></a>01393 <span class="comment">                                                         NOTE: To ensure correct generation of outstanding interrupts, this bit must be programmed</span>
<a name="l01394"></a>01394 <span class="comment">                                                         prior</span>
<a name="l01395"></a>01395 <span class="comment">                                                         to initial configuration of the interrupt enable register. */</span>
<a name="l01396"></a>01396     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#ad6421e2f82bece1544ab9a640a3686dd">dma_int_trig_style</a>           : 1;  <span class="comment">/**&lt; Determines whether interrupts reported via MDAB()_INT_SUM are level or</span>
<a name="l01397"></a>01397 <span class="comment">                                                         edge triggered:</span>
<a name="l01398"></a>01398 <span class="comment">                                                         0 = Level-sensitive.</span>
<a name="l01399"></a>01399 <span class="comment">                                                         1 = Edge-triggered.</span>
<a name="l01400"></a>01400 <span class="comment">                                                         NOTE: To ensure correct generation of outstanding interrupts, this bit must be programmed</span>
<a name="l01401"></a>01401 <span class="comment">                                                         prior</span>
<a name="l01402"></a>01402 <span class="comment">                                                         to initial configuration of the interrupt enable register. */</span>
<a name="l01403"></a>01403     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#aa79fb435d27897d47478a55732c2fb85">int_level_sel</a>                : 1;  <span class="comment">/**&lt; Selects interrupt priority for MDAB()_INT_SUM interrupts.</span>
<a name="l01404"></a>01404 <span class="comment">                                                         0 = Level 1 interrupts.</span>
<a name="l01405"></a>01405 <span class="comment">                                                         1 = Level 2 interrupts.</span>
<a name="l01406"></a>01406 <span class="comment">                                                         NOTE: To ensure correct generation of outstanding interrupts, this bit must be programmed</span>
<a name="l01407"></a>01407 <span class="comment">                                                         prior</span>
<a name="l01408"></a>01408 <span class="comment">                                                         to initial configuration of the interrupt enable register. */</span>
<a name="l01409"></a>01409 <span class="preprocessor">#else</span>
<a name="l01410"></a><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#aa79fb435d27897d47478a55732c2fb85">01410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#aa79fb435d27897d47478a55732c2fb85">int_level_sel</a>                : 1;
<a name="l01411"></a><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#ad6421e2f82bece1544ab9a640a3686dd">01411</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#ad6421e2f82bece1544ab9a640a3686dd">dma_int_trig_style</a>           : 1;
<a name="l01412"></a><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a2ada1f7264348385a822afed0e5a8c11">01412</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a2ada1f7264348385a822afed0e5a8c11">ld_lcl_trig_style</a>            : 1;
<a name="l01413"></a><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a8f108fbe2dac9f0179f9f0f6b9e9b399">01413</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html#a8f108fbe2dac9f0179f9f0f6b9e9b399">reserved_3_63</a>                : 61;
<a name="l01414"></a>01414 <span class="preprocessor">#endif</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__sel.html#ad7b684198f3c1c0d94293cd27825e763">s</a>;
<a name="l01416"></a><a class="code" href="unioncvmx__mdabx__int__sel.html#a137c0a13f6d345c7d2efb38807f131be">01416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sel_1_1cvmx__mdabx__int__sel__s.html">cvmx_mdabx_int_sel_s</a>           <a class="code" href="unioncvmx__mdabx__int__sel.html#a137c0a13f6d345c7d2efb38807f131be">cnf75xx</a>;
<a name="l01417"></a>01417 };
<a name="l01418"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aa9c37cf07c08d35879bce527c30a773c">01418</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sel.html" title="cvmx_mdab::_int_sel">cvmx_mdabx_int_sel</a> <a class="code" href="unioncvmx__mdabx__int__sel.html" title="cvmx_mdab::_int_sel">cvmx_mdabx_int_sel_t</a>;
<a name="l01419"></a>01419 <span class="comment"></span>
<a name="l01420"></a>01420 <span class="comment">/**</span>
<a name="l01421"></a>01421 <span class="comment"> * cvmx_mdab#_int_src</span>
<a name="l01422"></a>01422 <span class="comment"> *</span>
<a name="l01423"></a>01423 <span class="comment"> * This register allows cnMIPS software or DSP software to trigger a software</span>
<a name="l01424"></a>01424 <span class="comment"> * generated interrupt.</span>
<a name="l01425"></a>01425 <span class="comment"> */</span>
<a name="l01426"></a><a class="code" href="unioncvmx__mdabx__int__src.html">01426</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__src.html" title="cvmx_mdab::_int_src">cvmx_mdabx_int_src</a> {
<a name="l01427"></a><a class="code" href="unioncvmx__mdabx__int__src.html#a1cd88890a9c0e743f952acdd135198ad">01427</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__src.html#a1cd88890a9c0e743f952acdd135198ad">u64</a>;
<a name="l01428"></a><a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html">01428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html">cvmx_mdabx_int_src_s</a> {
<a name="l01429"></a>01429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#a73842bcd78442477561b365e3c447cb7">reserved_1_63</a>                : 63;
<a name="l01431"></a>01431     uint64_t <a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#aa15325e8f01bafeb95690b92eff3c27b">sw_intr</a>                      : 1;  <span class="comment">/**&lt; Generates a software interrupt */</span>
<a name="l01432"></a>01432 <span class="preprocessor">#else</span>
<a name="l01433"></a><a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#aa15325e8f01bafeb95690b92eff3c27b">01433</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#aa15325e8f01bafeb95690b92eff3c27b">sw_intr</a>                      : 1;
<a name="l01434"></a><a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#a73842bcd78442477561b365e3c447cb7">01434</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html#a73842bcd78442477561b365e3c447cb7">reserved_1_63</a>                : 63;
<a name="l01435"></a>01435 <span class="preprocessor">#endif</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__src.html#a298bea5c3157c75f5d5b2d4c6cc99336">s</a>;
<a name="l01437"></a><a class="code" href="unioncvmx__mdabx__int__src.html#ab703c0b52bda6a46d39727f521b05c8a">01437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__src_1_1cvmx__mdabx__int__src__s.html">cvmx_mdabx_int_src_s</a>           <a class="code" href="unioncvmx__mdabx__int__src.html#ab703c0b52bda6a46d39727f521b05c8a">cnf75xx</a>;
<a name="l01438"></a>01438 };
<a name="l01439"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a25a2a001b5a0f40682a0bd0a795f52de">01439</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__src.html" title="cvmx_mdab::_int_src">cvmx_mdabx_int_src</a> <a class="code" href="unioncvmx__mdabx__int__src.html" title="cvmx_mdab::_int_src">cvmx_mdabx_int_src_t</a>;
<a name="l01440"></a>01440 <span class="comment"></span>
<a name="l01441"></a>01441 <span class="comment">/**</span>
<a name="l01442"></a>01442 <span class="comment"> * cvmx_mdab#_int_sum_w1c</span>
<a name="l01443"></a>01443 <span class="comment"> *</span>
<a name="l01444"></a>01444 <span class="comment"> * This register reports the interrupt status for the MDAB DMA engines.</span>
<a name="l01445"></a>01445 <span class="comment"> * Software clears individual interrupts by writing one to the corresponding bit.</span>
<a name="l01446"></a>01446 <span class="comment"> */</span>
<a name="l01447"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1c.html">01447</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sum__w1c.html" title="cvmx_mdab::_int_sum_w1c">cvmx_mdabx_int_sum_w1c</a> {
<a name="l01448"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1c.html#a89289cadfeadcb56072309c0017e0a17">01448</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__sum__w1c.html#a89289cadfeadcb56072309c0017e0a17">u64</a>;
<a name="l01449"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html">01449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html">cvmx_mdabx_int_sum_w1c_s</a> {
<a name="l01450"></a>01450 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a1436c4961eaf9c547df3531e7962d531">reserved_13_63</a>               : 51;
<a name="l01452"></a>01452     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#aecbba896a9919512945c00b0c771db07">job_rdy1</a>                     : 1;  <span class="comment">/**&lt; Indicates a job is ready in slot 1. Writing a 1 to this bit clears the interrupt. */</span>
<a name="l01453"></a>01453     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#afcd24103c74a7e1fe3996607aab5af4f">job_rdy0</a>                     : 1;  <span class="comment">/**&lt; Indicates a job is ready in slot 0. Writing a 1 to this bit clears the interrupt. */</span>
<a name="l01454"></a>01454     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ad71e9b1580bbbeb3c9368527328a1626">wr_dma_uflow</a>                 : 1;  <span class="comment">/**&lt; Output data DMA underflow. When set, indicates that the MDAB_WR_LIMIT</span>
<a name="l01455"></a>01455 <span class="comment">                                                         specified a DMA transfer that was smaller thant the amount of output</span>
<a name="l01456"></a>01456 <span class="comment">                                                         data described by the job descriptor and the DSP had data remaining</span>
<a name="l01457"></a>01457 <span class="comment">                                                         in the buffer when the transaction completed. */</span>
<a name="l01458"></a>01458     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ac60197b79cb3ee02fea5eb9d3c745917">wr_dma_oflow</a>                 : 1;  <span class="comment">/**&lt; Output data DMA overflow. When set, indicates that the MDAB_WR_LIMIT</span>
<a name="l01459"></a>01459 <span class="comment">                                                         specified a DMA transfer that exceeded the amount of output data</span>
<a name="l01460"></a>01460 <span class="comment">                                                         described by the job descriptor and the DMA engine was unable to</span>
<a name="l01461"></a>01461 <span class="comment">                                                         transfer all of the data between MDAB_WR_ADDR and</span>
<a name="l01462"></a>01462 <span class="comment">                                                         MDAB_WR_ADDR+MDAB_WR_LIMIT. */</span>
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a6f833dabadb5da856e21869494e24bc7">wr_dma_last_done</a>             : 1;  <span class="comment">/**&lt; When set indicates that the WR-DMA engine completed transferring all</span>
<a name="l01464"></a>01464 <span class="comment">                                                         output data described by the job descriptor (JD.WR-DMA). */</span>
<a name="l01465"></a>01465     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a0a0bbd48945f8e8aa3f01cac7f91c1b3">wr_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Output data WR-DMA slice done. When set, indicates that the WR-DMA</span>
<a name="l01466"></a>01466 <span class="comment">                                                         engine completed an output data transfer but reached MDAB_WR_LIMIT</span>
<a name="l01467"></a>01467 <span class="comment">                                                         before transferring all of the output data described by the job descriptor. */</span>
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a5e8394bb4098d659ba51db5382b9e28c">wr_dma_pending</a>               : 1;  <span class="comment">/**&lt; Output data WR-DMA pending. When set, software needs to program the</span>
<a name="l01469"></a>01469 <span class="comment">                                                         output data WR-DMA engine to transfer the output data for a new job. */</span>
<a name="l01470"></a>01470     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a813bea7bd29fb4fa3892db007a37cfe4">rd_dma_last_done</a>             : 1;  <span class="comment">/**&lt; When set indicates that the input data RD-DMA engine completed</span>
<a name="l01471"></a>01471 <span class="comment">                                                         transferring all input data for a job. */</span>
<a name="l01472"></a>01472     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ae8486fad5d2a50f6d21e769e3b56a205">rd_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; RD-DMA slice done. When set, indicates that the RD-DMA engine</span>
<a name="l01473"></a>01473 <span class="comment">                                                         completed an input data transfer but reached MDAB_RD_LIMIT before</span>
<a name="l01474"></a>01474 <span class="comment">                                                         transferring all of the input data for the job. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a34c1737b2a527bbcdc6a6cde17e19abb">rd_dma_pending</a>               : 1;  <span class="comment">/**&lt; RD-DMA pending. When set, software needs to program the RD-DMA engine</span>
<a name="l01476"></a>01476 <span class="comment">                                                         to transfer the input data for a new job. */</span>
<a name="l01477"></a>01477     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a8f872eef76227bec09763bed378b62bd">cfg_dma_last_done</a>            : 1;  <span class="comment">/**&lt; CFG-DMA last done detected: When set indicates that the CFG-DMA</span>
<a name="l01478"></a>01478 <span class="comment">                                                         engine detected the last data transfer for the entire job</span>
<a name="l01479"></a>01479 <span class="comment">                                                         configuration data (JD.JCFG) for a job. */</span>
<a name="l01480"></a>01480     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a781cf2b8ec688d61df0099515071bf13">cfg_dma_slice_done</a>           : 1;  <span class="comment">/**&lt; CFG-DMA slice done. When set, indicates that the CFG-DMA engine</span>
<a name="l01481"></a>01481 <span class="comment">                                                         completed a job configuration data slice transfer and reached the</span>
<a name="l01482"></a>01482 <span class="comment">                                                         MDAB_CFG_LIMIT before transferring the last data from job configuration</span>
<a name="l01483"></a>01483 <span class="comment">                                                         data for the job (JD.JCFG). */</span>
<a name="l01484"></a>01484     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a9287a1c07fc5fed660bf840a1ae635c4">cfg_dma_pending</a>              : 1;  <span class="comment">/**&lt; CFG-DMA pending. When set, software needs to program the CFG-DMA</span>
<a name="l01485"></a>01485 <span class="comment">                                                         engine to transfer the job configuration data for a new job. */</span>
<a name="l01486"></a>01486 <span class="preprocessor">#else</span>
<a name="l01487"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a9287a1c07fc5fed660bf840a1ae635c4">01487</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a9287a1c07fc5fed660bf840a1ae635c4">cfg_dma_pending</a>              : 1;
<a name="l01488"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a781cf2b8ec688d61df0099515071bf13">01488</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a781cf2b8ec688d61df0099515071bf13">cfg_dma_slice_done</a>           : 1;
<a name="l01489"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a8f872eef76227bec09763bed378b62bd">01489</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a8f872eef76227bec09763bed378b62bd">cfg_dma_last_done</a>            : 1;
<a name="l01490"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a34c1737b2a527bbcdc6a6cde17e19abb">01490</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a34c1737b2a527bbcdc6a6cde17e19abb">rd_dma_pending</a>               : 1;
<a name="l01491"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ae8486fad5d2a50f6d21e769e3b56a205">01491</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ae8486fad5d2a50f6d21e769e3b56a205">rd_dma_slice_done</a>            : 1;
<a name="l01492"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a813bea7bd29fb4fa3892db007a37cfe4">01492</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a813bea7bd29fb4fa3892db007a37cfe4">rd_dma_last_done</a>             : 1;
<a name="l01493"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a5e8394bb4098d659ba51db5382b9e28c">01493</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a5e8394bb4098d659ba51db5382b9e28c">wr_dma_pending</a>               : 1;
<a name="l01494"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a0a0bbd48945f8e8aa3f01cac7f91c1b3">01494</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a0a0bbd48945f8e8aa3f01cac7f91c1b3">wr_dma_slice_done</a>            : 1;
<a name="l01495"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a6f833dabadb5da856e21869494e24bc7">01495</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a6f833dabadb5da856e21869494e24bc7">wr_dma_last_done</a>             : 1;
<a name="l01496"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ac60197b79cb3ee02fea5eb9d3c745917">01496</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ac60197b79cb3ee02fea5eb9d3c745917">wr_dma_oflow</a>                 : 1;
<a name="l01497"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ad71e9b1580bbbeb3c9368527328a1626">01497</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#ad71e9b1580bbbeb3c9368527328a1626">wr_dma_uflow</a>                 : 1;
<a name="l01498"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#afcd24103c74a7e1fe3996607aab5af4f">01498</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#afcd24103c74a7e1fe3996607aab5af4f">job_rdy0</a>                     : 1;
<a name="l01499"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#aecbba896a9919512945c00b0c771db07">01499</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#aecbba896a9919512945c00b0c771db07">job_rdy1</a>                     : 1;
<a name="l01500"></a><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a1436c4961eaf9c547df3531e7962d531">01500</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html#a1436c4961eaf9c547df3531e7962d531">reserved_13_63</a>               : 51;
<a name="l01501"></a>01501 <span class="preprocessor">#endif</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__sum__w1c.html#a246f5574d1ccb035b90c189da5a33f56">s</a>;
<a name="l01503"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1c.html#a189b3071092d2211a98585a7334e2adc">01503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sum__w1c_1_1cvmx__mdabx__int__sum__w1c__s.html">cvmx_mdabx_int_sum_w1c_s</a>       <a class="code" href="unioncvmx__mdabx__int__sum__w1c.html#a189b3071092d2211a98585a7334e2adc">cnf75xx</a>;
<a name="l01504"></a>01504 };
<a name="l01505"></a><a class="code" href="cvmx-mdabx-defs_8h.html#afe39f2d0d035df1bd0f4bceddfaf544c">01505</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sum__w1c.html" title="cvmx_mdab::_int_sum_w1c">cvmx_mdabx_int_sum_w1c</a> <a class="code" href="unioncvmx__mdabx__int__sum__w1c.html" title="cvmx_mdab::_int_sum_w1c">cvmx_mdabx_int_sum_w1c_t</a>;
<a name="l01506"></a>01506 <span class="comment"></span>
<a name="l01507"></a>01507 <span class="comment">/**</span>
<a name="l01508"></a>01508 <span class="comment"> * cvmx_mdab#_int_sum_w1s</span>
<a name="l01509"></a>01509 <span class="comment"> *</span>
<a name="l01510"></a>01510 <span class="comment"> * This register is used to artificially set MDAB interrupts described in</span>
<a name="l01511"></a>01511 <span class="comment"> * MDAB_INT_SUM (for software debug/test), and also provides the hardware input to allow</span>
<a name="l01512"></a>01512 <span class="comment"> * the DMA controllers to set the appropriate interrupt bit.</span>
<a name="l01513"></a>01513 <span class="comment"> */</span>
<a name="l01514"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1s.html">01514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sum__w1s.html" title="cvmx_mdab::_int_sum_w1s">cvmx_mdabx_int_sum_w1s</a> {
<a name="l01515"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1s.html#aa0eb4ffc1a6eb3488832ba542dc3c1ab">01515</a>     uint64_t <a class="code" href="unioncvmx__mdabx__int__sum__w1s.html#aa0eb4ffc1a6eb3488832ba542dc3c1ab">u64</a>;
<a name="l01516"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html">01516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html">cvmx_mdabx_int_sum_w1s_s</a> {
<a name="l01517"></a>01517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#adc4a8165e780a6bc5b0ea4fb7c89501c">reserved_13_63</a>               : 51;
<a name="l01519"></a>01519     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a133d05c9095ee070147522c7dd5f3dca">job_rdy1</a>                     : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[JOB_RDY1] interrupt bit. */</span>
<a name="l01520"></a>01520     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a38cc7de807b0a9382fe91681dd1a8473">job_rdy0</a>                     : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[JOB_RDY0] interrupt bit. */</span>
<a name="l01521"></a>01521     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a00f15774cbbbbc6f6a2eb968136179f9">wr_dma_uflow</a>                 : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[WR_DMA_UFLOW]. */</span>
<a name="l01522"></a>01522     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ac12141e38578d2f6cdc848bb9f9beaa8">wr_dma_oflow</a>                 : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[WR_DMA_OFLOW]. */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a7c91ef7ceb96c99d768189a22ea6a911">wr_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[WR_DMA_LAST_DONE]. */</span>
<a name="l01524"></a>01524     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af7bf9f19f8525575b251b778df624ebd">wr_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[WR_DMA_SLICE_DONE]. */</span>
<a name="l01525"></a>01525     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a0c6fb2535cee29f97700823c7add7231">wr_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[WR_DMA_PENDING]. */</span>
<a name="l01526"></a>01526     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af81ea0d49b8b76d06b404fd7d52a4def">rd_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[RD_DMA_LAST_DONE]. */</span>
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af23eed2cda6cd009a05684a277bb1cab">rd_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[RD_DMA_SLICE_DONE]. */</span>
<a name="l01528"></a>01528     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a52460cd41ef7316514290740575a00af">rd_dma_pending</a>               : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[RD_DMA_PENDING]. */</span>
<a name="l01529"></a>01529     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ae7605f8ef754a7e9c23e3ee32a3dff30">cfg_dma_last_done</a>            : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[CFG_DMA_LAST_DONE]. */</span>
<a name="l01530"></a>01530     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ad63a68c16f047e9505f8693ee5b3b57b">cfg_dma_slice_done</a>           : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[CFG_DMA_SLICE_DONE]. */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#afafc1e0e9adcf2e849f1baa3e56bb623">cfg_dma_pending</a>              : 1;  <span class="comment">/**&lt; Reads or sets the MDABx_INT_SUM[CFG_DMA_PENDING]. */</span>
<a name="l01532"></a>01532 <span class="preprocessor">#else</span>
<a name="l01533"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#afafc1e0e9adcf2e849f1baa3e56bb623">01533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#afafc1e0e9adcf2e849f1baa3e56bb623">cfg_dma_pending</a>              : 1;
<a name="l01534"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ad63a68c16f047e9505f8693ee5b3b57b">01534</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ad63a68c16f047e9505f8693ee5b3b57b">cfg_dma_slice_done</a>           : 1;
<a name="l01535"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ae7605f8ef754a7e9c23e3ee32a3dff30">01535</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ae7605f8ef754a7e9c23e3ee32a3dff30">cfg_dma_last_done</a>            : 1;
<a name="l01536"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a52460cd41ef7316514290740575a00af">01536</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a52460cd41ef7316514290740575a00af">rd_dma_pending</a>               : 1;
<a name="l01537"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af23eed2cda6cd009a05684a277bb1cab">01537</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af23eed2cda6cd009a05684a277bb1cab">rd_dma_slice_done</a>            : 1;
<a name="l01538"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af81ea0d49b8b76d06b404fd7d52a4def">01538</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af81ea0d49b8b76d06b404fd7d52a4def">rd_dma_last_done</a>             : 1;
<a name="l01539"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a0c6fb2535cee29f97700823c7add7231">01539</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a0c6fb2535cee29f97700823c7add7231">wr_dma_pending</a>               : 1;
<a name="l01540"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af7bf9f19f8525575b251b778df624ebd">01540</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#af7bf9f19f8525575b251b778df624ebd">wr_dma_slice_done</a>            : 1;
<a name="l01541"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a7c91ef7ceb96c99d768189a22ea6a911">01541</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a7c91ef7ceb96c99d768189a22ea6a911">wr_dma_last_done</a>             : 1;
<a name="l01542"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ac12141e38578d2f6cdc848bb9f9beaa8">01542</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#ac12141e38578d2f6cdc848bb9f9beaa8">wr_dma_oflow</a>                 : 1;
<a name="l01543"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a00f15774cbbbbc6f6a2eb968136179f9">01543</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a00f15774cbbbbc6f6a2eb968136179f9">wr_dma_uflow</a>                 : 1;
<a name="l01544"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a38cc7de807b0a9382fe91681dd1a8473">01544</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a38cc7de807b0a9382fe91681dd1a8473">job_rdy0</a>                     : 1;
<a name="l01545"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a133d05c9095ee070147522c7dd5f3dca">01545</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#a133d05c9095ee070147522c7dd5f3dca">job_rdy1</a>                     : 1;
<a name="l01546"></a><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#adc4a8165e780a6bc5b0ea4fb7c89501c">01546</a>     uint64_t <a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html#adc4a8165e780a6bc5b0ea4fb7c89501c">reserved_13_63</a>               : 51;
<a name="l01547"></a>01547 <span class="preprocessor">#endif</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__int__sum__w1s.html#a96bd2c9cd908b7402274a6594f5952c9">s</a>;
<a name="l01549"></a><a class="code" href="unioncvmx__mdabx__int__sum__w1s.html#acc9ebb0d0dbb23fec57281f9c45d89ef">01549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__int__sum__w1s_1_1cvmx__mdabx__int__sum__w1s__s.html">cvmx_mdabx_int_sum_w1s_s</a>       <a class="code" href="unioncvmx__mdabx__int__sum__w1s.html#acc9ebb0d0dbb23fec57281f9c45d89ef">cnf75xx</a>;
<a name="l01550"></a>01550 };
<a name="l01551"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aa0713292a4f7fae26053e8b692d69791">01551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__int__sum__w1s.html" title="cvmx_mdab::_int_sum_w1s">cvmx_mdabx_int_sum_w1s</a> <a class="code" href="unioncvmx__mdabx__int__sum__w1s.html" title="cvmx_mdab::_int_sum_w1s">cvmx_mdabx_int_sum_w1s_t</a>;
<a name="l01552"></a>01552 <span class="comment"></span>
<a name="l01553"></a>01553 <span class="comment">/**</span>
<a name="l01554"></a>01554 <span class="comment"> * cvmx_mdab#_interrupt_active</span>
<a name="l01555"></a>01555 <span class="comment"> *</span>
<a name="l01556"></a>01556 <span class="comment"> * This register indicates what interrupts are enabled and active.</span>
<a name="l01557"></a>01557 <span class="comment"> *</span>
<a name="l01558"></a>01558 <span class="comment"> */</span>
<a name="l01559"></a><a class="code" href="unioncvmx__mdabx__interrupt__active.html">01559</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__interrupt__active.html" title="cvmx_mdab::_interrupt_active">cvmx_mdabx_interrupt_active</a> {
<a name="l01560"></a><a class="code" href="unioncvmx__mdabx__interrupt__active.html#ad7267b3bfb7fed876b983b7f827b12c0">01560</a>     uint64_t <a class="code" href="unioncvmx__mdabx__interrupt__active.html#ad7267b3bfb7fed876b983b7f827b12c0">u64</a>;
<a name="l01561"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html">01561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html">cvmx_mdabx_interrupt_active_s</a> {
<a name="l01562"></a>01562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aaf8305800d3ffd226468e7c9a04a97fb">reserved_13_63</a>               : 51;
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa8d62b69909b0aafcdc1307f3331a78f">job_rdy1</a>                     : 1;  <span class="comment">/**&lt; Indicates the JOB_RDY1 interrupt is active. */</span>
<a name="l01565"></a>01565     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aba779c978690be64aadff43bf44a29be">job_rdy0</a>                     : 1;  <span class="comment">/**&lt; Indicates the JOB_RDY0 interrupt is active. */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a4c3bb07840b6ff210e7e7ffc6776ccb6">wr_dma_uflow</a>                 : 1;  <span class="comment">/**&lt; Indicates the WR_DMA_UFLOW interrupt is active. */</span>
<a name="l01567"></a>01567     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a821806381741a2bfc7be7548251fd900">wr_dma_oflow</a>                 : 1;  <span class="comment">/**&lt; Indicates the WR_DMA_OFLOW interrupt is active. */</span>
<a name="l01568"></a>01568     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#ae0c9faa918b7453e932b452ae2464281">wr_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Indicates the WR_DMA_LAST_DONE interrupt is active. */</span>
<a name="l01569"></a>01569     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a601e32ff0efa17793c133ad0906a5fad">wr_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Indicates the WR_DMA_SLICE_DONE interrupt is active. */</span>
<a name="l01570"></a>01570     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a70443598bbb82bb98247ab874dbb9822">wr_dma_pending</a>               : 1;  <span class="comment">/**&lt; Indicates the WR_DMA_PENDING interrupt is active. */</span>
<a name="l01571"></a>01571     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#acc0396c3210c661aa9a4cacc25a821dc">rd_dma_last_done</a>             : 1;  <span class="comment">/**&lt; Indicates the RD_DMA_LAST_DONE interrupt is active. */</span>
<a name="l01572"></a>01572     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aeea1ba5a8a1270ea0a644b4d77e328d2">rd_dma_slice_done</a>            : 1;  <span class="comment">/**&lt; Indicates the RD_DMA_SLICE_DONE interrupt is active. */</span>
<a name="l01573"></a>01573     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa751f0362a5cf61632abd3a10c2adc28">rd_dma_pending</a>               : 1;  <span class="comment">/**&lt; Indicates the RD_DMA_PENDING interrupt is active. */</span>
<a name="l01574"></a>01574     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a40b69fc971e1ee5e42423b551a6e01ad">cfg_dma_last_done</a>            : 1;  <span class="comment">/**&lt; Indicates the CFG_DMA_LAST_DONE interrupt is active. */</span>
<a name="l01575"></a>01575     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a45f8e793671401f877f074b3cc40debd">cfg_dma_slice_done</a>           : 1;  <span class="comment">/**&lt; Indicates the CFG_DMA_SLICE_DONE interrupt is active. */</span>
<a name="l01576"></a>01576     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#adaf6244ab2c211348389408e28c2741a">cfg_dma_pending</a>              : 1;  <span class="comment">/**&lt; Indicates the CFG_DMA_PENDING interrupt is active. */</span>
<a name="l01577"></a>01577 <span class="preprocessor">#else</span>
<a name="l01578"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#adaf6244ab2c211348389408e28c2741a">01578</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#adaf6244ab2c211348389408e28c2741a">cfg_dma_pending</a>              : 1;
<a name="l01579"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a45f8e793671401f877f074b3cc40debd">01579</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a45f8e793671401f877f074b3cc40debd">cfg_dma_slice_done</a>           : 1;
<a name="l01580"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a40b69fc971e1ee5e42423b551a6e01ad">01580</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a40b69fc971e1ee5e42423b551a6e01ad">cfg_dma_last_done</a>            : 1;
<a name="l01581"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa751f0362a5cf61632abd3a10c2adc28">01581</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa751f0362a5cf61632abd3a10c2adc28">rd_dma_pending</a>               : 1;
<a name="l01582"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aeea1ba5a8a1270ea0a644b4d77e328d2">01582</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aeea1ba5a8a1270ea0a644b4d77e328d2">rd_dma_slice_done</a>            : 1;
<a name="l01583"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#acc0396c3210c661aa9a4cacc25a821dc">01583</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#acc0396c3210c661aa9a4cacc25a821dc">rd_dma_last_done</a>             : 1;
<a name="l01584"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a70443598bbb82bb98247ab874dbb9822">01584</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a70443598bbb82bb98247ab874dbb9822">wr_dma_pending</a>               : 1;
<a name="l01585"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a601e32ff0efa17793c133ad0906a5fad">01585</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a601e32ff0efa17793c133ad0906a5fad">wr_dma_slice_done</a>            : 1;
<a name="l01586"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#ae0c9faa918b7453e932b452ae2464281">01586</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#ae0c9faa918b7453e932b452ae2464281">wr_dma_last_done</a>             : 1;
<a name="l01587"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a821806381741a2bfc7be7548251fd900">01587</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a821806381741a2bfc7be7548251fd900">wr_dma_oflow</a>                 : 1;
<a name="l01588"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a4c3bb07840b6ff210e7e7ffc6776ccb6">01588</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#a4c3bb07840b6ff210e7e7ffc6776ccb6">wr_dma_uflow</a>                 : 1;
<a name="l01589"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aba779c978690be64aadff43bf44a29be">01589</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aba779c978690be64aadff43bf44a29be">job_rdy0</a>                     : 1;
<a name="l01590"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa8d62b69909b0aafcdc1307f3331a78f">01590</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aa8d62b69909b0aafcdc1307f3331a78f">job_rdy1</a>                     : 1;
<a name="l01591"></a><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aaf8305800d3ffd226468e7c9a04a97fb">01591</a>     uint64_t <a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html#aaf8305800d3ffd226468e7c9a04a97fb">reserved_13_63</a>               : 51;
<a name="l01592"></a>01592 <span class="preprocessor">#endif</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__interrupt__active.html#a88dc7a46af2ed3cfb6a2b39e26dd0b62">s</a>;
<a name="l01594"></a><a class="code" href="unioncvmx__mdabx__interrupt__active.html#a9528dc43700475d3d718044ebe0f0fe9">01594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__interrupt__active_1_1cvmx__mdabx__interrupt__active__s.html">cvmx_mdabx_interrupt_active_s</a>  <a class="code" href="unioncvmx__mdabx__interrupt__active.html#a9528dc43700475d3d718044ebe0f0fe9">cnf75xx</a>;
<a name="l01595"></a>01595 };
<a name="l01596"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a1892fe6d45bdf24d9f0befcf719bc563">01596</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__interrupt__active.html" title="cvmx_mdab::_interrupt_active">cvmx_mdabx_interrupt_active</a> <a class="code" href="unioncvmx__mdabx__interrupt__active.html" title="cvmx_mdab::_interrupt_active">cvmx_mdabx_interrupt_active_t</a>;
<a name="l01597"></a>01597 <span class="comment"></span>
<a name="l01598"></a>01598 <span class="comment">/**</span>
<a name="l01599"></a>01599 <span class="comment"> * cvmx_mdab#_job_status#</span>
<a name="l01600"></a>01600 <span class="comment"> *</span>
<a name="l01601"></a>01601 <span class="comment"> * Reports the status for the job in each slot. When a job is received from the PSM, its status</span>
<a name="l01602"></a>01602 <span class="comment"> * will always be reflected in one of these two status registers until the job completes. The job</span>
<a name="l01603"></a>01603 <span class="comment"> * will not complete until</span>
<a name="l01604"></a>01604 <span class="comment"> * bits 0..5 have all been set.</span>
<a name="l01605"></a>01605 <span class="comment"> */</span>
<a name="l01606"></a><a class="code" href="unioncvmx__mdabx__job__statusx.html">01606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__job__statusx.html" title="cvmx_mdab::_job_status#">cvmx_mdabx_job_statusx</a> {
<a name="l01607"></a><a class="code" href="unioncvmx__mdabx__job__statusx.html#a339572578c6e404cde6874a6285a4f04">01607</a>     uint64_t <a class="code" href="unioncvmx__mdabx__job__statusx.html#a339572578c6e404cde6874a6285a4f04">u64</a>;
<a name="l01608"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html">01608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html">cvmx_mdabx_job_statusx_s</a> {
<a name="l01609"></a>01609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a66c7a6ec760913078b4f9f0f28031094">reserved_32_63</a>               : 32;
<a name="l01611"></a>01611     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a5b6854606d93099f914c5aa29ea92e0c">job_tag</a>                      : 16; <span class="comment">/**&lt; The JOB_TAG field from the PSM command that created the job.</span>
<a name="l01612"></a>01612 <span class="comment">                                                         Since MDAB hardware updates this register, its contents are unpredictable in software. */</span>
<a name="l01613"></a>01613     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab5dc885ed327339af571e3e60797f23a">job_type</a>                     : 2;  <span class="comment">/**&lt; The JOB_TYPE field from the PSM command that created the job.</span>
<a name="l01614"></a>01614 <span class="comment">                                                             [ 0: NML OP / 1: ST_LCL / 2: LD_LCL (w/o RST) / 3: LD_LCL (w/ RST) ]</span>
<a name="l01615"></a>01615 <span class="comment">                                                         Since MDAB hardware updates this register, its contents are unpredictable in software. */</span>
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a1fce88d9eb0912ff90a4a74b9674e205">reserved_6_13</a>                : 8;
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#accfcd89ccee5aa57ce9363b4e8d88b31">wr_dma_done</a>                  : 1;  <span class="comment">/**&lt; Set when hardware completes all WR-DMA transfers and all writes have been committed to</span>
<a name="l01618"></a>01618 <span class="comment">                                                         SMEM or L2C/DDR memory.</span>
<a name="l01619"></a>01619 <span class="comment">                                                         Since MDAB hardware updates this register, its contents are unpredictable in software. */</span>
<a name="l01620"></a>01620     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#aa90b6b877945e755883f880e1d022645">rd_dma_done</a>                  : 1;  <span class="comment">/**&lt; Set when hardware completes all RD-DMA transfers and the data has been committed to local</span>
<a name="l01621"></a>01621 <span class="comment">                                                         DSP I/D memory.</span>
<a name="l01622"></a>01622 <span class="comment">                                                         Since MDAB hardware updates this register, its contents are unpredictable in software. */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a200750c5ab4aefa702574caf6401fd00">cfg_dma_done</a>                 : 1;  <span class="comment">/**&lt; Set when hardware completes all CFG-DMA transfers for the job configuration and the</span>
<a name="l01624"></a>01624 <span class="comment">                                                         configuration has been committed to local DSP I/D memory. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a072e118797fdb42afa6401f3f787fdeb">sw_done</a>                      : 1;  <span class="comment">/**&lt; Software must set this bit to signal when it has finished all processing for a job. */</span>
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a7e35fc20e6bdbe8c235be2a5267aca46">sw_started</a>                   : 1;  <span class="comment">/**&lt; Software can set this bit to record when it began processing the job. The time when this</span>
<a name="l01627"></a>01627 <span class="comment">                                                         bit is set will be used by the job watchdog timer and will be used to determine the job</span>
<a name="l01628"></a>01628 <span class="comment">                                                         runtime</span>
<a name="l01629"></a>01629 <span class="comment">                                                         recorded in the job log. */</span>
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab21ff60822a4aa28bdff8e107c8fc34b">valid</a>                        : 1;  <span class="comment">/**&lt; Set to one when the status reflects a valid job has been received from the PSM. Set to</span>
<a name="l01631"></a>01631 <span class="comment">                                                         zero</span>
<a name="l01632"></a>01632 <span class="comment">                                                         when there is no job in the given slot. */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#else</span>
<a name="l01634"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab21ff60822a4aa28bdff8e107c8fc34b">01634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab21ff60822a4aa28bdff8e107c8fc34b">valid</a>                        : 1;
<a name="l01635"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a7e35fc20e6bdbe8c235be2a5267aca46">01635</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a7e35fc20e6bdbe8c235be2a5267aca46">sw_started</a>                   : 1;
<a name="l01636"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a072e118797fdb42afa6401f3f787fdeb">01636</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a072e118797fdb42afa6401f3f787fdeb">sw_done</a>                      : 1;
<a name="l01637"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a200750c5ab4aefa702574caf6401fd00">01637</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a200750c5ab4aefa702574caf6401fd00">cfg_dma_done</a>                 : 1;
<a name="l01638"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#aa90b6b877945e755883f880e1d022645">01638</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#aa90b6b877945e755883f880e1d022645">rd_dma_done</a>                  : 1;
<a name="l01639"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#accfcd89ccee5aa57ce9363b4e8d88b31">01639</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#accfcd89ccee5aa57ce9363b4e8d88b31">wr_dma_done</a>                  : 1;
<a name="l01640"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a1fce88d9eb0912ff90a4a74b9674e205">01640</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a1fce88d9eb0912ff90a4a74b9674e205">reserved_6_13</a>                : 8;
<a name="l01641"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab5dc885ed327339af571e3e60797f23a">01641</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#ab5dc885ed327339af571e3e60797f23a">job_type</a>                     : 2;
<a name="l01642"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a5b6854606d93099f914c5aa29ea92e0c">01642</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a5b6854606d93099f914c5aa29ea92e0c">job_tag</a>                      : 16;
<a name="l01643"></a><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a66c7a6ec760913078b4f9f0f28031094">01643</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html#a66c7a6ec760913078b4f9f0f28031094">reserved_32_63</a>               : 32;
<a name="l01644"></a>01644 <span class="preprocessor">#endif</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__job__statusx.html#a14f334db3e6193a9098a0fd8cefa3345">s</a>;
<a name="l01646"></a><a class="code" href="unioncvmx__mdabx__job__statusx.html#a33217ea828d7997661ef9fa0bec528c5">01646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__job__statusx_1_1cvmx__mdabx__job__statusx__s.html">cvmx_mdabx_job_statusx_s</a>       <a class="code" href="unioncvmx__mdabx__job__statusx.html#a33217ea828d7997661ef9fa0bec528c5">cnf75xx</a>;
<a name="l01647"></a>01647 };
<a name="l01648"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a6113412eb38826e9170f9e3cc35789b0">01648</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__job__statusx.html" title="cvmx_mdab::_job_status#">cvmx_mdabx_job_statusx</a> <a class="code" href="unioncvmx__mdabx__job__statusx.html" title="cvmx_mdab::_job_status#">cvmx_mdabx_job_statusx_t</a>;
<a name="l01649"></a>01649 <span class="comment"></span>
<a name="l01650"></a>01650 <span class="comment">/**</span>
<a name="l01651"></a>01651 <span class="comment"> * cvmx_mdab#_job_status1#</span>
<a name="l01652"></a>01652 <span class="comment"> *</span>
<a name="l01653"></a>01653 <span class="comment"> * Additional job status information for software.</span>
<a name="l01654"></a>01654 <span class="comment"> *</span>
<a name="l01655"></a>01655 <span class="comment"> */</span>
<a name="l01656"></a><a class="code" href="unioncvmx__mdabx__job__status1x.html">01656</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__job__status1x.html" title="cvmx_mdab::_job_status1#">cvmx_mdabx_job_status1x</a> {
<a name="l01657"></a><a class="code" href="unioncvmx__mdabx__job__status1x.html#aa763e7cdfea8c56fa4c1d5c25d4fab82">01657</a>     uint64_t <a class="code" href="unioncvmx__mdabx__job__status1x.html#aa763e7cdfea8c56fa4c1d5c25d4fab82">u64</a>;
<a name="l01658"></a><a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html">01658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html">cvmx_mdabx_job_status1x_s</a> {
<a name="l01659"></a>01659 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#afc8ec5fd504a2e74fbfcec533e4940a4">reserved_9_63</a>                : 55;
<a name="l01661"></a>01661     uint64_t <a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#a086a5d38e4f5595b76657ed464de17ac">cfg_cnt</a>                      : 9;  <span class="comment">/**&lt; Contains the total CFG-DMA transfer count in 128B chunks. */</span>
<a name="l01662"></a>01662 <span class="preprocessor">#else</span>
<a name="l01663"></a><a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#a086a5d38e4f5595b76657ed464de17ac">01663</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#a086a5d38e4f5595b76657ed464de17ac">cfg_cnt</a>                      : 9;
<a name="l01664"></a><a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#afc8ec5fd504a2e74fbfcec533e4940a4">01664</a>     uint64_t <a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html#afc8ec5fd504a2e74fbfcec533e4940a4">reserved_9_63</a>                : 55;
<a name="l01665"></a>01665 <span class="preprocessor">#endif</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__job__status1x.html#a56f9953328816119192d2db7492c4cbf">s</a>;
<a name="l01667"></a><a class="code" href="unioncvmx__mdabx__job__status1x.html#a6ebedfe97b050658ac09c267fc4ec543">01667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__job__status1x_1_1cvmx__mdabx__job__status1x__s.html">cvmx_mdabx_job_status1x_s</a>      <a class="code" href="unioncvmx__mdabx__job__status1x.html#a6ebedfe97b050658ac09c267fc4ec543">cnf75xx</a>;
<a name="l01668"></a>01668 };
<a name="l01669"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a4d91aab7559e7b16bb4579786602a671">01669</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__job__status1x.html" title="cvmx_mdab::_job_status1#">cvmx_mdabx_job_status1x</a> <a class="code" href="unioncvmx__mdabx__job__status1x.html" title="cvmx_mdab::_job_status1#">cvmx_mdabx_job_status1x_t</a>;
<a name="l01670"></a>01670 <span class="comment"></span>
<a name="l01671"></a>01671 <span class="comment">/**</span>
<a name="l01672"></a>01672 <span class="comment"> * cvmx_mdab#_ld_int_ena_w1c</span>
<a name="l01673"></a>01673 <span class="comment"> *</span>
<a name="l01674"></a>01674 <span class="comment"> * This is the INT_ENA clear register for the load local start and done interrupts.</span>
<a name="l01675"></a>01675 <span class="comment"> *</span>
<a name="l01676"></a>01676 <span class="comment"> */</span>
<a name="l01677"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html">01677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html" title="cvmx_mdab::_ld_int_ena_w1c">cvmx_mdabx_ld_int_ena_w1c</a> {
<a name="l01678"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html#ac9bf6e36f3d18e9d5c237b762922d3bb">01678</a>     uint64_t <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html#ac9bf6e36f3d18e9d5c237b762922d3bb">u64</a>;
<a name="l01679"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html">01679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html">cvmx_mdabx_ld_int_ena_w1c_s</a> {
<a name="l01680"></a>01680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#aa03dff514e3d490b5d0655e409a3e9b0">reserved_2_63</a>                : 62;
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a636fcb0d62939332eeee209a7884dfc7">ld_lcl_done_int</a>              : 1;  <span class="comment">/**&lt; Writing a 1 to this bit disables the load local done interrupt. */</span>
<a name="l01683"></a>01683     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a68bf23b231b47c71164a8afe30cd93ba">ld_lcl_start_int</a>             : 1;  <span class="comment">/**&lt; Writing a 1 to this bit disables the load local start interrupt. */</span>
<a name="l01684"></a>01684 <span class="preprocessor">#else</span>
<a name="l01685"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a68bf23b231b47c71164a8afe30cd93ba">01685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a68bf23b231b47c71164a8afe30cd93ba">ld_lcl_start_int</a>             : 1;
<a name="l01686"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a636fcb0d62939332eeee209a7884dfc7">01686</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#a636fcb0d62939332eeee209a7884dfc7">ld_lcl_done_int</a>              : 1;
<a name="l01687"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#aa03dff514e3d490b5d0655e409a3e9b0">01687</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html#aa03dff514e3d490b5d0655e409a3e9b0">reserved_2_63</a>                : 62;
<a name="l01688"></a>01688 <span class="preprocessor">#endif</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html#a52b6085dd86329b58cdb8167a28d2d35">s</a>;
<a name="l01690"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html#a37b9effd6757a5de1d1b15205e7d5ae2">01690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__ena__w1c_1_1cvmx__mdabx__ld__int__ena__w1c__s.html">cvmx_mdabx_ld_int_ena_w1c_s</a>    <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html#a37b9effd6757a5de1d1b15205e7d5ae2">cnf75xx</a>;
<a name="l01691"></a>01691 };
<a name="l01692"></a><a class="code" href="cvmx-mdabx-defs_8h.html#acb50c72df3a80617b5363f7a225cef58">01692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html" title="cvmx_mdab::_ld_int_ena_w1c">cvmx_mdabx_ld_int_ena_w1c</a> <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1c.html" title="cvmx_mdab::_ld_int_ena_w1c">cvmx_mdabx_ld_int_ena_w1c_t</a>;
<a name="l01693"></a>01693 <span class="comment"></span>
<a name="l01694"></a>01694 <span class="comment">/**</span>
<a name="l01695"></a>01695 <span class="comment"> * cvmx_mdab#_ld_int_ena_w1s</span>
<a name="l01696"></a>01696 <span class="comment"> *</span>
<a name="l01697"></a>01697 <span class="comment"> * This is the INT_ENA set register for the load local start and done interrupts.</span>
<a name="l01698"></a>01698 <span class="comment"> *</span>
<a name="l01699"></a>01699 <span class="comment"> */</span>
<a name="l01700"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html">01700</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html" title="cvmx_mdab::_ld_int_ena_w1s">cvmx_mdabx_ld_int_ena_w1s</a> {
<a name="l01701"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html#ab0477b396eb4f40d81be693cfcd8c41b">01701</a>     uint64_t <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html#ab0477b396eb4f40d81be693cfcd8c41b">u64</a>;
<a name="l01702"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html">cvmx_mdabx_ld_int_ena_w1s_s</a> {
<a name="l01703"></a>01703 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#ac1097d83d693cbdd1a7e971e2456dbee">reserved_2_63</a>                : 62;
<a name="l01705"></a>01705     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#abcb93921bdb7e237347e42fc02b76241">ld_lcl_done_int</a>              : 1;  <span class="comment">/**&lt; Writing a 1 to this bit enables the load local done interrupt. */</span>
<a name="l01706"></a>01706     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#a0c8a397608ebd12a38569d3c976386c7">ld_lcl_start_int</a>             : 1;  <span class="comment">/**&lt; Writing a 1 to this bit enables the load local start interrupt. */</span>
<a name="l01707"></a>01707 <span class="preprocessor">#else</span>
<a name="l01708"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#a0c8a397608ebd12a38569d3c976386c7">01708</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#a0c8a397608ebd12a38569d3c976386c7">ld_lcl_start_int</a>             : 1;
<a name="l01709"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#abcb93921bdb7e237347e42fc02b76241">01709</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#abcb93921bdb7e237347e42fc02b76241">ld_lcl_done_int</a>              : 1;
<a name="l01710"></a><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#ac1097d83d693cbdd1a7e971e2456dbee">01710</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html#ac1097d83d693cbdd1a7e971e2456dbee">reserved_2_63</a>                : 62;
<a name="l01711"></a>01711 <span class="preprocessor">#endif</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html#a190617c9833ffd85b69503f02911771a">s</a>;
<a name="l01713"></a><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html#a1d3e50dfef15017773f539ecb3cd39e8">01713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__ena__w1s_1_1cvmx__mdabx__ld__int__ena__w1s__s.html">cvmx_mdabx_ld_int_ena_w1s_s</a>    <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html#a1d3e50dfef15017773f539ecb3cd39e8">cnf75xx</a>;
<a name="l01714"></a>01714 };
<a name="l01715"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ad063d73820cd76f2218a1a20b0ccd6d3">01715</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html" title="cvmx_mdab::_ld_int_ena_w1s">cvmx_mdabx_ld_int_ena_w1s</a> <a class="code" href="unioncvmx__mdabx__ld__int__ena__w1s.html" title="cvmx_mdab::_ld_int_ena_w1s">cvmx_mdabx_ld_int_ena_w1s_t</a>;
<a name="l01716"></a>01716 <span class="comment"></span>
<a name="l01717"></a>01717 <span class="comment">/**</span>
<a name="l01718"></a>01718 <span class="comment"> * cvmx_mdab#_ld_int_sum_w1c</span>
<a name="l01719"></a>01719 <span class="comment"> *</span>
<a name="l01720"></a>01720 <span class="comment"> * This is the INT_SUM clear register for the load local start and done interrupts.</span>
<a name="l01721"></a>01721 <span class="comment"> *</span>
<a name="l01722"></a>01722 <span class="comment"> */</span>
<a name="l01723"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html">01723</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html" title="cvmx_mdab::_ld_int_sum_w1c">cvmx_mdabx_ld_int_sum_w1c</a> {
<a name="l01724"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html#a409482b58ae60b6bceacb60c8d84ba2e">01724</a>     uint64_t <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html#a409482b58ae60b6bceacb60c8d84ba2e">u64</a>;
<a name="l01725"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html">01725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html">cvmx_mdabx_ld_int_sum_w1c_s</a> {
<a name="l01726"></a>01726 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a4ce5c0b427d0fcefb10e0c96ee6f176d">reserved_2_63</a>                : 62;
<a name="l01728"></a>01728     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a920816c2d5a6ba36d3831e40c7292764">ld_lcl_done_int</a>              : 1;  <span class="comment">/**&lt; Writing a 1 to this bit clears the INT_SUM bit for the load local done interrupt. */</span>
<a name="l01729"></a>01729     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a9301676edba2e05f4575b0cb4405e7fc">ld_lcl_start_int</a>             : 1;  <span class="comment">/**&lt; Writing a 1 to this bit clears the INT_SUM bit for the load local start interrupt. */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#else</span>
<a name="l01731"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a9301676edba2e05f4575b0cb4405e7fc">01731</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a9301676edba2e05f4575b0cb4405e7fc">ld_lcl_start_int</a>             : 1;
<a name="l01732"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a920816c2d5a6ba36d3831e40c7292764">01732</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a920816c2d5a6ba36d3831e40c7292764">ld_lcl_done_int</a>              : 1;
<a name="l01733"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a4ce5c0b427d0fcefb10e0c96ee6f176d">01733</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html#a4ce5c0b427d0fcefb10e0c96ee6f176d">reserved_2_63</a>                : 62;
<a name="l01734"></a>01734 <span class="preprocessor">#endif</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html#a37c95e1190bdd331cc054a76b03d1806">s</a>;
<a name="l01736"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html#a473601046ea6e967e56633318a3d89e1">01736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__sum__w1c_1_1cvmx__mdabx__ld__int__sum__w1c__s.html">cvmx_mdabx_ld_int_sum_w1c_s</a>    <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html#a473601046ea6e967e56633318a3d89e1">cnf75xx</a>;
<a name="l01737"></a>01737 };
<a name="l01738"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a466d4d96441bcab8394d8d3df3b7baba">01738</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html" title="cvmx_mdab::_ld_int_sum_w1c">cvmx_mdabx_ld_int_sum_w1c</a> <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1c.html" title="cvmx_mdab::_ld_int_sum_w1c">cvmx_mdabx_ld_int_sum_w1c_t</a>;
<a name="l01739"></a>01739 <span class="comment"></span>
<a name="l01740"></a>01740 <span class="comment">/**</span>
<a name="l01741"></a>01741 <span class="comment"> * cvmx_mdab#_ld_int_sum_w1s</span>
<a name="l01742"></a>01742 <span class="comment"> *</span>
<a name="l01743"></a>01743 <span class="comment"> * This is the INT_SUM set register for the load local start and done interrupts.</span>
<a name="l01744"></a>01744 <span class="comment"> *</span>
<a name="l01745"></a>01745 <span class="comment"> */</span>
<a name="l01746"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html">01746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html" title="cvmx_mdab::_ld_int_sum_w1s">cvmx_mdabx_ld_int_sum_w1s</a> {
<a name="l01747"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html#ae9c045f0808283867805d7d6cb9e70a7">01747</a>     uint64_t <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html#ae9c045f0808283867805d7d6cb9e70a7">u64</a>;
<a name="l01748"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html">cvmx_mdabx_ld_int_sum_w1s_s</a> {
<a name="l01749"></a>01749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a747886a28eadbe67806734083eaf9997">reserved_2_63</a>                : 62;
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a8113db9183e53d6a4bad8eba353de311">ld_lcl_done_int</a>              : 1;  <span class="comment">/**&lt; This bit is set by the read dma load local logic when a load_local_without_reset slice</span>
<a name="l01752"></a>01752 <span class="comment">                                                         completes.  Writing a 1 to this bit sets the INT_SUM bit for the load local done</span>
<a name="l01753"></a>01753 <span class="comment">                                                         interrupt.</span>
<a name="l01754"></a>01754 <span class="comment">                                                         This allows software to generate the interrupt if the corresponding enable bit is set. */</span>
<a name="l01755"></a>01755     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a42ea309d486fb761966489b4c2353603">ld_lcl_start_int</a>             : 1;  <span class="comment">/**&lt; This bit is set by the read dma load local logic when a load_local_without_reset slice</span>
<a name="l01756"></a>01756 <span class="comment">                                                         operation</span>
<a name="l01757"></a>01757 <span class="comment">                                                         starts.  Writing a 1 to this bit sets the INT_SUM bit for the load local start interrupt.</span>
<a name="l01758"></a>01758 <span class="comment">                                                         This allows software to generate the interrupt if the corresponding enable bit is set. */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#else</span>
<a name="l01760"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a42ea309d486fb761966489b4c2353603">01760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a42ea309d486fb761966489b4c2353603">ld_lcl_start_int</a>             : 1;
<a name="l01761"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a8113db9183e53d6a4bad8eba353de311">01761</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a8113db9183e53d6a4bad8eba353de311">ld_lcl_done_int</a>              : 1;
<a name="l01762"></a><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a747886a28eadbe67806734083eaf9997">01762</a>     uint64_t <a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html#a747886a28eadbe67806734083eaf9997">reserved_2_63</a>                : 62;
<a name="l01763"></a>01763 <span class="preprocessor">#endif</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html#a508c7ee61e590091ba5537eb976383b4">s</a>;
<a name="l01765"></a><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html#a1ccd776315ec3e716fbb2eb6c7c782f0">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__ld__int__sum__w1s_1_1cvmx__mdabx__ld__int__sum__w1s__s.html">cvmx_mdabx_ld_int_sum_w1s_s</a>    <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html#a1ccd776315ec3e716fbb2eb6c7c782f0">cnf75xx</a>;
<a name="l01766"></a>01766 };
<a name="l01767"></a><a class="code" href="cvmx-mdabx-defs_8h.html#ad5682823b0e2f78331354a7f2ec9de3b">01767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html" title="cvmx_mdab::_ld_int_sum_w1s">cvmx_mdabx_ld_int_sum_w1s</a> <a class="code" href="unioncvmx__mdabx__ld__int__sum__w1s.html" title="cvmx_mdab::_ld_int_sum_w1s">cvmx_mdabx_ld_int_sum_w1s_t</a>;
<a name="l01768"></a>01768 <span class="comment"></span>
<a name="l01769"></a>01769 <span class="comment">/**</span>
<a name="l01770"></a>01770 <span class="comment"> * cvmx_mdab#_pfio_ctl</span>
<a name="l01771"></a>01771 <span class="comment"> *</span>
<a name="l01772"></a>01772 <span class="comment"> * PFI and PFO control register</span>
<a name="l01773"></a>01773 <span class="comment"> *</span>
<a name="l01774"></a>01774 <span class="comment"> */</span>
<a name="l01775"></a><a class="code" href="unioncvmx__mdabx__pfio__ctl.html">01775</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__pfio__ctl.html" title="cvmx_mdab::_pfio_ctl">cvmx_mdabx_pfio_ctl</a> {
<a name="l01776"></a><a class="code" href="unioncvmx__mdabx__pfio__ctl.html#ab2848582f68fb9cbb472094965ca0acd">01776</a>     uint64_t <a class="code" href="unioncvmx__mdabx__pfio__ctl.html#ab2848582f68fb9cbb472094965ca0acd">u64</a>;
<a name="l01777"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html">01777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html">cvmx_mdabx_pfio_ctl_s</a> {
<a name="l01778"></a>01778 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a6bc70b93edab027445b8267f678735b6">reserved_10_63</a>               : 54;
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a5b905072e13127eb8a8f0926ecdf27b8">pfo_rd_dswap</a>                 : 3;  <span class="comment">/**&lt; Determines the swap data field on pfo read requests to system memory (not SMEM).</span>
<a name="l01781"></a>01781 <span class="comment">                                                         0 = no swapping.</span>
<a name="l01782"></a>01782 <span class="comment">                                                         1 = byte swapping (0x0123456789abcdef -&gt; 0xefcdab8967452301).</span>
<a name="l01783"></a>01783 <span class="comment">                                                         2 = 16-bit swapping (0x0123456789abcdef -&gt; 0xcdef89ab45670123).</span>
<a name="l01784"></a>01784 <span class="comment">                                                         3 = 32-bit swapping (0x0123456789abcdef -&gt; 0x89abcdef01234567).</span>
<a name="l01785"></a>01785 <span class="comment">                                                         4-7 = Reserved. */</span>
<a name="l01786"></a>01786     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a96adda3e057424d90624c9965ae0a140">pfo_wr_dswap</a>                 : 3;  <span class="comment">/**&lt; Determines the swap data field on pfo write requests to system memory (not SMEM).</span>
<a name="l01787"></a>01787 <span class="comment">                                                         0 = no swapping/</span>
<a name="l01788"></a>01788 <span class="comment">                                                         1 = byte swapping (0x0123456789abcdef -&gt; 0xefcdab8967452301)/</span>
<a name="l01789"></a>01789 <span class="comment">                                                         2 = 16-bit swapping (0x0123456789abcdef -&gt; 0xcdef89ab45670123)/</span>
<a name="l01790"></a>01790 <span class="comment">                                                         3 = 32-bit swapping (0x0123456789abcdef -&gt; 0x89abcdef01234567)/</span>
<a name="l01791"></a>01791 <span class="comment">                                                         4-7 = Reserved */</span>
<a name="l01792"></a>01792     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a3b4525f5a624498242f36483cb2180ed">pfo_rsp_arbmode</a>              : 1;  <span class="comment">/**&lt; Determines the PFO-RSP arbitration policy for the several</span>
<a name="l01793"></a>01793 <span class="comment">                                                         different RSP types which can be serviced/returned to the DSP core ?out of order?.</span>
<a name="l01794"></a>01794 <span class="comment">                                                         When set to one, the PFO-RSP arbitration will be round robin amongst the several</span>
<a name="l01795"></a>01795 <span class="comment">                                                         pending PFO-RSP types = [WR-RSP, RD-RSP, ILL-RSP].  When set to zero, the PFO-RSP</span>
<a name="l01796"></a>01796 <span class="comment">                                                         arbitration uses a two stage arbitration where the first stage uses round robin</span>
<a name="l01797"></a>01797 <span class="comment">                                                         amongst the pending WR-RSPs and RD-RSPs.  The second stage uses fixed priority, with</span>
<a name="l01798"></a>01798 <span class="comment">                                                         ILL-RSPs(illegal responses) having higher Priority over the RD|WR-RSPs.</span>
<a name="l01799"></a>01799 <span class="comment">                                                         NOTE: ILL-RSP = ?Illegal responses? and include:</span>
<a name="l01800"></a>01800 <span class="comment">                                                         1)      For non-existent memory (NXM): DSP will receive RSP=AErrL.</span>
<a name="l01801"></a>01801 <span class="comment">                                                         2)      For illegal Command (ILL-CMD): DSP will receive RSP=ADErrL. */</span>
<a name="l01802"></a>01802     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#ab8c9872941ef61537197b73ce6e16801">req_priority</a>                 : 2;  <span class="comment">/**&lt; Programmable control of the PFI-REQ Priority field for incoming requests. */</span>
<a name="l01803"></a>01803     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a01b4ec8af3de17267a7043c1f4d35509">pfi_req_arbmode</a>              : 1;  <span class="comment">/**&lt; Determines the PFI-REQ arbitration policy for the several different inbound PIF request</span>
<a name="l01804"></a>01804 <span class="comment">                                                         types which are serviced/returned by the DSP in strict order.</span>
<a name="l01805"></a>01805 <span class="comment">                                                         When set to one, the PFO-REQ arbitration will be round robin amongst the several</span>
<a name="l01806"></a>01806 <span class="comment">                                                         pending PFI-REQ types = [CSR(I/D MEM), CFG-DMA, RD-DMA, WR-DMA].</span>
<a name="l01807"></a>01807 <span class="comment">                                                         When set to zero, the PFI-REQ arbitration uses a fixed priority arbitration scheme:</span>
<a name="l01808"></a>01808 <span class="comment">                                                         [CSR(I/D MEM)=LP, CFG-DMA, RD-DMA, WR-DMA=HP]. */</span>
<a name="l01809"></a>01809 <span class="preprocessor">#else</span>
<a name="l01810"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a01b4ec8af3de17267a7043c1f4d35509">01810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a01b4ec8af3de17267a7043c1f4d35509">pfi_req_arbmode</a>              : 1;
<a name="l01811"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#ab8c9872941ef61537197b73ce6e16801">01811</a>     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#ab8c9872941ef61537197b73ce6e16801">req_priority</a>                 : 2;
<a name="l01812"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a3b4525f5a624498242f36483cb2180ed">01812</a>     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a3b4525f5a624498242f36483cb2180ed">pfo_rsp_arbmode</a>              : 1;
<a name="l01813"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a96adda3e057424d90624c9965ae0a140">01813</a>     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a96adda3e057424d90624c9965ae0a140">pfo_wr_dswap</a>                 : 3;
<a name="l01814"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a5b905072e13127eb8a8f0926ecdf27b8">01814</a>     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a5b905072e13127eb8a8f0926ecdf27b8">pfo_rd_dswap</a>                 : 3;
<a name="l01815"></a><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a6bc70b93edab027445b8267f678735b6">01815</a>     uint64_t <a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html#a6bc70b93edab027445b8267f678735b6">reserved_10_63</a>               : 54;
<a name="l01816"></a>01816 <span class="preprocessor">#endif</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__pfio__ctl.html#a166a192e57de38254c96c6a79d2dc824">s</a>;
<a name="l01818"></a><a class="code" href="unioncvmx__mdabx__pfio__ctl.html#a6471aaecdd559eaafeb42d094777fbcc">01818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__pfio__ctl_1_1cvmx__mdabx__pfio__ctl__s.html">cvmx_mdabx_pfio_ctl_s</a>          <a class="code" href="unioncvmx__mdabx__pfio__ctl.html#a6471aaecdd559eaafeb42d094777fbcc">cnf75xx</a>;
<a name="l01819"></a>01819 };
<a name="l01820"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a66f4d00616cecf904fb5884a7687e3cf">01820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__pfio__ctl.html" title="cvmx_mdab::_pfio_ctl">cvmx_mdabx_pfio_ctl</a> <a class="code" href="unioncvmx__mdabx__pfio__ctl.html" title="cvmx_mdab::_pfio_ctl">cvmx_mdabx_pfio_ctl_t</a>;
<a name="l01821"></a>01821 <span class="comment"></span>
<a name="l01822"></a>01822 <span class="comment">/**</span>
<a name="l01823"></a>01823 <span class="comment"> * cvmx_mdab#_proc_ctl</span>
<a name="l01824"></a>01824 <span class="comment"> *</span>
<a name="l01825"></a>01825 <span class="comment"> * This register contains controls for certain DSP operating modes</span>
<a name="l01826"></a>01826 <span class="comment"> *</span>
<a name="l01827"></a>01827 <span class="comment"> */</span>
<a name="l01828"></a><a class="code" href="unioncvmx__mdabx__proc__ctl.html">01828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__ctl.html" title="cvmx_mdab::_proc_ctl">cvmx_mdabx_proc_ctl</a> {
<a name="l01829"></a><a class="code" href="unioncvmx__mdabx__proc__ctl.html#a8f5d7d5b2b094977813bf55c5d368795">01829</a>     uint64_t <a class="code" href="unioncvmx__mdabx__proc__ctl.html#a8f5d7d5b2b094977813bf55c5d368795">u64</a>;
<a name="l01830"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html">01830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html">cvmx_mdabx_proc_ctl_s</a> {
<a name="l01831"></a>01831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a00e5e250ab3cccbfe9b57a15a1ec3ae4">reserved_8_63</a>                : 56;
<a name="l01833"></a>01833     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#afcbadac5ac6b96d07257a8808ffd6eb7">cya_ld_lcl_rst_rs_clr</a>        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01834"></a>01834     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a7e0a37e4e999ccb83da5d2a96c6d7bf2">stlcl_stall</a>                  : 1;  <span class="comment">/**&lt; Local stall bit.  During a ST_LCL transaction, if this</span>
<a name="l01835"></a>01835 <span class="comment">                                                         bit is set, the DAC hardware will assert the DSP RunStall input. If the bit</span>
<a name="l01836"></a>01836 <span class="comment">                                                         is CLEAR, the DAC hardware will not assert the DSP RunStall input. */</span>
<a name="l01837"></a>01837     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a4e30e339d93c81dcb0373476dae71cb7">ldlcl_stall</a>                  : 1;  <span class="comment">/**&lt; Local stall bit.  During a LD_LCL (without reset) transaction, if this</span>
<a name="l01838"></a>01838 <span class="comment">                                                         bit is set, the DAC hardware will assert the DSP RunStall input. If the bit</span>
<a name="l01839"></a>01839 <span class="comment">                                                         is CLEAR, the DAC hardware will not assert the DSP RunStall input.</span>
<a name="l01840"></a>01840 <span class="comment">                                                         NOTE: */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a59fb3de0470f068ddd33b483d8f1e1bc">breset</a>                       : 1;  <span class="comment">/**&lt; When software sets this bit the entire dsp will be forced in the reset state. When the</span>
<a name="l01842"></a>01842 <span class="comment">                                                         software clears this bit, the dsp will come out of reset and start execution at the reset</span>
<a name="l01843"></a>01843 <span class="comment">                                                         interrupt vector (if run_stall is not asserted).  This bit is cleared at the start of</span>
<a name="l01844"></a>01844 <span class="comment">                                                         a load local with reset operation so that the dsp reset input can be correctly controlled</span>
<a name="l01845"></a>01845 <span class="comment">                                                         by the load local with reset logic. */</span>
<a name="l01846"></a>01846     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a664675070a3c3f96aa89c5f5e37bfcd0">ocd_halt_on_reset</a>            : 1;  <span class="comment">/**&lt; Force the DSP to enter OCDHaltMode after reset. */</span>
<a name="l01847"></a>01847     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#abd1d555cbcb7a48397231122301320f4">dreset</a>                       : 1;  <span class="comment">/**&lt; Setting this bit asserts reset to the DSP debug logic. */</span>
<a name="l01848"></a>01848     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a21a0101398d17fa430d175596e7a063a">stat_vector_sel</a>              : 1;  <span class="comment">/**&lt; Setting this bit selects the alternative stationary vector base address. */</span>
<a name="l01849"></a>01849     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a426e1954d1067ba2a27c59a1fc0b75ed">run_stall</a>                    : 1;  <span class="comment">/**&lt; When this bit is set the DSP&apos;s RUN_STALL input will be asserted, forcing the DSP to</span>
<a name="l01850"></a>01850 <span class="comment">                                                         &quot;stall&quot; until the bit is cleared.  This bit is cleared at the start of a load local</span>
<a name="l01851"></a>01851 <span class="comment">                                                         with reset operation to enable the load local logic to control the dsp RunStall input.</span>
<a name="l01852"></a>01852 <span class="comment">                                                         At the end of the load local with reset operation when the last block of instruction/</span>
<a name="l01853"></a>01853 <span class="comment">                                                         data has been loaded into the dsp memory, the dsp RunStall input will be deasserted</span>
<a name="l01854"></a>01854 <span class="comment">                                                         so the dsp can start running. */</span>
<a name="l01855"></a>01855 <span class="preprocessor">#else</span>
<a name="l01856"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a426e1954d1067ba2a27c59a1fc0b75ed">01856</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a426e1954d1067ba2a27c59a1fc0b75ed">run_stall</a>                    : 1;
<a name="l01857"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a21a0101398d17fa430d175596e7a063a">01857</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a21a0101398d17fa430d175596e7a063a">stat_vector_sel</a>              : 1;
<a name="l01858"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#abd1d555cbcb7a48397231122301320f4">01858</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#abd1d555cbcb7a48397231122301320f4">dreset</a>                       : 1;
<a name="l01859"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a664675070a3c3f96aa89c5f5e37bfcd0">01859</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a664675070a3c3f96aa89c5f5e37bfcd0">ocd_halt_on_reset</a>            : 1;
<a name="l01860"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a59fb3de0470f068ddd33b483d8f1e1bc">01860</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a59fb3de0470f068ddd33b483d8f1e1bc">breset</a>                       : 1;
<a name="l01861"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a4e30e339d93c81dcb0373476dae71cb7">01861</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a4e30e339d93c81dcb0373476dae71cb7">ldlcl_stall</a>                  : 1;
<a name="l01862"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a7e0a37e4e999ccb83da5d2a96c6d7bf2">01862</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a7e0a37e4e999ccb83da5d2a96c6d7bf2">stlcl_stall</a>                  : 1;
<a name="l01863"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#afcbadac5ac6b96d07257a8808ffd6eb7">01863</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#afcbadac5ac6b96d07257a8808ffd6eb7">cya_ld_lcl_rst_rs_clr</a>        : 1;
<a name="l01864"></a><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a00e5e250ab3cccbfe9b57a15a1ec3ae4">01864</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html#a00e5e250ab3cccbfe9b57a15a1ec3ae4">reserved_8_63</a>                : 56;
<a name="l01865"></a>01865 <span class="preprocessor">#endif</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__proc__ctl.html#a9d33369fd0603a81c59094b9ba46c47c">s</a>;
<a name="l01867"></a><a class="code" href="unioncvmx__mdabx__proc__ctl.html#a57bd01fe0c32b2ed7d198187bc071f5d">01867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__ctl_1_1cvmx__mdabx__proc__ctl__s.html">cvmx_mdabx_proc_ctl_s</a>          <a class="code" href="unioncvmx__mdabx__proc__ctl.html#a57bd01fe0c32b2ed7d198187bc071f5d">cnf75xx</a>;
<a name="l01868"></a>01868 };
<a name="l01869"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a936a05b0da113cc72f6ec9abc599e1e0">01869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__ctl.html" title="cvmx_mdab::_proc_ctl">cvmx_mdabx_proc_ctl</a> <a class="code" href="unioncvmx__mdabx__proc__ctl.html" title="cvmx_mdab::_proc_ctl">cvmx_mdabx_proc_ctl_t</a>;
<a name="l01870"></a>01870 <span class="comment"></span>
<a name="l01871"></a>01871 <span class="comment">/**</span>
<a name="l01872"></a>01872 <span class="comment"> * cvmx_mdab#_proc_debug</span>
<a name="l01873"></a>01873 <span class="comment"> *</span>
<a name="l01874"></a>01874 <span class="comment"> * This register contains iram data store and dram conditional store status bits.</span>
<a name="l01875"></a>01875 <span class="comment"> *</span>
<a name="l01876"></a>01876 <span class="comment"> */</span>
<a name="l01877"></a><a class="code" href="unioncvmx__mdabx__proc__debug.html">01877</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__debug.html" title="cvmx_mdab::_proc_debug">cvmx_mdabx_proc_debug</a> {
<a name="l01878"></a><a class="code" href="unioncvmx__mdabx__proc__debug.html#a3b495e21ceabc5b966730c63236f9c83">01878</a>     uint64_t <a class="code" href="unioncvmx__mdabx__proc__debug.html#a3b495e21ceabc5b966730c63236f9c83">u64</a>;
<a name="l01879"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html">01879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html">cvmx_mdabx_proc_debug_s</a> {
<a name="l01880"></a>01880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a4d9a1e8353518447aefe6da7d3c09379">reserved_6_63</a>                : 58;
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a1f7b3080c69d1a37531fd86aa212d243">iram1loadstore</a>               : 1;  <span class="comment">/**&lt; Data load/store to iram 1. */</span>
<a name="l01883"></a>01883     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#aaeefeaebbf44bfd52c676a4551cad601">iram0loadstore</a>               : 1;  <span class="comment">/**&lt; Data load/store to iram 0. */</span>
<a name="l01884"></a>01884     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a6f456b44d602b024ece2de1294a542c1">dram1lockb1</a>                  : 1;  <span class="comment">/**&lt; Conditional store has caused dram1 bank1 to be locked. */</span>
<a name="l01885"></a>01885     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#adce2e4780c32638d5a22cc14dea87d39">dram1lockb0</a>                  : 1;  <span class="comment">/**&lt; Conditional store has caused dram1 bank0 to be locked. */</span>
<a name="l01886"></a>01886     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#af8df67c11db36f393542cc33c827c6a8">dram0lockb1</a>                  : 1;  <span class="comment">/**&lt; Conditional store has caused dram0 bank1 to be locked. */</span>
<a name="l01887"></a>01887     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a5bbf6095631608a926c3f274d646ce4e">dram0lockb0</a>                  : 1;  <span class="comment">/**&lt; Conditional store has caused dram0 bank0 to be locked. */</span>
<a name="l01888"></a>01888 <span class="preprocessor">#else</span>
<a name="l01889"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a5bbf6095631608a926c3f274d646ce4e">01889</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a5bbf6095631608a926c3f274d646ce4e">dram0lockb0</a>                  : 1;
<a name="l01890"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#af8df67c11db36f393542cc33c827c6a8">01890</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#af8df67c11db36f393542cc33c827c6a8">dram0lockb1</a>                  : 1;
<a name="l01891"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#adce2e4780c32638d5a22cc14dea87d39">01891</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#adce2e4780c32638d5a22cc14dea87d39">dram1lockb0</a>                  : 1;
<a name="l01892"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a6f456b44d602b024ece2de1294a542c1">01892</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a6f456b44d602b024ece2de1294a542c1">dram1lockb1</a>                  : 1;
<a name="l01893"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#aaeefeaebbf44bfd52c676a4551cad601">01893</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#aaeefeaebbf44bfd52c676a4551cad601">iram0loadstore</a>               : 1;
<a name="l01894"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a1f7b3080c69d1a37531fd86aa212d243">01894</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a1f7b3080c69d1a37531fd86aa212d243">iram1loadstore</a>               : 1;
<a name="l01895"></a><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a4d9a1e8353518447aefe6da7d3c09379">01895</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html#a4d9a1e8353518447aefe6da7d3c09379">reserved_6_63</a>                : 58;
<a name="l01896"></a>01896 <span class="preprocessor">#endif</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__proc__debug.html#a9b93cfe6478ce37192f02824318602b3">s</a>;
<a name="l01898"></a><a class="code" href="unioncvmx__mdabx__proc__debug.html#a55b81f7df77aba9d5ca4b3d3a7aaa474">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__debug_1_1cvmx__mdabx__proc__debug__s.html">cvmx_mdabx_proc_debug_s</a>        <a class="code" href="unioncvmx__mdabx__proc__debug.html#a55b81f7df77aba9d5ca4b3d3a7aaa474">cnf75xx</a>;
<a name="l01899"></a>01899 };
<a name="l01900"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a46afcf032292238469cc37804de69e0d">01900</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__debug.html" title="cvmx_mdab::_proc_debug">cvmx_mdabx_proc_debug</a> <a class="code" href="unioncvmx__mdabx__proc__debug.html" title="cvmx_mdab::_proc_debug">cvmx_mdabx_proc_debug_t</a>;
<a name="l01901"></a>01901 <span class="comment"></span>
<a name="l01902"></a>01902 <span class="comment">/**</span>
<a name="l01903"></a>01903 <span class="comment"> * cvmx_mdab#_proc_status</span>
<a name="l01904"></a>01904 <span class="comment"> *</span>
<a name="l01905"></a>01905 <span class="comment"> * This register indicates if the DSP is halted due to a halt-on-reset or waiti instruction</span>
<a name="l01906"></a>01906 <span class="comment"> *</span>
<a name="l01907"></a>01907 <span class="comment"> */</span>
<a name="l01908"></a><a class="code" href="unioncvmx__mdabx__proc__status.html">01908</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__status.html" title="cvmx_mdab::_proc_status">cvmx_mdabx_proc_status</a> {
<a name="l01909"></a><a class="code" href="unioncvmx__mdabx__proc__status.html#ab43a3fca17384aea7e6775296e50bdf6">01909</a>     uint64_t <a class="code" href="unioncvmx__mdabx__proc__status.html#ab43a3fca17384aea7e6775296e50bdf6">u64</a>;
<a name="l01910"></a><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html">01910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html">cvmx_mdabx_proc_status_s</a> {
<a name="l01911"></a>01911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ae8d7a0f604adcad9db33fdacd9f60a8a">reserved_2_63</a>                : 62;
<a name="l01913"></a>01913     uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#a78a25a20df5ca129b2d701a16feff8c5">xocd_state</a>                   : 1;  <span class="comment">/**&lt; Indicates the DSP has entered the post reset OCD halt mode. */</span>
<a name="l01914"></a>01914     uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ac756b70ba65f7e0fa3f120fa5c9d6cf7">pwait_state</a>                  : 1;  <span class="comment">/**&lt; Indicates that the DSP is in the sleep mode as a result of executing the</span>
<a name="l01915"></a>01915 <span class="comment">                                                         WAITI instruction.  Any enabled interrupt will wake the DSP up. */</span>
<a name="l01916"></a>01916 <span class="preprocessor">#else</span>
<a name="l01917"></a><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ac756b70ba65f7e0fa3f120fa5c9d6cf7">01917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ac756b70ba65f7e0fa3f120fa5c9d6cf7">pwait_state</a>                  : 1;
<a name="l01918"></a><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#a78a25a20df5ca129b2d701a16feff8c5">01918</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#a78a25a20df5ca129b2d701a16feff8c5">xocd_state</a>                   : 1;
<a name="l01919"></a><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ae8d7a0f604adcad9db33fdacd9f60a8a">01919</a>     uint64_t <a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html#ae8d7a0f604adcad9db33fdacd9f60a8a">reserved_2_63</a>                : 62;
<a name="l01920"></a>01920 <span class="preprocessor">#endif</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__proc__status.html#abdc2e358656002f7ebb720c510e661bc">s</a>;
<a name="l01922"></a><a class="code" href="unioncvmx__mdabx__proc__status.html#a006d0f221cd75bf4a63dd63d0d4dd074">01922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__proc__status_1_1cvmx__mdabx__proc__status__s.html">cvmx_mdabx_proc_status_s</a>       <a class="code" href="unioncvmx__mdabx__proc__status.html#a006d0f221cd75bf4a63dd63d0d4dd074">cnf75xx</a>;
<a name="l01923"></a>01923 };
<a name="l01924"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a071dfc760289c286b0e2f837de4ddcf8">01924</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__proc__status.html" title="cvmx_mdab::_proc_status">cvmx_mdabx_proc_status</a> <a class="code" href="unioncvmx__mdabx__proc__status.html" title="cvmx_mdab::_proc_status">cvmx_mdabx_proc_status_t</a>;
<a name="l01925"></a>01925 <span class="comment"></span>
<a name="l01926"></a>01926 <span class="comment">/**</span>
<a name="l01927"></a>01927 <span class="comment"> * cvmx_mdab#_psm_cmd#</span>
<a name="l01928"></a>01928 <span class="comment"> *</span>
<a name="l01929"></a>01929 <span class="comment"> * These four 32b registers comprise a full 128b job command which allows DSP software to spawn</span>
<a name="l01930"></a>01930 <span class="comment"> * new</span>
<a name="l01931"></a>01931 <span class="comment"> * 128-bit job command to the PHY</span>
<a name="l01932"></a>01932 <span class="comment"> * scheduler module(PSM) by:</span>
<a name="l01933"></a>01933 <span class="comment"> *    1) Writes to the 4x PSM_CMD(0..3) registers: (where the 128-bit job command =</span>
<a name="l01934"></a>01934 <span class="comment"> * MDABx_PSM_CMD[3:0]).</span>
<a name="l01935"></a>01935 <span class="comment"> *    2) Write to the MDAB_PSM_CMD_PUSH[PUSH_BUSY]=1 which will send a 128b job command to the</span>
<a name="l01936"></a>01936 <span class="comment"> * PSM.</span>
<a name="l01937"></a>01937 <span class="comment"> *    3) Wait(poll) until hardware clears the DAB_PSM_CMD_PUSH[PUSH_BUSY]=0 to ensure the job</span>
<a name="l01938"></a>01938 <span class="comment"> * command</span>
<a name="l01939"></a>01939 <span class="comment"> * has been</span>
<a name="l01940"></a>01940 <span class="comment"> *       fully transferred to the PSM before the DSP software can re-use the PSM_CMD[3:0]</span>
<a name="l01941"></a>01941 <span class="comment"> * registers.</span>
<a name="l01942"></a>01942 <span class="comment"> */</span>
<a name="l01943"></a><a class="code" href="unioncvmx__mdabx__psm__cmdx.html">01943</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__cmdx.html" title="cvmx_mdab::_psm_cmd#">cvmx_mdabx_psm_cmdx</a> {
<a name="l01944"></a><a class="code" href="unioncvmx__mdabx__psm__cmdx.html#a4bf1b3451815413e06ec9e8017eab118">01944</a>     uint64_t <a class="code" href="unioncvmx__mdabx__psm__cmdx.html#a4bf1b3451815413e06ec9e8017eab118">u64</a>;
<a name="l01945"></a><a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html">01945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html">cvmx_mdabx_psm_cmdx_s</a> {
<a name="l01946"></a>01946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#a82923100dfea114a5ac7653e2a98847c">reserved_32_63</a>               : 32;
<a name="l01948"></a>01948     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#ab28c000252855c442439d75b0cf30a33">word</a>                         : 32; <span class="comment">/**&lt; The full 128-bit job command is comprised of the WORD[3:0] from EACH 1(of 4) 32b CSRs =</span>
<a name="l01949"></a>01949 <span class="comment">                                                         [MDABx_PSM_CMD[3:0]]. */</span>
<a name="l01950"></a>01950 <span class="preprocessor">#else</span>
<a name="l01951"></a><a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#ab28c000252855c442439d75b0cf30a33">01951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#ab28c000252855c442439d75b0cf30a33">word</a>                         : 32;
<a name="l01952"></a><a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#a82923100dfea114a5ac7653e2a98847c">01952</a>     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html#a82923100dfea114a5ac7653e2a98847c">reserved_32_63</a>               : 32;
<a name="l01953"></a>01953 <span class="preprocessor">#endif</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__psm__cmdx.html#a1d21d250539a5315f12ad107441f6a97">s</a>;
<a name="l01955"></a><a class="code" href="unioncvmx__mdabx__psm__cmdx.html#ad4ac225228509870b1a50d852164e016">01955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__cmdx_1_1cvmx__mdabx__psm__cmdx__s.html">cvmx_mdabx_psm_cmdx_s</a>          <a class="code" href="unioncvmx__mdabx__psm__cmdx.html#ad4ac225228509870b1a50d852164e016">cnf75xx</a>;
<a name="l01956"></a>01956 };
<a name="l01957"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a1193b629722f4870263e7660069db1a3">01957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__cmdx.html" title="cvmx_mdab::_psm_cmd#">cvmx_mdabx_psm_cmdx</a> <a class="code" href="unioncvmx__mdabx__psm__cmdx.html" title="cvmx_mdab::_psm_cmd#">cvmx_mdabx_psm_cmdx_t</a>;
<a name="l01958"></a>01958 <span class="comment"></span>
<a name="l01959"></a>01959 <span class="comment">/**</span>
<a name="l01960"></a>01960 <span class="comment"> * cvmx_mdab#_psm_cmd_push</span>
<a name="l01961"></a>01961 <span class="comment"> *</span>
<a name="l01962"></a>01962 <span class="comment"> * This register causes the hardware to push a new job command currently in MDAB_PSM_CMD_(0..3)</span>
<a name="l01963"></a>01963 <span class="comment"> * to the PSM.</span>
<a name="l01964"></a>01964 <span class="comment"> */</span>
<a name="l01965"></a><a class="code" href="unioncvmx__mdabx__psm__cmd__push.html">01965</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__cmd__push.html" title="cvmx_mdab::_psm_cmd_push">cvmx_mdabx_psm_cmd_push</a> {
<a name="l01966"></a><a class="code" href="unioncvmx__mdabx__psm__cmd__push.html#a47fa9d8a92fcaebad83838ac4e59777f">01966</a>     uint64_t <a class="code" href="unioncvmx__mdabx__psm__cmd__push.html#a47fa9d8a92fcaebad83838ac4e59777f">u64</a>;
<a name="l01967"></a><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html">01967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html">cvmx_mdabx_psm_cmd_push_s</a> {
<a name="l01968"></a>01968 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a5e3512a57a43067a46d818c44341b683">reserved_2_63</a>                : 62;
<a name="l01970"></a>01970     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a208bc274e07ba3d69d68f99b127df75e">psm_idle</a>                     : 1;  <span class="comment">/**&lt; When high, indicates that there are no outstanding psm commands in the jcmd logic. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a9e406944153124b5ab5e6060bb84e20b">push_busy</a>                    : 1;  <span class="comment">/**&lt; When software writes a one, hardware will start sending the PSM command stored in</span>
<a name="l01972"></a>01972 <span class="comment">                                                         MDABx_PSM_CMD(0..3) to the PSM. Hardware will clear this bit when the 128b job command has</span>
<a name="l01973"></a>01973 <span class="comment">                                                         been sent to the PSM, thus allowing software to reuse the MDABx_PSM_CMD(0..3) for the next</span>
<a name="l01974"></a>01974 <span class="comment">                                                         job command (if required). */</span>
<a name="l01975"></a>01975 <span class="preprocessor">#else</span>
<a name="l01976"></a><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a9e406944153124b5ab5e6060bb84e20b">01976</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a9e406944153124b5ab5e6060bb84e20b">push_busy</a>                    : 1;
<a name="l01977"></a><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a208bc274e07ba3d69d68f99b127df75e">01977</a>     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a208bc274e07ba3d69d68f99b127df75e">psm_idle</a>                     : 1;
<a name="l01978"></a><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a5e3512a57a43067a46d818c44341b683">01978</a>     uint64_t <a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html#a5e3512a57a43067a46d818c44341b683">reserved_2_63</a>                : 62;
<a name="l01979"></a>01979 <span class="preprocessor">#endif</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__psm__cmd__push.html#a3b18d64223afffa0ce35ef09e68e686a">s</a>;
<a name="l01981"></a><a class="code" href="unioncvmx__mdabx__psm__cmd__push.html#a43ee36ef2ce965f1ae23bb6eb74386d1">01981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__cmd__push_1_1cvmx__mdabx__psm__cmd__push__s.html">cvmx_mdabx_psm_cmd_push_s</a>      <a class="code" href="unioncvmx__mdabx__psm__cmd__push.html#a43ee36ef2ce965f1ae23bb6eb74386d1">cnf75xx</a>;
<a name="l01982"></a>01982 };
<a name="l01983"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aed2d2a8f07e7da791c18dcba722b344f">01983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__cmd__push.html" title="cvmx_mdab::_psm_cmd_push">cvmx_mdabx_psm_cmd_push</a> <a class="code" href="unioncvmx__mdabx__psm__cmd__push.html" title="cvmx_mdab::_psm_cmd_push">cvmx_mdabx_psm_cmd_push_t</a>;
<a name="l01984"></a>01984 <span class="comment"></span>
<a name="l01985"></a>01985 <span class="comment">/**</span>
<a name="l01986"></a>01986 <span class="comment"> * cvmx_mdab#_psm_timer</span>
<a name="l01987"></a>01987 <span class="comment"> *</span>
<a name="l01988"></a>01988 <span class="comment"> * This register contains the latest value of the PSM timer.</span>
<a name="l01989"></a>01989 <span class="comment"> *</span>
<a name="l01990"></a>01990 <span class="comment"> */</span>
<a name="l01991"></a><a class="code" href="unioncvmx__mdabx__psm__timer.html">01991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__timer.html" title="cvmx_mdab::_psm_timer">cvmx_mdabx_psm_timer</a> {
<a name="l01992"></a><a class="code" href="unioncvmx__mdabx__psm__timer.html#a49041d59ebd883b1eef022780bd88dae">01992</a>     uint64_t <a class="code" href="unioncvmx__mdabx__psm__timer.html#a49041d59ebd883b1eef022780bd88dae">u64</a>;
<a name="l01993"></a><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html">01993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html">cvmx_mdabx_psm_timer_s</a> {
<a name="l01994"></a>01994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01995"></a>01995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a6419a2b4f103d78028c70714dbfbec26">reserved_16_63</a>               : 48;
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a1753050e934416f06a9109f8823295fb">frame</a>                        : 12; <span class="comment">/**&lt; PSM timer frame field. */</span>
<a name="l01997"></a>01997     uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a065e2b6c8a7e4bc341723fd902245154">sub_frame</a>                    : 4;  <span class="comment">/**&lt; PSM timer sub_frame field. */</span>
<a name="l01998"></a>01998 <span class="preprocessor">#else</span>
<a name="l01999"></a><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a065e2b6c8a7e4bc341723fd902245154">01999</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a065e2b6c8a7e4bc341723fd902245154">sub_frame</a>                    : 4;
<a name="l02000"></a><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a1753050e934416f06a9109f8823295fb">02000</a>     uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a1753050e934416f06a9109f8823295fb">frame</a>                        : 12;
<a name="l02001"></a><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a6419a2b4f103d78028c70714dbfbec26">02001</a>     uint64_t <a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html#a6419a2b4f103d78028c70714dbfbec26">reserved_16_63</a>               : 48;
<a name="l02002"></a>02002 <span class="preprocessor">#endif</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__psm__timer.html#afdd7e101f629a068d00c06c1cdcb295f">s</a>;
<a name="l02004"></a><a class="code" href="unioncvmx__mdabx__psm__timer.html#ab425571c8b3dc6beb3364506b1433cc3">02004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__psm__timer_1_1cvmx__mdabx__psm__timer__s.html">cvmx_mdabx_psm_timer_s</a>         <a class="code" href="unioncvmx__mdabx__psm__timer.html#ab425571c8b3dc6beb3364506b1433cc3">cnf75xx</a>;
<a name="l02005"></a>02005 };
<a name="l02006"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a6550bf0fdfc0c76313feac7472342483">02006</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__psm__timer.html" title="cvmx_mdab::_psm_timer">cvmx_mdabx_psm_timer</a> <a class="code" href="unioncvmx__mdabx__psm__timer.html" title="cvmx_mdab::_psm_timer">cvmx_mdabx_psm_timer_t</a>;
<a name="l02007"></a>02007 <span class="comment"></span>
<a name="l02008"></a>02008 <span class="comment">/**</span>
<a name="l02009"></a>02009 <span class="comment"> * cvmx_mdab#_rd_addr</span>
<a name="l02010"></a>02010 <span class="comment"> *</span>
<a name="l02011"></a>02011 <span class="comment"> * The starting address used by the RD-DMA engine when writing RD-DMA data to local DSP memory.</span>
<a name="l02012"></a>02012 <span class="comment"> * During Job_Type = LD_LCL commands, hardware loads the RD_ADDR/RD_LIMIT registers directly.</span>
<a name="l02013"></a>02013 <span class="comment"> */</span>
<a name="l02014"></a><a class="code" href="unioncvmx__mdabx__rd__addr.html">02014</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__addr.html" title="cvmx_mdab::_rd_addr">cvmx_mdabx_rd_addr</a> {
<a name="l02015"></a><a class="code" href="unioncvmx__mdabx__rd__addr.html#a71e4397f311f1a11ca6781e88b434459">02015</a>     uint64_t <a class="code" href="unioncvmx__mdabx__rd__addr.html#a71e4397f311f1a11ca6781e88b434459">u64</a>;
<a name="l02016"></a><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html">02016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html">cvmx_mdabx_rd_addr_s</a> {
<a name="l02017"></a>02017 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a7127459e7de7c0c880f64124782c5509">reserved_31_63</a>               : 33;
<a name="l02019"></a>02019     uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a76f90ba03b806831f753f967125c4d0e">addr</a>                         : 27; <span class="comment">/**&lt; The 128b-aligned starting address used by the RD-DMA engine when writing RD-DMA data to</span>
<a name="l02020"></a>02020 <span class="comment">                                                         local DSP memory.</span>
<a name="l02021"></a>02021 <span class="comment">                                                         When ADDR[30]=1(IMEM):</span>
<a name="l02022"></a>02022 <span class="comment">                                                            For MBP32 (256KB IMEM): Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l02023"></a>02023 <span class="comment">                                                         (0x4003.FFFF &gt;&gt; 4).</span>
<a name="l02024"></a>02024 <span class="comment">                                                            For SSP16 (64KB IMEM):  Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l02025"></a>02025 <span class="comment">                                                         (0x4000.FFFF &gt;&gt; 4).</span>
<a name="l02026"></a>02026 <span class="comment">                                                         When ADDR[30]=0(DMEM):</span>
<a name="l02027"></a>02027 <span class="comment">                                                            For MBP32 (128KB DMEM): Valid 128b-aligned address range = (0x3FFE.0000 &gt;&gt; 4) -</span>
<a name="l02028"></a>02028 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l02029"></a>02029 <span class="comment">                                                            For SSP16 (256KB DMEM): Valid 128b-aligned address range = (0x3FFC.0000 &gt;&gt; 4) -</span>
<a name="l02030"></a>02030 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l02031"></a>02031 <span class="comment">                                                         NOTE: In the I/D MEM address decoding scheme, ADDR[30] determines WHICH DSP Memory space</span>
<a name="l02032"></a>02032 <span class="comment">                                                         (0:DMEM/1:IMEM) */</span>
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a562ae48c3ebcb64d7e72b943b50c18e9">reserved_0_3</a>                 : 4;
<a name="l02034"></a>02034 <span class="preprocessor">#else</span>
<a name="l02035"></a><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a562ae48c3ebcb64d7e72b943b50c18e9">02035</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a562ae48c3ebcb64d7e72b943b50c18e9">reserved_0_3</a>                 : 4;
<a name="l02036"></a><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a76f90ba03b806831f753f967125c4d0e">02036</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a76f90ba03b806831f753f967125c4d0e">addr</a>                         : 27;
<a name="l02037"></a><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a7127459e7de7c0c880f64124782c5509">02037</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html#a7127459e7de7c0c880f64124782c5509">reserved_31_63</a>               : 33;
<a name="l02038"></a>02038 <span class="preprocessor">#endif</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__rd__addr.html#ac8fae026632f510640e59bf07fc69150">s</a>;
<a name="l02040"></a><a class="code" href="unioncvmx__mdabx__rd__addr.html#aec3f4d99d02a305643848ca63c2aa501">02040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__addr_1_1cvmx__mdabx__rd__addr__s.html">cvmx_mdabx_rd_addr_s</a>           <a class="code" href="unioncvmx__mdabx__rd__addr.html#aec3f4d99d02a305643848ca63c2aa501">cnf75xx</a>;
<a name="l02041"></a>02041 };
<a name="l02042"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a1561411b10ca7387a55997891afb4fdd">02042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__addr.html" title="cvmx_mdab::_rd_addr">cvmx_mdabx_rd_addr</a> <a class="code" href="unioncvmx__mdabx__rd__addr.html" title="cvmx_mdab::_rd_addr">cvmx_mdabx_rd_addr_t</a>;
<a name="l02043"></a>02043 <span class="comment"></span>
<a name="l02044"></a>02044 <span class="comment">/**</span>
<a name="l02045"></a>02045 <span class="comment"> * cvmx_mdab#_rd_length</span>
<a name="l02046"></a>02046 <span class="comment"> *</span>
<a name="l02047"></a>02047 <span class="comment"> * The actual 128-bit length of the most recent RD-DMA engine job configuration transfer.</span>
<a name="l02048"></a>02048 <span class="comment"> *</span>
<a name="l02049"></a>02049 <span class="comment"> */</span>
<a name="l02050"></a><a class="code" href="unioncvmx__mdabx__rd__length.html">02050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__length.html" title="cvmx_mdab::_rd_length">cvmx_mdabx_rd_length</a> {
<a name="l02051"></a><a class="code" href="unioncvmx__mdabx__rd__length.html#a86ac14e9af436bbb4b4badd61857a376">02051</a>     uint64_t <a class="code" href="unioncvmx__mdabx__rd__length.html#a86ac14e9af436bbb4b4badd61857a376">u64</a>;
<a name="l02052"></a><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html">02052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html">cvmx_mdabx_rd_length_s</a> {
<a name="l02053"></a>02053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#aa5eeb11b29b6ce95db3f1a7abc46bea3">reserved_19_63</a>               : 45;
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a744e3aa1b561520055975985f18e5c46">length</a>                       : 15; <span class="comment">/**&lt; The actual 128-bit length of the most recent RD-DMA engine read DMA transfer.</span>
<a name="l02056"></a>02056 <span class="comment">                                                         This field will be updated when the RD-DMA has been actually write committed to local DSP</span>
<a name="l02057"></a>02057 <span class="comment">                                                         memory,</span>
<a name="l02058"></a>02058 <span class="comment">                                                         which allows software to read(poll) the length field during the RD-DMA transfer to know</span>
<a name="l02059"></a>02059 <span class="comment">                                                         how many 128-bit chunks are now currently available to be read and used. */</span>
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a6d59db2f621368e79193a9acbd316fa8">reserved_0_3</a>                 : 4;
<a name="l02061"></a>02061 <span class="preprocessor">#else</span>
<a name="l02062"></a><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a6d59db2f621368e79193a9acbd316fa8">02062</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a6d59db2f621368e79193a9acbd316fa8">reserved_0_3</a>                 : 4;
<a name="l02063"></a><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a744e3aa1b561520055975985f18e5c46">02063</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#a744e3aa1b561520055975985f18e5c46">length</a>                       : 15;
<a name="l02064"></a><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#aa5eeb11b29b6ce95db3f1a7abc46bea3">02064</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html#aa5eeb11b29b6ce95db3f1a7abc46bea3">reserved_19_63</a>               : 45;
<a name="l02065"></a>02065 <span class="preprocessor">#endif</span>
<a name="l02066"></a>02066 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__rd__length.html#a113933335caa2f25f8cdcd5921580ac3">s</a>;
<a name="l02067"></a><a class="code" href="unioncvmx__mdabx__rd__length.html#ac53955f00fbe4831a2e7541b69e379ab">02067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__length_1_1cvmx__mdabx__rd__length__s.html">cvmx_mdabx_rd_length_s</a>         <a class="code" href="unioncvmx__mdabx__rd__length.html#ac53955f00fbe4831a2e7541b69e379ab">cnf75xx</a>;
<a name="l02068"></a>02068 };
<a name="l02069"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a55826508e463473058ba5e9631884f02">02069</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__length.html" title="cvmx_mdab::_rd_length">cvmx_mdabx_rd_length</a> <a class="code" href="unioncvmx__mdabx__rd__length.html" title="cvmx_mdab::_rd_length">cvmx_mdabx_rd_length_t</a>;
<a name="l02070"></a>02070 <span class="comment"></span>
<a name="l02071"></a>02071 <span class="comment">/**</span>
<a name="l02072"></a>02072 <span class="comment"> * cvmx_mdab#_rd_limit</span>
<a name="l02073"></a>02073 <span class="comment"> *</span>
<a name="l02074"></a>02074 <span class="comment"> * The maximum number of 128-bit sized chunks that the RD-DMA engine may write starting from the</span>
<a name="l02075"></a>02075 <span class="comment"> * 128-bit-aligned MDAB_RD_ADDR. During Job_Type = LD_LCL* commands, hardware loads the</span>
<a name="l02076"></a>02076 <span class="comment"> * RD_ADDR/RD_LIMIT</span>
<a name="l02077"></a>02077 <span class="comment"> * registers directly from the Job Descriptor&apos;s DMA section(s).</span>
<a name="l02078"></a>02078 <span class="comment"> */</span>
<a name="l02079"></a><a class="code" href="unioncvmx__mdabx__rd__limit.html">02079</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__limit.html" title="cvmx_mdab::_rd_limit">cvmx_mdabx_rd_limit</a> {
<a name="l02080"></a><a class="code" href="unioncvmx__mdabx__rd__limit.html#a40e4c29b4543c80c8cdd2915ef2d539d">02080</a>     uint64_t <a class="code" href="unioncvmx__mdabx__rd__limit.html#a40e4c29b4543c80c8cdd2915ef2d539d">u64</a>;
<a name="l02081"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html">02081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html">cvmx_mdabx_rd_limit_s</a> {
<a name="l02082"></a>02082 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ac91c7b2475c0e9f248c6a017576d5a2f">reserved_32_63</a>               : 32;
<a name="l02084"></a>02084     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#a4894aa2ecdd886598f347f7c546c39ce">last</a>                         : 1;  <span class="comment">/**&lt; Indicates the last RD-DMA slice which may be written to address MDAB_RD_ADDR.</span>
<a name="l02085"></a>02085 <span class="comment">                                                         DSP software may choose to segment the JD.RD-DMA data into multiple non-contiguous RD-DMA</span>
<a name="l02086"></a>02086 <span class="comment">                                                         transfers to DSP local memory.</span>
<a name="l02087"></a>02087 <span class="comment">                                                         Eventually, DSP software will indicate the LAST segment (or slice), to indicate this is</span>
<a name="l02088"></a>02088 <span class="comment">                                                         the final RD-DMA sub-blk transfer.</span>
<a name="l02089"></a>02089 <span class="comment">                                                         Each RD-DMA operation&apos;s LAST will indicate when the last segment (or slice) RD-DMA</span>
<a name="l02090"></a>02090 <span class="comment">                                                         operation has been setup, to complete the JD.RD-DMA data transfer.</span>
<a name="l02091"></a>02091 <span class="comment">                                                         SW_NOTE: For every new RD-DMA slice operation, DSP software *MUST* signal LAST to indicate</span>
<a name="l02092"></a>02092 <span class="comment">                                                         the final JD.RD-DMA data slice transfer. */</span>
<a name="l02093"></a>02093     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ad5b0303473db17faffede38a51444235">reserved_19_30</a>               : 12;
<a name="l02094"></a>02094     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aed047425045d65330e76127cd93170ff">limit</a>                        : 15; <span class="comment">/**&lt; &quot;The maximum number of 128-bit chunks that the RD-DMA engine may write at address</span>
<a name="l02095"></a>02095 <span class="comment">                                                         MDAB_RD_ADDR.</span>
<a name="l02096"></a>02096 <span class="comment">                                                         The JD.JCFG data typically will contain the total RD-DMA length for each new job. The</span>
<a name="l02097"></a>02097 <span class="comment">                                                         DSP software is at liberty to break the total RD-DMA transfer into multiples RD-DMA</span>
<a name="l02098"></a>02098 <span class="comment">                                                         segments (or</span>
<a name="l02099"></a>02099 <span class="comment">                                                         slices) using the LIMIT register. When either LIMIT has been reached (or if the last</span>
<a name="l02100"></a>02100 <span class="comment">                                                         JD.RD-DMA data is detected), the RD-DMA is done.</span>
<a name="l02101"></a>02101 <span class="comment">                                                         For MBP DSP:</span>
<a name="l02102"></a>02102 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4003.FFFF</span>
<a name="l02103"></a>02103 <span class="comment">                                                            DMEM: 0x3FFE.0000 - 0x3FFF.FFFF</span>
<a name="l02104"></a>02104 <span class="comment">                                                         For SSP DSP:</span>
<a name="l02105"></a>02105 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4000.FFFF</span>
<a name="l02106"></a>02106 <span class="comment">                                                            DMEM: 0x3FFC.0000 - 0x3FFF.FFFF</span>
<a name="l02107"></a>02107 <span class="comment">                                                         Software restriction \#1: Software should never program LIMIT &lt; 2. Indeterminate results</span>
<a name="l02108"></a>02108 <span class="comment">                                                         can/will occur.</span>
<a name="l02109"></a>02109 <span class="comment">                                                         Software restriction \#2: Software should ensure that ADDR+LIMIT SIZES fall within the I+D</span>
<a name="l02110"></a>02110 <span class="comment">                                                         MEM space, otherwise DMA_ERROR and indeterminate results can/will occur.&quot; */</span>
<a name="l02111"></a>02111     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aa21fd407e258cfc7a430bfef4ac74acb">reserved_0_3</a>                 : 4;
<a name="l02112"></a>02112 <span class="preprocessor">#else</span>
<a name="l02113"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aa21fd407e258cfc7a430bfef4ac74acb">02113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aa21fd407e258cfc7a430bfef4ac74acb">reserved_0_3</a>                 : 4;
<a name="l02114"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aed047425045d65330e76127cd93170ff">02114</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#aed047425045d65330e76127cd93170ff">limit</a>                        : 15;
<a name="l02115"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ad5b0303473db17faffede38a51444235">02115</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ad5b0303473db17faffede38a51444235">reserved_19_30</a>               : 12;
<a name="l02116"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#a4894aa2ecdd886598f347f7c546c39ce">02116</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#a4894aa2ecdd886598f347f7c546c39ce">last</a>                         : 1;
<a name="l02117"></a><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ac91c7b2475c0e9f248c6a017576d5a2f">02117</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html#ac91c7b2475c0e9f248c6a017576d5a2f">reserved_32_63</a>               : 32;
<a name="l02118"></a>02118 <span class="preprocessor">#endif</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__rd__limit.html#a4247cca148d0771dca85df93b77abd24">s</a>;
<a name="l02120"></a><a class="code" href="unioncvmx__mdabx__rd__limit.html#a1c7ba65ba3d3712030d916857c195015">02120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__limit_1_1cvmx__mdabx__rd__limit__s.html">cvmx_mdabx_rd_limit_s</a>          <a class="code" href="unioncvmx__mdabx__rd__limit.html#a1c7ba65ba3d3712030d916857c195015">cnf75xx</a>;
<a name="l02121"></a>02121 };
<a name="l02122"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a409fd61f6a225e4c089ab7484f8e1daf">02122</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__limit.html" title="cvmx_mdab::_rd_limit">cvmx_mdabx_rd_limit</a> <a class="code" href="unioncvmx__mdabx__rd__limit.html" title="cvmx_mdab::_rd_limit">cvmx_mdabx_rd_limit_t</a>;
<a name="l02123"></a>02123 <span class="comment"></span>
<a name="l02124"></a>02124 <span class="comment">/**</span>
<a name="l02125"></a>02125 <span class="comment"> * cvmx_mdab#_rd_status</span>
<a name="l02126"></a>02126 <span class="comment"> *</span>
<a name="l02127"></a>02127 <span class="comment"> * Reports the status for the RD-DMA engine.</span>
<a name="l02128"></a>02128 <span class="comment"> *</span>
<a name="l02129"></a>02129 <span class="comment"> */</span>
<a name="l02130"></a><a class="code" href="unioncvmx__mdabx__rd__status.html">02130</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__status.html" title="cvmx_mdab::_rd_status">cvmx_mdabx_rd_status</a> {
<a name="l02131"></a><a class="code" href="unioncvmx__mdabx__rd__status.html#abb20a12df7f8d838b48f1ac76fc8df1f">02131</a>     uint64_t <a class="code" href="unioncvmx__mdabx__rd__status.html#abb20a12df7f8d838b48f1ac76fc8df1f">u64</a>;
<a name="l02132"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html">02132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html">cvmx_mdabx_rd_status_s</a> {
<a name="l02133"></a>02133 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#ac85e5f9587bd4d63ed2c99d13401929c">reserved_32_63</a>               : 32;
<a name="l02135"></a>02135     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#af8b715d05484abcc3b2a8184fcac8605">job_tag</a>                      : 16; <span class="comment">/**&lt; The JOB_TAG field from the PSM command for the last completed RD-DMA operation.</span>
<a name="l02136"></a>02136 <span class="comment">                                                         When DSP software writes [START_BUSY]=0-&gt;1, the RD-DMA engine will wait until the next</span>
<a name="l02137"></a>02137 <span class="comment">                                                         available job has been enqueued, at which point the [JOB_TAG] will be latched in. */</span>
<a name="l02138"></a>02138     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ede7596460b833c9b0a07ad032ffa13">reserved_12_15</a>               : 4;
<a name="l02139"></a>02139     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a1808bb166334ed8839d8130f95eb1a8d">post_ld_lcl</a>                  : 1;  <span class="comment">/**&lt; Set when a load-local job has completed(last LD-LCL micro-op completes).</span>
<a name="l02140"></a>02140 <span class="comment">                                                         Cleared when a normal job has completed. */</span>
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a2d8722b3eed68a32c0e4daeccae7cf23">ld_lcl_busy</a>                  : 1;  <span class="comment">/**&lt; Set when a load-local operation is active. */</span>
<a name="l02142"></a>02142     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aef9a26a23d6f4f4c8e23844c4b4568e8">pending_slot</a>                 : 1;  <span class="comment">/**&lt; The job slot for the pending RD-DMA operation. Valid only when [START_BUSY] == 0 and</span>
<a name="l02143"></a>02143 <span class="comment">                                                         [DMA_PENDING] == 1. */</span>
<a name="l02144"></a>02144     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ba11353930194759346bb4b7a6b545f">job_slot</a>                     : 1;  <span class="comment">/**&lt; The job slot for the most recent RD-DMA operation. */</span>
<a name="l02145"></a>02145     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3073c3f620374e2086c5a9162b029de8">reserved_7_7</a>                 : 1;
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#acd253284f12b5e10aed1f1b3dc4c6a1e">dma_uflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last RD-DMA operation encountered an underflow */</span>
<a name="l02147"></a>02147     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a0c0d616a1d1a180b97a2b94ebb0a0cd0">dma_oflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last RD-DMA operation encountered an overflow */</span>
<a name="l02148"></a>02148     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa39674e479d7fe1016e709980ffe99a1">dma_error</a>                    : 1;  <span class="comment">/**&lt; Set when the last RD-DMA operation encountered an error. */</span>
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aba0cad3cd42134ea0fc13dcb6b8869f3">last_dma_done</a>                : 1;  <span class="comment">/**&lt; Set when the last RD-DMA operation transferred the last word of the RD-DMA data from the</span>
<a name="l02150"></a>02150 <span class="comment">                                                         job descriptor (JD.RD-DMA). */</span>
<a name="l02151"></a>02151     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a266bdc7988014068b3f9d16118243c77">dma_pending</a>                  : 1;  <span class="comment">/**&lt; Set when a RD-DMA operation is pending for the engine and the internal interface needs to</span>
<a name="l02152"></a>02152 <span class="comment">                                                         be programmed. */</span>
<a name="l02153"></a>02153     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa61d83b20e6dd4bb3f7d4796bfdd607f">post_reset</a>                   : 1;  <span class="comment">/**&lt; Set to one on MDAB reset and remains one until the RD-DMA engine starts its first</span>
<a name="l02154"></a>02154 <span class="comment">                                                         RD-DMA transfer.</span>
<a name="l02155"></a>02155 <span class="comment">                                                         SWNOTE: DSP software can use this bit to qualify the [JOB_TAG], [JOB_SLOT], [DMA_ERROR],</span>
<a name="l02156"></a>02156 <span class="comment">                                                         [LAST_DMA_DONE]</span>
<a name="l02157"></a>02157 <span class="comment">                                                         bits in this CSR. [see: these status bits remain set and [POST_RESET] is used</span>
<a name="l02158"></a>02158 <span class="comment">                                                         by software to know when they are truly valid].</span>
<a name="l02159"></a>02159 <span class="comment">                                                         SET(hardware): MDAB reset</span>
<a name="l02160"></a>02160 <span class="comment">                                                         CLR(software): DSP writes START_BUSY=0-&gt;1 */</span>
<a name="l02161"></a>02161     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a900ce0b2d5a1f90fcee38624e9b20f39">start_busy</a>                   : 1;  <span class="comment">/**&lt; When software writes a one to this register, hardware will write the job descriptor&apos;s read</span>
<a name="l02162"></a>02162 <span class="comment">                                                         dma section (JD.RD-DMA) for the next available job into the local memory starting at</span>
<a name="l02163"></a>02163 <span class="comment">                                                         MDAB_RD_ADDR, up to MDAB_RD_ADDR+MDAB_RD_LIMIT or when the last 128-bit word of the JD.RD-</span>
<a name="l02164"></a>02164 <span class="comment">                                                         DMA section is</span>
<a name="l02165"></a>02165 <span class="comment">                                                         transferred (whichever comes first).</span>
<a name="l02166"></a>02166 <span class="comment">                                                         If the RD-DMA engine has already transferred part but not all of the JD.RD-DMA section for</span>
<a name="l02167"></a>02167 <span class="comment">                                                         a job, then it will continue transferring data until it reaches the end of the JD.RD-DMA</span>
<a name="l02168"></a>02168 <span class="comment">                                                         section, or until it</span>
<a name="l02169"></a>02169 <span class="comment">                                                         writes MDAB_CFG_LIMIT for the LAST RD-DMA slice, whichever comes first. This bit is reset</span>
<a name="l02170"></a>02170 <span class="comment">                                                         to zero when the</span>
<a name="l02171"></a>02171 <span class="comment">                                                         RD-DMA engine has completed the transfer and is ready to be re-initialized for another</span>
<a name="l02172"></a>02172 <span class="comment">                                                         transfer. */</span>
<a name="l02173"></a>02173 <span class="preprocessor">#else</span>
<a name="l02174"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a900ce0b2d5a1f90fcee38624e9b20f39">02174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a900ce0b2d5a1f90fcee38624e9b20f39">start_busy</a>                   : 1;
<a name="l02175"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa61d83b20e6dd4bb3f7d4796bfdd607f">02175</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa61d83b20e6dd4bb3f7d4796bfdd607f">post_reset</a>                   : 1;
<a name="l02176"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a266bdc7988014068b3f9d16118243c77">02176</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a266bdc7988014068b3f9d16118243c77">dma_pending</a>                  : 1;
<a name="l02177"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aba0cad3cd42134ea0fc13dcb6b8869f3">02177</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aba0cad3cd42134ea0fc13dcb6b8869f3">last_dma_done</a>                : 1;
<a name="l02178"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa39674e479d7fe1016e709980ffe99a1">02178</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aa39674e479d7fe1016e709980ffe99a1">dma_error</a>                    : 1;
<a name="l02179"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a0c0d616a1d1a180b97a2b94ebb0a0cd0">02179</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a0c0d616a1d1a180b97a2b94ebb0a0cd0">dma_oflow</a>                    : 1;
<a name="l02180"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#acd253284f12b5e10aed1f1b3dc4c6a1e">02180</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#acd253284f12b5e10aed1f1b3dc4c6a1e">dma_uflow</a>                    : 1;
<a name="l02181"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3073c3f620374e2086c5a9162b029de8">02181</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3073c3f620374e2086c5a9162b029de8">reserved_7_7</a>                 : 1;
<a name="l02182"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ba11353930194759346bb4b7a6b545f">02182</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ba11353930194759346bb4b7a6b545f">job_slot</a>                     : 1;
<a name="l02183"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aef9a26a23d6f4f4c8e23844c4b4568e8">02183</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#aef9a26a23d6f4f4c8e23844c4b4568e8">pending_slot</a>                 : 1;
<a name="l02184"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a2d8722b3eed68a32c0e4daeccae7cf23">02184</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a2d8722b3eed68a32c0e4daeccae7cf23">ld_lcl_busy</a>                  : 1;
<a name="l02185"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a1808bb166334ed8839d8130f95eb1a8d">02185</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a1808bb166334ed8839d8130f95eb1a8d">post_ld_lcl</a>                  : 1;
<a name="l02186"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ede7596460b833c9b0a07ad032ffa13">02186</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#a3ede7596460b833c9b0a07ad032ffa13">reserved_12_15</a>               : 4;
<a name="l02187"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#af8b715d05484abcc3b2a8184fcac8605">02187</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#af8b715d05484abcc3b2a8184fcac8605">job_tag</a>                      : 16;
<a name="l02188"></a><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#ac85e5f9587bd4d63ed2c99d13401929c">02188</a>     uint64_t <a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html#ac85e5f9587bd4d63ed2c99d13401929c">reserved_32_63</a>               : 32;
<a name="l02189"></a>02189 <span class="preprocessor">#endif</span>
<a name="l02190"></a>02190 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__rd__status.html#ae5aefb7827ad7fc7f5874c3bb0410ce6">s</a>;
<a name="l02191"></a><a class="code" href="unioncvmx__mdabx__rd__status.html#afe3a38ae7f1d0457acd5bd2cc50ab9d3">02191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__rd__status_1_1cvmx__mdabx__rd__status__s.html">cvmx_mdabx_rd_status_s</a>         <a class="code" href="unioncvmx__mdabx__rd__status.html#afe3a38ae7f1d0457acd5bd2cc50ab9d3">cnf75xx</a>;
<a name="l02192"></a>02192 };
<a name="l02193"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a13f125c6c5d7cc0a704ca6e06de71e00">02193</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__rd__status.html" title="cvmx_mdab::_rd_status">cvmx_mdabx_rd_status</a> <a class="code" href="unioncvmx__mdabx__rd__status.html" title="cvmx_mdab::_rd_status">cvmx_mdabx_rd_status_t</a>;
<a name="l02194"></a>02194 <span class="comment"></span>
<a name="l02195"></a>02195 <span class="comment">/**</span>
<a name="l02196"></a>02196 <span class="comment"> * cvmx_mdab#_wr_addr</span>
<a name="l02197"></a>02197 <span class="comment"> *</span>
<a name="l02198"></a>02198 <span class="comment"> * The starting address used by the WR-DMA engine when reading WR-DMA data from local DSP memory.</span>
<a name="l02199"></a>02199 <span class="comment"> * During Job_Type = ST_LCL* commands, hardware loads the WR_ADDR/WR_LIMIT registers directly.</span>
<a name="l02200"></a>02200 <span class="comment"> */</span>
<a name="l02201"></a><a class="code" href="unioncvmx__mdabx__wr__addr.html">02201</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__addr.html" title="cvmx_mdab::_wr_addr">cvmx_mdabx_wr_addr</a> {
<a name="l02202"></a><a class="code" href="unioncvmx__mdabx__wr__addr.html#a68dd356f3882cace8983dc8316e97060">02202</a>     uint64_t <a class="code" href="unioncvmx__mdabx__wr__addr.html#a68dd356f3882cace8983dc8316e97060">u64</a>;
<a name="l02203"></a><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html">02203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html">cvmx_mdabx_wr_addr_s</a> {
<a name="l02204"></a>02204 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#aad8c87293b13495e62a7a6b8da925007">reserved_31_63</a>               : 33;
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#a51a12c6da66e21b81b0a7aa3a59a24aa">addr</a>                         : 27; <span class="comment">/**&lt; The 128b-aligned starting address used by the WR-DMA engine when reading WR-DMA data from</span>
<a name="l02207"></a>02207 <span class="comment">                                                         local DSP memory.</span>
<a name="l02208"></a>02208 <span class="comment">                                                         When ADDR[30]=1(IMEM):</span>
<a name="l02209"></a>02209 <span class="comment">                                                            For MBP32 (256KB IMEM): Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l02210"></a>02210 <span class="comment">                                                         (0x4003.FFFF &gt;&gt; 4).</span>
<a name="l02211"></a>02211 <span class="comment">                                                            For SSP16 (64KB IMEM):  Valid 128b-aligned address range = (0x4000.0000 &gt;&gt; 4) -</span>
<a name="l02212"></a>02212 <span class="comment">                                                         (0x4000.FFFF &gt;&gt; 4).</span>
<a name="l02213"></a>02213 <span class="comment">                                                         When ADDR[30]=0(DMEM):</span>
<a name="l02214"></a>02214 <span class="comment">                                                            For MBP32 (128KB DMEM): Valid 128b-aligned address range = (0x3FFE.0000 &gt;&gt; 4) -</span>
<a name="l02215"></a>02215 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l02216"></a>02216 <span class="comment">                                                            For SSP16 (256KB DMEM): Valid 128b-aligned address range = (0x3FFC.0000 &gt;&gt; 4) -</span>
<a name="l02217"></a>02217 <span class="comment">                                                         (0x3FFF.FFFF &gt;&gt; 4).</span>
<a name="l02218"></a>02218 <span class="comment">                                                         NOTE: In the I/D MEM address decoding scheme, ADDR[30] determines WHICH DSP Memory space</span>
<a name="l02219"></a>02219 <span class="comment">                                                         (0:DMEM/1:IMEM) */</span>
<a name="l02220"></a>02220     uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#ad87b06d130bb1023c82ae26c65f9cf7b">reserved_0_3</a>                 : 4;
<a name="l02221"></a>02221 <span class="preprocessor">#else</span>
<a name="l02222"></a><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#ad87b06d130bb1023c82ae26c65f9cf7b">02222</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#ad87b06d130bb1023c82ae26c65f9cf7b">reserved_0_3</a>                 : 4;
<a name="l02223"></a><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#a51a12c6da66e21b81b0a7aa3a59a24aa">02223</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#a51a12c6da66e21b81b0a7aa3a59a24aa">addr</a>                         : 27;
<a name="l02224"></a><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#aad8c87293b13495e62a7a6b8da925007">02224</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html#aad8c87293b13495e62a7a6b8da925007">reserved_31_63</a>               : 33;
<a name="l02225"></a>02225 <span class="preprocessor">#endif</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__wr__addr.html#ab9a032d087d12aebd0ee5e6f5a576c94">s</a>;
<a name="l02227"></a><a class="code" href="unioncvmx__mdabx__wr__addr.html#a9e69d99182f8a0082e90f77d63b1d023">02227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__addr_1_1cvmx__mdabx__wr__addr__s.html">cvmx_mdabx_wr_addr_s</a>           <a class="code" href="unioncvmx__mdabx__wr__addr.html#a9e69d99182f8a0082e90f77d63b1d023">cnf75xx</a>;
<a name="l02228"></a>02228 };
<a name="l02229"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a07fff3cb2024bdc7ef9fce464ac617e8">02229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__addr.html" title="cvmx_mdab::_wr_addr">cvmx_mdabx_wr_addr</a> <a class="code" href="unioncvmx__mdabx__wr__addr.html" title="cvmx_mdab::_wr_addr">cvmx_mdabx_wr_addr_t</a>;
<a name="l02230"></a>02230 <span class="comment"></span>
<a name="l02231"></a>02231 <span class="comment">/**</span>
<a name="l02232"></a>02232 <span class="comment"> * cvmx_mdab#_wr_length</span>
<a name="l02233"></a>02233 <span class="comment"> *</span>
<a name="l02234"></a>02234 <span class="comment"> * The actual 128-bit length of the most recent WR-DMA engine job configuration transfer.</span>
<a name="l02235"></a>02235 <span class="comment"> *</span>
<a name="l02236"></a>02236 <span class="comment"> */</span>
<a name="l02237"></a><a class="code" href="unioncvmx__mdabx__wr__length.html">02237</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__length.html" title="cvmx_mdab::_wr_length">cvmx_mdabx_wr_length</a> {
<a name="l02238"></a><a class="code" href="unioncvmx__mdabx__wr__length.html#a47e1727997c4695ef4e9fbd8acce44b7">02238</a>     uint64_t <a class="code" href="unioncvmx__mdabx__wr__length.html#a47e1727997c4695ef4e9fbd8acce44b7">u64</a>;
<a name="l02239"></a><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html">02239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html">cvmx_mdabx_wr_length_s</a> {
<a name="l02240"></a>02240 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a15a5fd593a6b99808a6f689bdc05a4c1">reserved_19_63</a>               : 45;
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#ada00ebcb70ade6ac38adb123addb2a40">length</a>                       : 15; <span class="comment">/**&lt; The actual 128-bit length of the most recent WR-DMA engine write dma transfer.</span>
<a name="l02243"></a>02243 <span class="comment">                                                         NOTE: This field will be updated when the WR-DMA has been actually write-committed to SMEM</span>
<a name="l02244"></a>02244 <span class="comment">                                                         or L2C/DDR Memory,</span>
<a name="l02245"></a>02245 <span class="comment">                                                         which allows software to read(poll) the length field during the WR-DMA transfer to know</span>
<a name="l02246"></a>02246 <span class="comment">                                                         how many 128-bit chunks are</span>
<a name="l02247"></a>02247 <span class="comment">                                                         now currently available at their intended memory destinations before use by software or</span>
<a name="l02248"></a>02248 <span class="comment">                                                         other hardware</span>
<a name="l02249"></a>02249 <span class="comment">                                                         blocks. */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a5f685426fff56e56c9d05ce04d0a0afc">reserved_0_3</a>                 : 4;
<a name="l02251"></a>02251 <span class="preprocessor">#else</span>
<a name="l02252"></a><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a5f685426fff56e56c9d05ce04d0a0afc">02252</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a5f685426fff56e56c9d05ce04d0a0afc">reserved_0_3</a>                 : 4;
<a name="l02253"></a><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#ada00ebcb70ade6ac38adb123addb2a40">02253</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#ada00ebcb70ade6ac38adb123addb2a40">length</a>                       : 15;
<a name="l02254"></a><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a15a5fd593a6b99808a6f689bdc05a4c1">02254</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html#a15a5fd593a6b99808a6f689bdc05a4c1">reserved_19_63</a>               : 45;
<a name="l02255"></a>02255 <span class="preprocessor">#endif</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__wr__length.html#ac2b78cf52c3ec43b17396f4341abd8f5">s</a>;
<a name="l02257"></a><a class="code" href="unioncvmx__mdabx__wr__length.html#ae9b7f353dea413d9955b870bfd369ede">02257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__length_1_1cvmx__mdabx__wr__length__s.html">cvmx_mdabx_wr_length_s</a>         <a class="code" href="unioncvmx__mdabx__wr__length.html#ae9b7f353dea413d9955b870bfd369ede">cnf75xx</a>;
<a name="l02258"></a>02258 };
<a name="l02259"></a><a class="code" href="cvmx-mdabx-defs_8h.html#aad65acaccc55ef2af38c8bcd6fad23a2">02259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__length.html" title="cvmx_mdab::_wr_length">cvmx_mdabx_wr_length</a> <a class="code" href="unioncvmx__mdabx__wr__length.html" title="cvmx_mdab::_wr_length">cvmx_mdabx_wr_length_t</a>;
<a name="l02260"></a>02260 <span class="comment"></span>
<a name="l02261"></a>02261 <span class="comment">/**</span>
<a name="l02262"></a>02262 <span class="comment"> * cvmx_mdab#_wr_limit</span>
<a name="l02263"></a>02263 <span class="comment"> *</span>
<a name="l02264"></a>02264 <span class="comment"> * The maximum number of 128-bit sized chunks that the WR-DMA engine may read starting from the</span>
<a name="l02265"></a>02265 <span class="comment"> * 128-bit-aligned MDAB_WR_ADDR. NOTE: During Job_Type = ST_LCL* commands, hardware loads the</span>
<a name="l02266"></a>02266 <span class="comment"> * WR_ADDR/WR_LIMIT registers</span>
<a name="l02267"></a>02267 <span class="comment"> * directly.</span>
<a name="l02268"></a>02268 <span class="comment"> */</span>
<a name="l02269"></a><a class="code" href="unioncvmx__mdabx__wr__limit.html">02269</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__limit.html" title="cvmx_mdab::_wr_limit">cvmx_mdabx_wr_limit</a> {
<a name="l02270"></a><a class="code" href="unioncvmx__mdabx__wr__limit.html#a0ef58fef4412e9a9b20981ffa47641c2">02270</a>     uint64_t <a class="code" href="unioncvmx__mdabx__wr__limit.html#a0ef58fef4412e9a9b20981ffa47641c2">u64</a>;
<a name="l02271"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html">02271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html">cvmx_mdabx_wr_limit_s</a> {
<a name="l02272"></a>02272 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#ad0c931b5fdfb7884ec066b5bb5209d2a">reserved_32_63</a>               : 32;
<a name="l02274"></a>02274     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a1b3a40e986bdd239144fea574ae6c028">last</a>                         : 1;  <span class="comment">/**&lt; Indicates the last WR-DMA slice which may be read from address MDAB_WR_ADDR.</span>
<a name="l02275"></a>02275 <span class="comment">                                                         DSP software may choose to segment the JD.WR-DMA data into multiple non-contiguous WR-DMA</span>
<a name="l02276"></a>02276 <span class="comment">                                                         transfers from DSP local memory.</span>
<a name="l02277"></a>02277 <span class="comment">                                                         Eventually, DSP software will indicate the LAST segment (or slice), to indicate this is</span>
<a name="l02278"></a>02278 <span class="comment">                                                         the final WR-DMA sub-blk transfer.</span>
<a name="l02279"></a>02279 <span class="comment">                                                         Each WR-DMA operation&apos;s LAST will indicate when the last segment (or slice) WR-DMA</span>
<a name="l02280"></a>02280 <span class="comment">                                                         operation has been setup, to complete the JD.WR-DMA data transfer.</span>
<a name="l02281"></a>02281 <span class="comment">                                                         SW_NOTE: For every new WR-DMA slice operation, DSP software *MUST* signal LAST to indicate</span>
<a name="l02282"></a>02282 <span class="comment">                                                         the final JD.WR-DMA data slice transfer. */</span>
<a name="l02283"></a>02283     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a14c958474de54370bf7434a39b3bc795">reserved_19_30</a>               : 12;
<a name="l02284"></a>02284     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a7ec9042f523aba9f0b9c6cf178d7d517">limit</a>                        : 15; <span class="comment">/**&lt; &quot;The maximum number of 128-bit chunks that the WR-DMA engine may read from address</span>
<a name="l02285"></a>02285 <span class="comment">                                                         MDAB_WR_ADDR.</span>
<a name="l02286"></a>02286 <span class="comment">                                                         The JD.JCFG data typically will contain the total WR-DMA Length for each new job. The</span>
<a name="l02287"></a>02287 <span class="comment">                                                         DSP software is at liberty to break the total WR-DMA transfer into multiple WR-DMA</span>
<a name="l02288"></a>02288 <span class="comment">                                                         segments (or</span>
<a name="l02289"></a>02289 <span class="comment">                                                         slices) using the LIMIT register.</span>
<a name="l02290"></a>02290 <span class="comment">                                                         DSP software will set the LAST flag and a LIMIT for the final WR-DMA slice.</span>
<a name="l02291"></a>02291 <span class="comment">                                                         When LIMIT has been reached during the LAST WR-DMA slice (or if the last JD.WR-DMA&apos;s write</span>
<a name="l02292"></a>02292 <span class="comment">                                                         commit is detected), the WR-DMA is done.</span>
<a name="l02293"></a>02293 <span class="comment">                                                         For MBP DSP:</span>
<a name="l02294"></a>02294 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4003.FFFF</span>
<a name="l02295"></a>02295 <span class="comment">                                                            DMEM: 0x3FFE.0000 - 0x3FFF.FFFF</span>
<a name="l02296"></a>02296 <span class="comment">                                                         For SSP DSP:</span>
<a name="l02297"></a>02297 <span class="comment">                                                            IMEM: 0x4000.0000 - 0x4000.FFFF</span>
<a name="l02298"></a>02298 <span class="comment">                                                            DMEM: 0x3FFC.0000 - 0x3FFF.FFFF</span>
<a name="l02299"></a>02299 <span class="comment">                                                         Software restriction \#1: software should never program LIMIT &lt; 2. Indeterminate results</span>
<a name="l02300"></a>02300 <span class="comment">                                                         can/will occur.</span>
<a name="l02301"></a>02301 <span class="comment">                                                         Software restriction \#2: software should ensure that ADDR+LIMIT SIZES fall within the I+D</span>
<a name="l02302"></a>02302 <span class="comment">                                                         MEM space, otherwise DMA_ERROR and indeterminate results can/will occur.&quot; */</span>
<a name="l02303"></a>02303     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a617e5bc90e3fd15dbbe7ce531695fd74">reserved_0_3</a>                 : 4;
<a name="l02304"></a>02304 <span class="preprocessor">#else</span>
<a name="l02305"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a617e5bc90e3fd15dbbe7ce531695fd74">02305</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a617e5bc90e3fd15dbbe7ce531695fd74">reserved_0_3</a>                 : 4;
<a name="l02306"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a7ec9042f523aba9f0b9c6cf178d7d517">02306</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a7ec9042f523aba9f0b9c6cf178d7d517">limit</a>                        : 15;
<a name="l02307"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a14c958474de54370bf7434a39b3bc795">02307</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a14c958474de54370bf7434a39b3bc795">reserved_19_30</a>               : 12;
<a name="l02308"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a1b3a40e986bdd239144fea574ae6c028">02308</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#a1b3a40e986bdd239144fea574ae6c028">last</a>                         : 1;
<a name="l02309"></a><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#ad0c931b5fdfb7884ec066b5bb5209d2a">02309</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html#ad0c931b5fdfb7884ec066b5bb5209d2a">reserved_32_63</a>               : 32;
<a name="l02310"></a>02310 <span class="preprocessor">#endif</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__wr__limit.html#a098ca232291c25686b5db2cd288760de">s</a>;
<a name="l02312"></a><a class="code" href="unioncvmx__mdabx__wr__limit.html#a28417fbc1404e14a337eb0cbdcbbd242">02312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__limit_1_1cvmx__mdabx__wr__limit__s.html">cvmx_mdabx_wr_limit_s</a>          <a class="code" href="unioncvmx__mdabx__wr__limit.html#a28417fbc1404e14a337eb0cbdcbbd242">cnf75xx</a>;
<a name="l02313"></a>02313 };
<a name="l02314"></a><a class="code" href="cvmx-mdabx-defs_8h.html#a44b2b6cd9a6e690db531ca053591fcdf">02314</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__limit.html" title="cvmx_mdab::_wr_limit">cvmx_mdabx_wr_limit</a> <a class="code" href="unioncvmx__mdabx__wr__limit.html" title="cvmx_mdab::_wr_limit">cvmx_mdabx_wr_limit_t</a>;
<a name="l02315"></a>02315 <span class="comment"></span>
<a name="l02316"></a>02316 <span class="comment">/**</span>
<a name="l02317"></a>02317 <span class="comment"> * cvmx_mdab#_wr_status</span>
<a name="l02318"></a>02318 <span class="comment"> *</span>
<a name="l02319"></a>02319 <span class="comment"> * Reports the status for the WR-DMA engine.</span>
<a name="l02320"></a>02320 <span class="comment"> *</span>
<a name="l02321"></a>02321 <span class="comment"> */</span>
<a name="l02322"></a><a class="code" href="unioncvmx__mdabx__wr__status.html">02322</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__status.html" title="cvmx_mdab::_wr_status">cvmx_mdabx_wr_status</a> {
<a name="l02323"></a><a class="code" href="unioncvmx__mdabx__wr__status.html#aff649e369ffd7e8fcb6e0da14fc7b345">02323</a>     uint64_t <a class="code" href="unioncvmx__mdabx__wr__status.html#aff649e369ffd7e8fcb6e0da14fc7b345">u64</a>;
<a name="l02324"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html">02324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html">cvmx_mdabx_wr_status_s</a> {
<a name="l02325"></a>02325 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02326"></a>02326 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0e08dd11f28ac711af44bfbda62921df">reserved_32_63</a>               : 32;
<a name="l02327"></a>02327     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a88aaf8326ac5be0f0c1d06221a1ef1d3">job_tag</a>                      : 16; <span class="comment">/**&lt; The JOB_TAG field from the PSM command for the last completed WR-DMA operation.</span>
<a name="l02328"></a>02328 <span class="comment">                                                         When DSP software writes START_BUSY=0-&gt;1, the WR-DMA engine will wait until the next</span>
<a name="l02329"></a>02329 <span class="comment">                                                         available job has been enqueued, at which point the JOB_TAG will be latched in. */</span>
<a name="l02330"></a>02330     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a985eeda5e352a9e536ac3810a96d909f">reserved_12_15</a>               : 4;
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a9662b96e34382a824d9d378fd6e3346a">post_st_lcl</a>                  : 1;  <span class="comment">/**&lt; Set when a store-local job has completed(last ST-LCL micro-op completes).</span>
<a name="l02332"></a>02332 <span class="comment">                                                         Cleared when a normal job has completed. */</span>
<a name="l02333"></a>02333     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a331287e67f06f10d6e12f327995fb193">st_lcl_busy</a>                  : 1;  <span class="comment">/**&lt; Set when a store-local operation is active. */</span>
<a name="l02334"></a>02334     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2c50a75097c7e969e4e952e15985c792">pending_slot</a>                 : 1;  <span class="comment">/**&lt; The job slot for the pending WR-DMA operation. Valid only when [START_BUSY] == 0 and</span>
<a name="l02335"></a>02335 <span class="comment">                                                         [DMA_PENDING] == 1. */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2eae4fe3ef43c993b71e5dd59bc4ea8d">job_slot</a>                     : 1;  <span class="comment">/**&lt; The job slot for the most recent WR-DMA operation. */</span>
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a02a78984fdb8b54cf0443bc375526241">reserved_7_7</a>                 : 1;
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a522d500773038200516f1bf86b7eba4a">dma_uflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last WR-DMA operation encountered an underflow. */</span>
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#aad8287b34ce20a106978005b3ebf167f">dma_oflow</a>                    : 1;  <span class="comment">/**&lt; Set when the last WR-DMA operation encountered an overflow. */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a8132c9b340aca64923a1f135c2fc401b">dma_error</a>                    : 1;  <span class="comment">/**&lt; Set when the last WR-DMA operation encountered an error. */</span>
<a name="l02341"></a>02341     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0b85c1d167a066e91f29e6c62750863a">last_dma_done</a>                : 1;  <span class="comment">/**&lt; Set when the last WR-DMA operation received the last write-commit for the WR-DMA data from</span>
<a name="l02342"></a>02342 <span class="comment">                                                         the job descriptor (JD.WR-DMA). WR-DMAs are issued to either SMEM or L2C/DDR, and the WR-</span>
<a name="l02343"></a>02343 <span class="comment">                                                         DMA engine will receive</span>
<a name="l02344"></a>02344 <span class="comment">                                                         ordered write responses from the MHBW-AMM to indicate which writes have been committed. */</span>
<a name="l02345"></a>02345     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a57ec77785ae616d671c469f04785d86c">dma_pending</a>                  : 1;  <span class="comment">/**&lt; Set when a WR-DMA operation is pending for the engine and the internal interface needs to</span>
<a name="l02346"></a>02346 <span class="comment">                                                         be programmed. */</span>
<a name="l02347"></a>02347     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a5b007e2ffde5bf20be38d17deda33b18">post_reset</a>                   : 1;  <span class="comment">/**&lt; Set to one on MDAB reset and remains one until the WR-DMA engine starts its first</span>
<a name="l02348"></a>02348 <span class="comment">                                                         WR-DMA transfer.</span>
<a name="l02349"></a>02349 <span class="comment">                                                         SWNOTE: DSP software can use this bit to qualify the [JOB_TAG], [JOB_SLOT], [DMA_ERROR],</span>
<a name="l02350"></a>02350 <span class="comment">                                                         [LAST_DMA_DONE]</span>
<a name="l02351"></a>02351 <span class="comment">                                                         bits in this CSR. [see: these status bits remain set and POST_RESET is used</span>
<a name="l02352"></a>02352 <span class="comment">                                                         by software to know when they are truly valid].</span>
<a name="l02353"></a>02353 <span class="comment">                                                         SET(hardware): MDAB reset</span>
<a name="l02354"></a>02354 <span class="comment">                                                         CLR(software): DSP writes [START_BUSY]=0-&gt;1 */</span>
<a name="l02355"></a>02355     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a252a1faccad7f405495b5737eb6c179e">start_busy</a>                   : 1;  <span class="comment">/**&lt; When software writes a one to this register, hardware will copy the data for the completed</span>
<a name="l02356"></a>02356 <span class="comment">                                                         job from the local memory starting at MDAB_WD_ADDR to the mdbw, up to</span>
<a name="l02357"></a>02357 <span class="comment">                                                         MDAB_WR_ADDR+MDAB_WR_LIMIT</span>
<a name="l02358"></a>02358 <span class="comment">                                                         or when the last 128-bit word of the JD.WR-DMA section is transferred (whichever comes</span>
<a name="l02359"></a>02359 <span class="comment">                                                         first).</span>
<a name="l02360"></a>02360 <span class="comment">                                                         If the WR-DMA engine has already transferred part but not all of the JD.WR-DMA section for</span>
<a name="l02361"></a>02361 <span class="comment">                                                         a job, then it will continue transferring data until it reaches the end of the JD.WR-DMA</span>
<a name="l02362"></a>02362 <span class="comment">                                                         section,</span>
<a name="l02363"></a>02363 <span class="comment">                                                         or until it writes MDAB_CFG_LIMIT for the LAST WR-DMA slice, whichever comes first.</span>
<a name="l02364"></a>02364 <span class="comment">                                                         This bit is reset to zero when the WR-DMA engine has completed the transfer and is ready</span>
<a name="l02365"></a>02365 <span class="comment">                                                         to be reinitialized for another transfer. */</span>
<a name="l02366"></a>02366 <span class="preprocessor">#else</span>
<a name="l02367"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a252a1faccad7f405495b5737eb6c179e">02367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a252a1faccad7f405495b5737eb6c179e">start_busy</a>                   : 1;
<a name="l02368"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a5b007e2ffde5bf20be38d17deda33b18">02368</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a5b007e2ffde5bf20be38d17deda33b18">post_reset</a>                   : 1;
<a name="l02369"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a57ec77785ae616d671c469f04785d86c">02369</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a57ec77785ae616d671c469f04785d86c">dma_pending</a>                  : 1;
<a name="l02370"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0b85c1d167a066e91f29e6c62750863a">02370</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0b85c1d167a066e91f29e6c62750863a">last_dma_done</a>                : 1;
<a name="l02371"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a8132c9b340aca64923a1f135c2fc401b">02371</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a8132c9b340aca64923a1f135c2fc401b">dma_error</a>                    : 1;
<a name="l02372"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#aad8287b34ce20a106978005b3ebf167f">02372</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#aad8287b34ce20a106978005b3ebf167f">dma_oflow</a>                    : 1;
<a name="l02373"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a522d500773038200516f1bf86b7eba4a">02373</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a522d500773038200516f1bf86b7eba4a">dma_uflow</a>                    : 1;
<a name="l02374"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a02a78984fdb8b54cf0443bc375526241">02374</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a02a78984fdb8b54cf0443bc375526241">reserved_7_7</a>                 : 1;
<a name="l02375"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2eae4fe3ef43c993b71e5dd59bc4ea8d">02375</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2eae4fe3ef43c993b71e5dd59bc4ea8d">job_slot</a>                     : 1;
<a name="l02376"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2c50a75097c7e969e4e952e15985c792">02376</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a2c50a75097c7e969e4e952e15985c792">pending_slot</a>                 : 1;
<a name="l02377"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a331287e67f06f10d6e12f327995fb193">02377</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a331287e67f06f10d6e12f327995fb193">st_lcl_busy</a>                  : 1;
<a name="l02378"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a9662b96e34382a824d9d378fd6e3346a">02378</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a9662b96e34382a824d9d378fd6e3346a">post_st_lcl</a>                  : 1;
<a name="l02379"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a985eeda5e352a9e536ac3810a96d909f">02379</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a985eeda5e352a9e536ac3810a96d909f">reserved_12_15</a>               : 4;
<a name="l02380"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a88aaf8326ac5be0f0c1d06221a1ef1d3">02380</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a88aaf8326ac5be0f0c1d06221a1ef1d3">job_tag</a>                      : 16;
<a name="l02381"></a><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0e08dd11f28ac711af44bfbda62921df">02381</a>     uint64_t <a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html#a0e08dd11f28ac711af44bfbda62921df">reserved_32_63</a>               : 32;
<a name="l02382"></a>02382 <span class="preprocessor">#endif</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mdabx__wr__status.html#a9059d72092f88bb6ed5989354eff0ca1">s</a>;
<a name="l02384"></a><a class="code" href="unioncvmx__mdabx__wr__status.html#a4656337682514e2a3121f4d2fa94f36a">02384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mdabx__wr__status_1_1cvmx__mdabx__wr__status__s.html">cvmx_mdabx_wr_status_s</a>         <a class="code" href="unioncvmx__mdabx__wr__status.html#a4656337682514e2a3121f4d2fa94f36a">cnf75xx</a>;
<a name="l02385"></a>02385 };
<a name="l02386"></a><a class="code" href="cvmx-mdabx-defs_8h.html#abc1c1f31a94e716dc3a6f26c13155797">02386</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mdabx__wr__status.html" title="cvmx_mdab::_wr_status">cvmx_mdabx_wr_status</a> <a class="code" href="unioncvmx__mdabx__wr__status.html" title="cvmx_mdab::_wr_status">cvmx_mdabx_wr_status_t</a>;
<a name="l02387"></a>02387 
<a name="l02388"></a>02388 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
