// Seed: 3322529271
module module_0 (
    input id_0,
    input logic id_1
);
  type_6(
      id_1, 1
  );
  reg id_2;
  initial begin
    if (1'b0) id_2 <= #id_2 1;
  end
  logic id_3;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  logic id_4;
  always @(posedge id_3) id_2 = 1;
endmodule
