Task "Perform Logic Synthesis" successful.
Generated logfile: 
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Feb 04 20:32:49 2020
Info: Command: quartus_sta -t Sines_topde2_Altera_QUARTUS_II_run.tcl
### Open existing Altera QUARTUS II 17.0.0 project hdl_prj\quartus_prj\Sines_topde2_quartus.qpf
### Running Synthesis in Altera QUARTUS II 17.0.0 ...
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 04 20:32:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sines_topde2_quartus -c Sines_topde2_quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_pkg.vhd
    Info (12022): Found design unit 1: Sines_pkg File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_pkg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/dac_control.vhd
    Info (12022): Found design unit 1: DAC_Control-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd Line: 33
    Info (12023): Found entity 1: DAC_Control File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem.vhd
    Info (12022): Found design unit 1: Subsystem-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd Line: 32
    Info (12023): Found entity 1: Subsystem File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10.vhd
    Info (12022): Found design unit 1: Subsystem10-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd Line: 32
    Info (12023): Found entity 1: Subsystem10 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11.vhd
    Info (12022): Found design unit 1: Subsystem11-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd Line: 32
    Info (12023): Found entity 1: Subsystem11 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12.vhd
    Info (12022): Found design unit 1: Subsystem12-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd Line: 32
    Info (12023): Found entity 1: Subsystem12 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13.vhd
    Info (12022): Found design unit 1: Subsystem13-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd Line: 32
    Info (12023): Found entity 1: Subsystem13 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14.vhd
    Info (12022): Found design unit 1: Subsystem14-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd Line: 32
    Info (12023): Found entity 1: Subsystem14 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15.vhd
    Info (12022): Found design unit 1: Subsystem15-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd Line: 32
    Info (12023): Found entity 1: Subsystem15 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16.vhd
    Info (12022): Found design unit 1: Subsystem16-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd Line: 32
    Info (12023): Found entity 1: Subsystem16 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17.vhd
    Info (12022): Found design unit 1: Subsystem17-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd Line: 32
    Info (12023): Found entity 1: Subsystem17 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18.vhd
    Info (12022): Found design unit 1: Subsystem18-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd Line: 32
    Info (12023): Found entity 1: Subsystem18 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19.vhd
    Info (12022): Found design unit 1: Subsystem19-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd Line: 32
    Info (12023): Found entity 1: Subsystem19 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2.vhd
    Info (12022): Found design unit 1: Subsystem2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20.vhd
    Info (12022): Found design unit 1: Subsystem20-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd Line: 32
    Info (12023): Found entity 1: Subsystem20 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3.vhd
    Info (12022): Found design unit 1: Subsystem3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd Line: 32
    Info (12023): Found entity 1: Subsystem3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4.vhd
    Info (12022): Found design unit 1: Subsystem4-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd Line: 32
    Info (12023): Found entity 1: Subsystem4 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5.vhd
    Info (12022): Found design unit 1: Subsystem5-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd Line: 32
    Info (12023): Found entity 1: Subsystem5 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6.vhd
    Info (12022): Found design unit 1: Subsystem6-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd Line: 32
    Info (12023): Found entity 1: Subsystem6 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7.vhd
    Info (12022): Found design unit 1: Subsystem7-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd Line: 32
    Info (12023): Found entity 1: Subsystem7 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8.vhd
    Info (12022): Found design unit 1: Subsystem8-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd Line: 32
    Info (12023): Found entity 1: Subsystem8 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9.vhd
    Info (12022): Found design unit 1: Subsystem9-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd Line: 32
    Info (12023): Found entity 1: Subsystem9 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero.vhd
    Info (12022): Found design unit 1: Wrap_To_Zero-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd Line: 29
    Info (12023): Found entity 1: Wrap_To_Zero File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex0.vhd
    Info (12022): Found design unit 1: HEX0-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 33
    Info (12023): Found entity 1: HEX0 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block.vhd
    Info (12022): Found design unit 1: Subsystem_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block.vhd
    Info (12022): Found design unit 1: Subsystem10_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem10_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block.vhd
    Info (12022): Found design unit 1: Subsystem11_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem11_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block.vhd
    Info (12022): Found design unit 1: Subsystem12_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem12_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block.vhd
    Info (12022): Found design unit 1: Subsystem13_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem13_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block.vhd
    Info (12022): Found design unit 1: Subsystem14_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem14_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block.vhd
    Info (12022): Found design unit 1: Subsystem15_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem15_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block.vhd
    Info (12022): Found design unit 1: Subsystem16_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem16_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block.vhd
    Info (12022): Found design unit 1: Subsystem17_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem17_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block.vhd
    Info (12022): Found design unit 1: Subsystem18_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem18_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block.vhd
    Info (12022): Found design unit 1: Subsystem19_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem19_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block.vhd
    Info (12022): Found design unit 1: Subsystem2_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem2_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block.vhd
    Info (12022): Found design unit 1: Subsystem20_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem20_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block.vhd
    Info (12022): Found design unit 1: Subsystem3_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem3_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block.vhd
    Info (12022): Found design unit 1: Subsystem4_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem4_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block.vhd
    Info (12022): Found design unit 1: Subsystem5_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem5_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block.vhd
    Info (12022): Found design unit 1: Subsystem6_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem6_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block.vhd
    Info (12022): Found design unit 1: Subsystem7_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem7_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block.vhd
    Info (12022): Found design unit 1: Subsystem8_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem8_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block.vhd
    Info (12022): Found design unit 1: Subsystem9_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd Line: 32
    Info (12023): Found entity 1: Subsystem9_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block.vhd
    Info (12022): Found design unit 1: Wrap_To_Zero_block-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd Line: 29
    Info (12023): Found entity 1: Wrap_To_Zero_block File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex1.vhd
    Info (12022): Found design unit 1: HEX1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 33
    Info (12023): Found entity 1: HEX1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block1.vhd
    Info (12022): Found design unit 1: Subsystem_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block1.vhd
    Info (12022): Found design unit 1: Subsystem10_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem10_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block1.vhd
    Info (12022): Found design unit 1: Subsystem11_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem11_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block1.vhd
    Info (12022): Found design unit 1: Subsystem12_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem12_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block1.vhd
    Info (12022): Found design unit 1: Subsystem13_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem13_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block1.vhd
    Info (12022): Found design unit 1: Subsystem14_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem14_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block1.vhd
    Info (12022): Found design unit 1: Subsystem15_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem15_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block1.vhd
    Info (12022): Found design unit 1: Subsystem16_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem16_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block1.vhd
    Info (12022): Found design unit 1: Subsystem17_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem17_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block1.vhd
    Info (12022): Found design unit 1: Subsystem18_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem18_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block1.vhd
    Info (12022): Found design unit 1: Subsystem19_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem19_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block1.vhd
    Info (12022): Found design unit 1: Subsystem2_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem2_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block1.vhd
    Info (12022): Found design unit 1: Subsystem20_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem20_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block1.vhd
    Info (12022): Found design unit 1: Subsystem3_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem3_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block1.vhd
    Info (12022): Found design unit 1: Subsystem4_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem4_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block1.vhd
    Info (12022): Found design unit 1: Subsystem5_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem5_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block1.vhd
    Info (12022): Found design unit 1: Subsystem6_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem6_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block1.vhd
    Info (12022): Found design unit 1: Subsystem7_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem7_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block1.vhd
    Info (12022): Found design unit 1: Subsystem8_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem8_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block1.vhd
    Info (12022): Found design unit 1: Subsystem9_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd Line: 32
    Info (12023): Found entity 1: Subsystem9_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block1.vhd
    Info (12022): Found design unit 1: Wrap_To_Zero_block1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd Line: 29
    Info (12023): Found entity 1: Wrap_To_Zero_block1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex2.vhd
    Info (12022): Found design unit 1: HEX2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 33
    Info (12023): Found entity 1: HEX2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block2.vhd
    Info (12022): Found design unit 1: Subsystem_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block2.vhd
    Info (12022): Found design unit 1: Subsystem10_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem10_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block2.vhd
    Info (12022): Found design unit 1: Subsystem11_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem11_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block2.vhd
    Info (12022): Found design unit 1: Subsystem12_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem12_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block2.vhd
    Info (12022): Found design unit 1: Subsystem13_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem13_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block2.vhd
    Info (12022): Found design unit 1: Subsystem14_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem14_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block2.vhd
    Info (12022): Found design unit 1: Subsystem15_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem15_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block2.vhd
    Info (12022): Found design unit 1: Subsystem16_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem16_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block2.vhd
    Info (12022): Found design unit 1: Subsystem17_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem17_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block2.vhd
    Info (12022): Found design unit 1: Subsystem18_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem18_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block2.vhd
    Info (12022): Found design unit 1: Subsystem19_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem19_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block2.vhd
    Info (12022): Found design unit 1: Subsystem2_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem2_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block2.vhd
    Info (12022): Found design unit 1: Subsystem20_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem20_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block2.vhd
    Info (12022): Found design unit 1: Subsystem3_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem3_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block2.vhd
    Info (12022): Found design unit 1: Subsystem4_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem4_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block2.vhd
    Info (12022): Found design unit 1: Subsystem5_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem5_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block2.vhd
    Info (12022): Found design unit 1: Subsystem6_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem6_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block2.vhd
    Info (12022): Found design unit 1: Subsystem7_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem7_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block2.vhd
    Info (12022): Found design unit 1: Subsystem8_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem8_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block2.vhd
    Info (12022): Found design unit 1: Subsystem9_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd Line: 32
    Info (12023): Found entity 1: Subsystem9_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block2.vhd
    Info (12022): Found design unit 1: Wrap_To_Zero_block2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd Line: 29
    Info (12023): Found entity 1: Wrap_To_Zero_block2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex3.vhd
    Info (12022): Found design unit 1: HEX3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 33
    Info (12023): Found entity 1: HEX3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block3.vhd
    Info (12022): Found design unit 1: Subsystem10_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem10_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block3.vhd
    Info (12022): Found design unit 1: Subsystem11_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem11_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block3.vhd
    Info (12022): Found design unit 1: Subsystem12_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem12_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block3.vhd
    Info (12022): Found design unit 1: Subsystem13_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem13_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block3.vhd
    Info (12022): Found design unit 1: Subsystem8_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem8_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block3.vhd
    Info (12022): Found design unit 1: Subsystem9_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem9_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/apa_save.vhd
    Info (12022): Found design unit 1: aPA_Save-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd Line: 33
    Info (12023): Found entity 1: aPA_Save File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin10.vhd
    Info (12022): Found design unit 1: Sin10-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 32
    Info (12023): Found entity 1: Sin10 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin11.vhd
    Info (12022): Found design unit 1: Sin11-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 32
    Info (12023): Found entity 1: Sin11 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin12.vhd
    Info (12022): Found design unit 1: Sin12-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 32
    Info (12023): Found entity 1: Sin12 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin13.vhd
    Info (12022): Found design unit 1: Sin13-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 32
    Info (12023): Found entity 1: Sin13 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin14.vhd
    Info (12022): Found design unit 1: Sin14-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 32
    Info (12023): Found entity 1: Sin14 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin15.vhd
    Info (12022): Found design unit 1: Sin15-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 32
    Info (12023): Found entity 1: Sin15 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin4.vhd
    Info (12022): Found design unit 1: Sin4-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 32
    Info (12023): Found entity 1: Sin4 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin5.vhd
    Info (12022): Found design unit 1: Sin5-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 32
    Info (12023): Found entity 1: Sin5 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin6.vhd
    Info (12022): Found design unit 1: Sin6-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 32
    Info (12023): Found entity 1: Sin6 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin7.vhd
    Info (12022): Found design unit 1: Sin7-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd Line: 32
    Info (12023): Found entity 1: Sin7 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin8.vhd
    Info (12022): Found design unit 1: Sin8-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 32
    Info (12023): Found entity 1: Sin8 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin9.vhd
    Info (12022): Found design unit 1: Sin9-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 32
    Info (12023): Found entity 1: Sin9 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block3.vhd
    Info (12022): Found design unit 1: Subsystem_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem1.vhd
    Info (12022): Found design unit 1: Subsystem1-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd Line: 33
    Info (12023): Found entity 1: Subsystem1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block3.vhd
    Info (12022): Found design unit 1: Subsystem2_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem2_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block3.vhd
    Info (12022): Found design unit 1: Subsystem7_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem7_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block3.vhd
    Info (12022): Found design unit 1: Subsystem4_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem4_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block3.vhd
    Info (12022): Found design unit 1: Subsystem5_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem5_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block3.vhd
    Info (12022): Found design unit 1: Subsystem6_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem6_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block3.vhd
    Info (12022): Found design unit 1: Subsystem3_block3-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd Line: 33
    Info (12023): Found entity 1: Subsystem3_block3 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines.vhd
    Info (12022): Found design unit 1: Sines-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 114
    Info (12023): Found entity 1: Sines File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2_clock_module.vhd
    Info (12022): Found design unit 1: Sines_topde2_clock_module-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd Line: 33
    Info (12023): Found entity 1: Sines_topde2_clock_module File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2.vhd
    Info (12022): Found design unit 1: Sines_topde2-rtl File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 71
    Info (12023): Found entity 1: Sines_topde2 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 29
Info (12127): Elaborating entity "Sines_topde2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Sines_topde2.vhd(142): object "ce_out_sig" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at Sines_topde2.vhd(158): object "LEDG0_sig" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at Sines_topde2.vhd(159): object "LEDG1_sig" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at Sines_topde2.vhd(160): object "LEDG2_sig" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 160
Info (12129): Elaborating entity "Sines_topde2_clock_module" using architecture "A:rtl" for hierarchy "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 170
Info (12128): Elaborating entity "altpll" for hierarchy "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd Line: 59
Info (12133): Instantiated megafunction "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd Line: 59
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "operation_mode" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8cm.tdf
    Info (12023): Found entity 1: altpll_8cm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altpll_8cm.tdf Line: 28
Info (12128): Elaborating entity "altpll_8cm" for hierarchy "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll|altpll_8cm:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "Sines" using architecture "A:rtl" for hierarchy "Sines:u_Sines" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at Sines.vhd(1173): object "Sin7_out1" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1173
Info (12129): Elaborating entity "DAC_Control" using architecture "A:rtl" for hierarchy "Sines:u_Sines|DAC_Control:u_DAC_Control" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1340
Info (12129): Elaborating entity "HEX0" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1349
Info (12129): Elaborating entity "Wrap_To_Zero" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Wrap_To_Zero:u_Wrap_To_Zero" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 477
Info (12129): Elaborating entity "Subsystem" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem:u_Subsystem" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 482
Info (12129): Elaborating entity "Subsystem2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem2:u_Subsystem2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 490
Info (12129): Elaborating entity "Subsystem3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem3:u_Subsystem3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 498
Info (12129): Elaborating entity "Subsystem4" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem4:u_Subsystem4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 506
Info (12129): Elaborating entity "Subsystem5" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem5:u_Subsystem5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 514
Info (12129): Elaborating entity "Subsystem6" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem6:u_Subsystem6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 522
Info (12129): Elaborating entity "Subsystem7" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem7:u_Subsystem7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 530
Info (12129): Elaborating entity "Subsystem8" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem8:u_Subsystem8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 538
Info (12129): Elaborating entity "Subsystem17" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem17:u_Subsystem17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 546
Info (12129): Elaborating entity "Subsystem18" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem18:u_Subsystem18" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 554
Info (12129): Elaborating entity "Subsystem9" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem9:u_Subsystem9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 562
Info (12129): Elaborating entity "Subsystem10" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem10:u_Subsystem10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 570
Info (12129): Elaborating entity "Subsystem11" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem11:u_Subsystem11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 578
Info (12129): Elaborating entity "Subsystem12" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem12:u_Subsystem12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 586
Info (12129): Elaborating entity "Subsystem13" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem13:u_Subsystem13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 594
Info (12129): Elaborating entity "Subsystem14" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem14:u_Subsystem14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 602
Info (12129): Elaborating entity "Subsystem15" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem15:u_Subsystem15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 610
Info (12129): Elaborating entity "Subsystem16" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem16:u_Subsystem16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 618
Info (12129): Elaborating entity "Subsystem19" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem19:u_Subsystem19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 626
Info (12129): Elaborating entity "Subsystem20" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX0:u_HEX0|Subsystem20:u_Subsystem20" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 634
Info (12129): Elaborating entity "HEX1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1358
Info (12129): Elaborating entity "Wrap_To_Zero_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Wrap_To_Zero_block:u_Wrap_To_Zero" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 477
Info (12129): Elaborating entity "Subsystem_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem_block:u_Subsystem" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 482
Info (12129): Elaborating entity "Subsystem2_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem2_block:u_Subsystem2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 490
Info (12129): Elaborating entity "Subsystem3_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem3_block:u_Subsystem3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 498
Info (12129): Elaborating entity "Subsystem4_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem4_block:u_Subsystem4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 506
Info (12129): Elaborating entity "Subsystem5_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem5_block:u_Subsystem5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 514
Info (12129): Elaborating entity "Subsystem6_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem6_block:u_Subsystem6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 522
Info (12129): Elaborating entity "Subsystem7_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem7_block:u_Subsystem7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 530
Info (12129): Elaborating entity "Subsystem8_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem8_block:u_Subsystem8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 538
Info (12129): Elaborating entity "Subsystem17_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem17_block:u_Subsystem17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 546
Info (12129): Elaborating entity "Subsystem18_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem18_block:u_Subsystem18" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 554
Info (12129): Elaborating entity "Subsystem9_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem9_block:u_Subsystem9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 562
Info (12129): Elaborating entity "Subsystem10_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem10_block:u_Subsystem10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 570
Info (12129): Elaborating entity "Subsystem11_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem11_block:u_Subsystem11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 578
Info (12129): Elaborating entity "Subsystem12_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem12_block:u_Subsystem12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 586
Info (12129): Elaborating entity "Subsystem13_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem13_block:u_Subsystem13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 594
Info (12129): Elaborating entity "Subsystem14_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem14_block:u_Subsystem14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 602
Info (12129): Elaborating entity "Subsystem15_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem15_block:u_Subsystem15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 610
Info (12129): Elaborating entity "Subsystem16_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem16_block:u_Subsystem16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 618
Info (12129): Elaborating entity "Subsystem19_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem19_block:u_Subsystem19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 626
Info (12129): Elaborating entity "Subsystem20_block" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX1:u_HEX1|Subsystem20_block:u_Subsystem20" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 634
Info (12129): Elaborating entity "HEX2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1367
Info (12129): Elaborating entity "Wrap_To_Zero_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Wrap_To_Zero_block1:u_Wrap_To_Zero" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 477
Info (12129): Elaborating entity "Subsystem_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem_block1:u_Subsystem" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 482
Info (12129): Elaborating entity "Subsystem2_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem2_block1:u_Subsystem2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 490
Info (12129): Elaborating entity "Subsystem3_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem3_block1:u_Subsystem3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 498
Info (12129): Elaborating entity "Subsystem4_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem4_block1:u_Subsystem4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 506
Info (12129): Elaborating entity "Subsystem5_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem5_block1:u_Subsystem5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 514
Info (12129): Elaborating entity "Subsystem6_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem6_block1:u_Subsystem6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 522
Info (12129): Elaborating entity "Subsystem7_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem7_block1:u_Subsystem7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 530
Info (12129): Elaborating entity "Subsystem8_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem8_block1:u_Subsystem8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 538
Info (12129): Elaborating entity "Subsystem17_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem17_block1:u_Subsystem17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 546
Info (12129): Elaborating entity "Subsystem18_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem18_block1:u_Subsystem18" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 554
Info (12129): Elaborating entity "Subsystem9_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem9_block1:u_Subsystem9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 562
Info (12129): Elaborating entity "Subsystem10_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem10_block1:u_Subsystem10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 570
Info (12129): Elaborating entity "Subsystem11_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem11_block1:u_Subsystem11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 578
Info (12129): Elaborating entity "Subsystem12_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem12_block1:u_Subsystem12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 586
Info (12129): Elaborating entity "Subsystem13_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem13_block1:u_Subsystem13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 594
Info (12129): Elaborating entity "Subsystem14_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem14_block1:u_Subsystem14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 602
Info (12129): Elaborating entity "Subsystem15_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem15_block1:u_Subsystem15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 610
Info (12129): Elaborating entity "Subsystem16_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem16_block1:u_Subsystem16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 618
Info (12129): Elaborating entity "Subsystem19_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem19_block1:u_Subsystem19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 626
Info (12129): Elaborating entity "Subsystem20_block1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX2:u_HEX2|Subsystem20_block1:u_Subsystem20" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 634
Info (12129): Elaborating entity "HEX3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1376
Info (12129): Elaborating entity "Wrap_To_Zero_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Wrap_To_Zero_block2:u_Wrap_To_Zero" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 472
Info (12129): Elaborating entity "Subsystem_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem_block2:u_Subsystem" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 477
Info (12129): Elaborating entity "Subsystem2_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem2_block2:u_Subsystem2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 485
Info (12129): Elaborating entity "Subsystem3_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem3_block2:u_Subsystem3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 493
Info (12129): Elaborating entity "Subsystem4_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem4_block2:u_Subsystem4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 501
Info (12129): Elaborating entity "Subsystem5_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem5_block2:u_Subsystem5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 509
Info (12129): Elaborating entity "Subsystem6_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem6_block2:u_Subsystem6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 517
Info (12129): Elaborating entity "Subsystem7_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem7_block2:u_Subsystem7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 525
Info (12129): Elaborating entity "Subsystem8_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem8_block2:u_Subsystem8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 533
Info (12129): Elaborating entity "Subsystem17_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem17_block2:u_Subsystem17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 541
Info (12129): Elaborating entity "Subsystem18_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem18_block2:u_Subsystem18" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 549
Info (12129): Elaborating entity "Subsystem9_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem9_block2:u_Subsystem9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 557
Info (12129): Elaborating entity "Subsystem10_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem10_block2:u_Subsystem10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 565
Info (12129): Elaborating entity "Subsystem11_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem11_block2:u_Subsystem11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 573
Info (12129): Elaborating entity "Subsystem12_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem12_block2:u_Subsystem12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 581
Info (12129): Elaborating entity "Subsystem13_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem13_block2:u_Subsystem13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 589
Info (12129): Elaborating entity "Subsystem14_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem14_block2:u_Subsystem14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 597
Info (12129): Elaborating entity "Subsystem15_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem15_block2:u_Subsystem15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 605
Info (12129): Elaborating entity "Subsystem16_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem16_block2:u_Subsystem16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 613
Info (12129): Elaborating entity "Subsystem19_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem19_block2:u_Subsystem19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 621
Info (12129): Elaborating entity "Subsystem20_block2" using architecture "A:rtl" for hierarchy "Sines:u_Sines|HEX3:u_HEX3|Subsystem20_block2:u_Subsystem20" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd Line: 629
Info (12129): Elaborating entity "Sin12" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin12:u_Sin12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1385
Warning (10036): Verilog HDL or VHDL warning at Sin12.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin12.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 135
Info (12129): Elaborating entity "aPA_Save" using architecture "A:rtl" for hierarchy "Sines:u_Sines|aPA_Save:u_aPA_Save" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1393
Info (12129): Elaborating entity "Sin13" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin13:u_Sin13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1402
Warning (10036): Verilog HDL or VHDL warning at Sin13.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin13.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 135
Info (12129): Elaborating entity "Sin14" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin14:u_Sin14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1419
Warning (10036): Verilog HDL or VHDL warning at Sin14.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin14.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 135
Info (12129): Elaborating entity "Sin15" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin15:u_Sin15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1436
Warning (10036): Verilog HDL or VHDL warning at Sin15.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin15.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 135
Info (12129): Elaborating entity "Subsystem_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem_block3:u_Subsystem" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1453
Info (12129): Elaborating entity "Sin4" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin4:u_Sin4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1462
Warning (10036): Verilog HDL or VHDL warning at Sin4.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin4.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 135
Info (12129): Elaborating entity "Subsystem1" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem1:u_Subsystem1" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1479
Info (12129): Elaborating entity "Sin5" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin5:u_Sin5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1488
Warning (10036): Verilog HDL or VHDL warning at Sin5.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin5.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 135
Info (12129): Elaborating entity "Subsystem2_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem2_block3:u_Subsystem2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1505
Info (12129): Elaborating entity "Sin6" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin6:u_Sin6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1514
Warning (10036): Verilog HDL or VHDL warning at Sin6.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin6.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 135
Info (12129): Elaborating entity "Subsystem7_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem7_block3:u_Subsystem7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1531
Info (12129): Elaborating entity "Sin11" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin11:u_Sin11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1540
Warning (10036): Verilog HDL or VHDL warning at Sin11.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin11.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 135
Info (12129): Elaborating entity "Subsystem4_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem4_block3:u_Subsystem4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1557
Info (12129): Elaborating entity "Sin8" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin8:u_Sin8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1566
Warning (10036): Verilog HDL or VHDL warning at Sin8.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin8.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 135
Info (12129): Elaborating entity "Subsystem5_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem5_block3:u_Subsystem5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1583
Info (12129): Elaborating entity "Sin9" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin9:u_Sin9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1592
Warning (10036): Verilog HDL or VHDL warning at Sin9.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin9.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 135
Info (12129): Elaborating entity "Subsystem6_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem6_block3:u_Subsystem6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1609
Info (12129): Elaborating entity "Sin10" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin10:u_Sin10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1618
Warning (10036): Verilog HDL or VHDL warning at Sin10.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin10.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 135
Info (12129): Elaborating entity "Subsystem9_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem9_block3:u_Subsystem9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1644
Info (12129): Elaborating entity "Subsystem10_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem10_block3:u_Subsystem10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1653
Info (12129): Elaborating entity "Subsystem8_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem8_block3:u_Subsystem8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1662
Info (12129): Elaborating entity "Subsystem11_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem11_block3:u_Subsystem11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1671
Info (12129): Elaborating entity "Subsystem12_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem12_block3:u_Subsystem12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1680
Info (12129): Elaborating entity "Subsystem13_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem13_block3:u_Subsystem13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1689
Info (12129): Elaborating entity "Subsystem3_block3" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Subsystem3_block3:u_Subsystem3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1698
Info (12129): Elaborating entity "Sin7" using architecture "A:rtl" for hierarchy "Sines:u_Sines|Sin7:u_Sin7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1707
Warning (10036): Verilog HDL or VHDL warning at Sin7.vhd(126): object "z11" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at Sin7.vhd(135): object "xout" assigned a value but never read File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd Line: 135
Info (19000): Inferred 12 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|Delay_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 100
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch52_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 24
        Info (286033): Parameter WIDTH set to 29
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch44_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 22
        Info (286033): Parameter WIDTH set to 15
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch14_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 20
        Info (286033): Parameter WIDTH set to 16
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch14_reg_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 37
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|HwModeRegister11_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 15
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|HwModeRegister19_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 22
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|Sin13:u_Sin13|negate_reg_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 11
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|HwModeRegister15_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 66
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|Sin13:u_Sin13|z5_p_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 11
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch10_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 47
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sines:u_Sines|delayMatch54_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 32
Info (278001): Inferred 219 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult36" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4314
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult37" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4461
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult39" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4837
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2701
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult24" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3502
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4198
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult38" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4509
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1899
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2199
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult1" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1979
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2379
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2559
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3033
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2865
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3381
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3828
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult25" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3660
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult31" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3996
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|HEX0:u_HEX0|Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 1223
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 683
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2661
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3472
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4168
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|HEX1:u_HEX1|Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 1223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|HEX2:u_HEX2|Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 1223
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 529
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2499
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult21" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3293
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult33" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4088
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 479
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult6" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2319
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult3" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult18" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3125
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult15" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2957
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult30" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3920
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult27" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3752
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 429
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2459
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult20" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult32" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4058
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 379
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult5" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2279
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult2" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2095
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3095
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult14" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2927
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3890
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sines:u_Sines|Mult26" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3722
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin15:u_Sin15|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin11:u_Sin11|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 683
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add59" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 633
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add53" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 583
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add52" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 579
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add47" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 533
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add46" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 529
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 483
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add40" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 479
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 433
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add34" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 429
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 383
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add28" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 379
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin14:u_Sin14|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin6:u_Sin6|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 333
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add22" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 329
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin10:u_Sin10|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin13:u_Sin13|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin12:u_Sin12|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin5:u_Sin5|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin4:u_Sin4|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin9:u_Sin9|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd Line: 279
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add17" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 283
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Sines:u_Sines|Sin8:u_Sin8|Add16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd Line: 279
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:Delay_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:Delay_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "100"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rlm.tdf
    Info (12023): Found entity 1: shift_taps_rlm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_rlm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43b1.tdf
    Info (12023): Found entity 1: altsyncram_43b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_43b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9rf.tdf
    Info (12023): Found entity 1: cntr_9rf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_9rf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vah.tdf
    Info (12023): Found entity 1: cntr_vah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_vah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch52_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch52_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "24"
    Info (12134): Parameter "WIDTH" = "29"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5mm.tdf
    Info (12023): Found entity 1: shift_taps_5mm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_5mm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g5b1.tdf
    Info (12023): Found entity 1: altsyncram_g5b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_g5b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf
    Info (12023): Found entity 1: cntr_qqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_qqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf
    Info (12023): Found entity 1: cntr_gah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_gah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch44_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch44_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "22"
    Info (12134): Parameter "WIDTH" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6mm.tdf
    Info (12023): Found entity 1: shift_taps_6mm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_6mm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf
    Info (12023): Found entity 1: altsyncram_35b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_35b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oqf.tdf
    Info (12023): Found entity 1: cntr_oqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_oqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eah.tdf
    Info (12023): Found entity 1: cntr_eah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_eah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "20"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tlm.tdf
    Info (12023): Found entity 1: shift_taps_tlm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_tlm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5b1.tdf
    Info (12023): Found entity 1: altsyncram_i5b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_i5b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf
    Info (12023): Found entity 1: cntr_vqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_vqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lah.tdf
    Info (12023): Found entity 1: cntr_lah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_lah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_1"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "37"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_8mm.tdf
    Info (12023): Found entity 1: shift_taps_8mm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_8mm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf
    Info (12023): Found entity 1: altsyncram_m5b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m5b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf
    Info (12023): Found entity 1: cntr_uqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_uqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kah.tdf
    Info (12023): Found entity 1: cntr_kah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_kah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:HwModeRegister11_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:HwModeRegister11_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "15"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf
    Info (12023): Found entity 1: shift_taps_ekm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ekm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02b1.tdf
    Info (12023): Found entity 1: altsyncram_02b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_02b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf
    Info (12023): Found entity 1: cntr_pqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_pqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf
    Info (12023): Found entity 1: cntr_fah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_fah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:HwModeRegister19_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:HwModeRegister19_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "22"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf
    Info (12023): Found entity 1: shift_taps_ulm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ulm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4b1.tdf
    Info (12023): Found entity 1: altsyncram_u4b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_u4b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf
    Info (12023): Found entity 1: cntr_rqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_rqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf
    Info (12023): Found entity 1: cntr_hah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_hah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|Sin13:u_Sin13|altshift_taps:negate_reg_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|Sin13:u_Sin13|altshift_taps:negate_reg_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_plm.tdf
    Info (12023): Found entity 1: shift_taps_plm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_plm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4b1.tdf
    Info (12023): Found entity 1: altsyncram_m4b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m4b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf
    Info (12023): Found entity 1: cntr_mqf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_mqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cah.tdf
    Info (12023): Found entity 1: cntr_cah File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_cah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:HwModeRegister15_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:HwModeRegister15_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "66"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1mm.tdf
    Info (12023): Found entity 1: shift_taps_1mm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_1mm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2b1.tdf
    Info (12023): Found entity 1: altsyncram_m2b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m2b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf
    Info (12023): Found entity 1: cntr_cpf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_cpf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf
    Info (12023): Found entity 1: cntr_39h File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_39h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|Sin13:u_Sin13|altshift_taps:z5_p_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|Sin13:u_Sin13|altshift_taps:z5_p_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf
    Info (12023): Found entity 1: shift_taps_bkm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_bkm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf
    Info (12023): Found entity 1: altsyncram_m1b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m1b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf
    Info (12023): Found entity 1: cntr_s8h File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_s8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch10_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch10_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "47"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_jkm.tdf
    Info (12023): Found entity 1: shift_taps_jkm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_jkm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42b1.tdf
    Info (12023): Found entity 1: altsyncram_42b1 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_42b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_4pf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_r8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|altshift_taps:delayMatch54_reg_rtl_0"
Info (12133): Instantiated megafunction "Sines:u_Sines|altshift_taps:delayMatch54_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf
    Info (12023): Found entity 1: shift_taps_ckm File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ckm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf
    Info (12023): Found entity 1: altsyncram_t861 File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_t861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_p8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult36" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4314
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult36" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4314
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_36t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult37" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4461
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult37" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4461
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult12" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2701
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult12" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2701
    Info (12134): Parameter "LPM_WIDTHA" = "78"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "94"
    Info (12134): Parameter "LPM_WIDTHR" = "94"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j6t.tdf
    Info (12023): Found entity 1: mult_j6t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_j6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult38" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4509
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult38" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 4509
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "51"
    Info (12134): Parameter "LPM_WIDTHR" = "51"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_66t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1899
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult0" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1899
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "51"
    Info (12134): Parameter "LPM_WIDTHR" = "51"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult4" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2199
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult4" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2199
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_bdt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult1" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1979
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult1" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1979
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult7" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2379
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult7" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2379
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult10" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2559
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult10" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2559
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult16" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3033
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult16" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3033
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult13" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2865
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult13" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2865
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3201
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult19" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3201
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|HEX0:u_HEX0|lpm_mult:Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 1223
Info (12133): Instantiated megafunction "Sines:u_Sines|HEX0:u_HEX0|lpm_mult:Mult0" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd Line: 1223
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "43"
    Info (12134): Parameter "LPM_WIDTHR" = "43"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_v5t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|Sin15:u_Sin15|lpm_add_sub:Add63" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 683
Info (12133): Instantiated megafunction "Sines:u_Sines|Sin15:u_Sin15|lpm_add_sub:Add63" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd Line: 683
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf
    Info (12023): Found entity 1: add_sub_rvi File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/add_sub_rvi.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult11" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2661
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult11" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2661
    Info (12134): Parameter "LPM_WIDTHA" = "56"
    Info (12134): Parameter "LPM_WIDTHB" = "22"
    Info (12134): Parameter "LPM_WIDTHP" = "78"
    Info (12134): Parameter "LPM_WIDTHR" = "78"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e6t.tdf
    Info (12023): Found entity 1: mult_e6t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_e6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|HEX1:u_HEX1|lpm_mult:Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 1223
Info (12133): Instantiated megafunction "Sines:u_Sines|HEX1:u_HEX1|lpm_mult:Mult0" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd Line: 1223
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "43"
    Info (12134): Parameter "LPM_WIDTHR" = "43"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|HEX2:u_HEX2|lpm_mult:Mult0" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 1223
Info (12133): Instantiated megafunction "Sines:u_Sines|HEX2:u_HEX2|lpm_mult:Mult0" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd Line: 1223
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "43"
    Info (12134): Parameter "LPM_WIDTHR" = "43"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult9" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2499
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult9" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2499
    Info (12134): Parameter "LPM_WIDTHA" = "38"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "54"
    Info (12134): Parameter "LPM_WIDTHR" = "54"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b6t.tdf
    Info (12023): Found entity 1: mult_b6t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_b6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Sines:u_Sines|lpm_mult:Mult8" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2459
Info (12133): Instantiated megafunction "Sines:u_Sines|lpm_mult:Mult8" with the following parameter: File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 2459
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "22"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_76t.tdf Line: 31
Info (13014): Ignored 5366 buffer(s)
    Info (13019): Ignored 5366 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_5mm.tdf Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Sync_n" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 46
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 60
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd Line: 61
Info (286030): Timing-Driven Synthesis is running
Info (17049): 392 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][41]~56" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][40]~58" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][37]~60" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][38]~62" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][39]~64" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][36]~66" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][34]~68" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][35]~70" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][33]~72" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][29]~74" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][30]~76" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][32]~78" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][31]~80" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][27]~82" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][28]~84" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][26]~86" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][22]~88" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][23]~90" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][25]~92" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][24]~94" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][21]~96" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][20]~98" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][19]~100" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][16]~102" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][18]~104" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch14_reg[0][17]~106" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 1921
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][7]~19" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][6]~21" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][5]~23" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][4]~25" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][3]~27" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][2]~29" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][1]~31" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][0]~33" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][8]~35" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][9]~37" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][10]~39" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][11]~41" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][12]~43" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
    Info (17048): Logic cell "Sines:u_Sines|delayMatch24_reg[0][13]~45" File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd Line: 3408
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15448 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 85 output pins
    Info (21061): Implemented 14774 logic cells
    Info (21064): Implemented 296 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 277 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 5060 megabytes
    Info: Processing ended: Tue Feb 04 20:33:43 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:55
### Synthesis Complete.
### Close Altera QUARTUS II 17.0.0 project.
Info (23030): Evaluation of Tcl script Sines_topde2_Altera_QUARTUS_II_run.tcl was successful
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Tue Feb 04 20:33:43 2020
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:00

Elapsed time is 54.3897 seconds.
