# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Test.srcs/sources_1/new/ALU.v" \
"../../../../Test.srcs/sources_1/new/DR.v" \
"../../../../Test.srcs/sources_1/new/IR.v" \
"../../../../Test.srcs/sources_1/new/PC.v" \
"../../../../Test.srcs/sources_1/new/changeState.v" \
"../../../../Test.srcs/sources_1/new/controlSign.v" \
"../../../../Test.srcs/sources_1/new/controlUnit.v" \
"../../../../Test.srcs/sources_1/new/dataMemory.v" \
"../../../../Test.srcs/sources_1/new/instructionMemory.v" \
"../../../../Test.srcs/sources_1/new/multiCycleCPU.v" \
"../../../../Test.srcs/sources_1/new/mux.v" \
"../../../../Test.srcs/sources_1/new/mux2to1.v" \
"../../../../Test.srcs/sources_1/new/mux3to1.v" \
"../../../../Test.srcs/sources_1/new/registerFile.v" \
"../../../../Test.srcs/sources_1/new/signZeroExtend.v" \
"../../../../Test.srcs/sim_1/new/sim_multiCycleCPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
