
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004034e0 <.init>:
  4034e0:	stp	x29, x30, [sp, #-16]!
  4034e4:	mov	x29, sp
  4034e8:	bl	4040e0 <ferror@plt+0x60>
  4034ec:	ldp	x29, x30, [sp], #16
  4034f0:	ret

Disassembly of section .plt:

0000000000403500 <memcpy@plt-0x20>:
  403500:	stp	x16, x30, [sp, #-16]!
  403504:	adrp	x16, 488000 <ferror@plt+0x83f80>
  403508:	ldr	x17, [x16, #4088]
  40350c:	add	x16, x16, #0xff8
  403510:	br	x17
  403514:	nop
  403518:	nop
  40351c:	nop

0000000000403520 <memcpy@plt>:
  403520:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403524:	ldr	x17, [x16]
  403528:	add	x16, x16, #0x0
  40352c:	br	x17

0000000000403530 <getpwnam_r@plt>:
  403530:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403534:	ldr	x17, [x16, #8]
  403538:	add	x16, x16, #0x8
  40353c:	br	x17

0000000000403540 <memmove@plt>:
  403540:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403544:	ldr	x17, [x16, #16]
  403548:	add	x16, x16, #0x10
  40354c:	br	x17

0000000000403550 <pthread_sigmask@plt>:
  403550:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403554:	ldr	x17, [x16, #24]
  403558:	add	x16, x16, #0x18
  40355c:	br	x17

0000000000403560 <_exit@plt>:
  403560:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403564:	ldr	x17, [x16, #32]
  403568:	add	x16, x16, #0x20
  40356c:	br	x17

0000000000403570 <getcwd@plt>:
  403570:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403574:	ldr	x17, [x16, #40]
  403578:	add	x16, x16, #0x28
  40357c:	br	x17

0000000000403580 <strtoul@plt>:
  403580:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403584:	ldr	x17, [x16, #48]
  403588:	add	x16, x16, #0x30
  40358c:	br	x17

0000000000403590 <strlen@plt>:
  403590:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403594:	ldr	x17, [x16, #56]
  403598:	add	x16, x16, #0x38
  40359c:	br	x17

00000000004035a0 <pthread_mutexattr_settype@plt>:
  4035a0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035a4:	ldr	x17, [x16, #64]
  4035a8:	add	x16, x16, #0x40
  4035ac:	br	x17

00000000004035b0 <fputs@plt>:
  4035b0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035b4:	ldr	x17, [x16, #72]
  4035b8:	add	x16, x16, #0x48
  4035bc:	br	x17

00000000004035c0 <exit@plt>:
  4035c0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035c4:	ldr	x17, [x16, #80]
  4035c8:	add	x16, x16, #0x50
  4035cc:	br	x17

00000000004035d0 <raise@plt>:
  4035d0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035d4:	ldr	x17, [x16, #88]
  4035d8:	add	x16, x16, #0x58
  4035dc:	br	x17

00000000004035e0 <strtoll_l@plt>:
  4035e0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035e4:	ldr	x17, [x16, #96]
  4035e8:	add	x16, x16, #0x60
  4035ec:	br	x17

00000000004035f0 <getegid@plt>:
  4035f0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4035f4:	ldr	x17, [x16, #104]
  4035f8:	add	x16, x16, #0x68
  4035fc:	br	x17

0000000000403600 <strtod@plt>:
  403600:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403604:	ldr	x17, [x16, #112]
  403608:	add	x16, x16, #0x70
  40360c:	br	x17

0000000000403610 <geteuid@plt>:
  403610:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403614:	ldr	x17, [x16, #120]
  403618:	add	x16, x16, #0x78
  40361c:	br	x17

0000000000403620 <iconv_close@plt>:
  403620:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403624:	ldr	x17, [x16, #128]
  403628:	add	x16, x16, #0x80
  40362c:	br	x17

0000000000403630 <remove@plt>:
  403630:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403634:	ldr	x17, [x16, #136]
  403638:	add	x16, x16, #0x88
  40363c:	br	x17

0000000000403640 <getresuid@plt>:
  403640:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403644:	ldr	x17, [x16, #144]
  403648:	add	x16, x16, #0x90
  40364c:	br	x17

0000000000403650 <pthread_mutex_trylock@plt>:
  403650:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403654:	ldr	x17, [x16, #152]
  403658:	add	x16, x16, #0x98
  40365c:	br	x17

0000000000403660 <pthread_key_create@plt>:
  403660:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403664:	ldr	x17, [x16, #160]
  403668:	add	x16, x16, #0xa0
  40366c:	br	x17

0000000000403670 <setenv@plt>:
  403670:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403674:	ldr	x17, [x16, #168]
  403678:	add	x16, x16, #0xa8
  40367c:	br	x17

0000000000403680 <readlink@plt>:
  403680:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403684:	ldr	x17, [x16, #176]
  403688:	add	x16, x16, #0xb0
  40368c:	br	x17

0000000000403690 <pthread_mutexattr_init@plt>:
  403690:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403694:	ldr	x17, [x16, #184]
  403698:	add	x16, x16, #0xb8
  40369c:	br	x17

00000000004036a0 <fgets_unlocked@plt>:
  4036a0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036a4:	ldr	x17, [x16, #192]
  4036a8:	add	x16, x16, #0xc0
  4036ac:	br	x17

00000000004036b0 <sprintf@plt>:
  4036b0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036b4:	ldr	x17, [x16, #200]
  4036b8:	add	x16, x16, #0xc8
  4036bc:	br	x17

00000000004036c0 <getuid@plt>:
  4036c0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036c4:	ldr	x17, [x16, #208]
  4036c8:	add	x16, x16, #0xd0
  4036cc:	br	x17

00000000004036d0 <pipe@plt>:
  4036d0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036d4:	ldr	x17, [x16, #216]
  4036d8:	add	x16, x16, #0xd8
  4036dc:	br	x17

00000000004036e0 <opendir@plt>:
  4036e0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036e4:	ldr	x17, [x16, #224]
  4036e8:	add	x16, x16, #0xe0
  4036ec:	br	x17

00000000004036f0 <__cxa_atexit@plt>:
  4036f0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4036f4:	ldr	x17, [x16, #232]
  4036f8:	add	x16, x16, #0xe8
  4036fc:	br	x17

0000000000403700 <pthread_attr_init@plt>:
  403700:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403704:	ldr	x17, [x16, #240]
  403708:	add	x16, x16, #0xf0
  40370c:	br	x17

0000000000403710 <fputc@plt>:
  403710:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403714:	ldr	x17, [x16, #248]
  403718:	add	x16, x16, #0xf8
  40371c:	br	x17

0000000000403720 <clock_gettime@plt>:
  403720:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403724:	ldr	x17, [x16, #256]
  403728:	add	x16, x16, #0x100
  40372c:	br	x17

0000000000403730 <setrlimit@plt>:
  403730:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403734:	ldr	x17, [x16, #264]
  403738:	add	x16, x16, #0x108
  40373c:	br	x17

0000000000403740 <setvbuf@plt>:
  403740:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403744:	ldr	x17, [x16, #272]
  403748:	add	x16, x16, #0x110
  40374c:	br	x17

0000000000403750 <kill@plt>:
  403750:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403754:	ldr	x17, [x16, #280]
  403758:	add	x16, x16, #0x118
  40375c:	br	x17

0000000000403760 <getpwuid_r@plt>:
  403760:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403764:	ldr	x17, [x16, #288]
  403768:	add	x16, x16, #0x120
  40376c:	br	x17

0000000000403770 <fork@plt>:
  403770:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403774:	ldr	x17, [x16, #296]
  403778:	add	x16, x16, #0x128
  40377c:	br	x17

0000000000403780 <pthread_rwlock_trywrlock@plt>:
  403780:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403784:	ldr	x17, [x16, #304]
  403788:	add	x16, x16, #0x130
  40378c:	br	x17

0000000000403790 <lseek@plt>:
  403790:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403794:	ldr	x17, [x16, #312]
  403798:	add	x16, x16, #0x138
  40379c:	br	x17

00000000004037a0 <pthread_mutexattr_destroy@plt>:
  4037a0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037a4:	ldr	x17, [x16, #320]
  4037a8:	add	x16, x16, #0x140
  4037ac:	br	x17

00000000004037b0 <sigfillset@plt>:
  4037b0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037b4:	ldr	x17, [x16, #328]
  4037b8:	add	x16, x16, #0x148
  4037bc:	br	x17

00000000004037c0 <strtoull_l@plt>:
  4037c0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037c4:	ldr	x17, [x16, #336]
  4037c8:	add	x16, x16, #0x150
  4037cc:	br	x17

00000000004037d0 <__ctype_tolower_loc@plt>:
  4037d0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037d4:	ldr	x17, [x16, #344]
  4037d8:	add	x16, x16, #0x158
  4037dc:	br	x17

00000000004037e0 <snprintf@plt>:
  4037e0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037e4:	ldr	x17, [x16, #352]
  4037e8:	add	x16, x16, #0x160
  4037ec:	br	x17

00000000004037f0 <stpcpy@plt>:
  4037f0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4037f4:	ldr	x17, [x16, #360]
  4037f8:	add	x16, x16, #0x168
  4037fc:	br	x17

0000000000403800 <signal@plt>:
  403800:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403804:	ldr	x17, [x16, #368]
  403808:	add	x16, x16, #0x170
  40380c:	br	x17

0000000000403810 <fclose@plt>:
  403810:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403814:	ldr	x17, [x16, #376]
  403818:	add	x16, x16, #0x178
  40381c:	br	x17

0000000000403820 <fsync@plt>:
  403820:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403824:	ldr	x17, [x16, #384]
  403828:	add	x16, x16, #0x180
  40382c:	br	x17

0000000000403830 <getpid@plt>:
  403830:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403834:	ldr	x17, [x16, #392]
  403838:	add	x16, x16, #0x188
  40383c:	br	x17

0000000000403840 <nl_langinfo@plt>:
  403840:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403844:	ldr	x17, [x16, #400]
  403848:	add	x16, x16, #0x190
  40384c:	br	x17

0000000000403850 <fopen@plt>:
  403850:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403854:	ldr	x17, [x16, #408]
  403858:	add	x16, x16, #0x198
  40385c:	br	x17

0000000000403860 <malloc@plt>:
  403860:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403864:	ldr	x17, [x16, #416]
  403868:	add	x16, x16, #0x1a0
  40386c:	br	x17

0000000000403870 <chmod@plt>:
  403870:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403874:	ldr	x17, [x16, #424]
  403878:	add	x16, x16, #0x1a8
  40387c:	br	x17

0000000000403880 <open@plt>:
  403880:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403884:	ldr	x17, [x16, #432]
  403888:	add	x16, x16, #0x1b0
  40388c:	br	x17

0000000000403890 <pthread_condattr_destroy@plt>:
  403890:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403894:	ldr	x17, [x16, #440]
  403898:	add	x16, x16, #0x1b8
  40389c:	br	x17

00000000004038a0 <poll@plt>:
  4038a0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038a4:	ldr	x17, [x16, #448]
  4038a8:	add	x16, x16, #0x1c0
  4038ac:	br	x17

00000000004038b0 <pthread_attr_destroy@plt>:
  4038b0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038b4:	ldr	x17, [x16, #456]
  4038b8:	add	x16, x16, #0x1c8
  4038bc:	br	x17

00000000004038c0 <__isoc99_fscanf@plt>:
  4038c0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038c4:	ldr	x17, [x16, #464]
  4038c8:	add	x16, x16, #0x1d0
  4038cc:	br	x17

00000000004038d0 <getppid@plt>:
  4038d0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038d4:	ldr	x17, [x16, #472]
  4038d8:	add	x16, x16, #0x1d8
  4038dc:	br	x17

00000000004038e0 <sigemptyset@plt>:
  4038e0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038e4:	ldr	x17, [x16, #480]
  4038e8:	add	x16, x16, #0x1e0
  4038ec:	br	x17

00000000004038f0 <pthread_cond_signal@plt>:
  4038f0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4038f4:	ldr	x17, [x16, #488]
  4038f8:	add	x16, x16, #0x1e8
  4038fc:	br	x17

0000000000403900 <strncmp@plt>:
  403900:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403904:	ldr	x17, [x16, #496]
  403908:	add	x16, x16, #0x1f0
  40390c:	br	x17

0000000000403910 <__libc_start_main@plt>:
  403910:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403914:	ldr	x17, [x16, #504]
  403918:	add	x16, x16, #0x1f8
  40391c:	br	x17

0000000000403920 <strtod_l@plt>:
  403920:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403924:	ldr	x17, [x16, #512]
  403928:	add	x16, x16, #0x200
  40392c:	br	x17

0000000000403930 <pthread_detach@plt>:
  403930:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403934:	ldr	x17, [x16, #520]
  403938:	add	x16, x16, #0x208
  40393c:	br	x17

0000000000403940 <fstatfs@plt>:
  403940:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403944:	ldr	x17, [x16, #528]
  403948:	add	x16, x16, #0x210
  40394c:	br	x17

0000000000403950 <memset@plt>:
  403950:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403954:	ldr	x17, [x16, #536]
  403958:	add	x16, x16, #0x218
  40395c:	br	x17

0000000000403960 <fdopen@plt>:
  403960:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403964:	ldr	x17, [x16, #544]
  403968:	add	x16, x16, #0x220
  40396c:	br	x17

0000000000403970 <strpbrk@plt>:
  403970:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403974:	ldr	x17, [x16, #552]
  403978:	add	x16, x16, #0x228
  40397c:	br	x17

0000000000403980 <gettimeofday@plt>:
  403980:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403984:	ldr	x17, [x16, #560]
  403988:	add	x16, x16, #0x230
  40398c:	br	x17

0000000000403990 <gmtime_r@plt>:
  403990:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403994:	ldr	x17, [x16, #568]
  403998:	add	x16, x16, #0x238
  40399c:	br	x17

00000000004039a0 <posix_memalign@plt>:
  4039a0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039a4:	ldr	x17, [x16, #576]
  4039a8:	add	x16, x16, #0x240
  4039ac:	br	x17

00000000004039b0 <pthread_attr_setstacksize@plt>:
  4039b0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039b4:	ldr	x17, [x16, #584]
  4039b8:	add	x16, x16, #0x248
  4039bc:	br	x17

00000000004039c0 <calloc@plt>:
  4039c0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039c4:	ldr	x17, [x16, #592]
  4039c8:	add	x16, x16, #0x250
  4039cc:	br	x17

00000000004039d0 <pthread_rwlock_destroy@plt>:
  4039d0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039d4:	ldr	x17, [x16, #600]
  4039d8:	add	x16, x16, #0x258
  4039dc:	br	x17

00000000004039e0 <pthread_cond_broadcast@plt>:
  4039e0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039e4:	ldr	x17, [x16, #608]
  4039e8:	add	x16, x16, #0x260
  4039ec:	br	x17

00000000004039f0 <bcmp@plt>:
  4039f0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  4039f4:	ldr	x17, [x16, #616]
  4039f8:	add	x16, x16, #0x268
  4039fc:	br	x17

0000000000403a00 <bsearch@plt>:
  403a00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a04:	ldr	x17, [x16, #624]
  403a08:	add	x16, x16, #0x270
  403a0c:	br	x17

0000000000403a10 <execv@plt>:
  403a10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a14:	ldr	x17, [x16, #632]
  403a18:	add	x16, x16, #0x278
  403a1c:	br	x17

0000000000403a20 <strcasecmp@plt>:
  403a20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a24:	ldr	x17, [x16, #640]
  403a28:	add	x16, x16, #0x280
  403a2c:	br	x17

0000000000403a30 <pthread_getspecific@plt>:
  403a30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a34:	ldr	x17, [x16, #648]
  403a38:	add	x16, x16, #0x288
  403a3c:	br	x17

0000000000403a40 <readdir@plt>:
  403a40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a44:	ldr	x17, [x16, #656]
  403a48:	add	x16, x16, #0x290
  403a4c:	br	x17

0000000000403a50 <realloc@plt>:
  403a50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a54:	ldr	x17, [x16, #664]
  403a58:	add	x16, x16, #0x298
  403a5c:	br	x17

0000000000403a60 <__ctype_toupper_loc@plt>:
  403a60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a64:	ldr	x17, [x16, #672]
  403a68:	add	x16, x16, #0x2a0
  403a6c:	br	x17

0000000000403a70 <getc@plt>:
  403a70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a74:	ldr	x17, [x16, #680]
  403a78:	add	x16, x16, #0x2a8
  403a7c:	br	x17

0000000000403a80 <closedir@plt>:
  403a80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a84:	ldr	x17, [x16, #688]
  403a88:	add	x16, x16, #0x2b0
  403a8c:	br	x17

0000000000403a90 <strerror@plt>:
  403a90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403a94:	ldr	x17, [x16, #696]
  403a98:	add	x16, x16, #0x2b8
  403a9c:	br	x17

0000000000403aa0 <pthread_mutex_init@plt>:
  403aa0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403aa4:	ldr	x17, [x16, #704]
  403aa8:	add	x16, x16, #0x2c0
  403aac:	br	x17

0000000000403ab0 <close@plt>:
  403ab0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ab4:	ldr	x17, [x16, #712]
  403ab8:	add	x16, x16, #0x2c8
  403abc:	br	x17

0000000000403ac0 <sigaction@plt>:
  403ac0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ac4:	ldr	x17, [x16, #720]
  403ac8:	add	x16, x16, #0x2d0
  403acc:	br	x17

0000000000403ad0 <strrchr@plt>:
  403ad0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ad4:	ldr	x17, [x16, #728]
  403ad8:	add	x16, x16, #0x2d8
  403adc:	br	x17

0000000000403ae0 <pthread_create@plt>:
  403ae0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ae4:	ldr	x17, [x16, #736]
  403ae8:	add	x16, x16, #0x2e0
  403aec:	br	x17

0000000000403af0 <__gmon_start__@plt>:
  403af0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403af4:	ldr	x17, [x16, #744]
  403af8:	add	x16, x16, #0x2e8
  403afc:	br	x17

0000000000403b00 <mktime@plt>:
  403b00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b04:	ldr	x17, [x16, #752]
  403b08:	add	x16, x16, #0x2f0
  403b0c:	br	x17

0000000000403b10 <write@plt>:
  403b10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b14:	ldr	x17, [x16, #760]
  403b18:	add	x16, x16, #0x2f8
  403b1c:	br	x17

0000000000403b20 <pthread_join@plt>:
  403b20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b24:	ldr	x17, [x16, #768]
  403b28:	add	x16, x16, #0x300
  403b2c:	br	x17

0000000000403b30 <abort@plt>:
  403b30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b34:	ldr	x17, [x16, #776]
  403b38:	add	x16, x16, #0x308
  403b3c:	br	x17

0000000000403b40 <pthread_exit@plt>:
  403b40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b44:	ldr	x17, [x16, #784]
  403b48:	add	x16, x16, #0x310
  403b4c:	br	x17

0000000000403b50 <access@plt>:
  403b50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b54:	ldr	x17, [x16, #792]
  403b58:	add	x16, x16, #0x318
  403b5c:	br	x17

0000000000403b60 <feof@plt>:
  403b60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b64:	ldr	x17, [x16, #800]
  403b68:	add	x16, x16, #0x320
  403b6c:	br	x17

0000000000403b70 <puts@plt>:
  403b70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b74:	ldr	x17, [x16, #808]
  403b78:	add	x16, x16, #0x328
  403b7c:	br	x17

0000000000403b80 <pipe2@plt>:
  403b80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b84:	ldr	x17, [x16, #816]
  403b88:	add	x16, x16, #0x330
  403b8c:	br	x17

0000000000403b90 <fread_unlocked@plt>:
  403b90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403b94:	ldr	x17, [x16, #824]
  403b98:	add	x16, x16, #0x338
  403b9c:	br	x17

0000000000403ba0 <memcmp@plt>:
  403ba0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ba4:	ldr	x17, [x16, #832]
  403ba8:	add	x16, x16, #0x340
  403bac:	br	x17

0000000000403bb0 <pthread_rwlock_tryrdlock@plt>:
  403bb0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403bb4:	ldr	x17, [x16, #840]
  403bb8:	add	x16, x16, #0x348
  403bbc:	br	x17

0000000000403bc0 <strcmp@plt>:
  403bc0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403bc4:	ldr	x17, [x16, #848]
  403bc8:	add	x16, x16, #0x350
  403bcc:	br	x17

0000000000403bd0 <getpwuid@plt>:
  403bd0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403bd4:	ldr	x17, [x16, #856]
  403bd8:	add	x16, x16, #0x358
  403bdc:	br	x17

0000000000403be0 <iconv@plt>:
  403be0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403be4:	ldr	x17, [x16, #864]
  403be8:	add	x16, x16, #0x360
  403bec:	br	x17

0000000000403bf0 <__ctype_b_loc@plt>:
  403bf0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403bf4:	ldr	x17, [x16, #872]
  403bf8:	add	x16, x16, #0x368
  403bfc:	br	x17

0000000000403c00 <uselocale@plt>:
  403c00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c04:	ldr	x17, [x16, #880]
  403c08:	add	x16, x16, #0x370
  403c0c:	br	x17

0000000000403c10 <rewinddir@plt>:
  403c10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c14:	ldr	x17, [x16, #888]
  403c18:	add	x16, x16, #0x378
  403c1c:	br	x17

0000000000403c20 <rmdir@plt>:
  403c20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c24:	ldr	x17, [x16, #896]
  403c28:	add	x16, x16, #0x380
  403c2c:	br	x17

0000000000403c30 <strtol@plt>:
  403c30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c34:	ldr	x17, [x16, #904]
  403c38:	add	x16, x16, #0x388
  403c3c:	br	x17

0000000000403c40 <sched_yield@plt>:
  403c40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c44:	ldr	x17, [x16, #912]
  403c48:	add	x16, x16, #0x390
  403c4c:	br	x17

0000000000403c50 <fread@plt>:
  403c50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c54:	ldr	x17, [x16, #920]
  403c58:	add	x16, x16, #0x398
  403c5c:	br	x17

0000000000403c60 <pthread_rwlock_rdlock@plt>:
  403c60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c64:	ldr	x17, [x16, #928]
  403c68:	add	x16, x16, #0x3a0
  403c6c:	br	x17

0000000000403c70 <chdir@plt>:
  403c70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c74:	ldr	x17, [x16, #936]
  403c78:	add	x16, x16, #0x3a8
  403c7c:	br	x17

0000000000403c80 <free@plt>:
  403c80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c84:	ldr	x17, [x16, #944]
  403c88:	add	x16, x16, #0x3b0
  403c8c:	br	x17

0000000000403c90 <ungetc@plt>:
  403c90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403c94:	ldr	x17, [x16, #952]
  403c98:	add	x16, x16, #0x3b8
  403c9c:	br	x17

0000000000403ca0 <getgid@plt>:
  403ca0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ca4:	ldr	x17, [x16, #960]
  403ca8:	add	x16, x16, #0x3c0
  403cac:	br	x17

0000000000403cb0 <pthread_rwlock_wrlock@plt>:
  403cb0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403cb4:	ldr	x17, [x16, #968]
  403cb8:	add	x16, x16, #0x3c8
  403cbc:	br	x17

0000000000403cc0 <pthread_cond_wait@plt>:
  403cc0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403cc4:	ldr	x17, [x16, #976]
  403cc8:	add	x16, x16, #0x3d0
  403ccc:	br	x17

0000000000403cd0 <pthread_key_delete@plt>:
  403cd0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403cd4:	ldr	x17, [x16, #984]
  403cd8:	add	x16, x16, #0x3d8
  403cdc:	br	x17

0000000000403ce0 <strncasecmp@plt>:
  403ce0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ce4:	ldr	x17, [x16, #992]
  403ce8:	add	x16, x16, #0x3e0
  403cec:	br	x17

0000000000403cf0 <nanosleep@plt>:
  403cf0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403cf4:	ldr	x17, [x16, #1000]
  403cf8:	add	x16, x16, #0x3e8
  403cfc:	br	x17

0000000000403d00 <vasprintf@plt>:
  403d00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d04:	ldr	x17, [x16, #1008]
  403d08:	add	x16, x16, #0x3f0
  403d0c:	br	x17

0000000000403d10 <freopen@plt>:
  403d10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d14:	ldr	x17, [x16, #1016]
  403d18:	add	x16, x16, #0x3f8
  403d1c:	br	x17

0000000000403d20 <pthread_condattr_init@plt>:
  403d20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d24:	ldr	x17, [x16, #1024]
  403d28:	add	x16, x16, #0x400
  403d2c:	br	x17

0000000000403d30 <strchr@plt>:
  403d30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d34:	ldr	x17, [x16, #1032]
  403d38:	add	x16, x16, #0x408
  403d3c:	br	x17

0000000000403d40 <pthread_setspecific@plt>:
  403d40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d44:	ldr	x17, [x16, #1040]
  403d48:	add	x16, x16, #0x410
  403d4c:	br	x17

0000000000403d50 <execve@plt>:
  403d50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d54:	ldr	x17, [x16, #1048]
  403d58:	add	x16, x16, #0x418
  403d5c:	br	x17

0000000000403d60 <rename@plt>:
  403d60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d64:	ldr	x17, [x16, #1056]
  403d68:	add	x16, x16, #0x420
  403d6c:	br	x17

0000000000403d70 <fwrite@plt>:
  403d70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d74:	ldr	x17, [x16, #1064]
  403d78:	add	x16, x16, #0x428
  403d7c:	br	x17

0000000000403d80 <utime@plt>:
  403d80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d84:	ldr	x17, [x16, #1072]
  403d88:	add	x16, x16, #0x430
  403d8c:	br	x17

0000000000403d90 <fcntl@plt>:
  403d90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403d94:	ldr	x17, [x16, #1080]
  403d98:	add	x16, x16, #0x438
  403d9c:	br	x17

0000000000403da0 <fflush@plt>:
  403da0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403da4:	ldr	x17, [x16, #1088]
  403da8:	add	x16, x16, #0x440
  403dac:	br	x17

0000000000403db0 <pthread_mutex_destroy@plt>:
  403db0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403db4:	ldr	x17, [x16, #1096]
  403db8:	add	x16, x16, #0x448
  403dbc:	br	x17

0000000000403dc0 <strcpy@plt>:
  403dc0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403dc4:	ldr	x17, [x16, #1104]
  403dc8:	add	x16, x16, #0x450
  403dcc:	br	x17

0000000000403dd0 <dirfd@plt>:
  403dd0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403dd4:	ldr	x17, [x16, #1112]
  403dd8:	add	x16, x16, #0x458
  403ddc:	br	x17

0000000000403de0 <pthread_cond_init@plt>:
  403de0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403de4:	ldr	x17, [x16, #1120]
  403de8:	add	x16, x16, #0x460
  403dec:	br	x17

0000000000403df0 <getrlimit@plt>:
  403df0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403df4:	ldr	x17, [x16, #1128]
  403df8:	add	x16, x16, #0x468
  403dfc:	br	x17

0000000000403e00 <unsetenv@plt>:
  403e00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e04:	ldr	x17, [x16, #1136]
  403e08:	add	x16, x16, #0x470
  403e0c:	br	x17

0000000000403e10 <iconv_open@plt>:
  403e10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e14:	ldr	x17, [x16, #1144]
  403e18:	add	x16, x16, #0x478
  403e1c:	br	x17

0000000000403e20 <vsprintf@plt>:
  403e20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e24:	ldr	x17, [x16, #1152]
  403e28:	add	x16, x16, #0x480
  403e2c:	br	x17

0000000000403e30 <__lxstat@plt>:
  403e30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e34:	ldr	x17, [x16, #1160]
  403e38:	add	x16, x16, #0x488
  403e3c:	br	x17

0000000000403e40 <read@plt>:
  403e40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e44:	ldr	x17, [x16, #1168]
  403e48:	add	x16, x16, #0x490
  403e4c:	br	x17

0000000000403e50 <memchr@plt>:
  403e50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e54:	ldr	x17, [x16, #1176]
  403e58:	add	x16, x16, #0x498
  403e5c:	br	x17

0000000000403e60 <getresgid@plt>:
  403e60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e64:	ldr	x17, [x16, #1184]
  403e68:	add	x16, x16, #0x4a0
  403e6c:	br	x17

0000000000403e70 <sysconf@plt>:
  403e70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e74:	ldr	x17, [x16, #1192]
  403e78:	add	x16, x16, #0x4a8
  403e7c:	br	x17

0000000000403e80 <gethostname@plt>:
  403e80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e84:	ldr	x17, [x16, #1200]
  403e88:	add	x16, x16, #0x4b0
  403e8c:	br	x17

0000000000403e90 <pthread_condattr_setclock@plt>:
  403e90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403e94:	ldr	x17, [x16, #1208]
  403e98:	add	x16, x16, #0x4b8
  403e9c:	br	x17

0000000000403ea0 <select@plt>:
  403ea0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ea4:	ldr	x17, [x16, #1216]
  403ea8:	add	x16, x16, #0x4c0
  403eac:	br	x17

0000000000403eb0 <vprintf@plt>:
  403eb0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403eb4:	ldr	x17, [x16, #1224]
  403eb8:	add	x16, x16, #0x4c8
  403ebc:	br	x17

0000000000403ec0 <__fxstat@plt>:
  403ec0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ec4:	ldr	x17, [x16, #1232]
  403ec8:	add	x16, x16, #0x4d0
  403ecc:	br	x17

0000000000403ed0 <strstr@plt>:
  403ed0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ed4:	ldr	x17, [x16, #1240]
  403ed8:	add	x16, x16, #0x4d8
  403edc:	br	x17

0000000000403ee0 <pthread_rwlock_init@plt>:
  403ee0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ee4:	ldr	x17, [x16, #1248]
  403ee8:	add	x16, x16, #0x4e0
  403eec:	br	x17

0000000000403ef0 <vsnprintf@plt>:
  403ef0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ef4:	ldr	x17, [x16, #1256]
  403ef8:	add	x16, x16, #0x4e8
  403efc:	br	x17

0000000000403f00 <dup2@plt>:
  403f00:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f04:	ldr	x17, [x16, #1264]
  403f08:	add	x16, x16, #0x4f0
  403f0c:	br	x17

0000000000403f10 <strncpy@plt>:
  403f10:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f14:	ldr	x17, [x16, #1272]
  403f18:	add	x16, x16, #0x4f8
  403f1c:	br	x17

0000000000403f20 <strsignal@plt>:
  403f20:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f24:	ldr	x17, [x16, #1280]
  403f28:	add	x16, x16, #0x500
  403f2c:	br	x17

0000000000403f30 <fallocate@plt>:
  403f30:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f34:	ldr	x17, [x16, #1288]
  403f38:	add	x16, x16, #0x508
  403f3c:	br	x17

0000000000403f40 <pthread_cond_destroy@plt>:
  403f40:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f44:	ldr	x17, [x16, #1296]
  403f48:	add	x16, x16, #0x510
  403f4c:	br	x17

0000000000403f50 <vfprintf@plt>:
  403f50:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f54:	ldr	x17, [x16, #1304]
  403f58:	add	x16, x16, #0x518
  403f5c:	br	x17

0000000000403f60 <printf@plt>:
  403f60:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f64:	ldr	x17, [x16, #1312]
  403f68:	add	x16, x16, #0x520
  403f6c:	br	x17

0000000000403f70 <pthread_rwlock_unlock@plt>:
  403f70:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f74:	ldr	x17, [x16, #1320]
  403f78:	add	x16, x16, #0x528
  403f7c:	br	x17

0000000000403f80 <__errno_location@plt>:
  403f80:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f84:	ldr	x17, [x16, #1328]
  403f88:	add	x16, x16, #0x530
  403f8c:	br	x17

0000000000403f90 <getenv@plt>:
  403f90:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403f94:	ldr	x17, [x16, #1336]
  403f98:	add	x16, x16, #0x538
  403f9c:	br	x17

0000000000403fa0 <putchar@plt>:
  403fa0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403fa4:	ldr	x17, [x16, #1344]
  403fa8:	add	x16, x16, #0x540
  403fac:	br	x17

0000000000403fb0 <__xstat@plt>:
  403fb0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403fb4:	ldr	x17, [x16, #1352]
  403fb8:	add	x16, x16, #0x548
  403fbc:	br	x17

0000000000403fc0 <prctl@plt>:
  403fc0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403fc4:	ldr	x17, [x16, #1360]
  403fc8:	add	x16, x16, #0x550
  403fcc:	br	x17

0000000000403fd0 <pthread_mutex_lock@plt>:
  403fd0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403fd4:	ldr	x17, [x16, #1368]
  403fd8:	add	x16, x16, #0x558
  403fdc:	br	x17

0000000000403fe0 <timegm@plt>:
  403fe0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403fe4:	ldr	x17, [x16, #1376]
  403fe8:	add	x16, x16, #0x560
  403fec:	br	x17

0000000000403ff0 <pthread_mutex_unlock@plt>:
  403ff0:	adrp	x16, 489000 <ferror@plt+0x84f80>
  403ff4:	ldr	x17, [x16, #1384]
  403ff8:	add	x16, x16, #0x568
  403ffc:	br	x17

0000000000404000 <waitpid@plt>:
  404000:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404004:	ldr	x17, [x16, #1392]
  404008:	add	x16, x16, #0x570
  40400c:	br	x17

0000000000404010 <unlink@plt>:
  404010:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404014:	ldr	x17, [x16, #1400]
  404018:	add	x16, x16, #0x578
  40401c:	br	x17

0000000000404020 <mkdir@plt>:
  404020:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404024:	ldr	x17, [x16, #1408]
  404028:	add	x16, x16, #0x580
  40402c:	br	x17

0000000000404030 <newlocale@plt>:
  404030:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404034:	ldr	x17, [x16, #1416]
  404038:	add	x16, x16, #0x588
  40403c:	br	x17

0000000000404040 <fprintf@plt>:
  404040:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404044:	ldr	x17, [x16, #1424]
  404048:	add	x16, x16, #0x590
  40404c:	br	x17

0000000000404050 <pthread_cond_timedwait@plt>:
  404050:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404054:	ldr	x17, [x16, #1432]
  404058:	add	x16, x16, #0x598
  40405c:	br	x17

0000000000404060 <creat@plt>:
  404060:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404064:	ldr	x17, [x16, #1440]
  404068:	add	x16, x16, #0x5a0
  40406c:	br	x17

0000000000404070 <setlocale@plt>:
  404070:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404074:	ldr	x17, [x16, #1448]
  404078:	add	x16, x16, #0x5a8
  40407c:	br	x17

0000000000404080 <ferror@plt>:
  404080:	adrp	x16, 489000 <ferror@plt+0x84f80>
  404084:	ldr	x17, [x16, #1456]
  404088:	add	x16, x16, #0x5b0
  40408c:	br	x17

Disassembly of section .text:

0000000000404090 <.text>:
  404090:	mov	x29, #0x0                   	// #0
  404094:	mov	x30, #0x0                   	// #0
  404098:	mov	x5, x0
  40409c:	ldr	x1, [sp]
  4040a0:	add	x2, sp, #0x8
  4040a4:	mov	x6, sp
  4040a8:	movz	x0, #0x0, lsl #48
  4040ac:	movk	x0, #0x0, lsl #32
  4040b0:	movk	x0, #0x40, lsl #16
  4040b4:	movk	x0, #0x7ba8
  4040b8:	movz	x3, #0x0, lsl #48
  4040bc:	movk	x3, #0x0, lsl #32
  4040c0:	movk	x3, #0x43, lsl #16
  4040c4:	movk	x3, #0x7290
  4040c8:	movz	x4, #0x0, lsl #48
  4040cc:	movk	x4, #0x0, lsl #32
  4040d0:	movk	x4, #0x43, lsl #16
  4040d4:	movk	x4, #0x7310
  4040d8:	bl	403910 <__libc_start_main@plt>
  4040dc:	bl	403b30 <abort@plt>
  4040e0:	adrp	x0, 488000 <ferror@plt+0x83f80>
  4040e4:	ldr	x0, [x0, #4064]
  4040e8:	cbz	x0, 4040f0 <ferror@plt+0x70>
  4040ec:	b	403af0 <__gmon_start__@plt>
  4040f0:	ret
  4040f4:	nop
  4040f8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4040fc:	add	x0, x0, #0x908
  404100:	adrp	x1, 489000 <ferror@plt+0x84f80>
  404104:	add	x1, x1, #0x908
  404108:	cmp	x1, x0
  40410c:	b.eq	404124 <ferror@plt+0xa4>  // b.none
  404110:	adrp	x1, 437000 <ferror@plt+0x32f80>
  404114:	ldr	x1, [x1, #888]
  404118:	cbz	x1, 404124 <ferror@plt+0xa4>
  40411c:	mov	x16, x1
  404120:	br	x16
  404124:	ret
  404128:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40412c:	add	x0, x0, #0x908
  404130:	adrp	x1, 489000 <ferror@plt+0x84f80>
  404134:	add	x1, x1, #0x908
  404138:	sub	x1, x1, x0
  40413c:	lsr	x2, x1, #63
  404140:	add	x1, x2, x1, asr #3
  404144:	cmp	xzr, x1, asr #1
  404148:	asr	x1, x1, #1
  40414c:	b.eq	404164 <ferror@plt+0xe4>  // b.none
  404150:	adrp	x2, 437000 <ferror@plt+0x32f80>
  404154:	ldr	x2, [x2, #896]
  404158:	cbz	x2, 404164 <ferror@plt+0xe4>
  40415c:	mov	x16, x2
  404160:	br	x16
  404164:	ret
  404168:	stp	x29, x30, [sp, #-32]!
  40416c:	mov	x29, sp
  404170:	str	x19, [sp, #16]
  404174:	adrp	x19, 489000 <ferror@plt+0x84f80>
  404178:	ldrb	w0, [x19, #2336]
  40417c:	cbnz	w0, 40418c <ferror@plt+0x10c>
  404180:	bl	4040f8 <ferror@plt+0x78>
  404184:	mov	w0, #0x1                   	// #1
  404188:	strb	w0, [x19, #2336]
  40418c:	ldr	x19, [sp, #16]
  404190:	ldp	x29, x30, [sp], #32
  404194:	ret
  404198:	b	404128 <ferror@plt+0xa8>
  40419c:	stp	x29, x30, [sp, #-32]!
  4041a0:	stp	x20, x19, [sp, #16]
  4041a4:	adrp	x20, 489000 <ferror@plt+0x84f80>
  4041a8:	ldr	x19, [x20, #2352]
  4041ac:	mov	x29, sp
  4041b0:	bl	41cea8 <ferror@plt+0x18e28>
  4041b4:	mov	x1, x0
  4041b8:	mov	x0, x19
  4041bc:	bl	40ce8c <ferror@plt+0x8e0c>
  4041c0:	str	x0, [x20, #2352]
  4041c4:	ldp	x20, x19, [sp, #16]
  4041c8:	ldp	x29, x30, [sp], #32
  4041cc:	ret
  4041d0:	stp	x29, x30, [sp, #-48]!
  4041d4:	mov	w2, #0xffffffff            	// #-1
  4041d8:	str	x21, [sp, #16]
  4041dc:	stp	x20, x19, [sp, #32]
  4041e0:	mov	x29, sp
  4041e4:	bl	41e358 <ferror@plt+0x1a2d8>
  4041e8:	ldr	x1, [x0]
  4041ec:	mov	x19, x0
  4041f0:	cbz	x1, 404218 <ferror@plt+0x198>
  4041f4:	adrp	x20, 437000 <ferror@plt+0x32f80>
  4041f8:	add	x21, x19, #0x8
  4041fc:	add	x20, x20, #0x3e8
  404200:	mov	x0, x20
  404204:	bl	4079c0 <ferror@plt+0x3940>
  404208:	ldur	x0, [x21, #-8]
  40420c:	bl	40419c <ferror@plt+0x11c>
  404210:	ldr	x1, [x21], #8
  404214:	cbnz	x1, 404200 <ferror@plt+0x180>
  404218:	mov	x0, x19
  40421c:	bl	41e6cc <ferror@plt+0x1a64c>
  404220:	ldp	x20, x19, [sp, #32]
  404224:	ldr	x21, [sp, #16]
  404228:	ldp	x29, x30, [sp], #48
  40422c:	ret
  404230:	stp	x29, x30, [sp, #-32]!
  404234:	str	x19, [sp, #16]
  404238:	mov	x29, sp
  40423c:	mov	x19, x0
  404240:	bl	403590 <strlen@plt>
  404244:	cmp	w0, #0xd
  404248:	b.lt	404264 <ferror@plt+0x1e4>  // b.tstop
  40424c:	add	x8, x19, w0, sxtw
  404250:	adrp	x1, 438000 <ferror@plt+0x33f80>
  404254:	sub	x0, x8, #0xc
  404258:	add	x1, x1, #0xca6
  40425c:	bl	403bc0 <strcmp@plt>
  404260:	cbz	w0, 40426c <ferror@plt+0x1ec>
  404264:	mov	w0, wzr
  404268:	b	404270 <ferror@plt+0x1f0>
  40426c:	mov	w0, #0x1                   	// #1
  404270:	ldr	x19, [sp, #16]
  404274:	ldp	x29, x30, [sp], #32
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-32]!
  404280:	stp	x20, x19, [sp, #16]
  404284:	adrp	x20, 489000 <ferror@plt+0x84f80>
  404288:	ldr	x8, [x20, #2360]
  40428c:	mov	x29, sp
  404290:	cbnz	x8, 4042d4 <ferror@plt+0x254>
  404294:	mov	w19, w0
  404298:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  40429c:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  4042a0:	add	x0, x0, #0xb2c
  4042a4:	add	x1, x1, #0xb10
  4042a8:	bl	40b898 <ferror@plt+0x7818>
  4042ac:	str	x0, [x20, #2360]
  4042b0:	cbz	w19, 4042d0 <ferror@plt+0x250>
  4042b4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4042b8:	ldr	x0, [x8, #2352]
  4042bc:	adrp	x1, 404000 <waitpid@plt>
  4042c0:	add	x1, x1, #0x2e0
  4042c4:	mov	x2, xzr
  4042c8:	bl	40ce4c <ferror@plt+0x8dcc>
  4042cc:	b	4042d4 <ferror@plt+0x254>
  4042d0:	bl	4043d4 <ferror@plt+0x354>
  4042d4:	ldp	x20, x19, [sp, #16]
  4042d8:	ldp	x29, x30, [sp], #32
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-48]!
  4042e4:	str	x21, [sp, #16]
  4042e8:	stp	x20, x19, [sp, #32]
  4042ec:	mov	x29, sp
  4042f0:	mov	x19, x0
  4042f4:	bl	403590 <strlen@plt>
  4042f8:	mov	x20, x0
  4042fc:	mov	x0, x19
  404300:	bl	41cea8 <ferror@plt+0x18e28>
  404304:	cmp	w20, #0x2
  404308:	mov	x21, x0
  40430c:	b.lt	404328 <ferror@plt+0x2a8>  // b.tstop
  404310:	sub	w8, w20, #0x1
  404314:	sxtw	x8, w8
  404318:	ldrb	w9, [x19, x8]
  40431c:	cmp	w9, #0x2f
  404320:	b.ne	404328 <ferror@plt+0x2a8>  // b.any
  404324:	strb	wzr, [x21, x8]
  404328:	mov	x0, x21
  40432c:	mov	w1, wzr
  404330:	mov	x2, xzr
  404334:	bl	408bb0 <ferror@plt+0x4b30>
  404338:	mov	x20, x0
  40433c:	mov	x0, x21
  404340:	bl	41249c <ferror@plt+0xe41c>
  404344:	cbz	x20, 4043a4 <ferror@plt+0x324>
  404348:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40434c:	add	x0, x0, #0x5a4
  404350:	mov	x1, x19
  404354:	bl	4079c0 <ferror@plt+0x3940>
  404358:	mov	x0, x20
  40435c:	bl	408ca8 <ferror@plt+0x4c28>
  404360:	cbz	x0, 404398 <ferror@plt+0x318>
  404364:	mov	x1, x0
  404368:	mov	x0, x19
  40436c:	mov	x2, xzr
  404370:	bl	40ac50 <ferror@plt+0x6bd0>
  404374:	mov	w1, wzr
  404378:	mov	x21, x0
  40437c:	bl	4044b8 <ferror@plt+0x438>
  404380:	mov	x0, x21
  404384:	bl	41249c <ferror@plt+0xe41c>
  404388:	mov	x0, x20
  40438c:	bl	408ca8 <ferror@plt+0x4c28>
  404390:	mov	x1, x0
  404394:	cbnz	x0, 404368 <ferror@plt+0x2e8>
  404398:	mov	x0, x20
  40439c:	bl	408d88 <ferror@plt+0x4d08>
  4043a0:	b	4043c4 <ferror@plt+0x344>
  4043a4:	bl	403f80 <__errno_location@plt>
  4043a8:	ldr	w0, [x0]
  4043ac:	bl	41d518 <ferror@plt+0x19498>
  4043b0:	mov	x2, x0
  4043b4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4043b8:	add	x0, x0, #0x56d
  4043bc:	mov	x1, x19
  4043c0:	bl	4079c0 <ferror@plt+0x3940>
  4043c4:	ldp	x20, x19, [sp, #32]
  4043c8:	ldr	x21, [sp, #16]
  4043cc:	ldp	x29, x30, [sp], #48
  4043d0:	ret
  4043d4:	stp	x29, x30, [sp, #-32]!
  4043d8:	mov	w0, #0x90                  	// #144
  4043dc:	stp	x20, x19, [sp, #16]
  4043e0:	mov	x29, sp
  4043e4:	bl	4123ec <ferror@plt+0xe36c>
  4043e8:	adrp	x20, 438000 <ferror@plt+0x33f80>
  4043ec:	add	x20, x20, #0x57b
  4043f0:	mov	x19, x0
  4043f4:	mov	x0, x20
  4043f8:	bl	41cea8 <ferror@plt+0x18e28>
  4043fc:	str	x0, [x19]
  404400:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404404:	add	x0, x0, #0x5bd
  404408:	bl	41cea8 <ferror@plt+0x18e28>
  40440c:	str	x0, [x19, #16]
  404410:	mov	x0, x20
  404414:	bl	41cea8 <ferror@plt+0x18e28>
  404418:	str	x0, [x19, #8]
  40441c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404420:	add	x0, x0, #0x5c4
  404424:	bl	41cea8 <ferror@plt+0x18e28>
  404428:	str	x0, [x19, #24]
  40442c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404430:	add	x0, x0, #0x609
  404434:	bl	41cea8 <ferror@plt+0x18e28>
  404438:	ldr	x8, [x19, #96]
  40443c:	str	x0, [x19, #32]
  404440:	cbnz	x8, 40445c <ferror@plt+0x3dc>
  404444:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  404448:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  40444c:	add	x0, x0, #0xb2c
  404450:	add	x1, x1, #0xb10
  404454:	bl	40b898 <ferror@plt+0x7818>
  404458:	str	x0, [x19, #96]
  40445c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404460:	ldr	x0, [x19, #96]
  404464:	ldr	x2, [x8, #2392]
  404468:	adrp	x1, 437000 <ferror@plt+0x32f80>
  40446c:	add	x1, x1, #0x62c
  404470:	bl	40c334 <ferror@plt+0x82b4>
  404474:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404478:	add	x0, x0, #0x634
  40447c:	bl	4079c0 <ferror@plt+0x3940>
  404480:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404484:	ldr	x0, [x8, #2360]
  404488:	ldr	x1, [x19]
  40448c:	mov	x2, x19
  404490:	bl	40c334 <ferror@plt+0x82b4>
  404494:	ldp	x20, x19, [sp, #16]
  404498:	ldp	x29, x30, [sp], #32
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-16]!
  4044a4:	mov	w1, #0x1                   	// #1
  4044a8:	mov	x29, sp
  4044ac:	bl	4044b8 <ferror@plt+0x438>
  4044b0:	ldp	x29, x30, [sp], #16
  4044b4:	ret
  4044b8:	stp	x29, x30, [sp, #-80]!
  4044bc:	stp	x26, x25, [sp, #16]
  4044c0:	adrp	x25, 489000 <ferror@plt+0x84f80>
  4044c4:	ldr	x8, [x25, #2360]
  4044c8:	stp	x22, x21, [sp, #48]
  4044cc:	mov	x21, x0
  4044d0:	stp	x20, x19, [sp, #64]
  4044d4:	mov	w19, w1
  4044d8:	mov	x0, x8
  4044dc:	mov	x1, x21
  4044e0:	stp	x24, x23, [sp, #32]
  4044e4:	mov	x29, sp
  4044e8:	bl	40c120 <ferror@plt+0x80a0>
  4044ec:	cbz	x0, 404510 <ferror@plt+0x490>
  4044f0:	mov	x20, x0
  4044f4:	mov	x0, x20
  4044f8:	ldp	x20, x19, [sp, #64]
  4044fc:	ldp	x22, x21, [sp, #48]
  404500:	ldp	x24, x23, [sp, #32]
  404504:	ldp	x26, x25, [sp, #16]
  404508:	ldp	x29, x30, [sp], #80
  40450c:	ret
  404510:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404514:	add	x0, x0, #0x673
  404518:	mov	x1, x21
  40451c:	bl	4079c0 <ferror@plt+0x3940>
  404520:	mov	x0, x21
  404524:	bl	405008 <ferror@plt+0xf88>
  404528:	cbz	w0, 404578 <ferror@plt+0x4f8>
  40452c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404530:	add	x0, x0, #0x68d
  404534:	mov	x1, x21
  404538:	bl	4079c0 <ferror@plt+0x3940>
  40453c:	mov	x0, x21
  404540:	bl	41cea8 <ferror@plt+0x18e28>
  404544:	mov	x23, x0
  404548:	mov	x0, x21
  40454c:	bl	41cea8 <ferror@plt+0x18e28>
  404550:	mov	w22, wzr
  404554:	cbz	x23, 40482c <ferror@plt+0x7ac>
  404558:	cbz	x0, 4045e8 <ferror@plt+0x568>
  40455c:	mov	x0, x21
  404560:	bl	40ae18 <ferror@plt+0x6d98>
  404564:	mov	x24, x0
  404568:	bl	403590 <strlen@plt>
  40456c:	add	x8, x0, x24
  404570:	sturb	wzr, [x8, #-3]
  404574:	b	4045f4 <ferror@plt+0x574>
  404578:	adrp	x8, 489000 <ferror@plt+0x84f80>
  40457c:	ldr	w8, [x8, #2344]
  404580:	cbnz	w8, 404590 <ferror@plt+0x510>
  404584:	mov	x0, x21
  404588:	bl	404230 <ferror@plt+0x1b0>
  40458c:	cbz	w0, 40484c <ferror@plt+0x7cc>
  404590:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404594:	ldr	x24, [x8, #2352]
  404598:	cbz	x24, 40481c <ferror@plt+0x79c>
  40459c:	adrp	x20, 437000 <ferror@plt+0x32f80>
  4045a0:	mov	w8, #0x1                   	// #1
  4045a4:	add	x20, x20, #0x6fb
  4045a8:	ldr	x1, [x24]
  4045ac:	mov	w2, #0x2f                  	// #47
  4045b0:	mov	x0, x20
  4045b4:	mov	x3, x21
  4045b8:	mov	w22, w8
  4045bc:	bl	41d06c <ferror@plt+0x18fec>
  4045c0:	mov	w1, #0x1                   	// #1
  4045c4:	mov	x23, x0
  4045c8:	bl	409bd8 <ferror@plt+0x5b58>
  4045cc:	cbnz	w0, 404824 <ferror@plt+0x7a4>
  4045d0:	mov	x0, x23
  4045d4:	bl	41249c <ferror@plt+0xe41c>
  4045d8:	ldr	x24, [x24, #8]
  4045dc:	add	w8, w22, #0x1
  4045e0:	cbnz	x24, 4045a8 <ferror@plt+0x528>
  4045e4:	b	404820 <ferror@plt+0x7a0>
  4045e8:	mov	x0, x21
  4045ec:	bl	41cea8 <ferror@plt+0x18e28>
  4045f0:	mov	x24, x0
  4045f4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4045f8:	add	x0, x0, #0x7a2
  4045fc:	mov	x1, x21
  404600:	mov	x2, x23
  404604:	bl	4079c0 <ferror@plt+0x3940>
  404608:	adrp	x8, 489000 <ferror@plt+0x84f80>
  40460c:	adrp	x9, 489000 <ferror@plt+0x84f80>
  404610:	adrp	x10, 489000 <ferror@plt+0x84f80>
  404614:	ldr	w2, [x8, #2348]
  404618:	ldr	w3, [x9, #1484]
  40461c:	ldr	w4, [x10, #1480]
  404620:	mov	x0, x24
  404624:	mov	x1, x23
  404628:	bl	406120 <ferror@plt+0x20a0>
  40462c:	mov	x20, x0
  404630:	mov	x0, x24
  404634:	bl	41249c <ferror@plt+0xe41c>
  404638:	cbz	x20, 4047fc <ferror@plt+0x77c>
  40463c:	adrp	x1, 437000 <ferror@plt+0x32f80>
  404640:	add	x1, x1, #0x7bf
  404644:	mov	x0, x23
  404648:	bl	403ed0 <strstr@plt>
  40464c:	cbz	x0, 404658 <ferror@plt+0x5d8>
  404650:	mov	w8, #0x1                   	// #1
  404654:	str	w8, [x20, #120]
  404658:	mov	x0, x23
  40465c:	bl	41249c <ferror@plt+0xe41c>
  404660:	cbz	x20, 404804 <ferror@plt+0x784>
  404664:	ldr	x1, [x20]
  404668:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40466c:	add	x0, x0, #0x7e4
  404670:	mov	w2, w22
  404674:	str	w22, [x20, #124]
  404678:	bl	4079c0 <ferror@plt+0x3940>
  40467c:	ldr	x1, [x20]
  404680:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404684:	add	x0, x0, #0x801
  404688:	bl	4079c0 <ferror@plt+0x3940>
  40468c:	ldr	x0, [x25, #2360]
  404690:	ldr	x1, [x20]
  404694:	mov	x2, x20
  404698:	bl	40c334 <ferror@plt+0x82b4>
  40469c:	ldr	x26, [x20, #48]
  4046a0:	cbz	x26, 40472c <ferror@plt+0x6ac>
  4046a4:	adrp	x21, 437000 <ferror@plt+0x32f80>
  4046a8:	adrp	x22, 40c000 <ferror@plt+0x7f80>
  4046ac:	adrp	x23, 40c000 <ferror@plt+0x7f80>
  4046b0:	add	x21, x21, #0x828
  4046b4:	add	x22, x22, #0xb2c
  4046b8:	add	x23, x23, #0xb10
  4046bc:	b	4046e8 <ferror@plt+0x668>
  4046c0:	ldr	x0, [x20, #104]
  4046c4:	ldr	x1, [x24]
  4046c8:	mov	x2, x24
  4046cc:	bl	40c334 <ferror@plt+0x82b4>
  4046d0:	ldr	x0, [x20, #56]
  4046d4:	mov	x1, x25
  4046d8:	bl	40cf08 <ferror@plt+0x8e88>
  4046dc:	str	x0, [x20, #56]
  4046e0:	ldr	x26, [x26, #8]
  4046e4:	cbz	x26, 40472c <ferror@plt+0x6ac>
  4046e8:	ldr	x24, [x26]
  4046ec:	ldr	x1, [x20]
  4046f0:	mov	x0, x21
  4046f4:	ldr	x2, [x24]
  4046f8:	bl	4079c0 <ferror@plt+0x3940>
  4046fc:	ldr	x0, [x24]
  404700:	mov	w1, w19
  404704:	bl	4044b8 <ferror@plt+0x438>
  404708:	cbz	x0, 404890 <ferror@plt+0x810>
  40470c:	ldr	x8, [x20, #104]
  404710:	mov	x25, x0
  404714:	cbnz	x8, 4046c0 <ferror@plt+0x640>
  404718:	mov	x0, x22
  40471c:	mov	x1, x23
  404720:	bl	40b898 <ferror@plt+0x7818>
  404724:	str	x0, [x20, #104]
  404728:	b	4046c0 <ferror@plt+0x640>
  40472c:	ldr	x26, [x20, #64]
  404730:	cbz	x26, 4047bc <ferror@plt+0x73c>
  404734:	adrp	x21, 437000 <ferror@plt+0x32f80>
  404738:	adrp	x22, 40c000 <ferror@plt+0x7f80>
  40473c:	adrp	x23, 40c000 <ferror@plt+0x7f80>
  404740:	add	x21, x21, #0x878
  404744:	add	x22, x22, #0xb2c
  404748:	add	x23, x23, #0xb10
  40474c:	b	404778 <ferror@plt+0x6f8>
  404750:	ldr	x0, [x20, #104]
  404754:	ldr	x1, [x24]
  404758:	mov	x2, x24
  40475c:	bl	40c334 <ferror@plt+0x82b4>
  404760:	ldr	x0, [x20, #72]
  404764:	mov	x1, x25
  404768:	bl	40cf08 <ferror@plt+0x8e88>
  40476c:	str	x0, [x20, #72]
  404770:	ldr	x26, [x26, #8]
  404774:	cbz	x26, 4047bc <ferror@plt+0x73c>
  404778:	ldr	x24, [x26]
  40477c:	ldr	x1, [x20]
  404780:	mov	x0, x21
  404784:	ldr	x2, [x24]
  404788:	bl	4079c0 <ferror@plt+0x3940>
  40478c:	ldr	x0, [x24]
  404790:	mov	w1, w19
  404794:	bl	4044b8 <ferror@plt+0x438>
  404798:	cbz	x0, 404890 <ferror@plt+0x810>
  40479c:	ldr	x8, [x20, #104]
  4047a0:	mov	x25, x0
  4047a4:	cbnz	x8, 404750 <ferror@plt+0x6d0>
  4047a8:	mov	x0, x22
  4047ac:	mov	x1, x23
  4047b0:	bl	40b898 <ferror@plt+0x7818>
  4047b4:	str	x0, [x20, #104]
  4047b8:	b	404750 <ferror@plt+0x6d0>
  4047bc:	ldr	x0, [x20, #56]
  4047c0:	bl	40d2f8 <ferror@plt+0x9278>
  4047c4:	ldr	x1, [x20, #72]
  4047c8:	bl	40d0f0 <ferror@plt+0x9070>
  4047cc:	ldr	x8, [x20, #56]
  4047d0:	str	x0, [x20, #72]
  4047d4:	mov	x0, x8
  4047d8:	bl	40d3e4 <ferror@plt+0x9364>
  4047dc:	ldr	x8, [x20, #72]
  4047e0:	str	x0, [x20, #56]
  4047e4:	mov	x0, x8
  4047e8:	bl	40d3e4 <ferror@plt+0x9364>
  4047ec:	str	x0, [x20, #72]
  4047f0:	mov	x0, x20
  4047f4:	bl	40508c <ferror@plt+0x100c>
  4047f8:	b	4044f4 <ferror@plt+0x474>
  4047fc:	mov	x0, x23
  404800:	bl	41249c <ferror@plt+0xe41c>
  404804:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404808:	add	x0, x0, #0x7ce
  40480c:	mov	x1, x23
  404810:	bl	4079c0 <ferror@plt+0x3940>
  404814:	mov	x20, xzr
  404818:	b	4044f4 <ferror@plt+0x474>
  40481c:	mov	w22, wzr
  404820:	mov	x23, xzr
  404824:	mov	x0, xzr
  404828:	cbnz	x23, 404558 <ferror@plt+0x4d8>
  40482c:	cbz	w19, 404844 <ferror@plt+0x7c4>
  404830:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404834:	add	x0, x0, #0x705
  404838:	mov	x1, x21
  40483c:	mov	x2, x21
  404840:	bl	407aa4 <ferror@plt+0x3a24>
  404844:	mov	x20, xzr
  404848:	b	4044f4 <ferror@plt+0x474>
  40484c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  404850:	add	x1, x1, #0xca6
  404854:	mov	x0, x21
  404858:	mov	x2, xzr
  40485c:	bl	41d0e0 <ferror@plt+0x19060>
  404860:	mov	w1, wzr
  404864:	mov	x22, x0
  404868:	bl	4044b8 <ferror@plt+0x438>
  40486c:	mov	x20, x0
  404870:	mov	x0, x22
  404874:	bl	41249c <ferror@plt+0xe41c>
  404878:	cbz	x20, 404590 <ferror@plt+0x510>
  40487c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404880:	add	x0, x0, #0x6cb
  404884:	mov	x1, x21
  404888:	bl	4079c0 <ferror@plt+0x3940>
  40488c:	b	4044f4 <ferror@plt+0x474>
  404890:	ldr	x1, [x24]
  404894:	ldr	x2, [x20]
  404898:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40489c:	add	x0, x0, #0x84d
  4048a0:	bl	407aa4 <ferror@plt+0x3a24>
  4048a4:	mov	w0, #0x1                   	// #1
  4048a8:	bl	4035c0 <exit@plt>
  4048ac:	stp	x29, x30, [sp, #-16]!
  4048b0:	mov	w1, wzr
  4048b4:	mov	x29, sp
  4048b8:	bl	4044b8 <ferror@plt+0x438>
  4048bc:	ldp	x29, x30, [sp], #16
  4048c0:	ret
  4048c4:	stp	x29, x30, [sp, #-64]!
  4048c8:	stp	x20, x19, [sp, #48]
  4048cc:	mov	x20, x0
  4048d0:	mov	x0, xzr
  4048d4:	str	x23, [sp, #16]
  4048d8:	stp	x22, x21, [sp, #32]
  4048dc:	mov	x29, sp
  4048e0:	mov	w21, w1
  4048e4:	bl	41f020 <ferror@plt+0x1afa0>
  4048e8:	mov	x19, x0
  4048ec:	and	w22, w21, #0xff
  4048f0:	tbnz	w21, #4, 4049e4 <ferror@plt+0x964>
  4048f4:	tbnz	w22, #3, 404a24 <ferror@plt+0x9a4>
  4048f8:	adrp	x23, 489000 <ferror@plt+0x84f80>
  4048fc:	tbz	w22, #1, 404944 <ferror@plt+0x8c4>
  404900:	ldr	w8, [x23, #1484]
  404904:	mov	w1, #0x2                   	// #2
  404908:	mov	w2, #0x1                   	// #1
  40490c:	mov	x0, x20
  404910:	cmp	w8, #0x0
  404914:	cset	w3, eq  // eq = none
  404918:	bl	404a6c <ferror@plt+0x9ec>
  40491c:	mov	x21, x0
  404920:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404924:	add	x0, x0, #0x452
  404928:	mov	x1, x21
  40492c:	bl	4079c0 <ferror@plt+0x3940>
  404930:	mov	x0, x19
  404934:	mov	x1, x21
  404938:	bl	41f38c <ferror@plt+0x1b30c>
  40493c:	mov	x0, x21
  404940:	bl	41249c <ferror@plt+0xe41c>
  404944:	mov	w8, #0x5                   	// #5
  404948:	ands	w1, w22, w8
  40494c:	b.eq	404990 <ferror@plt+0x910>  // b.none
  404950:	ldr	w8, [x23, #1484]
  404954:	mov	x0, x20
  404958:	mov	w2, wzr
  40495c:	cmp	w8, #0x0
  404960:	cset	w3, eq  // eq = none
  404964:	bl	404a6c <ferror@plt+0x9ec>
  404968:	mov	x20, x0
  40496c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404970:	add	x0, x0, #0x46d
  404974:	mov	x1, x20
  404978:	bl	4079c0 <ferror@plt+0x3940>
  40497c:	mov	x0, x19
  404980:	mov	x1, x20
  404984:	bl	41f38c <ferror@plt+0x1b30c>
  404988:	mov	x0, x20
  40498c:	bl	41249c <ferror@plt+0xe41c>
  404990:	ldr	x8, [x19, #8]
  404994:	cbz	x8, 4049b4 <ferror@plt+0x934>
  404998:	ldr	x9, [x19]
  40499c:	sub	x1, x8, #0x1
  4049a0:	ldrb	w8, [x9, x1]
  4049a4:	cmp	w8, #0x20
  4049a8:	b.ne	4049b4 <ferror@plt+0x934>  // b.any
  4049ac:	mov	x0, x19
  4049b0:	bl	41f33c <ferror@plt+0x1b2bc>
  4049b4:	ldr	x1, [x19]
  4049b8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4049bc:	add	x0, x0, #0x495
  4049c0:	bl	4079c0 <ferror@plt+0x3940>
  4049c4:	mov	x0, x19
  4049c8:	mov	w1, wzr
  4049cc:	bl	41f170 <ferror@plt+0x1b0f0>
  4049d0:	ldp	x20, x19, [sp, #48]
  4049d4:	ldp	x22, x21, [sp, #32]
  4049d8:	ldr	x23, [sp, #16]
  4049dc:	ldp	x29, x30, [sp], #64
  4049e0:	ret
  4049e4:	mov	w1, #0x10                  	// #16
  4049e8:	mov	w3, #0x1                   	// #1
  4049ec:	mov	x0, x20
  4049f0:	mov	w2, wzr
  4049f4:	bl	404a6c <ferror@plt+0x9ec>
  4049f8:	mov	x21, x0
  4049fc:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404a00:	add	x0, x0, #0x414
  404a04:	mov	x1, x21
  404a08:	bl	4079c0 <ferror@plt+0x3940>
  404a0c:	mov	x0, x19
  404a10:	mov	x1, x21
  404a14:	bl	41f38c <ferror@plt+0x1b30c>
  404a18:	mov	x0, x21
  404a1c:	bl	41249c <ferror@plt+0xe41c>
  404a20:	tbz	w22, #3, 4048f8 <ferror@plt+0x878>
  404a24:	mov	w1, #0x8                   	// #8
  404a28:	mov	w2, #0x1                   	// #1
  404a2c:	mov	w3, #0x1                   	// #1
  404a30:	mov	x0, x20
  404a34:	bl	404a6c <ferror@plt+0x9ec>
  404a38:	mov	x21, x0
  404a3c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404a40:	add	x0, x0, #0x435
  404a44:	mov	x1, x21
  404a48:	bl	4079c0 <ferror@plt+0x3940>
  404a4c:	mov	x0, x19
  404a50:	mov	x1, x21
  404a54:	bl	41f38c <ferror@plt+0x1b30c>
  404a58:	mov	x0, x21
  404a5c:	bl	41249c <ferror@plt+0xe41c>
  404a60:	adrp	x23, 489000 <ferror@plt+0x84f80>
  404a64:	tbnz	w22, #1, 404900 <ferror@plt+0x880>
  404a68:	b	404944 <ferror@plt+0x8c4>
  404a6c:	stp	x29, x30, [sp, #-32]!
  404a70:	stp	x20, x19, [sp, #16]
  404a74:	mov	x29, sp
  404a78:	bl	4056b8 <ferror@plt+0x1638>
  404a7c:	bl	4057a4 <ferror@plt+0x1724>
  404a80:	mov	x19, x0
  404a84:	bl	405858 <ferror@plt+0x17d8>
  404a88:	mov	x20, x0
  404a8c:	mov	x0, x19
  404a90:	bl	40cde4 <ferror@plt+0x8d64>
  404a94:	mov	x0, x20
  404a98:	ldp	x20, x19, [sp, #16]
  404a9c:	ldp	x29, x30, [sp], #32
  404aa0:	ret
  404aa4:	stp	x29, x30, [sp, #-48]!
  404aa8:	stp	x22, x21, [sp, #16]
  404aac:	adrp	x21, 489000 <ferror@plt+0x84f80>
  404ab0:	ldr	x8, [x21, #2368]
  404ab4:	stp	x20, x19, [sp, #32]
  404ab8:	mov	x19, x1
  404abc:	mov	x20, x0
  404ac0:	mov	x29, sp
  404ac4:	cbnz	x8, 404ae0 <ferror@plt+0xa60>
  404ac8:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  404acc:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  404ad0:	add	x0, x0, #0xb2c
  404ad4:	add	x1, x1, #0xb10
  404ad8:	bl	40b898 <ferror@plt+0x7818>
  404adc:	str	x0, [x21, #2368]
  404ae0:	ldr	x0, [x21, #2368]
  404ae4:	mov	x1, x20
  404ae8:	bl	40c120 <ferror@plt+0x80a0>
  404aec:	cbnz	x0, 404b3c <ferror@plt+0xabc>
  404af0:	ldr	x21, [x21, #2368]
  404af4:	mov	x0, x20
  404af8:	bl	41cea8 <ferror@plt+0x18e28>
  404afc:	mov	x22, x0
  404b00:	mov	x0, x19
  404b04:	bl	41cea8 <ferror@plt+0x18e28>
  404b08:	mov	x2, x0
  404b0c:	mov	x0, x21
  404b10:	mov	x1, x22
  404b14:	bl	40c334 <ferror@plt+0x82b4>
  404b18:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404b1c:	add	x0, x0, #0x4d8
  404b20:	mov	x1, x20
  404b24:	mov	x2, x19
  404b28:	bl	4079c0 <ferror@plt+0x3940>
  404b2c:	ldp	x20, x19, [sp, #32]
  404b30:	ldp	x22, x21, [sp, #16]
  404b34:	ldp	x29, x30, [sp], #48
  404b38:	ret
  404b3c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404b40:	add	x0, x0, #0x4b2
  404b44:	mov	x1, x20
  404b48:	bl	407aa4 <ferror@plt+0x3a24>
  404b4c:	mov	w0, #0x1                   	// #1
  404b50:	bl	4035c0 <exit@plt>
  404b54:	stp	x29, x30, [sp, #-48]!
  404b58:	mov	x3, x1
  404b5c:	mov	x1, x0
  404b60:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404b64:	adrp	x2, 437000 <ferror@plt+0x32f80>
  404b68:	add	x0, x0, #0x500
  404b6c:	add	x2, x2, #0x50a
  404b70:	mov	x4, xzr
  404b74:	stp	x22, x21, [sp, #16]
  404b78:	stp	x20, x19, [sp, #32]
  404b7c:	mov	x29, sp
  404b80:	bl	41d0e0 <ferror@plt+0x19060>
  404b84:	mov	x19, x0
  404b88:	ldrb	w0, [x0]
  404b8c:	cbz	w0, 404bc8 <ferror@plt+0xb48>
  404b90:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  404b94:	ldr	x20, [x8, #3864]
  404b98:	add	x21, x19, #0x1
  404b9c:	mov	w22, #0x5f                  	// #95
  404ba0:	bl	41d960 <ferror@plt+0x198e0>
  404ba4:	mov	w8, w0
  404ba8:	and	x9, x8, #0xff
  404bac:	ldrh	w9, [x20, x9, lsl #1]
  404bb0:	ldrb	w0, [x21]
  404bb4:	tst	w9, #0x1
  404bb8:	csel	w8, w22, w8, eq  // eq = none
  404bbc:	sturb	w8, [x21, #-1]
  404bc0:	add	x21, x21, #0x1
  404bc4:	cbnz	w0, 404ba0 <ferror@plt+0xb20>
  404bc8:	mov	x0, x19
  404bcc:	ldp	x20, x19, [sp, #32]
  404bd0:	ldp	x22, x21, [sp, #16]
  404bd4:	ldp	x29, x30, [sp], #48
  404bd8:	ret
  404bdc:	stp	x29, x30, [sp, #-64]!
  404be0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404be4:	ldr	x8, [x8, #2368]
  404be8:	stp	x20, x19, [sp, #48]
  404bec:	mov	x19, x1
  404bf0:	mov	x20, x0
  404bf4:	str	x23, [sp, #16]
  404bf8:	stp	x22, x21, [sp, #32]
  404bfc:	mov	x29, sp
  404c00:	cbz	x8, 404c24 <ferror@plt+0xba4>
  404c04:	mov	x0, x8
  404c08:	mov	x1, x19
  404c0c:	bl	40c120 <ferror@plt+0x80a0>
  404c10:	bl	41cea8 <ferror@plt+0x18e28>
  404c14:	mov	x21, x0
  404c18:	ldr	x0, [x20]
  404c1c:	cbnz	x0, 404c30 <ferror@plt+0xbb0>
  404c20:	b	404c7c <ferror@plt+0xbfc>
  404c24:	mov	x21, xzr
  404c28:	ldr	x0, [x20]
  404c2c:	cbz	x0, 404c7c <ferror@plt+0xbfc>
  404c30:	mov	x1, x19
  404c34:	bl	404b54 <ferror@plt+0xad4>
  404c38:	mov	x23, x0
  404c3c:	bl	409104 <ferror@plt+0x5084>
  404c40:	mov	x22, x0
  404c44:	mov	x0, x23
  404c48:	bl	41249c <ferror@plt+0xe41c>
  404c4c:	cbz	x22, 404c74 <ferror@plt+0xbf4>
  404c50:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404c54:	add	x0, x0, #0x50c
  404c58:	mov	x1, x19
  404c5c:	bl	4079c0 <ferror@plt+0x3940>
  404c60:	mov	x0, x22
  404c64:	bl	41cea8 <ferror@plt+0x18e28>
  404c68:	mov	w8, wzr
  404c6c:	cbnz	w8, 404c7c <ferror@plt+0xbfc>
  404c70:	b	404c98 <ferror@plt+0xc18>
  404c74:	mov	w8, #0x1                   	// #1
  404c78:	cbz	w8, 404c98 <ferror@plt+0xc18>
  404c7c:	mov	x0, x21
  404c80:	cbnz	x21, 404c98 <ferror@plt+0xc18>
  404c84:	ldr	x0, [x20, #96]
  404c88:	cbz	x0, 404c98 <ferror@plt+0xc18>
  404c8c:	mov	x1, x19
  404c90:	bl	40c120 <ferror@plt+0x80a0>
  404c94:	bl	41cea8 <ferror@plt+0x18e28>
  404c98:	ldp	x20, x19, [sp, #48]
  404c9c:	ldp	x22, x21, [sp, #32]
  404ca0:	ldr	x23, [sp, #16]
  404ca4:	ldp	x29, x30, [sp], #64
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-48]!
  404cb0:	stp	x20, x19, [sp, #32]
  404cb4:	mov	x20, x0
  404cb8:	mov	x0, xzr
  404cbc:	stp	x22, x21, [sp, #16]
  404cc0:	mov	x29, sp
  404cc4:	mov	x19, x1
  404cc8:	bl	41f020 <ferror@plt+0x1afa0>
  404ccc:	mov	x21, x0
  404cd0:	cbnz	x20, 404d0c <ferror@plt+0xc8c>
  404cd4:	mov	x0, x21
  404cd8:	mov	w1, wzr
  404cdc:	bl	41f170 <ferror@plt+0x1b0f0>
  404ce0:	ldp	x20, x19, [sp, #32]
  404ce4:	ldp	x22, x21, [sp, #16]
  404ce8:	ldp	x29, x30, [sp], #48
  404cec:	ret
  404cf0:	mov	x0, x21
  404cf4:	mov	x1, x22
  404cf8:	bl	41f38c <ferror@plt+0x1b30c>
  404cfc:	mov	x0, x22
  404d00:	bl	41249c <ferror@plt+0xe41c>
  404d04:	ldr	x20, [x20, #8]
  404d08:	cbz	x20, 404cd4 <ferror@plt+0xc54>
  404d0c:	ldr	x0, [x20]
  404d10:	mov	x1, x19
  404d14:	bl	40697c <ferror@plt+0x28fc>
  404d18:	cbz	x0, 404d04 <ferror@plt+0xc84>
  404d1c:	ldr	x8, [x21, #8]
  404d20:	mov	x22, x0
  404d24:	cbz	x8, 404cf0 <ferror@plt+0xc70>
  404d28:	mov	w1, #0x20                  	// #32
  404d2c:	mov	x0, x21
  404d30:	bl	404d38 <ferror@plt+0xcb8>
  404d34:	b	404cf0 <ferror@plt+0xc70>
  404d38:	stp	x29, x30, [sp, #-16]!
  404d3c:	ldp	x8, x10, [x0, #8]
  404d40:	mov	w2, w1
  404d44:	mov	x29, sp
  404d48:	add	x9, x8, #0x1
  404d4c:	cmp	x9, x10
  404d50:	b.cs	404d70 <ferror@plt+0xcf0>  // b.hs, b.nlast
  404d54:	ldr	x10, [x0]
  404d58:	str	x9, [x0, #8]
  404d5c:	strb	w2, [x10, x8]
  404d60:	ldp	x8, x9, [x0]
  404d64:	strb	wzr, [x8, x9]
  404d68:	ldp	x29, x30, [sp], #16
  404d6c:	ret
  404d70:	mov	x1, #0xffffffffffffffff    	// #-1
  404d74:	bl	41f8a8 <ferror@plt+0x1b828>
  404d78:	ldp	x29, x30, [sp], #16
  404d7c:	ret
  404d80:	stp	x29, x30, [sp, #-16]!
  404d84:	mov	x29, sp
  404d88:	bl	4076d8 <ferror@plt+0x3658>
  404d8c:	ldp	x29, x30, [sp], #16
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-16]!
  404d98:	cmp	w0, #0x6
  404d9c:	mov	x29, sp
  404da0:	b.hi	404e68 <ferror@plt+0xde8>  // b.pmore
  404da4:	adrp	x9, 437000 <ferror@plt+0x32f80>
  404da8:	mov	w8, w0
  404dac:	add	x9, x9, #0x388
  404db0:	adr	x10, 404dc4 <ferror@plt+0xd44>
  404db4:	ldrb	w11, [x9, x8]
  404db8:	add	x10, x10, x11, lsl #2
  404dbc:	mov	w0, #0x1                   	// #1
  404dc0:	br	x10
  404dc4:	mov	x0, x1
  404dc8:	mov	x1, x2
  404dcc:	bl	404d80 <ferror@plt+0xd00>
  404dd0:	lsr	w0, w0, #31
  404dd4:	ldp	x29, x30, [sp], #16
  404dd8:	ret
  404ddc:	mov	x0, x1
  404de0:	mov	x1, x2
  404de4:	bl	404d80 <ferror@plt+0xd00>
  404de8:	mvn	w8, w0
  404dec:	lsr	w0, w8, #31
  404df0:	ldp	x29, x30, [sp], #16
  404df4:	ret
  404df8:	mov	x0, x1
  404dfc:	mov	x1, x2
  404e00:	bl	404d80 <ferror@plt+0xd00>
  404e04:	cmp	w0, #0x0
  404e08:	cset	w0, gt
  404e0c:	ldp	x29, x30, [sp], #16
  404e10:	ret
  404e14:	mov	x0, x1
  404e18:	mov	x1, x2
  404e1c:	bl	404d80 <ferror@plt+0xd00>
  404e20:	cmp	w0, #0x1
  404e24:	cset	w0, lt  // lt = tstop
  404e28:	ldp	x29, x30, [sp], #16
  404e2c:	ret
  404e30:	mov	x0, x1
  404e34:	mov	x1, x2
  404e38:	bl	404d80 <ferror@plt+0xd00>
  404e3c:	cmp	w0, #0x0
  404e40:	cset	w0, eq  // eq = none
  404e44:	ldp	x29, x30, [sp], #16
  404e48:	ret
  404e4c:	mov	x0, x1
  404e50:	mov	x1, x2
  404e54:	bl	404d80 <ferror@plt+0xd00>
  404e58:	cmp	w0, #0x0
  404e5c:	cset	w0, ne  // ne = any
  404e60:	ldp	x29, x30, [sp], #16
  404e64:	ret
  404e68:	adrp	x1, 437000 <ferror@plt+0x32f80>
  404e6c:	adrp	x3, 437000 <ferror@plt+0x32f80>
  404e70:	add	x1, x1, #0x537
  404e74:	add	x3, x3, #0x53d
  404e78:	mov	w2, #0x45b                 	// #1115
  404e7c:	mov	x0, xzr
  404e80:	mov	x4, xzr
  404e84:	bl	422680 <ferror@plt+0x1e600>
  404e88:	stp	x29, x30, [sp, #-16]!
  404e8c:	cmp	w0, #0x7
  404e90:	mov	x29, sp
  404e94:	b.cs	404eac <ferror@plt+0xe2c>  // b.hs, b.nlast
  404e98:	adrp	x8, 437000 <ferror@plt+0x32f80>
  404e9c:	add	x8, x8, #0x3b0
  404ea0:	ldr	x0, [x8, w0, sxtw #3]
  404ea4:	ldp	x29, x30, [sp], #16
  404ea8:	ret
  404eac:	adrp	x1, 437000 <ferror@plt+0x32f80>
  404eb0:	adrp	x3, 437000 <ferror@plt+0x32f80>
  404eb4:	add	x1, x1, #0x537
  404eb8:	add	x3, x3, #0x55b
  404ebc:	mov	w2, #0x484                 	// #1156
  404ec0:	mov	x0, xzr
  404ec4:	mov	x4, xzr
  404ec8:	bl	422680 <ferror@plt+0x1e600>
  404ecc:	stp	x29, x30, [sp, #-32]!
  404ed0:	str	x19, [sp, #16]
  404ed4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  404ed8:	ldr	x0, [x19, #2360]
  404edc:	mov	x29, sp
  404ee0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404ee4:	mov	w9, #0x1                   	// #1
  404ee8:	adrp	x1, 404000 <waitpid@plt>
  404eec:	str	w9, [x8, #2348]
  404ef0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404ef4:	add	x1, x1, #0xf2c
  404ef8:	add	x2, x29, #0x1c
  404efc:	str	wzr, [x29, #28]
  404f00:	str	w9, [x8, #1480]
  404f04:	bl	40c79c <ferror@plt+0x871c>
  404f08:	ldrsw	x8, [x29, #28]
  404f0c:	ldr	x0, [x19, #2360]
  404f10:	adrp	x1, 404000 <waitpid@plt>
  404f14:	add	x1, x1, #0xf5c
  404f18:	add	x2, x8, #0x1
  404f1c:	bl	40c79c <ferror@plt+0x871c>
  404f20:	ldr	x19, [sp, #16]
  404f24:	ldp	x29, x30, [sp], #32
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-32]!
  404f30:	stp	x20, x19, [sp, #16]
  404f34:	ldrsw	x20, [x2]
  404f38:	mov	x29, sp
  404f3c:	mov	x19, x2
  404f40:	bl	403590 <strlen@plt>
  404f44:	cmp	x0, x20
  404f48:	csel	x8, x20, x0, cc  // cc = lo, ul, last
  404f4c:	str	w8, [x19]
  404f50:	ldp	x20, x19, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #32
  404f58:	ret
  404f5c:	stp	x29, x30, [sp, #-32]!
  404f60:	stp	x20, x19, [sp, #16]
  404f64:	ldr	x0, [x1]
  404f68:	mov	x29, sp
  404f6c:	mov	x19, x1
  404f70:	sxtw	x20, w2
  404f74:	bl	403590 <strlen@plt>
  404f78:	sub	x0, x20, x0
  404f7c:	mov	w1, #0x20                  	// #32
  404f80:	bl	41cf88 <ferror@plt+0x18f08>
  404f84:	ldp	x1, x3, [x19]
  404f88:	ldr	x4, [x19, #24]
  404f8c:	mov	x19, x0
  404f90:	adrp	x0, 437000 <ferror@plt+0x32f80>
  404f94:	add	x0, x0, #0xbe6
  404f98:	mov	x2, x19
  404f9c:	bl	403f60 <printf@plt>
  404fa0:	mov	x0, x19
  404fa4:	bl	41249c <ferror@plt+0xe41c>
  404fa8:	ldp	x20, x19, [sp, #16]
  404fac:	ldp	x29, x30, [sp], #32
  404fb0:	ret
  404fb4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404fb8:	str	wzr, [x8, #1484]
  404fbc:	ret
  404fc0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404fc4:	mov	w9, #0x1                   	// #1
  404fc8:	str	w9, [x8, #1484]
  404fcc:	ret
  404fd0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404fd4:	str	wzr, [x8, #2348]
  404fd8:	ret
  404fdc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404fe0:	mov	w9, #0x1                   	// #1
  404fe4:	str	w9, [x8, #2348]
  404fe8:	ret
  404fec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404ff0:	str	wzr, [x8, #1480]
  404ff4:	ret
  404ff8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  404ffc:	mov	w9, #0x1                   	// #1
  405000:	str	w9, [x8, #1480]
  405004:	ret
  405008:	stp	x29, x30, [sp, #-32]!
  40500c:	str	x19, [sp, #16]
  405010:	mov	x29, sp
  405014:	mov	x19, x0
  405018:	bl	403590 <strlen@plt>
  40501c:	cmp	w0, #0x4
  405020:	b.lt	40507c <ferror@plt+0xffc>  // b.tstop
  405024:	mov	x9, #0xfffd00000000        	// #281462091808768
  405028:	lsl	x8, x0, #32
  40502c:	movk	x9, #0xffff, lsl #48
  405030:	add	x9, x8, x9
  405034:	asr	x9, x9, #32
  405038:	ldrb	w9, [x19, x9]
  40503c:	cmp	w9, #0x2e
  405040:	b.ne	40507c <ferror@plt+0xffc>  // b.any
  405044:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  405048:	add	x9, x8, x9
  40504c:	asr	x9, x9, #32
  405050:	ldrb	w9, [x19, x9]
  405054:	cmp	w9, #0x70
  405058:	b.ne	40507c <ferror@plt+0xffc>  // b.any
  40505c:	mov	x9, #0xffffffff00000000    	// #-4294967296
  405060:	add	x8, x8, x9
  405064:	asr	x8, x8, #32
  405068:	ldrb	w8, [x19, x8]
  40506c:	cmp	w8, #0x63
  405070:	b.ne	40507c <ferror@plt+0xffc>  // b.any
  405074:	mov	w0, #0x1                   	// #1
  405078:	b	405080 <ferror@plt+0x1000>
  40507c:	mov	w0, wzr
  405080:	ldr	x19, [sp, #16]
  405084:	ldp	x29, x30, [sp], #32
  405088:	ret
  40508c:	sub	sp, sp, #0x70
  405090:	stp	x29, x30, [sp, #16]
  405094:	stp	x28, x27, [sp, #32]
  405098:	stp	x26, x25, [sp, #48]
  40509c:	stp	x24, x23, [sp, #64]
  4050a0:	stp	x22, x21, [sp, #80]
  4050a4:	stp	x20, x19, [sp, #96]
  4050a8:	str	xzr, [sp, #8]
  4050ac:	ldr	x1, [x0]
  4050b0:	add	x29, sp, #0x10
  4050b4:	cbz	x1, 405530 <ferror@plt+0x14b0>
  4050b8:	ldr	x8, [x0, #8]
  4050bc:	mov	x19, x0
  4050c0:	cbz	x8, 405554 <ferror@plt+0x14d4>
  4050c4:	ldr	x8, [x19, #16]
  4050c8:	cbz	x8, 405560 <ferror@plt+0x14e0>
  4050cc:	ldr	x8, [x19, #24]
  4050d0:	cbz	x8, 40556c <ferror@plt+0x14ec>
  4050d4:	ldr	x21, [x19, #72]
  4050d8:	cbnz	x21, 405128 <ferror@plt+0x10a8>
  4050dc:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  4050e0:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  4050e4:	add	x0, x0, #0xb2c
  4050e8:	add	x1, x1, #0xb10
  4050ec:	bl	40b898 <ferror@plt+0x7818>
  4050f0:	mov	x20, x0
  4050f4:	add	x3, sp, #0x8
  4050f8:	mov	w1, #0x1                   	// #1
  4050fc:	mov	x0, x19
  405100:	mov	x2, x20
  405104:	bl	405580 <ferror@plt+0x1500>
  405108:	mov	x0, x20
  40510c:	bl	40c06c <ferror@plt+0x7fec>
  405110:	ldr	x20, [sp, #8]
  405114:	cbz	x20, 405254 <ferror@plt+0x11d4>
  405118:	ldr	x21, [x19, #112]
  40511c:	b	4051c0 <ferror@plt+0x1140>
  405120:	ldr	x21, [x21, #8]
  405124:	cbz	x21, 4050dc <ferror@plt+0x105c>
  405128:	ldr	x0, [x19, #104]
  40512c:	ldr	x22, [x21]
  405130:	cbz	x0, 405148 <ferror@plt+0x10c8>
  405134:	ldr	x1, [x22]
  405138:	bl	40c120 <ferror@plt+0x80a0>
  40513c:	mov	x20, x0
  405140:	cbnz	x20, 405150 <ferror@plt+0x10d0>
  405144:	b	405120 <ferror@plt+0x10a0>
  405148:	mov	x20, xzr
  40514c:	cbz	x20, 405120 <ferror@plt+0x10a0>
  405150:	ldr	w0, [x20, #8]
  405154:	ldr	x1, [x22, #16]
  405158:	ldr	x2, [x20, #16]
  40515c:	bl	404d94 <ferror@plt+0xd14>
  405160:	cbnz	w0, 405120 <ferror@plt+0x10a0>
  405164:	ldr	w0, [x20, #8]
  405168:	ldr	x19, [x19]
  40516c:	ldr	x21, [x22]
  405170:	bl	404e88 <ferror@plt+0xe08>
  405174:	ldr	x4, [x20, #16]
  405178:	ldr	x5, [x22]
  40517c:	ldr	x6, [x22, #16]
  405180:	mov	x3, x0
  405184:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405188:	add	x0, x0, #0x95c
  40518c:	mov	x1, x19
  405190:	mov	x2, x21
  405194:	bl	407aa4 <ferror@plt+0x3a24>
  405198:	ldr	x2, [x22, #32]
  40519c:	cbz	x2, 4051b0 <ferror@plt+0x1130>
  4051a0:	ldr	x1, [x22, #8]
  4051a4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4051a8:	add	x0, x0, #0x996
  4051ac:	bl	407aa4 <ferror@plt+0x3a24>
  4051b0:	mov	w0, #0x1                   	// #1
  4051b4:	bl	4035c0 <exit@plt>
  4051b8:	ldr	x20, [x20, #8]
  4051bc:	cbz	x20, 405254 <ferror@plt+0x11d4>
  4051c0:	cbz	x21, 4051b8 <ferror@plt+0x1138>
  4051c4:	ldr	x23, [x20]
  4051c8:	mov	x24, x21
  4051cc:	b	4051d8 <ferror@plt+0x1158>
  4051d0:	ldr	x24, [x24, #8]
  4051d4:	cbz	x24, 4051b8 <ferror@plt+0x1138>
  4051d8:	ldr	x22, [x24]
  4051dc:	ldr	x1, [x23]
  4051e0:	ldr	x0, [x22]
  4051e4:	bl	403bc0 <strcmp@plt>
  4051e8:	cbnz	w0, 4051d0 <ferror@plt+0x1150>
  4051ec:	ldr	w0, [x22, #8]
  4051f0:	ldr	x1, [x23, #16]
  4051f4:	ldr	x2, [x22, #16]
  4051f8:	bl	404d94 <ferror@plt+0xd14>
  4051fc:	cbz	w0, 4051d0 <ferror@plt+0x1150>
  405200:	ldr	w0, [x22, #8]
  405204:	ldr	x19, [x23, #16]
  405208:	ldr	x20, [x23]
  40520c:	ldr	x21, [x22]
  405210:	bl	404e88 <ferror@plt+0xe08>
  405214:	ldp	x9, x8, [x22, #16]
  405218:	mov	x4, x0
  40521c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405220:	add	x0, x0, #0x9bd
  405224:	ldr	x6, [x8]
  405228:	ldr	x7, [x8, #16]
  40522c:	adrp	x8, 437000 <ferror@plt+0x32f80>
  405230:	add	x8, x8, #0x555
  405234:	cmp	x9, #0x0
  405238:	csel	x5, x8, x9, eq  // eq = none
  40523c:	mov	x1, x19
  405240:	mov	x2, x20
  405244:	mov	x3, x21
  405248:	bl	407aa4 <ferror@plt+0x3a24>
  40524c:	mov	w0, #0x1                   	// #1
  405250:	bl	4035c0 <exit@plt>
  405254:	ldr	x0, [sp, #8]
  405258:	bl	40cde4 <ferror@plt+0x8d64>
  40525c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405260:	add	x0, x0, #0xa03
  405264:	bl	409104 <ferror@plt+0x5084>
  405268:	adrp	x8, 437000 <ferror@plt+0x32f80>
  40526c:	add	x8, x8, #0xa22
  405270:	cmp	x0, #0x0
  405274:	csel	x1, x8, x0, eq  // eq = none
  405278:	mov	x0, xzr
  40527c:	bl	405640 <ferror@plt+0x15c0>
  405280:	mov	x22, x0
  405284:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405288:	adrp	x21, 437000 <ferror@plt+0x32f80>
  40528c:	add	x0, x0, #0xb4c
  405290:	add	x21, x21, #0x398
  405294:	b	4052a0 <ferror@plt+0x1220>
  405298:	ldr	x0, [x21], #8
  40529c:	cbz	x0, 4052bc <ferror@plt+0x123c>
  4052a0:	bl	409104 <ferror@plt+0x5084>
  4052a4:	cbz	x0, 405298 <ferror@plt+0x1218>
  4052a8:	mov	x1, x0
  4052ac:	mov	x0, x22
  4052b0:	bl	405640 <ferror@plt+0x15c0>
  4052b4:	mov	x22, x0
  4052b8:	b	405298 <ferror@plt+0x1218>
  4052bc:	ldr	x28, [x19, #88]
  4052c0:	cbz	x28, 40539c <ferror@plt+0x131c>
  4052c4:	adrp	x20, 438000 <ferror@plt+0x33f80>
  4052c8:	adrp	x21, 437000 <ferror@plt+0x32f80>
  4052cc:	adrp	x23, 437000 <ferror@plt+0x32f80>
  4052d0:	mov	w27, wzr
  4052d4:	add	x20, x20, #0xbcd
  4052d8:	add	x21, x21, #0xa33
  4052dc:	add	x23, x23, #0xa50
  4052e0:	b	4052f4 <ferror@plt+0x1274>
  4052e4:	adrp	x20, 438000 <ferror@plt+0x33f80>
  4052e8:	add	x20, x20, #0xbcd
  4052ec:	ldr	x28, [x28, #8]
  4052f0:	cbz	x28, 4053a0 <ferror@plt+0x1320>
  4052f4:	ldr	x24, [x28]
  4052f8:	ldrb	w8, [x24]
  4052fc:	tbz	w8, #3, 4052ec <ferror@plt+0x126c>
  405300:	ldr	x26, [x24, #8]
  405304:	mov	w2, #0x2                   	// #2
  405308:	mov	x1, x20
  40530c:	mov	x0, x26
  405310:	bl	403900 <strncmp@plt>
  405314:	mov	w25, #0x2                   	// #2
  405318:	cbz	w0, 405338 <ferror@plt+0x12b8>
  40531c:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405320:	mov	w2, #0x3                   	// #3
  405324:	mov	x0, x26
  405328:	add	x1, x1, #0xa2f
  40532c:	bl	403900 <strncmp@plt>
  405330:	mov	w25, #0x3                   	// #3
  405334:	cbnz	w0, 4052ec <ferror@plt+0x126c>
  405338:	cbz	x22, 4052ec <ferror@plt+0x126c>
  40533c:	mov	x20, x22
  405340:	b	40534c <ferror@plt+0x12cc>
  405344:	ldr	x20, [x20, #8]
  405348:	cbz	x20, 4052e4 <ferror@plt+0x1264>
  40534c:	ldr	x26, [x24, #8]
  405350:	ldr	x0, [x20]
  405354:	add	x1, x26, x25
  405358:	bl	403bc0 <strcmp@plt>
  40535c:	cbnz	w0, 405344 <ferror@plt+0x12c4>
  405360:	ldr	x1, [x19]
  405364:	mov	x0, x21
  405368:	mov	x2, x26
  40536c:	bl	4079c0 <ferror@plt+0x3940>
  405370:	mov	x0, x23
  405374:	bl	409104 <ferror@plt+0x5084>
  405378:	cbnz	x0, 405344 <ferror@plt+0x12c4>
  40537c:	ldr	x1, [x24, #8]
  405380:	ldr	x2, [x19]
  405384:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405388:	add	x0, x0, #0xa6f
  40538c:	bl	4079c0 <ferror@plt+0x3940>
  405390:	add	w27, w27, #0x1
  405394:	str	xzr, [x28]
  405398:	b	4052e4 <ferror@plt+0x1264>
  40539c:	mov	w27, wzr
  4053a0:	cbz	w27, 4053bc <ferror@plt+0x133c>
  4053a4:	ldr	x0, [x19, #88]
  4053a8:	mov	x1, xzr
  4053ac:	bl	40d138 <ferror@plt+0x90b8>
  4053b0:	subs	w27, w27, #0x1
  4053b4:	str	x0, [x19, #88]
  4053b8:	b.ne	4053a4 <ferror@plt+0x1324>  // b.any
  4053bc:	adrp	x1, 412000 <ferror@plt+0xdf80>
  4053c0:	add	x1, x1, #0x49c
  4053c4:	mov	x0, x22
  4053c8:	mov	x2, xzr
  4053cc:	bl	40ce4c <ferror@plt+0x8dcc>
  4053d0:	mov	x0, x22
  4053d4:	bl	40cde4 <ferror@plt+0x8d64>
  4053d8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4053dc:	add	x0, x0, #0xa8f
  4053e0:	bl	409104 <ferror@plt+0x5084>
  4053e4:	adrp	x8, 437000 <ferror@plt+0x32f80>
  4053e8:	add	x8, x8, #0xaae
  4053ec:	cmp	x0, #0x0
  4053f0:	csel	x1, x8, x0, eq  // eq = none
  4053f4:	mov	x0, xzr
  4053f8:	bl	405640 <ferror@plt+0x15c0>
  4053fc:	ldr	x24, [x19, #80]
  405400:	mov	w28, wzr
  405404:	str	x0, [sp]
  405408:	cbz	x24, 4054ec <ferror@plt+0x146c>
  40540c:	adrp	x21, 437000 <ferror@plt+0x32f80>
  405410:	adrp	x23, 437000 <ferror@plt+0x32f80>
  405414:	adrp	x25, 438000 <ferror@plt+0x33f80>
  405418:	add	x21, x21, #0xabc
  40541c:	add	x23, x23, #0xade
  405420:	add	x25, x25, #0xbb4
  405424:	b	405430 <ferror@plt+0x13b0>
  405428:	ldr	x24, [x24, #8]
  40542c:	cbz	x24, 4054ec <ferror@plt+0x146c>
  405430:	ldr	x20, [x24]
  405434:	ldrb	w8, [x20]
  405438:	tbz	w8, #1, 405428 <ferror@plt+0x13a8>
  40543c:	ldr	x22, [sp]
  405440:	cbz	x22, 405428 <ferror@plt+0x13a8>
  405444:	ldr	x27, [x20, #8]
  405448:	ldr	x26, [x22]
  40544c:	mov	w2, #0x3                   	// #3
  405450:	mov	x1, x21
  405454:	mov	x0, x27
  405458:	bl	403900 <strncmp@plt>
  40545c:	cbnz	w0, 405470 <ferror@plt+0x13f0>
  405460:	add	x0, x27, #0x3
  405464:	mov	x1, x26
  405468:	bl	403bc0 <strcmp@plt>
  40546c:	cbz	w0, 405494 <ferror@plt+0x1414>
  405470:	mov	w2, #0x2                   	// #2
  405474:	mov	x0, x27
  405478:	mov	x1, x25
  40547c:	bl	403900 <strncmp@plt>
  405480:	cbnz	w0, 4054b4 <ferror@plt+0x1434>
  405484:	add	x0, x27, #0x2
  405488:	mov	x1, x26
  40548c:	bl	403bc0 <strcmp@plt>
  405490:	cbnz	w0, 4054b4 <ferror@plt+0x1434>
  405494:	ldr	x1, [x19]
  405498:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40549c:	add	x0, x0, #0xac0
  4054a0:	mov	x2, x26
  4054a4:	bl	4079c0 <ferror@plt+0x3940>
  4054a8:	mov	x0, x23
  4054ac:	bl	409104 <ferror@plt+0x5084>
  4054b0:	cbz	x0, 4054c4 <ferror@plt+0x1444>
  4054b4:	ldr	x22, [x22, #8]
  4054b8:	mov	w8, #0x1                   	// #1
  4054bc:	tbnz	w8, #0, 405440 <ferror@plt+0x13c0>
  4054c0:	b	405428 <ferror@plt+0x13a8>
  4054c4:	str	xzr, [x24]
  4054c8:	ldr	x2, [x19]
  4054cc:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4054d0:	add	x0, x0, #0xafb
  4054d4:	mov	x1, x26
  4054d8:	add	w28, w28, #0x1
  4054dc:	bl	4079c0 <ferror@plt+0x3940>
  4054e0:	mov	w8, wzr
  4054e4:	tbnz	w8, #0, 405440 <ferror@plt+0x13c0>
  4054e8:	b	405428 <ferror@plt+0x13a8>
  4054ec:	ldr	x0, [sp]
  4054f0:	bl	40cde4 <ferror@plt+0x8d64>
  4054f4:	cbz	w28, 405510 <ferror@plt+0x1490>
  4054f8:	ldr	x0, [x19, #80]
  4054fc:	mov	x1, xzr
  405500:	bl	40d138 <ferror@plt+0x90b8>
  405504:	subs	w28, w28, #0x1
  405508:	str	x0, [x19, #80]
  40550c:	b.ne	4054f8 <ferror@plt+0x1478>  // b.any
  405510:	ldp	x20, x19, [sp, #96]
  405514:	ldp	x22, x21, [sp, #80]
  405518:	ldp	x24, x23, [sp, #64]
  40551c:	ldp	x26, x25, [sp, #48]
  405520:	ldp	x28, x27, [sp, #32]
  405524:	ldp	x29, x30, [sp, #16]
  405528:	add	sp, sp, #0x70
  40552c:	ret
  405530:	adrp	x8, 489000 <ferror@plt+0x84f80>
  405534:	ldr	x3, [x8, #2312]
  405538:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40553c:	add	x0, x0, #0x8a5
  405540:	mov	w1, #0x49                  	// #73
  405544:	mov	w2, #0x1                   	// #1
  405548:	bl	403d70 <fwrite@plt>
  40554c:	mov	w0, #0x1                   	// #1
  405550:	bl	4035c0 <exit@plt>
  405554:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405558:	add	x0, x0, #0x8ef
  40555c:	b	405574 <ferror@plt+0x14f4>
  405560:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405564:	add	x0, x0, #0x910
  405568:	b	405574 <ferror@plt+0x14f4>
  40556c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405570:	add	x0, x0, #0x934
  405574:	bl	407aa4 <ferror@plt+0x3a24>
  405578:	mov	w0, #0x1                   	// #1
  40557c:	bl	4035c0 <exit@plt>
  405580:	stp	x29, x30, [sp, #-64]!
  405584:	stp	x22, x21, [sp, #32]
  405588:	stp	x20, x19, [sp, #48]
  40558c:	ldr	x8, [x0]
  405590:	mov	x19, x3
  405594:	mov	x21, x2
  405598:	mov	x20, x0
  40559c:	mov	w22, w1
  4055a0:	mov	x0, x2
  4055a4:	mov	x1, x8
  4055a8:	mov	x2, xzr
  4055ac:	mov	x3, xzr
  4055b0:	str	x23, [sp, #16]
  4055b4:	mov	x29, sp
  4055b8:	bl	40c2a0 <ferror@plt+0x8220>
  4055bc:	ldr	x1, [x20]
  4055c0:	cbz	w0, 4055d4 <ferror@plt+0x1554>
  4055c4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4055c8:	add	x0, x0, #0xb1c
  4055cc:	bl	4079c0 <ferror@plt+0x3940>
  4055d0:	b	40562c <ferror@plt+0x15ac>
  4055d4:	mov	x0, x21
  4055d8:	mov	x2, x1
  4055dc:	bl	40c3d0 <ferror@plt+0x8350>
  4055e0:	cmp	w22, #0x0
  4055e4:	mov	w8, #0x48                  	// #72
  4055e8:	mov	w9, #0x38                  	// #56
  4055ec:	csel	x8, x9, x8, eq  // eq = none
  4055f0:	ldr	x0, [x20, x8]
  4055f4:	bl	40cee8 <ferror@plt+0x8e68>
  4055f8:	cbz	x0, 40561c <ferror@plt+0x159c>
  4055fc:	mov	x23, x0
  405600:	ldr	x0, [x23]
  405604:	mov	w1, w22
  405608:	mov	x2, x21
  40560c:	mov	x3, x19
  405610:	bl	405580 <ferror@plt+0x1500>
  405614:	ldr	x23, [x23, #16]
  405618:	cbnz	x23, 405600 <ferror@plt+0x1580>
  40561c:	ldr	x0, [x19]
  405620:	mov	x1, x20
  405624:	bl	40cf08 <ferror@plt+0x8e88>
  405628:	str	x0, [x19]
  40562c:	ldp	x20, x19, [sp, #48]
  405630:	ldp	x22, x21, [sp, #32]
  405634:	ldr	x23, [sp, #16]
  405638:	ldp	x29, x30, [sp], #64
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-48]!
  405644:	mov	x8, x1
  405648:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  40564c:	stp	x20, x19, [sp, #32]
  405650:	mov	x19, x0
  405654:	add	x1, x1, #0xffc
  405658:	mov	x0, x8
  40565c:	mov	w2, wzr
  405660:	str	x21, [sp, #16]
  405664:	mov	x29, sp
  405668:	bl	41e358 <ferror@plt+0x1a2d8>
  40566c:	ldr	x8, [x0]
  405670:	mov	x20, x0
  405674:	cbz	x8, 40569c <ferror@plt+0x161c>
  405678:	add	x21, x20, #0x8
  40567c:	mov	x0, x8
  405680:	bl	41cea8 <ferror@plt+0x18e28>
  405684:	mov	x1, x0
  405688:	mov	x0, x19
  40568c:	bl	40ce8c <ferror@plt+0x8e0c>
  405690:	ldr	x8, [x21], #8
  405694:	mov	x19, x0
  405698:	cbnz	x8, 40567c <ferror@plt+0x15fc>
  40569c:	mov	x0, x20
  4056a0:	bl	41e6cc <ferror@plt+0x1a64c>
  4056a4:	mov	x0, x19
  4056a8:	ldp	x20, x19, [sp, #32]
  4056ac:	ldr	x21, [sp, #16]
  4056b0:	ldp	x29, x30, [sp], #48
  4056b4:	ret
  4056b8:	stp	x29, x30, [sp, #-64]!
  4056bc:	str	x23, [sp, #16]
  4056c0:	stp	x20, x19, [sp, #48]
  4056c4:	mov	w19, w1
  4056c8:	mov	x23, x0
  4056cc:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  4056d0:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  4056d4:	mov	x29, sp
  4056d8:	add	x0, x0, #0xb2c
  4056dc:	add	x1, x1, #0xb10
  4056e0:	stp	x22, x21, [sp, #32]
  4056e4:	mov	w21, w3
  4056e8:	mov	w20, w2
  4056ec:	str	xzr, [x29, #24]
  4056f0:	bl	40b898 <ferror@plt+0x7818>
  4056f4:	mov	x22, x0
  4056f8:	mov	x0, x23
  4056fc:	bl	40cee8 <ferror@plt+0x8e68>
  405700:	cbz	x0, 405724 <ferror@plt+0x16a4>
  405704:	mov	x23, x0
  405708:	ldr	x0, [x23]
  40570c:	add	x3, x29, #0x18
  405710:	mov	w1, w21
  405714:	mov	x2, x22
  405718:	bl	405580 <ferror@plt+0x1500>
  40571c:	ldr	x23, [x23, #16]
  405720:	cbnz	x23, 405708 <ferror@plt+0x1688>
  405724:	mov	x0, x22
  405728:	bl	40c06c <ferror@plt+0x7fec>
  40572c:	ldr	x21, [x29, #24]
  405730:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405734:	add	x0, x0, #0xb72
  405738:	mov	x1, x21
  40573c:	bl	4059b8 <ferror@plt+0x1938>
  405740:	cbz	w20, 405770 <ferror@plt+0x16f0>
  405744:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405748:	add	x0, x0, #0xb7f
  40574c:	mov	x1, x21
  405750:	bl	4059b8 <ferror@plt+0x1938>
  405754:	mov	x0, x21
  405758:	bl	405a14 <ferror@plt+0x1994>
  40575c:	mov	x1, x0
  405760:	str	x0, [x29, #24]
  405764:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405768:	add	x0, x0, #0xb88
  40576c:	bl	4059b8 <ferror@plt+0x1938>
  405770:	ldr	x20, [x29, #24]
  405774:	mov	w1, w19
  405778:	mov	x0, x20
  40577c:	bl	405a30 <ferror@plt+0x19b0>
  405780:	mov	x19, x0
  405784:	mov	x0, x20
  405788:	bl	40cde4 <ferror@plt+0x8d64>
  40578c:	mov	x0, x19
  405790:	ldp	x20, x19, [sp, #48]
  405794:	ldp	x22, x21, [sp, #32]
  405798:	ldr	x23, [sp, #16]
  40579c:	ldp	x29, x30, [sp], #64
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-48]!
  4057a8:	stp	x20, x19, [sp, #32]
  4057ac:	mov	x19, x0
  4057b0:	stp	x22, x21, [sp, #16]
  4057b4:	mov	x29, sp
  4057b8:	cbz	x0, 4057c8 <ferror@plt+0x1748>
  4057bc:	ldr	x20, [x19, #8]
  4057c0:	cbnz	x20, 4057d0 <ferror@plt+0x1750>
  4057c4:	b	405844 <ferror@plt+0x17c4>
  4057c8:	mov	x20, xzr
  4057cc:	cbz	x20, 405844 <ferror@plt+0x17c4>
  4057d0:	adrp	x21, 437000 <ferror@plt+0x32f80>
  4057d4:	add	x21, x21, #0xb96
  4057d8:	b	4057e0 <ferror@plt+0x1760>
  4057dc:	cbz	x20, 405844 <ferror@plt+0x17c4>
  4057e0:	ldr	x8, [x20, #16]
  4057e4:	ldr	x22, [x20]
  4057e8:	ldr	x8, [x8]
  4057ec:	ldrb	w9, [x22]
  4057f0:	ldrb	w10, [x8]
  4057f4:	cmp	w9, w10
  4057f8:	b.ne	40580c <ferror@plt+0x178c>  // b.any
  4057fc:	ldr	x0, [x22, #8]
  405800:	ldr	x1, [x8, #8]
  405804:	bl	421e88 <ferror@plt+0x1de08>
  405808:	cbz	w0, 405818 <ferror@plt+0x1798>
  40580c:	cbz	x20, 4057dc <ferror@plt+0x175c>
  405810:	ldr	x20, [x20, #8]
  405814:	b	4057dc <ferror@plt+0x175c>
  405818:	ldr	x1, [x22, #8]
  40581c:	mov	x0, x21
  405820:	bl	4079c0 <ferror@plt+0x3940>
  405824:	ldr	x22, [x20, #16]
  405828:	mov	x0, x19
  40582c:	mov	x1, x20
  405830:	bl	40d2b0 <ferror@plt+0x9230>
  405834:	mov	x19, x0
  405838:	mov	x20, x22
  40583c:	cbnz	x20, 405810 <ferror@plt+0x1790>
  405840:	b	4057dc <ferror@plt+0x175c>
  405844:	mov	x0, x19
  405848:	ldp	x20, x19, [sp, #32]
  40584c:	ldp	x22, x21, [sp, #16]
  405850:	ldp	x29, x30, [sp], #48
  405854:	ret
  405858:	stp	x29, x30, [sp, #-80]!
  40585c:	stp	x20, x19, [sp, #64]
  405860:	mov	x19, x0
  405864:	adrp	x0, 478000 <ferror@plt+0x73f80>
  405868:	add	x0, x0, #0x5bf
  40586c:	str	x25, [sp, #16]
  405870:	stp	x24, x23, [sp, #32]
  405874:	stp	x22, x21, [sp, #48]
  405878:	mov	x29, sp
  40587c:	bl	41f020 <ferror@plt+0x1afa0>
  405880:	mov	x20, x0
  405884:	cbz	x19, 405968 <ferror@plt+0x18e8>
  405888:	adrp	x21, 438000 <ferror@plt+0x33f80>
  40588c:	adrp	x24, 489000 <ferror@plt+0x84f80>
  405890:	mov	w25, #0xa                   	// #10
  405894:	add	x21, x21, #0xbcd
  405898:	b	4058bc <ferror@plt+0x183c>
  40589c:	mov	x0, x20
  4058a0:	mov	x1, x22
  4058a4:	bl	41f38c <ferror@plt+0x1b30c>
  4058a8:	mov	w1, #0x20                  	// #32
  4058ac:	mov	x0, x20
  4058b0:	bl	404d38 <ferror@plt+0xcb8>
  4058b4:	ldr	x19, [x19, #8]
  4058b8:	cbz	x19, 405968 <ferror@plt+0x18e8>
  4058bc:	ldr	x8, [x19]
  4058c0:	ldr	x9, [x24, #2384]
  4058c4:	ldr	x22, [x8, #8]
  4058c8:	cbz	x9, 40589c <ferror@plt+0x181c>
  4058cc:	ldrb	w8, [x8]
  4058d0:	tst	w8, w25
  4058d4:	b.eq	40589c <ferror@plt+0x181c>  // b.none
  4058d8:	tbz	w8, #3, 405938 <ferror@plt+0x18b8>
  4058dc:	mov	w2, #0x2                   	// #2
  4058e0:	mov	x0, x22
  4058e4:	mov	x1, x21
  4058e8:	bl	403900 <strncmp@plt>
  4058ec:	cbz	w0, 405938 <ferror@plt+0x18b8>
  4058f0:	mov	w1, #0x20                  	// #32
  4058f4:	mov	x0, x22
  4058f8:	bl	403d30 <strchr@plt>
  4058fc:	cbz	x0, 405994 <ferror@plt+0x1914>
  405900:	mov	x23, x0
  405904:	ldrb	w8, [x23, #1]!
  405908:	cbz	w8, 405994 <ferror@plt+0x1914>
  40590c:	sub	x8, x0, x22
  405910:	add	x2, x8, #0x1
  405914:	mov	x0, x20
  405918:	mov	x1, x22
  40591c:	bl	41f08c <ferror@plt+0x1b00c>
  405920:	ldr	x1, [x24, #2384]
  405924:	mov	x0, x20
  405928:	bl	41f38c <ferror@plt+0x1b30c>
  40592c:	mov	x0, x20
  405930:	mov	x1, x23
  405934:	b	4058a4 <ferror@plt+0x1824>
  405938:	mov	w1, #0x2d                  	// #45
  40593c:	mov	x0, x20
  405940:	bl	404d38 <ferror@plt+0xcb8>
  405944:	ldrb	w1, [x22, #1]
  405948:	mov	x0, x20
  40594c:	bl	404d38 <ferror@plt+0xcb8>
  405950:	ldr	x1, [x24, #2384]
  405954:	mov	x0, x20
  405958:	bl	41f38c <ferror@plt+0x1b30c>
  40595c:	add	x1, x22, #0x2
  405960:	mov	x0, x20
  405964:	b	4058a4 <ferror@plt+0x1824>
  405968:	ldr	x19, [x20]
  40596c:	mov	x0, x20
  405970:	mov	w1, wzr
  405974:	bl	41f170 <ferror@plt+0x1b0f0>
  405978:	mov	x0, x19
  40597c:	ldp	x20, x19, [sp, #64]
  405980:	ldp	x22, x21, [sp, #48]
  405984:	ldp	x24, x23, [sp, #32]
  405988:	ldr	x25, [sp, #16]
  40598c:	ldp	x29, x30, [sp], #80
  405990:	ret
  405994:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405998:	adrp	x3, 437000 <ferror@plt+0x32f80>
  40599c:	adrp	x4, 437000 <ferror@plt+0x32f80>
  4059a0:	add	x1, x1, #0x537
  4059a4:	add	x3, x3, #0xbb0
  4059a8:	add	x4, x4, #0xbc4
  4059ac:	mov	w2, #0x1ba                 	// #442
  4059b0:	mov	x0, xzr
  4059b4:	bl	422680 <ferror@plt+0x1e600>
  4059b8:	stp	x29, x30, [sp, #-32]!
  4059bc:	stp	x20, x19, [sp, #16]
  4059c0:	mov	x19, x1
  4059c4:	mov	x1, x0
  4059c8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4059cc:	add	x0, x0, #0xb91
  4059d0:	mov	x29, sp
  4059d4:	bl	4079c0 <ferror@plt+0x3940>
  4059d8:	cbz	x19, 4059fc <ferror@plt+0x197c>
  4059dc:	adrp	x20, 440000 <ferror@plt+0x3bf80>
  4059e0:	add	x20, x20, #0x1b
  4059e4:	ldr	x8, [x19]
  4059e8:	mov	x0, x20
  4059ec:	ldr	x1, [x8]
  4059f0:	bl	4079c0 <ferror@plt+0x3940>
  4059f4:	ldr	x19, [x19, #8]
  4059f8:	cbnz	x19, 4059e4 <ferror@plt+0x1964>
  4059fc:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  405a00:	add	x0, x0, #0x574
  405a04:	bl	4079c0 <ferror@plt+0x3940>
  405a08:	ldp	x20, x19, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #32
  405a10:	ret
  405a14:	stp	x29, x30, [sp, #-16]!
  405a18:	adrp	x1, 405000 <ferror@plt+0xf80>
  405a1c:	add	x1, x1, #0xb00
  405a20:	mov	x29, sp
  405a24:	bl	40d6d8 <ferror@plt+0x9658>
  405a28:	ldp	x29, x30, [sp], #16
  405a2c:	ret
  405a30:	stp	x29, x30, [sp, #-80]!
  405a34:	stp	x26, x25, [sp, #16]
  405a38:	stp	x24, x23, [sp, #32]
  405a3c:	stp	x22, x21, [sp, #48]
  405a40:	stp	x20, x19, [sp, #64]
  405a44:	mov	x29, sp
  405a48:	cbz	x0, 405ae0 <ferror@plt+0x1a60>
  405a4c:	mov	w19, w1
  405a50:	mov	x20, x0
  405a54:	mov	x22, xzr
  405a58:	mov	x21, xzr
  405a5c:	and	w23, w1, #0x7
  405a60:	mov	w24, #0x50                  	// #80
  405a64:	mov	w25, #0x58                  	// #88
  405a68:	b	405a74 <ferror@plt+0x19f4>
  405a6c:	ldr	x20, [x20, #8]
  405a70:	cbz	x20, 405ae4 <ferror@plt+0x1a64>
  405a74:	ldr	x8, [x20]
  405a78:	cmp	w23, #0x0
  405a7c:	csel	x9, x25, x24, eq  // eq = none
  405a80:	ldr	x26, [x8, x9]
  405a84:	cbnz	x26, 405aa4 <ferror@plt+0x1a24>
  405a88:	b	405a6c <ferror@plt+0x19ec>
  405a8c:	mov	x0, xzr
  405a90:	bl	40cf08 <ferror@plt+0x8e88>
  405a94:	mov	x21, x0
  405a98:	mov	x22, x0
  405a9c:	ldr	x26, [x26, #8]
  405aa0:	cbz	x26, 405a6c <ferror@plt+0x19ec>
  405aa4:	ldr	x1, [x26]
  405aa8:	ldrb	w8, [x1]
  405aac:	tst	w19, w8
  405ab0:	b.eq	405a9c <ferror@plt+0x1a1c>  // b.none
  405ab4:	cbz	x22, 405a8c <ferror@plt+0x1a0c>
  405ab8:	mov	x0, x22
  405abc:	bl	40ce8c <ferror@plt+0x8e0c>
  405ac0:	cbz	x0, 405ad8 <ferror@plt+0x1a58>
  405ac4:	ldr	x1, [x26]
  405ac8:	mov	x0, x22
  405acc:	bl	40ce8c <ferror@plt+0x8e0c>
  405ad0:	ldr	x22, [x0, #8]
  405ad4:	b	405a9c <ferror@plt+0x1a1c>
  405ad8:	mov	x22, xzr
  405adc:	b	405a9c <ferror@plt+0x1a1c>
  405ae0:	mov	x21, xzr
  405ae4:	mov	x0, x21
  405ae8:	ldp	x20, x19, [sp, #64]
  405aec:	ldp	x22, x21, [sp, #48]
  405af0:	ldp	x24, x23, [sp, #32]
  405af4:	ldp	x26, x25, [sp, #16]
  405af8:	ldp	x29, x30, [sp], #80
  405afc:	ret
  405b00:	ldr	w8, [x0, #124]
  405b04:	ldr	w9, [x1, #124]
  405b08:	cmp	w8, w9
  405b0c:	cset	w8, gt
  405b10:	csinv	w0, w8, wzr, ge  // ge = tcont
  405b14:	ret
  405b18:	sub	sp, sp, #0x70
  405b1c:	stp	x22, x21, [sp, #80]
  405b20:	mov	x22, x0
  405b24:	mov	x0, x1
  405b28:	stp	x29, x30, [sp, #16]
  405b2c:	stp	x28, x27, [sp, #32]
  405b30:	stp	x26, x25, [sp, #48]
  405b34:	stp	x24, x23, [sp, #64]
  405b38:	stp	x20, x19, [sp, #96]
  405b3c:	add	x29, sp, #0x10
  405b40:	mov	x21, x2
  405b44:	bl	405e90 <ferror@plt+0x1e10>
  405b48:	mov	x20, xzr
  405b4c:	str	x0, [sp, #8]
  405b50:	cbz	x0, 405e1c <ferror@plt+0x1d9c>
  405b54:	mov	w27, #0x6                   	// #6
  405b58:	adrp	x23, 489000 <ferror@plt+0x84f80>
  405b5c:	mov	x19, x0
  405b60:	b	405b74 <ferror@plt+0x1af4>
  405b64:	ldr	x8, [x24]
  405b68:	cbz	x8, 405e64 <ferror@plt+0x1de4>
  405b6c:	ldr	x19, [x19, #8]
  405b70:	cbz	x19, 405e1c <ferror@plt+0x1d9c>
  405b74:	ldr	x28, [x19]
  405b78:	mov	w0, #0x20                  	// #32
  405b7c:	bl	4123ec <ferror@plt+0xe36c>
  405b80:	mov	x24, x0
  405b84:	str	w27, [x0, #8]
  405b88:	str	x22, [x0, #24]
  405b8c:	mov	x0, x20
  405b90:	mov	x1, x24
  405b94:	bl	40cf08 <ferror@plt+0x8e88>
  405b98:	mov	x20, x0
  405b9c:	b	405ba4 <ferror@plt+0x1b24>
  405ba0:	add	x28, x28, #0x1
  405ba4:	ldrb	w25, [x28]
  405ba8:	cmp	w25, #0x2c
  405bac:	b.eq	405ba0 <ferror@plt+0x1b20>  // b.none
  405bb0:	cbz	w25, 405bc4 <ferror@plt+0x1b44>
  405bb4:	bl	403bf0 <__ctype_b_loc@plt>
  405bb8:	ldr	x8, [x0]
  405bbc:	ldrh	w8, [x8, x25, lsl #1]
  405bc0:	tbnz	w8, #13, 405ba0 <ferror@plt+0x1b20>
  405bc4:	ldrb	w26, [x28]
  405bc8:	mov	x25, x28
  405bcc:	cbz	w26, 405bf8 <ferror@plt+0x1b78>
  405bd0:	bl	403bf0 <__ctype_b_loc@plt>
  405bd4:	ldr	x8, [x0]
  405bd8:	mov	x25, x28
  405bdc:	and	x9, x26, #0xff
  405be0:	ldrh	w9, [x8, x9, lsl #1]
  405be4:	tbnz	w9, #13, 405bf8 <ferror@plt+0x1b78>
  405be8:	ldrb	w26, [x25, #1]!
  405bec:	cbnz	w26, 405bdc <ferror@plt+0x1b5c>
  405bf0:	b	405bf8 <ferror@plt+0x1b78>
  405bf4:	strb	wzr, [x25], #1
  405bf8:	ldrb	w26, [x25]
  405bfc:	cmp	w26, #0x2c
  405c00:	b.eq	405bf4 <ferror@plt+0x1b74>  // b.none
  405c04:	cbz	w26, 405c18 <ferror@plt+0x1b98>
  405c08:	bl	403bf0 <__ctype_b_loc@plt>
  405c0c:	ldr	x8, [x0]
  405c10:	ldrh	w8, [x8, x26, lsl #1]
  405c14:	tbnz	w8, #13, 405bf4 <ferror@plt+0x1b74>
  405c18:	ldrb	w8, [x28]
  405c1c:	cbz	w8, 405d24 <ferror@plt+0x1ca4>
  405c20:	mov	x0, x28
  405c24:	bl	41cea8 <ferror@plt+0x18e28>
  405c28:	str	x0, [x24]
  405c2c:	ldrb	w26, [x25]
  405c30:	mov	x28, x25
  405c34:	cbz	w26, 405c58 <ferror@plt+0x1bd8>
  405c38:	bl	403bf0 <__ctype_b_loc@plt>
  405c3c:	ldr	x8, [x0]
  405c40:	mov	x28, x25
  405c44:	and	x9, x26, #0xff
  405c48:	ldrh	w9, [x8, x9, lsl #1]
  405c4c:	tbnz	w9, #13, 405c58 <ferror@plt+0x1bd8>
  405c50:	ldrb	w26, [x28, #1]!
  405c54:	cbnz	w26, 405c44 <ferror@plt+0x1bc4>
  405c58:	ldrb	w26, [x28]
  405c5c:	cbz	w26, 405c80 <ferror@plt+0x1c00>
  405c60:	bl	403bf0 <__ctype_b_loc@plt>
  405c64:	ldr	x8, [x0]
  405c68:	and	x9, x26, #0xff
  405c6c:	ldrh	w8, [x8, x9, lsl #1]
  405c70:	tbz	w8, #13, 405c80 <ferror@plt+0x1c00>
  405c74:	strb	wzr, [x28]
  405c78:	ldrb	w26, [x28, #1]!
  405c7c:	cbnz	w26, 405c64 <ferror@plt+0x1be4>
  405c80:	ldrb	w8, [x25]
  405c84:	cbz	w8, 405d70 <ferror@plt+0x1cf0>
  405c88:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405c8c:	mov	x0, x25
  405c90:	add	x1, x1, #0x553
  405c94:	bl	403bc0 <strcmp@plt>
  405c98:	cbz	w0, 405d40 <ferror@plt+0x1cc0>
  405c9c:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405ca0:	mov	x0, x25
  405ca4:	add	x1, x1, #0x54f
  405ca8:	bl	403bc0 <strcmp@plt>
  405cac:	cbz	w0, 405d48 <ferror@plt+0x1cc8>
  405cb0:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405cb4:	mov	x0, x25
  405cb8:	add	x1, x1, #0x54c
  405cbc:	bl	403bc0 <strcmp@plt>
  405cc0:	cbz	w0, 405d50 <ferror@plt+0x1cd0>
  405cc4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  405cc8:	mov	x0, x25
  405ccc:	add	x1, x1, #0x621
  405cd0:	bl	403bc0 <strcmp@plt>
  405cd4:	cbz	w0, 405d58 <ferror@plt+0x1cd8>
  405cd8:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405cdc:	mov	x0, x25
  405ce0:	add	x1, x1, #0x54a
  405ce4:	bl	403bc0 <strcmp@plt>
  405ce8:	cbz	w0, 405d60 <ferror@plt+0x1ce0>
  405cec:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405cf0:	mov	x0, x25
  405cf4:	add	x1, x1, #0x552
  405cf8:	bl	403bc0 <strcmp@plt>
  405cfc:	cbz	w0, 405d68 <ferror@plt+0x1ce8>
  405d00:	ldr	x2, [x24]
  405d04:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405d08:	add	x0, x0, #0xc33
  405d0c:	mov	x1, x25
  405d10:	mov	x3, x21
  405d14:	bl	407aa4 <ferror@plt+0x3a24>
  405d18:	ldr	w8, [x23, #1488]
  405d1c:	cbz	w8, 405b6c <ferror@plt+0x1aec>
  405d20:	b	405e88 <ferror@plt+0x1e08>
  405d24:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405d28:	add	x0, x0, #0xbf9
  405d2c:	mov	x1, x21
  405d30:	bl	407aa4 <ferror@plt+0x3a24>
  405d34:	ldr	w8, [x23, #1488]
  405d38:	cbz	w8, 405b6c <ferror@plt+0x1aec>
  405d3c:	b	405e88 <ferror@plt+0x1e08>
  405d40:	mov	w8, #0x4                   	// #4
  405d44:	b	405d6c <ferror@plt+0x1cec>
  405d48:	mov	w8, #0x3                   	// #3
  405d4c:	b	405d6c <ferror@plt+0x1cec>
  405d50:	mov	w8, #0x2                   	// #2
  405d54:	b	405d6c <ferror@plt+0x1cec>
  405d58:	mov	w8, #0x1                   	// #1
  405d5c:	b	405d6c <ferror@plt+0x1cec>
  405d60:	mov	w8, wzr
  405d64:	b	405d6c <ferror@plt+0x1cec>
  405d68:	mov	w8, #0x5                   	// #5
  405d6c:	str	w8, [x24, #8]
  405d70:	mov	x25, x28
  405d74:	ldrb	w26, [x25]
  405d78:	cmp	w26, #0x2c
  405d7c:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  405d80:	b.eq	405da0 <ferror@plt+0x1d20>  // b.none
  405d84:	bl	403bf0 <__ctype_b_loc@plt>
  405d88:	ldr	x8, [x0]
  405d8c:	ldrh	w8, [x8, x26, lsl #1]
  405d90:	tbnz	w8, #13, 405da0 <ferror@plt+0x1d20>
  405d94:	add	x25, x25, #0x1
  405d98:	b	405d74 <ferror@plt+0x1cf4>
  405d9c:	strb	wzr, [x25], #1
  405da0:	ldrb	w26, [x25]
  405da4:	cmp	w26, #0x2c
  405da8:	b.eq	405d9c <ferror@plt+0x1d1c>  // b.none
  405dac:	cbz	w26, 405dc0 <ferror@plt+0x1d40>
  405db0:	bl	403bf0 <__ctype_b_loc@plt>
  405db4:	ldr	x8, [x0]
  405db8:	ldrh	w8, [x8, x26, lsl #1]
  405dbc:	tbnz	w8, #13, 405d9c <ferror@plt+0x1d1c>
  405dc0:	ldr	w8, [x24, #8]
  405dc4:	cmp	w8, #0x6
  405dc8:	b.eq	405dd4 <ferror@plt+0x1d54>  // b.none
  405dcc:	ldrb	w8, [x28]
  405dd0:	cbz	w8, 405dec <ferror@plt+0x1d6c>
  405dd4:	ldrb	w8, [x28]
  405dd8:	cbz	w8, 405b64 <ferror@plt+0x1ae4>
  405ddc:	mov	x0, x28
  405de0:	bl	41cea8 <ferror@plt+0x18e28>
  405de4:	str	x0, [x24, #16]
  405de8:	b	405b64 <ferror@plt+0x1ae4>
  405dec:	ldr	x1, [x24]
  405df0:	adrp	x0, 437000 <ferror@plt+0x32f80>
  405df4:	add	x0, x0, #0xc82
  405df8:	mov	x2, x21
  405dfc:	bl	407aa4 <ferror@plt+0x3a24>
  405e00:	ldr	w8, [x23, #1488]
  405e04:	cbnz	w8, 405e88 <ferror@plt+0x1e08>
  405e08:	adrp	x0, 478000 <ferror@plt+0x73f80>
  405e0c:	add	x0, x0, #0x3e2
  405e10:	bl	41cea8 <ferror@plt+0x18e28>
  405e14:	str	x0, [x24, #16]
  405e18:	b	405b6c <ferror@plt+0x1aec>
  405e1c:	ldr	x19, [sp, #8]
  405e20:	adrp	x1, 412000 <ferror@plt+0xdf80>
  405e24:	add	x1, x1, #0x49c
  405e28:	mov	x2, xzr
  405e2c:	mov	x0, x19
  405e30:	bl	40ce4c <ferror@plt+0x8dcc>
  405e34:	mov	x0, x19
  405e38:	bl	40cde4 <ferror@plt+0x8d64>
  405e3c:	mov	x0, x20
  405e40:	bl	40d3e4 <ferror@plt+0x9364>
  405e44:	ldp	x20, x19, [sp, #96]
  405e48:	ldp	x22, x21, [sp, #80]
  405e4c:	ldp	x24, x23, [sp, #64]
  405e50:	ldp	x26, x25, [sp, #48]
  405e54:	ldp	x28, x27, [sp, #32]
  405e58:	ldp	x29, x30, [sp, #16]
  405e5c:	add	sp, sp, #0x70
  405e60:	ret
  405e64:	adrp	x1, 437000 <ferror@plt+0x32f80>
  405e68:	adrp	x3, 437000 <ferror@plt+0x32f80>
  405e6c:	adrp	x4, 437000 <ferror@plt+0x32f80>
  405e70:	add	x1, x1, #0xccb
  405e74:	add	x3, x3, #0xcd3
  405e78:	add	x4, x4, #0xce5
  405e7c:	mov	w2, #0x20b                 	// #523
  405e80:	mov	x0, xzr
  405e84:	bl	422680 <ferror@plt+0x1e600>
  405e88:	mov	w0, #0x1                   	// #1
  405e8c:	bl	4035c0 <exit@plt>
  405e90:	stp	x29, x30, [sp, #-96]!
  405e94:	stp	x28, x27, [sp, #16]
  405e98:	stp	x26, x25, [sp, #32]
  405e9c:	stp	x24, x23, [sp, #48]
  405ea0:	stp	x22, x21, [sp, #64]
  405ea4:	stp	x20, x19, [sp, #80]
  405ea8:	ldrb	w28, [x0]
  405eac:	mov	x20, x0
  405eb0:	mov	x29, sp
  405eb4:	cbz	w28, 40609c <ferror@plt+0x201c>
  405eb8:	adrp	x22, 437000 <ferror@plt+0x32f80>
  405ebc:	mov	x24, #0x200000000           	// #8589934592
  405ec0:	mov	x19, xzr
  405ec4:	mov	w27, wzr
  405ec8:	add	x22, x22, #0xbf3
  405ecc:	mov	w23, #0x1                   	// #1
  405ed0:	movk	x24, #0x7000, lsl #48
  405ed4:	mov	w25, #0x5                   	// #5
  405ed8:	mov	x21, x20
  405edc:	b	405ee8 <ferror@plt+0x1e68>
  405ee0:	ldrb	w28, [x21, #1]!
  405ee4:	cbz	w28, 4060a4 <ferror@plt+0x2024>
  405ee8:	cmp	w27, #0x5
  405eec:	b.hi	4060e8 <ferror@plt+0x2068>  // b.pmore
  405ef0:	mov	w8, w27
  405ef4:	adr	x9, 405f08 <ferror@plt+0x1e88>
  405ef8:	ldrb	w10, [x22, x8]
  405efc:	add	x9, x9, x10, lsl #2
  405f00:	mov	w26, w27
  405f04:	br	x9
  405f08:	and	w8, w28, #0xff
  405f0c:	cmp	w8, #0x2c
  405f10:	mov	w27, w26
  405f14:	b.eq	406070 <ferror@plt+0x1ff0>  // b.none
  405f18:	bl	403bf0 <__ctype_b_loc@plt>
  405f1c:	ldr	x8, [x0]
  405f20:	and	x9, x28, #0xff
  405f24:	ldrh	w8, [x8, x9, lsl #1]
  405f28:	tst	w8, #0x2000
  405f2c:	csinc	w27, w26, wzr, ne  // ne = any
  405f30:	b	406070 <ferror@plt+0x1ff0>
  405f34:	bl	403bf0 <__ctype_b_loc@plt>
  405f38:	ldr	x8, [x0]
  405f3c:	and	x9, x28, #0xff
  405f40:	ldrh	w8, [x8, x9, lsl #1]
  405f44:	tst	w8, #0x2000
  405f48:	csel	w27, w25, w26, eq  // eq = none
  405f4c:	b	406070 <ferror@plt+0x1ff0>
  405f50:	bl	403bf0 <__ctype_b_loc@plt>
  405f54:	ldr	x8, [x0]
  405f58:	and	x9, x28, #0xff
  405f5c:	mov	w27, w26
  405f60:	ldrh	w8, [x8, x9, lsl #1]
  405f64:	tbnz	w8, #13, 406070 <ferror@plt+0x1ff0>
  405f68:	and	w8, w28, #0xff
  405f6c:	sub	w9, w8, #0x3c
  405f70:	cmp	w9, #0x3
  405f74:	mov	w27, #0x3                   	// #3
  405f78:	b.cc	406070 <ferror@plt+0x1ff0>  // b.lo, b.ul, b.last
  405f7c:	cmp	w8, #0x21
  405f80:	b.eq	406070 <ferror@plt+0x1ff0>  // b.none
  405f84:	b	406108 <ferror@plt+0x2088>
  405f88:	and	w8, w28, #0xff
  405f8c:	cmp	w8, #0x3e
  405f90:	b.hi	405fa8 <ferror@plt+0x1f28>  // b.pmore
  405f94:	and	x8, x28, #0xff
  405f98:	lsl	x8, x23, x8
  405f9c:	tst	x8, x24
  405fa0:	mov	w27, w26
  405fa4:	b.ne	406070 <ferror@plt+0x1ff0>  // b.any
  405fa8:	mov	w27, #0x4                   	// #4
  405fac:	b	406070 <ferror@plt+0x1ff0>
  405fb0:	bl	403bf0 <__ctype_b_loc@plt>
  405fb4:	ldr	x8, [x0]
  405fb8:	and	x9, x28, #0xff
  405fbc:	ldrh	w9, [x8, x9, lsl #1]
  405fc0:	tbnz	w9, #13, 405ffc <ferror@plt+0x1f7c>
  405fc4:	and	w8, w28, #0xff
  405fc8:	cmp	w8, #0x2c
  405fcc:	csel	w27, wzr, w26, eq  // eq = none
  405fd0:	b	406070 <ferror@plt+0x1ff0>
  405fd4:	and	w8, w28, #0xff
  405fd8:	cmp	w8, #0x2c
  405fdc:	b.eq	40606c <ferror@plt+0x1fec>  // b.none
  405fe0:	bl	403bf0 <__ctype_b_loc@plt>
  405fe4:	ldr	x8, [x0]
  405fe8:	and	x9, x28, #0xff
  405fec:	mov	w27, w26
  405ff0:	ldrh	w8, [x8, x9, lsl #1]
  405ff4:	tbnz	w8, #13, 40606c <ferror@plt+0x1fec>
  405ff8:	b	406070 <ferror@plt+0x1ff0>
  405ffc:	ldrb	w9, [x21]
  406000:	cbz	w9, 40606c <ferror@plt+0x1fec>
  406004:	mov	w10, #0x1                   	// #1
  406008:	and	x11, x9, #0xff
  40600c:	ldrh	w11, [x8, x11, lsl #1]
  406010:	tbz	w11, #13, 406028 <ferror@plt+0x1fa8>
  406014:	ldrb	w9, [x21, x10]
  406018:	mov	w27, wzr
  40601c:	add	x10, x10, #0x1
  406020:	cbnz	w9, 406008 <ferror@plt+0x1f88>
  406024:	b	406070 <ferror@plt+0x1ff0>
  406028:	ands	w10, w9, #0xff
  40602c:	mov	w27, wzr
  406030:	b.eq	406070 <ferror@plt+0x1ff0>  // b.none
  406034:	cmp	w10, #0x2c
  406038:	b.eq	406070 <ferror@plt+0x1ff0>  // b.none
  40603c:	and	x10, x9, #0xff
  406040:	ldrh	w8, [x8, x10, lsl #1]
  406044:	tbnz	w8, #13, 40606c <ferror@plt+0x1fec>
  406048:	and	w8, w9, #0xff
  40604c:	cmp	w8, #0x3e
  406050:	b.hi	40606c <ferror@plt+0x1fec>  // b.pmore
  406054:	and	x8, x9, #0xff
  406058:	lsl	x8, x23, x8
  40605c:	tst	x8, x24
  406060:	b.eq	40606c <ferror@plt+0x1fec>  // b.none
  406064:	mov	w27, #0x2                   	// #2
  406068:	b	406070 <ferror@plt+0x1ff0>
  40606c:	mov	w27, wzr
  406070:	cbz	w26, 405ee0 <ferror@plt+0x1e60>
  406074:	cbnz	w27, 405ee0 <ferror@plt+0x1e60>
  406078:	sub	x1, x21, x20
  40607c:	mov	x0, x20
  406080:	bl	41cf4c <ferror@plt+0x18ecc>
  406084:	mov	x1, x0
  406088:	mov	x0, x19
  40608c:	bl	40cf08 <ferror@plt+0x8e88>
  406090:	mov	x19, x0
  406094:	mov	x20, x21
  406098:	b	405ee0 <ferror@plt+0x1e60>
  40609c:	mov	x19, xzr
  4060a0:	mov	x21, x20
  4060a4:	subs	x1, x21, x20
  4060a8:	b.eq	4060c4 <ferror@plt+0x2044>  // b.none
  4060ac:	mov	x0, x20
  4060b0:	bl	41cf4c <ferror@plt+0x18ecc>
  4060b4:	mov	x1, x0
  4060b8:	mov	x0, x19
  4060bc:	bl	40cf08 <ferror@plt+0x8e88>
  4060c0:	mov	x19, x0
  4060c4:	mov	x0, x19
  4060c8:	bl	40d3e4 <ferror@plt+0x9364>
  4060cc:	ldp	x20, x19, [sp, #80]
  4060d0:	ldp	x22, x21, [sp, #64]
  4060d4:	ldp	x24, x23, [sp, #48]
  4060d8:	ldp	x26, x25, [sp, #32]
  4060dc:	ldp	x28, x27, [sp, #16]
  4060e0:	ldp	x29, x30, [sp], #96
  4060e4:	ret
  4060e8:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4060ec:	adrp	x3, 437000 <ferror@plt+0x32f80>
  4060f0:	add	x1, x1, #0xccb
  4060f4:	add	x3, x3, #0xdad
  4060f8:	mov	w2, #0x173                 	// #371
  4060fc:	mov	x0, xzr
  406100:	mov	x4, xzr
  406104:	bl	422680 <ferror@plt+0x1e600>
  406108:	adrp	x1, 437000 <ferror@plt+0x32f80>
  40610c:	adrp	x3, 437000 <ferror@plt+0x32f80>
  406110:	add	x1, x1, #0xccb
  406114:	add	x3, x3, #0xdad
  406118:	mov	w2, #0x160                 	// #352
  40611c:	b	4060fc <ferror@plt+0x207c>
  406120:	stp	x29, x30, [sp, #-80]!
  406124:	stp	x20, x19, [sp, #64]
  406128:	mov	x19, x1
  40612c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  406130:	str	x25, [sp, #16]
  406134:	mov	x25, x0
  406138:	add	x1, x1, #0xfc7
  40613c:	mov	x0, x19
  406140:	stp	x24, x23, [sp, #32]
  406144:	stp	x22, x21, [sp, #48]
  406148:	mov	x29, sp
  40614c:	mov	w22, w4
  406150:	mov	w23, w3
  406154:	mov	w24, w2
  406158:	bl	403850 <fopen@plt>
  40615c:	cbz	x0, 40619c <ferror@plt+0x211c>
  406160:	mov	x21, x0
  406164:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406168:	add	x0, x0, #0xd08
  40616c:	mov	x1, x19
  406170:	bl	4079c0 <ferror@plt+0x3940>
  406174:	mov	w0, #0x90                  	// #144
  406178:	bl	4123ec <ferror@plt+0xe36c>
  40617c:	mov	x20, x0
  406180:	mov	x0, x25
  406184:	bl	41cea8 <ferror@plt+0x18e28>
  406188:	str	x0, [x20]
  40618c:	cbz	x19, 4061c4 <ferror@plt+0x2144>
  406190:	mov	x0, x19
  406194:	bl	40af1c <ferror@plt+0x6e9c>
  406198:	b	4061dc <ferror@plt+0x215c>
  40619c:	bl	403f80 <__errno_location@plt>
  4061a0:	ldr	w0, [x0]
  4061a4:	bl	403a90 <strerror@plt>
  4061a8:	mov	x2, x0
  4061ac:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4061b0:	add	x0, x0, #0xcef
  4061b4:	mov	x1, x19
  4061b8:	bl	407aa4 <ferror@plt+0x3a24>
  4061bc:	mov	x20, xzr
  4061c0:	b	4062b0 <ferror@plt+0x2230>
  4061c4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4061c8:	add	x0, x0, #0xd23
  4061cc:	bl	4079c0 <ferror@plt+0x3940>
  4061d0:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4061d4:	add	x0, x0, #0xd48
  4061d8:	bl	41cea8 <ferror@plt+0x18e28>
  4061dc:	ldr	x8, [x20, #96]
  4061e0:	str	x0, [x20, #40]
  4061e4:	cbnz	x8, 406200 <ferror@plt+0x2180>
  4061e8:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  4061ec:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  4061f0:	add	x0, x0, #0xb2c
  4061f4:	add	x1, x1, #0xb10
  4061f8:	bl	40b898 <ferror@plt+0x7818>
  4061fc:	str	x0, [x20, #96]
  406200:	ldr	x0, [x20, #96]
  406204:	ldr	x2, [x20, #40]
  406208:	adrp	x1, 437000 <ferror@plt+0x32f80>
  40620c:	add	x1, x1, #0xd50
  406210:	bl	40c334 <ferror@plt+0x82b4>
  406214:	adrp	x0, 478000 <ferror@plt+0x73f80>
  406218:	add	x0, x0, #0x5bf
  40621c:	bl	41f020 <ferror@plt+0x1afa0>
  406220:	mov	x25, x0
  406224:	mov	x0, x21
  406228:	mov	x1, x25
  40622c:	bl	4062cc <ferror@plt+0x224c>
  406230:	cbz	w0, 406270 <ferror@plt+0x21f0>
  406234:	ldr	x1, [x25]
  406238:	mov	x0, x20
  40623c:	mov	x2, x19
  406240:	mov	w3, w24
  406244:	mov	w4, w23
  406248:	mov	w5, w22
  40624c:	bl	40645c <ferror@plt+0x23dc>
  406250:	mov	x0, x25
  406254:	mov	x1, xzr
  406258:	bl	41f33c <ferror@plt+0x1b2bc>
  40625c:	mov	x0, x21
  406260:	mov	x1, x25
  406264:	bl	4062cc <ferror@plt+0x224c>
  406268:	cbnz	w0, 406234 <ferror@plt+0x21b4>
  40626c:	b	406280 <ferror@plt+0x2200>
  406270:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406274:	add	x0, x0, #0xd5a
  406278:	mov	x1, x19
  40627c:	bl	407aa4 <ferror@plt+0x3a24>
  406280:	mov	w1, #0x1                   	// #1
  406284:	mov	x0, x25
  406288:	bl	41f170 <ferror@plt+0x1b0f0>
  40628c:	mov	x0, x21
  406290:	bl	403810 <fclose@plt>
  406294:	ldr	x0, [x20, #88]
  406298:	bl	40d3e4 <ferror@plt+0x9364>
  40629c:	ldr	x8, [x20, #80]
  4062a0:	str	x0, [x20, #88]
  4062a4:	mov	x0, x8
  4062a8:	bl	40d3e4 <ferror@plt+0x9364>
  4062ac:	str	x0, [x20, #80]
  4062b0:	mov	x0, x20
  4062b4:	ldp	x20, x19, [sp, #64]
  4062b8:	ldp	x22, x21, [sp, #48]
  4062bc:	ldp	x24, x23, [sp, #32]
  4062c0:	ldr	x25, [sp, #16]
  4062c4:	ldp	x29, x30, [sp], #80
  4062c8:	ret
  4062cc:	stp	x29, x30, [sp, #-64]!
  4062d0:	stp	x20, x19, [sp, #48]
  4062d4:	mov	x19, x1
  4062d8:	mov	x20, x0
  4062dc:	mov	x0, x1
  4062e0:	mov	x1, xzr
  4062e4:	stp	x24, x23, [sp, #16]
  4062e8:	stp	x22, x21, [sp, #32]
  4062ec:	mov	x29, sp
  4062f0:	bl	41f33c <ferror@plt+0x1b2bc>
  4062f4:	mov	w22, wzr
  4062f8:	mov	w23, wzr
  4062fc:	mov	w24, wzr
  406300:	b	406334 <ferror@plt+0x22b4>
  406304:	mov	x1, x20
  406308:	bl	403c90 <ungetc@plt>
  40630c:	mov	w24, wzr
  406310:	mov	w8, wzr
  406314:	tbnz	w8, #0, 406334 <ferror@plt+0x22b4>
  406318:	b	406440 <ferror@plt+0x23c0>
  40631c:	cbz	w24, 406310 <ferror@plt+0x2290>
  406320:	mov	w1, #0x5c                  	// #92
  406324:	mov	x0, x19
  406328:	bl	406a1c <ferror@plt+0x299c>
  40632c:	mov	w8, wzr
  406330:	tbz	w8, #0, 406440 <ferror@plt+0x23c0>
  406334:	mov	x0, x20
  406338:	bl	403a70 <getc@plt>
  40633c:	cmn	w0, #0x1
  406340:	b.eq	40631c <ferror@plt+0x229c>  // b.none
  406344:	mov	w21, w0
  406348:	add	w22, w22, #0x1
  40634c:	cmp	w0, #0xa
  406350:	cbz	w24, 406374 <ferror@plt+0x22f4>
  406354:	b.eq	40639c <ferror@plt+0x231c>  // b.none
  406358:	cmp	w21, #0xd
  40635c:	b.eq	40639c <ferror@plt+0x231c>  // b.none
  406360:	cmp	w21, #0x23
  406364:	b.ne	4063d0 <ferror@plt+0x2350>  // b.any
  406368:	mov	w1, #0x23                  	// #35
  40636c:	mov	x0, x19
  406370:	b	4063e4 <ferror@plt+0x2364>
  406374:	b.eq	4063f8 <ferror@plt+0x2378>  // b.none
  406378:	cmp	w21, #0x23
  40637c:	b.eq	406424 <ferror@plt+0x23a4>  // b.none
  406380:	cmp	w21, #0x5c
  406384:	b.ne	406438 <ferror@plt+0x23b8>  // b.any
  406388:	cmp	w23, #0x0
  40638c:	cset	w24, eq  // eq = none
  406390:	mov	w8, #0x1                   	// #1
  406394:	tbnz	w8, #0, 406334 <ferror@plt+0x22b4>
  406398:	b	406440 <ferror@plt+0x23c0>
  40639c:	mov	x0, x20
  4063a0:	bl	403a70 <getc@plt>
  4063a4:	cmp	w21, #0xd
  4063a8:	b.ne	4063b4 <ferror@plt+0x2334>  // b.any
  4063ac:	cmp	w0, #0xa
  4063b0:	b.eq	4063e8 <ferror@plt+0x2368>  // b.none
  4063b4:	cmp	w21, #0xa
  4063b8:	b.ne	4063c4 <ferror@plt+0x2344>  // b.any
  4063bc:	cmp	w0, #0xd
  4063c0:	b.eq	4063e8 <ferror@plt+0x2368>  // b.none
  4063c4:	mov	x1, x20
  4063c8:	bl	403c90 <ungetc@plt>
  4063cc:	b	4063e8 <ferror@plt+0x2368>
  4063d0:	mov	w1, #0x5c                  	// #92
  4063d4:	mov	x0, x19
  4063d8:	bl	406a1c <ferror@plt+0x299c>
  4063dc:	mov	x0, x19
  4063e0:	mov	w1, w21
  4063e4:	bl	406a1c <ferror@plt+0x299c>
  4063e8:	mov	w24, wzr
  4063ec:	mov	w8, #0x1                   	// #1
  4063f0:	tbnz	w8, #0, 406334 <ferror@plt+0x22b4>
  4063f4:	b	406440 <ferror@plt+0x23c0>
  4063f8:	mov	x0, x20
  4063fc:	bl	403a70 <getc@plt>
  406400:	cmp	w21, #0xd
  406404:	b.ne	406410 <ferror@plt+0x2390>  // b.any
  406408:	cmp	w0, #0xa
  40640c:	b.eq	40630c <ferror@plt+0x228c>  // b.none
  406410:	cmp	w21, #0xa
  406414:	b.ne	406304 <ferror@plt+0x2284>  // b.any
  406418:	cmp	w0, #0xd
  40641c:	b.eq	40630c <ferror@plt+0x228c>  // b.none
  406420:	b	406304 <ferror@plt+0x2284>
  406424:	mov	w24, wzr
  406428:	mov	w23, #0x1                   	// #1
  40642c:	mov	w8, #0x1                   	// #1
  406430:	tbnz	w8, #0, 406334 <ferror@plt+0x22b4>
  406434:	b	406440 <ferror@plt+0x23c0>
  406438:	cbnz	w23, 4063e8 <ferror@plt+0x2368>
  40643c:	b	4063dc <ferror@plt+0x235c>
  406440:	cmp	w22, #0x0
  406444:	ldp	x20, x19, [sp, #48]
  406448:	ldp	x22, x21, [sp, #32]
  40644c:	ldp	x24, x23, [sp, #16]
  406450:	cset	w0, gt
  406454:	ldp	x29, x30, [sp], #64
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-96]!
  406460:	stp	x22, x21, [sp, #64]
  406464:	mov	x22, x0
  406468:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40646c:	add	x0, x0, #0xdbf
  406470:	str	x27, [sp, #16]
  406474:	stp	x26, x25, [sp, #32]
  406478:	stp	x24, x23, [sp, #48]
  40647c:	stp	x20, x19, [sp, #80]
  406480:	mov	x29, sp
  406484:	mov	w26, w5
  406488:	mov	w23, w4
  40648c:	mov	w25, w3
  406490:	mov	x21, x2
  406494:	mov	x19, x1
  406498:	bl	4079c0 <ferror@plt+0x3940>
  40649c:	mov	x0, x19
  4064a0:	bl	406a64 <ferror@plt+0x29e4>
  4064a4:	ldrb	w8, [x0]
  4064a8:	mov	x19, x0
  4064ac:	cbz	w8, 406528 <ferror@plt+0x24a8>
  4064b0:	mov	x27, x19
  4064b4:	b	4064bc <ferror@plt+0x243c>
  4064b8:	add	x27, x27, #0x1
  4064bc:	ldrb	w8, [x27]
  4064c0:	and	w9, w8, #0xffffffdf
  4064c4:	sub	w10, w8, #0x30
  4064c8:	cmp	w10, #0xa
  4064cc:	sub	w9, w9, #0x41
  4064d0:	b.cc	4064b8 <ferror@plt+0x2438>  // b.lo, b.ul, b.last
  4064d4:	and	w9, w9, #0xff
  4064d8:	cmp	w9, #0x1a
  4064dc:	b.cc	4064b8 <ferror@plt+0x2438>  // b.lo, b.ul, b.last
  4064e0:	cmp	w8, #0x5f
  4064e4:	b.eq	4064b8 <ferror@plt+0x2438>  // b.none
  4064e8:	cmp	w8, #0x2e
  4064ec:	b.eq	4064b8 <ferror@plt+0x2438>  // b.none
  4064f0:	sub	x1, x27, x19
  4064f4:	mov	x0, x19
  4064f8:	bl	41cf4c <ferror@plt+0x18ecc>
  4064fc:	ldrb	w24, [x27], #1
  406500:	mov	x20, x0
  406504:	cbz	w24, 4068cc <ferror@plt+0x284c>
  406508:	bl	403bf0 <__ctype_b_loc@plt>
  40650c:	ldr	x8, [x0]
  406510:	and	x9, x24, #0xff
  406514:	ldrh	w9, [x8, x9, lsl #1]
  406518:	tbz	w9, #13, 406530 <ferror@plt+0x24b0>
  40651c:	ldrb	w24, [x27], #1
  406520:	cbnz	w24, 406510 <ferror@plt+0x2490>
  406524:	b	4068cc <ferror@plt+0x284c>
  406528:	mov	x20, x19
  40652c:	b	4068d4 <ferror@plt+0x2854>
  406530:	and	w8, w24, #0xff
  406534:	cmp	w8, #0x3a
  406538:	b.eq	406618 <ferror@plt+0x2598>  // b.none
  40653c:	cmp	w8, #0x3d
  406540:	b.ne	4068cc <ferror@plt+0x284c>  // b.any
  406544:	ldrb	w24, [x27]
  406548:	mov	x23, x27
  40654c:	cbz	x24, 406564 <ferror@plt+0x24e4>
  406550:	bl	403bf0 <__ctype_b_loc@plt>
  406554:	ldr	x8, [x0]
  406558:	add	x27, x23, #0x1
  40655c:	ldrh	w8, [x8, x24, lsl #1]
  406560:	tbnz	w8, #13, 406544 <ferror@plt+0x24c4>
  406564:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406568:	ldr	w24, [x8, #2376]
  40656c:	cbz	w24, 406840 <ferror@plt+0x27c0>
  406570:	adrp	x26, 489000 <ferror@plt+0x84f80>
  406574:	ldr	x1, [x26, #1496]
  406578:	mov	x0, x20
  40657c:	bl	403bc0 <strcmp@plt>
  406580:	cbz	w0, 406730 <ferror@plt+0x26b0>
  406584:	cbz	w24, 406840 <ferror@plt+0x27c0>
  406588:	ldr	x24, [x22, #136]
  40658c:	cbz	x24, 406840 <ferror@plt+0x27c0>
  406590:	ldrb	w8, [x24]
  406594:	cbz	w8, 406840 <ferror@plt+0x27c0>
  406598:	mov	x0, x24
  40659c:	bl	403590 <strlen@plt>
  4065a0:	mov	x25, x0
  4065a4:	mov	x0, x23
  4065a8:	mov	x1, x24
  4065ac:	mov	x2, x25
  4065b0:	bl	403900 <strncmp@plt>
  4065b4:	cbnz	w0, 406840 <ferror@plt+0x27c0>
  4065b8:	ldrb	w8, [x23, x25]
  4065bc:	cmp	w8, #0x2f
  4065c0:	b.ne	406840 <ferror@plt+0x27c0>  // b.any
  4065c4:	ldr	x0, [x22, #96]
  4065c8:	ldr	x1, [x26, #1496]
  4065cc:	bl	40c120 <ferror@plt+0x80a0>
  4065d0:	ldr	x8, [x22, #136]
  4065d4:	mov	x24, x0
  4065d8:	mov	x0, x8
  4065dc:	bl	403590 <strlen@plt>
  4065e0:	add	x1, x23, x0
  4065e4:	mov	x0, x24
  4065e8:	mov	x2, xzr
  4065ec:	bl	41d0e0 <ferror@plt+0x19060>
  4065f0:	mov	x23, x0
  4065f4:	mov	x0, x19
  4065f8:	bl	41249c <ferror@plt+0xe41c>
  4065fc:	mov	x19, x23
  406600:	b	406840 <ferror@plt+0x27c0>
  406604:	bl	403bf0 <__ctype_b_loc@plt>
  406608:	ldr	x8, [x0]
  40660c:	ldrh	w8, [x8, x27, lsl #1]
  406610:	add	x27, x24, #0x1
  406614:	tbz	w8, #13, 406624 <ferror@plt+0x25a4>
  406618:	mov	x24, x27
  40661c:	ldrb	w27, [x27]
  406620:	cbnz	x27, 406604 <ferror@plt+0x2584>
  406624:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406628:	add	x1, x1, #0xdca
  40662c:	mov	x0, x20
  406630:	bl	403bc0 <strcmp@plt>
  406634:	cbz	w0, 40671c <ferror@plt+0x269c>
  406638:	adrp	x1, 437000 <ferror@plt+0x32f80>
  40663c:	add	x1, x1, #0xdcf
  406640:	mov	x0, x20
  406644:	bl	403bc0 <strcmp@plt>
  406648:	cbz	w0, 406764 <ferror@plt+0x26e4>
  40664c:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406650:	add	x1, x1, #0xddb
  406654:	mov	x0, x20
  406658:	bl	403bc0 <strcmp@plt>
  40665c:	cbz	w0, 406778 <ferror@plt+0x26f8>
  406660:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406664:	add	x1, x1, #0xde3
  406668:	mov	x0, x20
  40666c:	bl	403bc0 <strcmp@plt>
  406670:	cbz	w0, 40678c <ferror@plt+0x270c>
  406674:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406678:	add	x1, x1, #0xdf4
  40667c:	mov	x0, x20
  406680:	bl	403bc0 <strcmp@plt>
  406684:	cbz	w0, 4068f8 <ferror@plt+0x2878>
  406688:	adrp	x1, 437000 <ferror@plt+0x32f80>
  40668c:	add	x1, x1, #0xdfd
  406690:	mov	x0, x20
  406694:	bl	403bc0 <strcmp@plt>
  406698:	orr	w8, w0, w23
  40669c:	cbz	w8, 406910 <ferror@plt+0x2890>
  4066a0:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4066a4:	add	x1, x1, #0xe0a
  4066a8:	mov	x0, x20
  4066ac:	bl	403bc0 <strcmp@plt>
  4066b0:	cbz	w0, 406938 <ferror@plt+0x28b8>
  4066b4:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4066b8:	add	x1, x1, #0xe0f
  4066bc:	mov	x0, x20
  4066c0:	bl	403bc0 <strcmp@plt>
  4066c4:	cbz	w0, 406924 <ferror@plt+0x28a4>
  4066c8:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4066cc:	add	x1, x1, #0xe16
  4066d0:	mov	x0, x20
  4066d4:	bl	403bc0 <strcmp@plt>
  4066d8:	cbz	w0, 406924 <ferror@plt+0x28a4>
  4066dc:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4066e0:	add	x1, x1, #0xe1d
  4066e4:	mov	x0, x20
  4066e8:	bl	403bc0 <strcmp@plt>
  4066ec:	cbz	w0, 40694c <ferror@plt+0x28cc>
  4066f0:	adrp	x1, 437000 <ferror@plt+0x32f80>
  4066f4:	add	x1, x1, #0xe27
  4066f8:	mov	x0, x20
  4066fc:	bl	403bc0 <strcmp@plt>
  406700:	cbz	w0, 406960 <ferror@plt+0x28e0>
  406704:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406708:	add	x0, x0, #0xe2b
  40670c:	mov	x1, x20
  406710:	mov	x2, x21
  406714:	bl	4079c0 <ferror@plt+0x3940>
  406718:	b	4068cc <ferror@plt+0x284c>
  40671c:	mov	x0, x22
  406720:	mov	x1, x24
  406724:	mov	x2, x21
  406728:	bl	406b20 <ferror@plt+0x2aa0>
  40672c:	b	4068cc <ferror@plt+0x284c>
  406730:	ldr	x0, [x22, #40]
  406734:	bl	40ae18 <ferror@plt+0x6d98>
  406738:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40673c:	add	x1, x1, #0x506
  406740:	mov	x24, x0
  406744:	bl	41db88 <ferror@plt+0x19b08>
  406748:	mov	w25, w0
  40674c:	mov	x0, x24
  406750:	bl	41249c <ferror@plt+0xe41c>
  406754:	cbz	w25, 4067a4 <ferror@plt+0x2724>
  406758:	mov	w8, wzr
  40675c:	cbnz	wzr, 4068c0 <ferror@plt+0x2840>
  406760:	b	406840 <ferror@plt+0x27c0>
  406764:	mov	x0, x22
  406768:	mov	x1, x24
  40676c:	mov	x2, x21
  406770:	bl	406b70 <ferror@plt+0x2af0>
  406774:	b	4068cc <ferror@plt+0x284c>
  406778:	mov	x0, x22
  40677c:	mov	x1, x24
  406780:	mov	x2, x21
  406784:	bl	406bc0 <ferror@plt+0x2b40>
  406788:	b	4068cc <ferror@plt+0x284c>
  40678c:	cbnz	w26, 4068cc <ferror@plt+0x284c>
  406790:	mov	x0, x22
  406794:	mov	x1, x24
  406798:	mov	x2, x21
  40679c:	bl	406c10 <ferror@plt+0x2b90>
  4067a0:	b	4068cc <ferror@plt+0x284c>
  4067a4:	mov	x0, x23
  4067a8:	bl	41cea8 <ferror@plt+0x18e28>
  4067ac:	ldr	x8, [x22, #40]
  4067b0:	str	x0, [x22, #136]
  4067b4:	mov	x0, x8
  4067b8:	bl	40af1c <ferror@plt+0x6e9c>
  4067bc:	mov	x25, x0
  4067c0:	bl	40af1c <ferror@plt+0x6e9c>
  4067c4:	mov	x24, x0
  4067c8:	mov	x0, x25
  4067cc:	bl	41249c <ferror@plt+0xe41c>
  4067d0:	mov	w8, #0x2f                  	// #47
  4067d4:	mov	x9, x24
  4067d8:	b	4067e4 <ferror@plt+0x2764>
  4067dc:	strb	w8, [x9]
  4067e0:	add	x9, x9, #0x1
  4067e4:	ldrb	w10, [x9]
  4067e8:	cmp	w10, #0x5c
  4067ec:	b.eq	4067dc <ferror@plt+0x275c>  // b.none
  4067f0:	cbnz	w10, 4067e0 <ferror@plt+0x2760>
  4067f4:	mov	x0, x24
  4067f8:	bl	407240 <ferror@plt+0x31c0>
  4067fc:	mov	x25, x0
  406800:	mov	x0, x24
  406804:	bl	41249c <ferror@plt+0xe41c>
  406808:	mov	x0, x20
  40680c:	bl	41cea8 <ferror@plt+0x18e28>
  406810:	mov	x24, x0
  406814:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406818:	add	x0, x0, #0xe49
  40681c:	mov	x1, x20
  406820:	mov	x2, x25
  406824:	bl	4079c0 <ferror@plt+0x3940>
  406828:	ldr	x0, [x22, #96]
  40682c:	mov	x1, x24
  406830:	mov	x2, x25
  406834:	bl	40c334 <ferror@plt+0x82b4>
  406838:	mov	w8, #0x8                   	// #8
  40683c:	cbnz	w8, 4068c0 <ferror@plt+0x2840>
  406840:	ldr	x0, [x22, #96]
  406844:	mov	x1, x20
  406848:	bl	40c120 <ferror@plt+0x80a0>
  40684c:	cbz	x0, 406878 <ferror@plt+0x27f8>
  406850:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406854:	add	x0, x0, #0xe7b
  406858:	mov	x1, x20
  40685c:	mov	x2, x21
  406860:	bl	407aa4 <ferror@plt+0x3a24>
  406864:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406868:	ldr	w8, [x8, #1488]
  40686c:	cbnz	w8, 406974 <ferror@plt+0x28f4>
  406870:	mov	w8, #0x8                   	// #8
  406874:	b	4068c0 <ferror@plt+0x2840>
  406878:	mov	x0, x20
  40687c:	bl	41cea8 <ferror@plt+0x18e28>
  406880:	mov	x24, x0
  406884:	mov	x0, x22
  406888:	mov	x1, x23
  40688c:	mov	x2, x21
  406890:	bl	40733c <ferror@plt+0x32bc>
  406894:	mov	x21, x0
  406898:	adrp	x0, 437000 <ferror@plt+0x32f80>
  40689c:	add	x0, x0, #0xeaa
  4068a0:	mov	x1, x24
  4068a4:	mov	x2, x21
  4068a8:	bl	4079c0 <ferror@plt+0x3940>
  4068ac:	ldr	x0, [x22, #96]
  4068b0:	mov	x1, x24
  4068b4:	mov	x2, x21
  4068b8:	bl	40c334 <ferror@plt+0x82b4>
  4068bc:	mov	w8, wzr
  4068c0:	orr	w8, w8, #0x8
  4068c4:	cmp	w8, #0x8
  4068c8:	b.ne	4068dc <ferror@plt+0x285c>  // b.any
  4068cc:	mov	x0, x19
  4068d0:	bl	41249c <ferror@plt+0xe41c>
  4068d4:	mov	x0, x20
  4068d8:	bl	41249c <ferror@plt+0xe41c>
  4068dc:	ldp	x20, x19, [sp, #80]
  4068e0:	ldp	x22, x21, [sp, #64]
  4068e4:	ldp	x24, x23, [sp, #48]
  4068e8:	ldp	x26, x25, [sp, #32]
  4068ec:	ldr	x27, [sp, #16]
  4068f0:	ldp	x29, x30, [sp], #96
  4068f4:	ret
  4068f8:	cbnz	w25, 4068cc <ferror@plt+0x284c>
  4068fc:	mov	x0, x22
  406900:	mov	x1, x24
  406904:	mov	x2, x21
  406908:	bl	406c8c <ferror@plt+0x2c0c>
  40690c:	b	4068cc <ferror@plt+0x284c>
  406910:	mov	x0, x22
  406914:	mov	x1, x24
  406918:	mov	x2, x21
  40691c:	bl	406d08 <ferror@plt+0x2c88>
  406920:	b	4068cc <ferror@plt+0x284c>
  406924:	mov	x0, x22
  406928:	mov	x1, x24
  40692c:	mov	x2, x21
  406930:	bl	406ef0 <ferror@plt+0x2e70>
  406934:	b	4068cc <ferror@plt+0x284c>
  406938:	mov	x0, x22
  40693c:	mov	x1, x24
  406940:	mov	x2, x21
  406944:	bl	406dfc <ferror@plt+0x2d7c>
  406948:	b	4068cc <ferror@plt+0x284c>
  40694c:	mov	x0, x22
  406950:	mov	x1, x24
  406954:	mov	x2, x21
  406958:	bl	407174 <ferror@plt+0x30f4>
  40695c:	b	4068cc <ferror@plt+0x284c>
  406960:	mov	x0, x22
  406964:	mov	x1, x24
  406968:	mov	x2, x21
  40696c:	bl	4071f0 <ferror@plt+0x3170>
  406970:	b	4068cc <ferror@plt+0x284c>
  406974:	mov	w0, #0x1                   	// #1
  406978:	bl	4035c0 <exit@plt>
  40697c:	stp	x29, x30, [sp, #-48]!
  406980:	mov	x29, sp
  406984:	str	x21, [sp, #16]
  406988:	stp	x20, x19, [sp, #32]
  40698c:	mov	x20, x1
  406990:	str	xzr, [x29, #24]
  406994:	bl	404bdc <ferror@plt+0xb5c>
  406998:	mov	x19, x0
  40699c:	cbz	x0, 406a08 <ferror@plt+0x2988>
  4069a0:	ldrb	w8, [x19]
  4069a4:	cmp	w8, #0x27
  4069a8:	b.eq	4069b4 <ferror@plt+0x2934>  // b.none
  4069ac:	cmp	w8, #0x22
  4069b0:	b.ne	406a08 <ferror@plt+0x2988>  // b.any
  4069b4:	add	x1, x29, #0x18
  4069b8:	mov	x0, x19
  4069bc:	bl	419f40 <ferror@plt+0x15ec0>
  4069c0:	cbz	x0, 4069d8 <ferror@plt+0x2958>
  4069c4:	mov	x21, x0
  4069c8:	mov	x0, x19
  4069cc:	bl	41249c <ferror@plt+0xe41c>
  4069d0:	mov	x19, x21
  4069d4:	b	406a08 <ferror@plt+0x2988>
  4069d8:	ldr	x8, [x29, #24]
  4069dc:	cbz	x8, 4069e8 <ferror@plt+0x2968>
  4069e0:	ldr	x2, [x8, #8]
  4069e4:	b	4069f0 <ferror@plt+0x2970>
  4069e8:	adrp	x2, 437000 <ferror@plt+0x32f80>
  4069ec:	add	x2, x2, #0xda5
  4069f0:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4069f4:	add	x0, x0, #0xd81
  4069f8:	mov	x1, x20
  4069fc:	bl	4079c0 <ferror@plt+0x3940>
  406a00:	add	x0, x29, #0x18
  406a04:	bl	409854 <ferror@plt+0x57d4>
  406a08:	mov	x0, x19
  406a0c:	ldp	x20, x19, [sp, #32]
  406a10:	ldr	x21, [sp, #16]
  406a14:	ldp	x29, x30, [sp], #48
  406a18:	ret
  406a1c:	stp	x29, x30, [sp, #-16]!
  406a20:	ldp	x8, x10, [x0, #8]
  406a24:	mov	w2, w1
  406a28:	mov	x29, sp
  406a2c:	add	x9, x8, #0x1
  406a30:	cmp	x9, x10
  406a34:	b.cs	406a54 <ferror@plt+0x29d4>  // b.hs, b.nlast
  406a38:	ldr	x10, [x0]
  406a3c:	str	x9, [x0, #8]
  406a40:	strb	w2, [x10, x8]
  406a44:	ldp	x8, x9, [x0]
  406a48:	strb	wzr, [x8, x9]
  406a4c:	ldp	x29, x30, [sp], #16
  406a50:	ret
  406a54:	mov	x1, #0xffffffffffffffff    	// #-1
  406a58:	bl	41f8a8 <ferror@plt+0x1b828>
  406a5c:	ldp	x29, x30, [sp], #16
  406a60:	ret
  406a64:	stp	x29, x30, [sp, #-64]!
  406a68:	str	x23, [sp, #16]
  406a6c:	stp	x22, x21, [sp, #32]
  406a70:	stp	x20, x19, [sp, #48]
  406a74:	mov	x29, sp
  406a78:	cbz	x0, 406b04 <ferror@plt+0x2a84>
  406a7c:	ldrb	w20, [x0]
  406a80:	mov	x19, x0
  406a84:	cbz	w20, 406aa4 <ferror@plt+0x2a24>
  406a88:	bl	403bf0 <__ctype_b_loc@plt>
  406a8c:	ldr	x8, [x0]
  406a90:	and	x9, x20, #0xff
  406a94:	ldrh	w9, [x8, x9, lsl #1]
  406a98:	tbz	w9, #13, 406aa4 <ferror@plt+0x2a24>
  406a9c:	ldrb	w20, [x19, #1]!
  406aa0:	cbnz	w20, 406a90 <ferror@plt+0x2a10>
  406aa4:	mov	x0, x19
  406aa8:	bl	403590 <strlen@plt>
  406aac:	lsl	x8, x0, #32
  406ab0:	sxtw	x21, w0
  406ab4:	mov	x20, #0xffffffff00000000    	// #-4294967296
  406ab8:	subs	x23, x21, #0x1
  406abc:	mov	x22, x8
  406ac0:	b.lt	406ae4 <ferror@plt+0x2a64>  // b.tstop
  406ac4:	bl	403bf0 <__ctype_b_loc@plt>
  406ac8:	add	x9, x19, x21
  406acc:	ldr	x8, [x0]
  406ad0:	ldurb	w9, [x9, #-1]
  406ad4:	mov	x21, x23
  406ad8:	ldrh	w9, [x8, x9, lsl #1]
  406adc:	add	x8, x22, x20
  406ae0:	tbnz	w9, #13, 406ab8 <ferror@plt+0x2a38>
  406ae4:	asr	x1, x22, #32
  406ae8:	mov	x0, x19
  406aec:	bl	41cf4c <ferror@plt+0x18ecc>
  406af0:	ldp	x20, x19, [sp, #48]
  406af4:	ldp	x22, x21, [sp, #32]
  406af8:	ldr	x23, [sp, #16]
  406afc:	ldp	x29, x30, [sp], #64
  406b00:	ret
  406b04:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406b08:	adrp	x2, 437000 <ferror@plt+0x32f80>
  406b0c:	add	x1, x1, #0xed6
  406b10:	add	x2, x2, #0xef6
  406b14:	bl	413114 <ferror@plt+0xf094>
  406b18:	mov	x0, xzr
  406b1c:	b	406af0 <ferror@plt+0x2a70>
  406b20:	stp	x29, x30, [sp, #-32]!
  406b24:	ldr	x8, [x0, #8]
  406b28:	str	x19, [sp, #16]
  406b2c:	mov	x29, sp
  406b30:	cbz	x8, 406b58 <ferror@plt+0x2ad8>
  406b34:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406b38:	add	x0, x0, #0xf02
  406b3c:	mov	x1, x2
  406b40:	bl	407aa4 <ferror@plt+0x3a24>
  406b44:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406b48:	ldr	w8, [x8, #1488]
  406b4c:	cbz	w8, 406b64 <ferror@plt+0x2ae4>
  406b50:	mov	w0, #0x1                   	// #1
  406b54:	bl	4035c0 <exit@plt>
  406b58:	mov	x19, x0
  406b5c:	bl	40733c <ferror@plt+0x32bc>
  406b60:	str	x0, [x19, #8]
  406b64:	ldr	x19, [sp, #16]
  406b68:	ldp	x29, x30, [sp], #32
  406b6c:	ret
  406b70:	stp	x29, x30, [sp, #-32]!
  406b74:	ldr	x8, [x0, #24]
  406b78:	str	x19, [sp, #16]
  406b7c:	mov	x29, sp
  406b80:	cbz	x8, 406ba8 <ferror@plt+0x2b28>
  406b84:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406b88:	add	x0, x0, #0xf23
  406b8c:	mov	x1, x2
  406b90:	bl	407aa4 <ferror@plt+0x3a24>
  406b94:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406b98:	ldr	w8, [x8, #1488]
  406b9c:	cbz	w8, 406bb4 <ferror@plt+0x2b34>
  406ba0:	mov	w0, #0x1                   	// #1
  406ba4:	bl	4035c0 <exit@plt>
  406ba8:	mov	x19, x0
  406bac:	bl	40733c <ferror@plt+0x32bc>
  406bb0:	str	x0, [x19, #24]
  406bb4:	ldr	x19, [sp, #16]
  406bb8:	ldp	x29, x30, [sp], #32
  406bbc:	ret
  406bc0:	stp	x29, x30, [sp, #-32]!
  406bc4:	ldr	x8, [x0, #16]
  406bc8:	str	x19, [sp, #16]
  406bcc:	mov	x29, sp
  406bd0:	cbz	x8, 406bf8 <ferror@plt+0x2b78>
  406bd4:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406bd8:	add	x0, x0, #0xf4b
  406bdc:	mov	x1, x2
  406be0:	bl	407aa4 <ferror@plt+0x3a24>
  406be4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406be8:	ldr	w8, [x8, #1488]
  406bec:	cbz	w8, 406c04 <ferror@plt+0x2b84>
  406bf0:	mov	w0, #0x1                   	// #1
  406bf4:	bl	4035c0 <exit@plt>
  406bf8:	mov	x19, x0
  406bfc:	bl	40733c <ferror@plt+0x32bc>
  406c00:	str	x0, [x19, #16]
  406c04:	ldr	x19, [sp, #16]
  406c08:	ldp	x29, x30, [sp], #32
  406c0c:	ret
  406c10:	stp	x29, x30, [sp, #-48]!
  406c14:	stp	x20, x19, [sp, #32]
  406c18:	ldr	x8, [x0, #72]
  406c1c:	mov	x19, x2
  406c20:	str	x21, [sp, #16]
  406c24:	mov	x29, sp
  406c28:	cbz	x8, 406c50 <ferror@plt+0x2bd0>
  406c2c:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406c30:	add	x0, x0, #0xf6f
  406c34:	mov	x1, x19
  406c38:	bl	407aa4 <ferror@plt+0x3a24>
  406c3c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406c40:	ldr	w8, [x8, #1488]
  406c44:	cbz	w8, 406c7c <ferror@plt+0x2bfc>
  406c48:	mov	w0, #0x1                   	// #1
  406c4c:	bl	4035c0 <exit@plt>
  406c50:	mov	x2, x19
  406c54:	mov	x20, x0
  406c58:	bl	40733c <ferror@plt+0x32bc>
  406c5c:	mov	x21, x0
  406c60:	mov	x0, x20
  406c64:	mov	x1, x21
  406c68:	mov	x2, x19
  406c6c:	bl	405b18 <ferror@plt+0x1a98>
  406c70:	str	x0, [x20, #64]
  406c74:	mov	x0, x21
  406c78:	bl	41249c <ferror@plt+0xe41c>
  406c7c:	ldp	x20, x19, [sp, #32]
  406c80:	ldr	x21, [sp, #16]
  406c84:	ldp	x29, x30, [sp], #48
  406c88:	ret
  406c8c:	stp	x29, x30, [sp, #-48]!
  406c90:	stp	x20, x19, [sp, #32]
  406c94:	ldr	x8, [x0, #56]
  406c98:	mov	x19, x2
  406c9c:	str	x21, [sp, #16]
  406ca0:	mov	x29, sp
  406ca4:	cbz	x8, 406ccc <ferror@plt+0x2c4c>
  406ca8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406cac:	add	x0, x0, #0xf9c
  406cb0:	mov	x1, x19
  406cb4:	bl	407aa4 <ferror@plt+0x3a24>
  406cb8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406cbc:	ldr	w8, [x8, #1488]
  406cc0:	cbz	w8, 406cf8 <ferror@plt+0x2c78>
  406cc4:	mov	w0, #0x1                   	// #1
  406cc8:	bl	4035c0 <exit@plt>
  406ccc:	mov	x2, x19
  406cd0:	mov	x20, x0
  406cd4:	bl	40733c <ferror@plt+0x32bc>
  406cd8:	mov	x21, x0
  406cdc:	mov	x0, x20
  406ce0:	mov	x1, x21
  406ce4:	mov	x2, x19
  406ce8:	bl	405b18 <ferror@plt+0x1a98>
  406cec:	str	x0, [x20, #48]
  406cf0:	mov	x0, x21
  406cf4:	bl	41249c <ferror@plt+0xe41c>
  406cf8:	ldp	x20, x19, [sp, #32]
  406cfc:	ldr	x21, [sp, #16]
  406d00:	ldp	x29, x30, [sp], #48
  406d04:	ret
  406d08:	sub	sp, sp, #0x40
  406d0c:	stp	x29, x30, [sp, #32]
  406d10:	add	x29, sp, #0x20
  406d14:	stp	x20, x19, [sp, #48]
  406d18:	stur	xzr, [x29, #-8]
  406d1c:	stur	wzr, [x29, #-12]
  406d20:	str	xzr, [sp, #8]
  406d24:	ldr	w8, [x0, #132]
  406d28:	cmp	w8, #0x1
  406d2c:	b.lt	406d54 <ferror@plt+0x2cd4>  // b.tstop
  406d30:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406d34:	add	x0, x0, #0xfc1
  406d38:	mov	x1, x2
  406d3c:	bl	407aa4 <ferror@plt+0x3a24>
  406d40:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406d44:	ldr	w8, [x8, #1488]
  406d48:	cbz	w8, 406db0 <ferror@plt+0x2d30>
  406d4c:	mov	w0, #0x1                   	// #1
  406d50:	bl	4035c0 <exit@plt>
  406d54:	mov	x20, x0
  406d58:	bl	40733c <ferror@plt+0x32bc>
  406d5c:	mov	x19, x0
  406d60:	cbz	x0, 406d84 <ferror@plt+0x2d04>
  406d64:	ldrb	w8, [x19]
  406d68:	cbz	w8, 406d84 <ferror@plt+0x2d04>
  406d6c:	sub	x1, x29, #0xc
  406d70:	sub	x2, x29, #0x8
  406d74:	add	x3, sp, #0x8
  406d78:	mov	x0, x19
  406d7c:	bl	41a318 <ferror@plt+0x16298>
  406d80:	cbz	w0, 406dc0 <ferror@plt+0x2d40>
  406d84:	ldur	w1, [x29, #-12]
  406d88:	ldur	x2, [x29, #-8]
  406d8c:	mov	x0, x20
  406d90:	bl	40749c <ferror@plt+0x341c>
  406d94:	ldur	x0, [x29, #-8]
  406d98:	bl	41e6cc <ferror@plt+0x1a64c>
  406d9c:	mov	x0, x19
  406da0:	bl	41249c <ferror@plt+0xe41c>
  406da4:	ldr	w8, [x20, #132]
  406da8:	add	w8, w8, #0x1
  406dac:	str	w8, [x20, #132]
  406db0:	ldp	x20, x19, [sp, #48]
  406db4:	ldp	x29, x30, [sp, #32]
  406db8:	add	sp, sp, #0x40
  406dbc:	ret
  406dc0:	ldr	x8, [sp, #8]
  406dc4:	cbz	x8, 406dd0 <ferror@plt+0x2d50>
  406dc8:	ldr	x1, [x8, #8]
  406dcc:	b	406dd8 <ferror@plt+0x2d58>
  406dd0:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406dd4:	add	x1, x1, #0xda5
  406dd8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  406ddc:	add	x0, x0, #0xfea
  406de0:	bl	407aa4 <ferror@plt+0x3a24>
  406de4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406de8:	ldr	w8, [x8, #1488]
  406dec:	cbnz	w8, 406d4c <ferror@plt+0x2ccc>
  406df0:	mov	x0, x19
  406df4:	bl	41249c <ferror@plt+0xe41c>
  406df8:	b	406db0 <ferror@plt+0x2d30>
  406dfc:	sub	sp, sp, #0x40
  406e00:	stp	x29, x30, [sp, #32]
  406e04:	add	x29, sp, #0x20
  406e08:	stp	x20, x19, [sp, #48]
  406e0c:	stur	xzr, [x29, #-8]
  406e10:	stur	wzr, [x29, #-12]
  406e14:	str	xzr, [sp, #8]
  406e18:	ldr	w8, [x0, #128]
  406e1c:	cmp	w8, #0x1
  406e20:	b.lt	406e48 <ferror@plt+0x2dc8>  // b.tstop
  406e24:	adrp	x0, 438000 <ferror@plt+0x33f80>
  406e28:	add	x0, x0, #0x3e
  406e2c:	mov	x1, x2
  406e30:	bl	407aa4 <ferror@plt+0x3a24>
  406e34:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406e38:	ldr	w8, [x8, #1488]
  406e3c:	cbz	w8, 406ea4 <ferror@plt+0x2e24>
  406e40:	mov	w0, #0x1                   	// #1
  406e44:	bl	4035c0 <exit@plt>
  406e48:	mov	x20, x0
  406e4c:	bl	40733c <ferror@plt+0x32bc>
  406e50:	mov	x19, x0
  406e54:	cbz	x0, 406e78 <ferror@plt+0x2df8>
  406e58:	ldrb	w8, [x19]
  406e5c:	cbz	w8, 406e78 <ferror@plt+0x2df8>
  406e60:	sub	x1, x29, #0xc
  406e64:	sub	x2, x29, #0x8
  406e68:	add	x3, sp, #0x8
  406e6c:	mov	x0, x19
  406e70:	bl	41a318 <ferror@plt+0x16298>
  406e74:	cbz	w0, 406eb4 <ferror@plt+0x2e34>
  406e78:	ldur	w1, [x29, #-12]
  406e7c:	ldur	x2, [x29, #-8]
  406e80:	mov	x0, x20
  406e84:	bl	40749c <ferror@plt+0x341c>
  406e88:	mov	x0, x19
  406e8c:	bl	41249c <ferror@plt+0xe41c>
  406e90:	ldur	x0, [x29, #-8]
  406e94:	bl	41e6cc <ferror@plt+0x1a64c>
  406e98:	ldr	w8, [x20, #128]
  406e9c:	add	w8, w8, #0x1
  406ea0:	str	w8, [x20, #128]
  406ea4:	ldp	x20, x19, [sp, #48]
  406ea8:	ldp	x29, x30, [sp, #32]
  406eac:	add	sp, sp, #0x40
  406eb0:	ret
  406eb4:	ldr	x8, [sp, #8]
  406eb8:	cbz	x8, 406ec4 <ferror@plt+0x2e44>
  406ebc:	ldr	x1, [x8, #8]
  406ec0:	b	406ecc <ferror@plt+0x2e4c>
  406ec4:	adrp	x1, 437000 <ferror@plt+0x32f80>
  406ec8:	add	x1, x1, #0xda5
  406ecc:	adrp	x0, 438000 <ferror@plt+0x33f80>
  406ed0:	add	x0, x0, #0x5f
  406ed4:	bl	407aa4 <ferror@plt+0x3a24>
  406ed8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406edc:	ldr	w8, [x8, #1488]
  406ee0:	cbnz	w8, 406e40 <ferror@plt+0x2dc0>
  406ee4:	mov	x0, x19
  406ee8:	bl	41249c <ferror@plt+0xe41c>
  406eec:	b	406ea4 <ferror@plt+0x2e24>
  406ef0:	sub	sp, sp, #0x80
  406ef4:	stp	x29, x30, [sp, #32]
  406ef8:	add	x29, sp, #0x20
  406efc:	stp	x28, x27, [sp, #48]
  406f00:	stp	x26, x25, [sp, #64]
  406f04:	stp	x24, x23, [sp, #80]
  406f08:	stp	x22, x21, [sp, #96]
  406f0c:	stp	x20, x19, [sp, #112]
  406f10:	stur	xzr, [x29, #-8]
  406f14:	stur	wzr, [x29, #-12]
  406f18:	str	xzr, [sp, #8]
  406f1c:	ldr	x8, [x0, #88]
  406f20:	cbz	x8, 406f48 <ferror@plt+0x2ec8>
  406f24:	adrp	x0, 438000 <ferror@plt+0x33f80>
  406f28:	add	x0, x0, #0x96
  406f2c:	mov	x1, x2
  406f30:	bl	407aa4 <ferror@plt+0x3a24>
  406f34:	adrp	x8, 489000 <ferror@plt+0x84f80>
  406f38:	ldr	w8, [x8, #1488]
  406f3c:	cbz	w8, 407120 <ferror@plt+0x30a0>
  406f40:	mov	w0, #0x1                   	// #1
  406f44:	bl	4035c0 <exit@plt>
  406f48:	mov	x20, x0
  406f4c:	bl	40733c <ferror@plt+0x32bc>
  406f50:	mov	x19, x0
  406f54:	cbz	x0, 406f78 <ferror@plt+0x2ef8>
  406f58:	ldrb	w8, [x19]
  406f5c:	cbz	w8, 406f78 <ferror@plt+0x2ef8>
  406f60:	sub	x1, x29, #0xc
  406f64:	sub	x2, x29, #0x8
  406f68:	add	x3, sp, #0x8
  406f6c:	mov	x0, x19
  406f70:	bl	41a318 <ferror@plt+0x16298>
  406f74:	cbz	w0, 407140 <ferror@plt+0x30c0>
  406f78:	ldur	w8, [x29, #-12]
  406f7c:	cmp	w8, #0x1
  406f80:	b.lt	407110 <ferror@plt+0x3090>  // b.tstop
  406f84:	adrp	x22, 438000 <ferror@plt+0x33f80>
  406f88:	adrp	x24, 438000 <ferror@plt+0x33f80>
  406f8c:	mov	w28, wzr
  406f90:	mov	w21, #0x8                   	// #8
  406f94:	add	x22, x22, #0xf2
  406f98:	add	x24, x24, #0xfd
  406f9c:	b	406fe4 <ferror@plt+0x2f64>
  406fa0:	adrp	x0, 438000 <ferror@plt+0x33f80>
  406fa4:	add	x0, x0, #0xbcd
  406fa8:	mov	x1, x27
  406fac:	mov	x2, xzr
  406fb0:	strb	w21, [x26]
  406fb4:	bl	41d0e0 <ferror@plt+0x19060>
  406fb8:	str	x0, [x26, #8]
  406fbc:	ldr	x0, [x20, #88]
  406fc0:	mov	x1, x26
  406fc4:	bl	40cf08 <ferror@plt+0x8e88>
  406fc8:	str	x0, [x20, #88]
  406fcc:	mov	x0, x25
  406fd0:	bl	41249c <ferror@plt+0xe41c>
  406fd4:	ldur	w8, [x29, #-12]
  406fd8:	add	w28, w28, #0x1
  406fdc:	cmp	w28, w8
  406fe0:	b.ge	407110 <ferror@plt+0x3090>  // b.tcont
  406fe4:	mov	w0, #0x10                  	// #16
  406fe8:	bl	412328 <ferror@plt+0xe2a8>
  406fec:	ldur	x8, [x29, #-8]
  406ff0:	mov	x26, x0
  406ff4:	ldr	x8, [x8, w28, sxtw #3]
  406ff8:	mov	x0, x8
  406ffc:	bl	406a64 <ferror@plt+0x29e4>
  407000:	mov	x27, x0
  407004:	bl	407240 <ferror@plt+0x31c0>
  407008:	mov	x25, x0
  40700c:	mov	x0, x27
  407010:	bl	41249c <ferror@plt+0xe41c>
  407014:	ldrb	w27, [x25]
  407018:	cmp	w27, #0x2d
  40701c:	b.ne	407058 <ferror@plt+0x2fd8>  // b.any
  407020:	ldrb	w8, [x25, #1]
  407024:	cmp	w8, #0x49
  407028:	b.ne	407058 <ferror@plt+0x2fd8>  // b.any
  40702c:	mov	x27, x25
  407030:	ldrb	w23, [x27, #2]!
  407034:	cbz	w23, 406fa0 <ferror@plt+0x2f20>
  407038:	bl	403bf0 <__ctype_b_loc@plt>
  40703c:	ldr	x8, [x0]
  407040:	and	x9, x23, #0xff
  407044:	ldrh	w9, [x8, x9, lsl #1]
  407048:	tbz	w9, #13, 406fa0 <ferror@plt+0x2f20>
  40704c:	ldrb	w23, [x27, #1]!
  407050:	cbnz	w23, 407040 <ferror@plt+0x2fc0>
  407054:	b	406fa0 <ferror@plt+0x2f20>
  407058:	mov	x0, x22
  40705c:	mov	x1, x25
  407060:	bl	403bc0 <strcmp@plt>
  407064:	cbz	w0, 407078 <ferror@plt+0x2ff8>
  407068:	mov	x0, x24
  40706c:	mov	x1, x25
  407070:	bl	403bc0 <strcmp@plt>
  407074:	cbnz	w0, 4070ec <ferror@plt+0x306c>
  407078:	ldur	w8, [x29, #-12]
  40707c:	sxtw	x9, w28
  407080:	add	x23, x9, #0x1
  407084:	cmp	w23, w8
  407088:	b.ge	4070ec <ferror@plt+0x306c>  // b.tcont
  40708c:	ldur	x8, [x29, #-8]
  407090:	ldr	x0, [x8, x23, lsl #3]
  407094:	bl	406a64 <ferror@plt+0x29e4>
  407098:	mov	x27, x0
  40709c:	bl	407240 <ferror@plt+0x31c0>
  4070a0:	mov	x28, x0
  4070a4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4070a8:	mov	x0, x25
  4070ac:	add	x1, x1, #0x107
  4070b0:	mov	x2, x28
  4070b4:	mov	x3, xzr
  4070b8:	strb	w21, [x26]
  4070bc:	bl	41d0e0 <ferror@plt+0x19060>
  4070c0:	str	x0, [x26, #8]
  4070c4:	ldr	x0, [x20, #88]
  4070c8:	mov	x1, x26
  4070cc:	bl	40cf08 <ferror@plt+0x8e88>
  4070d0:	str	x0, [x20, #88]
  4070d4:	mov	x0, x28
  4070d8:	bl	41249c <ferror@plt+0xe41c>
  4070dc:	mov	x0, x27
  4070e0:	bl	41249c <ferror@plt+0xe41c>
  4070e4:	mov	w28, w23
  4070e8:	b	406fcc <ferror@plt+0x2f4c>
  4070ec:	cbz	w27, 407104 <ferror@plt+0x3084>
  4070f0:	mov	w8, #0x10                  	// #16
  4070f4:	mov	x0, x25
  4070f8:	strb	w8, [x26]
  4070fc:	bl	41cea8 <ferror@plt+0x18e28>
  407100:	b	406fb8 <ferror@plt+0x2f38>
  407104:	mov	x0, x26
  407108:	bl	41249c <ferror@plt+0xe41c>
  40710c:	b	406fcc <ferror@plt+0x2f4c>
  407110:	ldur	x0, [x29, #-8]
  407114:	bl	41e6cc <ferror@plt+0x1a64c>
  407118:	mov	x0, x19
  40711c:	bl	41249c <ferror@plt+0xe41c>
  407120:	ldp	x20, x19, [sp, #112]
  407124:	ldp	x22, x21, [sp, #96]
  407128:	ldp	x24, x23, [sp, #80]
  40712c:	ldp	x26, x25, [sp, #64]
  407130:	ldp	x28, x27, [sp, #48]
  407134:	ldp	x29, x30, [sp, #32]
  407138:	add	sp, sp, #0x80
  40713c:	ret
  407140:	ldr	x8, [sp, #8]
  407144:	cbz	x8, 407150 <ferror@plt+0x30d0>
  407148:	ldr	x1, [x8, #8]
  40714c:	b	407158 <ferror@plt+0x30d8>
  407150:	adrp	x1, 437000 <ferror@plt+0x32f80>
  407154:	add	x1, x1, #0xda5
  407158:	adrp	x0, 438000 <ferror@plt+0x33f80>
  40715c:	add	x0, x0, #0xb9
  407160:	bl	407aa4 <ferror@plt+0x3a24>
  407164:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407168:	ldr	w8, [x8, #1488]
  40716c:	cbz	w8, 407118 <ferror@plt+0x3098>
  407170:	b	406f40 <ferror@plt+0x2ec0>
  407174:	stp	x29, x30, [sp, #-48]!
  407178:	stp	x20, x19, [sp, #32]
  40717c:	ldr	x8, [x0, #112]
  407180:	mov	x19, x2
  407184:	str	x21, [sp, #16]
  407188:	mov	x29, sp
  40718c:	cbz	x8, 4071b4 <ferror@plt+0x3134>
  407190:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407194:	add	x0, x0, #0x106
  407198:	mov	x1, x19
  40719c:	bl	407aa4 <ferror@plt+0x3a24>
  4071a0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4071a4:	ldr	w8, [x8, #1488]
  4071a8:	cbz	w8, 4071e0 <ferror@plt+0x3160>
  4071ac:	mov	w0, #0x1                   	// #1
  4071b0:	bl	4035c0 <exit@plt>
  4071b4:	mov	x2, x19
  4071b8:	mov	x20, x0
  4071bc:	bl	40733c <ferror@plt+0x32bc>
  4071c0:	mov	x21, x0
  4071c4:	mov	x0, x20
  4071c8:	mov	x1, x21
  4071cc:	mov	x2, x19
  4071d0:	bl	405b18 <ferror@plt+0x1a98>
  4071d4:	str	x0, [x20, #112]
  4071d8:	mov	x0, x21
  4071dc:	bl	41249c <ferror@plt+0xe41c>
  4071e0:	ldp	x20, x19, [sp, #32]
  4071e4:	ldr	x21, [sp, #16]
  4071e8:	ldp	x29, x30, [sp], #48
  4071ec:	ret
  4071f0:	stp	x29, x30, [sp, #-32]!
  4071f4:	ldr	x8, [x0, #32]
  4071f8:	str	x19, [sp, #16]
  4071fc:	mov	x29, sp
  407200:	cbz	x8, 407228 <ferror@plt+0x31a8>
  407204:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407208:	add	x0, x0, #0x12c
  40720c:	mov	x1, x2
  407210:	bl	407aa4 <ferror@plt+0x3a24>
  407214:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407218:	ldr	w8, [x8, #1488]
  40721c:	cbz	w8, 407234 <ferror@plt+0x31b4>
  407220:	mov	w0, #0x1                   	// #1
  407224:	bl	4035c0 <exit@plt>
  407228:	mov	x19, x0
  40722c:	bl	40733c <ferror@plt+0x32bc>
  407230:	str	x0, [x19, #32]
  407234:	ldr	x19, [sp, #16]
  407238:	ldp	x29, x30, [sp], #32
  40723c:	ret
  407240:	stp	x29, x30, [sp, #-64]!
  407244:	stp	x24, x23, [sp, #16]
  407248:	stp	x22, x21, [sp, #32]
  40724c:	stp	x20, x19, [sp, #48]
  407250:	mov	x29, sp
  407254:	mov	x20, x0
  407258:	bl	403590 <strlen@plt>
  40725c:	add	x19, x0, #0xa
  407260:	mov	x0, x19
  407264:	bl	412328 <ferror@plt+0xe2a8>
  407268:	ldrb	w9, [x20]
  40726c:	cbz	w9, 407320 <ferror@plt+0x32a0>
  407270:	mov	x23, #0x1                   	// #1
  407274:	movk	x23, #0x36, lsl #16
  407278:	mov	x8, xzr
  40727c:	add	x20, x20, #0x1
  407280:	mov	w21, #0x5c                  	// #92
  407284:	mov	w22, #0x1                   	// #1
  407288:	movk	x23, #0x4e, lsl #48
  40728c:	b	40729c <ferror@plt+0x321c>
  407290:	ldrb	w9, [x20], #1
  407294:	mov	x8, x24
  407298:	cbz	w9, 407324 <ferror@plt+0x32a4>
  40729c:	and	w10, w9, #0xff
  4072a0:	cmp	w10, #0x24
  4072a4:	b.cc	4072d4 <ferror@plt+0x3254>  // b.lo, b.ul, b.last
  4072a8:	b.eq	4072b8 <ferror@plt+0x3238>  // b.none
  4072ac:	and	w10, w9, #0xff
  4072b0:	cmp	w10, #0x28
  4072b4:	b.cc	4072d4 <ferror@plt+0x3254>  // b.lo, b.ul, b.last
  4072b8:	and	w10, w9, #0xff
  4072bc:	sub	w11, w10, #0x2a
  4072c0:	cmp	w11, #0x36
  4072c4:	b.hi	407304 <ferror@plt+0x3284>  // b.pmore
  4072c8:	lsl	x11, x22, x11
  4072cc:	tst	x11, x23
  4072d0:	b.eq	407304 <ferror@plt+0x3284>  // b.none
  4072d4:	strb	w21, [x0, x8]
  4072d8:	add	x8, x8, #0x1
  4072dc:	ldurb	w9, [x20, #-1]
  4072e0:	add	x10, x8, #0x3
  4072e4:	cmp	x10, x19
  4072e8:	add	x24, x8, #0x1
  4072ec:	strb	w9, [x0, x8]
  4072f0:	b.cc	407290 <ferror@plt+0x3210>  // b.lo, b.ul, b.last
  4072f4:	lsl	x19, x19, #1
  4072f8:	mov	x1, x19
  4072fc:	bl	41243c <ferror@plt+0xe3bc>
  407300:	b	407290 <ferror@plt+0x3210>
  407304:	cmp	w10, #0x7e
  407308:	b.hi	4072d4 <ferror@plt+0x3254>  // b.pmore
  40730c:	sub	w9, w9, #0x7b
  407310:	and	w9, w9, #0xff
  407314:	cmp	w9, #0x2
  407318:	b.hi	4072dc <ferror@plt+0x325c>  // b.pmore
  40731c:	b	4072d4 <ferror@plt+0x3254>
  407320:	mov	x24, xzr
  407324:	strb	wzr, [x0, x24]
  407328:	ldp	x20, x19, [sp, #48]
  40732c:	ldp	x22, x21, [sp, #32]
  407330:	ldp	x24, x23, [sp, #16]
  407334:	ldp	x29, x30, [sp], #64
  407338:	ret
  40733c:	stp	x29, x30, [sp, #-96]!
  407340:	stp	x20, x19, [sp, #80]
  407344:	mov	x20, x0
  407348:	mov	x0, x1
  40734c:	str	x27, [sp, #16]
  407350:	stp	x26, x25, [sp, #32]
  407354:	stp	x24, x23, [sp, #48]
  407358:	stp	x22, x21, [sp, #64]
  40735c:	mov	x29, sp
  407360:	mov	x19, x2
  407364:	bl	406a64 <ferror@plt+0x29e4>
  407368:	mov	x21, x0
  40736c:	adrp	x0, 478000 <ferror@plt+0x73f80>
  407370:	add	x0, x0, #0x5bf
  407374:	bl	41f020 <ferror@plt+0x1afa0>
  407378:	adrp	x23, 438000 <ferror@plt+0x33f80>
  40737c:	mov	x22, x0
  407380:	add	x23, x23, #0x14c
  407384:	adrp	x26, 489000 <ferror@plt+0x84f80>
  407388:	mov	x27, x21
  40738c:	b	4073a0 <ferror@plt+0x3320>
  407390:	mov	w1, #0x24                  	// #36
  407394:	mov	x0, x22
  407398:	bl	406a1c <ferror@plt+0x299c>
  40739c:	add	x27, x27, #0x2
  4073a0:	ldrb	w1, [x27]
  4073a4:	cmp	w1, #0x24
  4073a8:	b.eq	4073c0 <ferror@plt+0x3340>  // b.none
  4073ac:	cbz	w1, 40745c <ferror@plt+0x33dc>
  4073b0:	mov	x0, x22
  4073b4:	bl	406a1c <ferror@plt+0x299c>
  4073b8:	add	x27, x27, #0x1
  4073bc:	b	4073a0 <ferror@plt+0x3320>
  4073c0:	ldrb	w8, [x27, #1]
  4073c4:	cmp	w8, #0x24
  4073c8:	b.eq	407390 <ferror@plt+0x3310>  // b.none
  4073cc:	cmp	w1, #0x24
  4073d0:	b.ne	4073b0 <ferror@plt+0x3330>  // b.any
  4073d4:	ldrb	w8, [x27, #1]
  4073d8:	cmp	w8, #0x7b
  4073dc:	b.ne	4073b0 <ferror@plt+0x3330>  // b.any
  4073e0:	add	x0, x27, #0x2
  4073e4:	ldrb	w8, [x27]
  4073e8:	cbz	w8, 407400 <ferror@plt+0x3380>
  4073ec:	cmp	w8, #0x7d
  4073f0:	b.eq	407400 <ferror@plt+0x3380>  // b.none
  4073f4:	add	x27, x27, #0x1
  4073f8:	ldrb	w8, [x27]
  4073fc:	cbnz	w8, 4073ec <ferror@plt+0x336c>
  407400:	sub	x1, x27, x0
  407404:	bl	41cf4c <ferror@plt+0x18ecc>
  407408:	mov	x25, x0
  40740c:	mov	x0, x20
  407410:	mov	x1, x25
  407414:	bl	404bdc <ferror@plt+0xb5c>
  407418:	mov	x24, x0
  40741c:	cbnz	x0, 407438 <ferror@plt+0x33b8>
  407420:	mov	x0, x23
  407424:	mov	x1, x25
  407428:	mov	x2, x19
  40742c:	bl	407aa4 <ferror@plt+0x3a24>
  407430:	ldr	w8, [x26, #1488]
  407434:	cbnz	w8, 407494 <ferror@plt+0x3414>
  407438:	mov	x0, x25
  40743c:	add	x27, x27, #0x1
  407440:	bl	41249c <ferror@plt+0xe41c>
  407444:	mov	x0, x22
  407448:	mov	x1, x24
  40744c:	bl	41f38c <ferror@plt+0x1b30c>
  407450:	mov	x0, x24
  407454:	bl	41249c <ferror@plt+0xe41c>
  407458:	b	4073a0 <ferror@plt+0x3320>
  40745c:	mov	x0, x21
  407460:	bl	41249c <ferror@plt+0xe41c>
  407464:	ldr	x19, [x22]
  407468:	mov	x0, x22
  40746c:	mov	w1, wzr
  407470:	bl	41f170 <ferror@plt+0x1b0f0>
  407474:	mov	x0, x19
  407478:	ldp	x20, x19, [sp, #80]
  40747c:	ldp	x22, x21, [sp, #64]
  407480:	ldp	x24, x23, [sp, #48]
  407484:	ldp	x26, x25, [sp, #32]
  407488:	ldr	x27, [sp, #16]
  40748c:	ldp	x29, x30, [sp], #96
  407490:	ret
  407494:	mov	w0, #0x1                   	// #1
  407498:	bl	4035c0 <exit@plt>
  40749c:	stp	x29, x30, [sp, #-96]!
  4074a0:	cmp	w1, #0x1
  4074a4:	stp	x28, x27, [sp, #16]
  4074a8:	stp	x26, x25, [sp, #32]
  4074ac:	stp	x24, x23, [sp, #48]
  4074b0:	stp	x22, x21, [sp, #64]
  4074b4:	stp	x20, x19, [sp, #80]
  4074b8:	mov	x29, sp
  4074bc:	b.lt	4076bc <ferror@plt+0x363c>  // b.tstop
  4074c0:	adrp	x26, 438000 <ferror@plt+0x33f80>
  4074c4:	mov	x19, x2
  4074c8:	mov	w20, w1
  4074cc:	mov	x21, x0
  4074d0:	mov	w27, wzr
  4074d4:	add	x26, x26, #0x33
  4074d8:	mov	w22, #0x4                   	// #4
  4074dc:	b	407518 <ferror@plt+0x3498>
  4074e0:	cbz	w25, 4076b0 <ferror@plt+0x3630>
  4074e4:	mov	x0, x24
  4074e8:	strb	w22, [x23]
  4074ec:	bl	41cea8 <ferror@plt+0x18e28>
  4074f0:	str	x0, [x23, #8]
  4074f4:	ldr	x0, [x21, #80]
  4074f8:	mov	x1, x23
  4074fc:	bl	40cf08 <ferror@plt+0x8e88>
  407500:	str	x0, [x21, #80]
  407504:	mov	x0, x24
  407508:	bl	41249c <ferror@plt+0xe41c>
  40750c:	add	w27, w27, #0x1
  407510:	cmp	w27, w20
  407514:	b.ge	4076bc <ferror@plt+0x363c>  // b.tcont
  407518:	mov	w0, #0x10                  	// #16
  40751c:	bl	412328 <ferror@plt+0xe2a8>
  407520:	ldr	x8, [x19, w27, sxtw #3]
  407524:	mov	x23, x0
  407528:	mov	x0, x8
  40752c:	bl	406a64 <ferror@plt+0x29e4>
  407530:	mov	x25, x0
  407534:	bl	407240 <ferror@plt+0x31c0>
  407538:	mov	x24, x0
  40753c:	mov	x0, x25
  407540:	bl	41249c <ferror@plt+0xe41c>
  407544:	ldrb	w25, [x24]
  407548:	cmp	w25, #0x2d
  40754c:	b.ne	407620 <ferror@plt+0x35a0>  // b.any
  407550:	ldrb	w8, [x24, #1]
  407554:	cmp	w8, #0x6c
  407558:	b.ne	4075c4 <ferror@plt+0x3544>  // b.any
  40755c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407560:	mov	w2, #0x5                   	// #5
  407564:	mov	x0, x24
  407568:	add	x1, x1, #0x29
  40756c:	bl	403900 <strncmp@plt>
  407570:	cbz	w0, 4075c4 <ferror@plt+0x3544>
  407574:	mov	x25, x24
  407578:	ldrb	w28, [x25, #2]!
  40757c:	cbz	w28, 40759c <ferror@plt+0x351c>
  407580:	bl	403bf0 <__ctype_b_loc@plt>
  407584:	ldr	x8, [x0]
  407588:	and	x9, x28, #0xff
  40758c:	ldrh	w9, [x8, x9, lsl #1]
  407590:	tbz	w9, #13, 40759c <ferror@plt+0x351c>
  407594:	ldrb	w28, [x25, #1]!
  407598:	cbnz	w28, 407588 <ferror@plt+0x3508>
  40759c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  4075a0:	adrp	x2, 478000 <ferror@plt+0x73f80>
  4075a4:	mov	w8, #0x1                   	// #1
  4075a8:	add	x0, x0, #0xb94
  4075ac:	mov	x1, x25
  4075b0:	add	x2, x2, #0x5bf
  4075b4:	mov	x3, xzr
  4075b8:	strb	w8, [x23]
  4075bc:	bl	41d0e0 <ferror@plt+0x19060>
  4075c0:	b	4074f0 <ferror@plt+0x3470>
  4075c4:	cmp	w25, #0x2d
  4075c8:	b.ne	407620 <ferror@plt+0x35a0>  // b.any
  4075cc:	ldrb	w8, [x24, #1]
  4075d0:	cmp	w8, #0x4c
  4075d4:	b.ne	407620 <ferror@plt+0x35a0>  // b.any
  4075d8:	mov	x25, x24
  4075dc:	ldrb	w28, [x25, #2]!
  4075e0:	cbz	w28, 407600 <ferror@plt+0x3580>
  4075e4:	bl	403bf0 <__ctype_b_loc@plt>
  4075e8:	ldr	x8, [x0]
  4075ec:	and	x9, x28, #0xff
  4075f0:	ldrh	w9, [x8, x9, lsl #1]
  4075f4:	tbz	w9, #13, 407600 <ferror@plt+0x3580>
  4075f8:	ldrb	w28, [x25, #1]!
  4075fc:	cbnz	w28, 4075ec <ferror@plt+0x356c>
  407600:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407604:	mov	w8, #0x2                   	// #2
  407608:	add	x0, x0, #0xbb4
  40760c:	mov	x1, x25
  407610:	mov	x2, xzr
  407614:	strb	w8, [x23]
  407618:	bl	41d0e0 <ferror@plt+0x19060>
  40761c:	b	4074f0 <ferror@plt+0x3470>
  407620:	mov	x0, x26
  407624:	mov	x1, x24
  407628:	bl	403bc0 <strcmp@plt>
  40762c:	cbz	w0, 407644 <ferror@plt+0x35c4>
  407630:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407634:	add	x0, x0, #0x2f
  407638:	mov	x1, x24
  40763c:	bl	403bc0 <strcmp@plt>
  407640:	cbnz	w0, 4074e0 <ferror@plt+0x3460>
  407644:	sxtw	x8, w27
  407648:	add	x28, x8, #0x1
  40764c:	cmp	w28, w20
  407650:	b.ge	4074e0 <ferror@plt+0x3460>  // b.tcont
  407654:	ldr	x0, [x19, x28, lsl #3]
  407658:	bl	406a64 <ferror@plt+0x29e4>
  40765c:	mov	x25, x0
  407660:	bl	407240 <ferror@plt+0x31c0>
  407664:	mov	x27, x0
  407668:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  40766c:	mov	x0, x24
  407670:	add	x1, x1, #0x107
  407674:	mov	x2, x27
  407678:	mov	x3, xzr
  40767c:	strb	w22, [x23]
  407680:	bl	41d0e0 <ferror@plt+0x19060>
  407684:	str	x0, [x23, #8]
  407688:	ldr	x0, [x21, #80]
  40768c:	mov	x1, x23
  407690:	bl	40cf08 <ferror@plt+0x8e88>
  407694:	str	x0, [x21, #80]
  407698:	mov	x0, x27
  40769c:	bl	41249c <ferror@plt+0xe41c>
  4076a0:	mov	x0, x25
  4076a4:	bl	41249c <ferror@plt+0xe41c>
  4076a8:	mov	w27, w28
  4076ac:	b	407504 <ferror@plt+0x3484>
  4076b0:	mov	x0, x23
  4076b4:	bl	41249c <ferror@plt+0xe41c>
  4076b8:	b	407504 <ferror@plt+0x3484>
  4076bc:	ldp	x20, x19, [sp, #80]
  4076c0:	ldp	x22, x21, [sp, #64]
  4076c4:	ldp	x24, x23, [sp, #48]
  4076c8:	ldp	x26, x25, [sp, #32]
  4076cc:	ldp	x28, x27, [sp, #16]
  4076d0:	ldp	x29, x30, [sp], #96
  4076d4:	ret
  4076d8:	stp	x29, x30, [sp, #-80]!
  4076dc:	str	x25, [sp, #16]
  4076e0:	stp	x24, x23, [sp, #32]
  4076e4:	stp	x22, x21, [sp, #48]
  4076e8:	stp	x20, x19, [sp, #64]
  4076ec:	mov	x29, sp
  4076f0:	mov	x19, x1
  4076f4:	mov	x22, x0
  4076f8:	bl	403bc0 <strcmp@plt>
  4076fc:	cbz	w0, 40797c <ferror@plt+0x38fc>
  407700:	mov	x0, x22
  407704:	bl	403590 <strlen@plt>
  407708:	add	x9, x0, #0x10
  40770c:	mov	x8, sp
  407710:	and	x9, x9, #0xfffffffffffffff0
  407714:	sub	x20, x8, x9
  407718:	mov	sp, x20
  40771c:	mov	x0, x19
  407720:	bl	403590 <strlen@plt>
  407724:	add	x9, x0, #0x10
  407728:	mov	x8, sp
  40772c:	and	x9, x9, #0xfffffffffffffff0
  407730:	sub	x21, x8, x9
  407734:	mov	sp, x21
  407738:	mov	x0, x20
  40773c:	mov	x1, x22
  407740:	bl	403dc0 <strcpy@plt>
  407744:	mov	x0, x21
  407748:	mov	x1, x19
  40774c:	bl	403dc0 <strcpy@plt>
  407750:	ldrb	w8, [x20]
  407754:	cbz	w8, 407940 <ferror@plt+0x38c0>
  407758:	ldrb	w8, [x21]
  40775c:	cbz	w8, 407940 <ferror@plt+0x38c0>
  407760:	ldrb	w23, [x20]
  407764:	cmp	x23, #0x0
  407768:	cset	w24, eq  // eq = none
  40776c:	cbz	x23, 4077a8 <ferror@plt+0x3728>
  407770:	bl	403bf0 <__ctype_b_loc@plt>
  407774:	ldr	x8, [x0]
  407778:	ldrh	w9, [x8, x23, lsl #1]
  40777c:	tbnz	w9, #3, 4077a8 <ferror@plt+0x3728>
  407780:	add	x9, x20, #0x1
  407784:	ldrb	w23, [x9]
  407788:	mov	x19, x9
  40778c:	cmp	x23, #0x0
  407790:	cset	w24, eq  // eq = none
  407794:	cbz	x23, 4077ac <ferror@plt+0x372c>
  407798:	ldrh	w10, [x8, x23, lsl #1]
  40779c:	add	x9, x19, #0x1
  4077a0:	tbz	w10, #3, 407784 <ferror@plt+0x3704>
  4077a4:	b	4077ac <ferror@plt+0x372c>
  4077a8:	mov	x19, x20
  4077ac:	ldrb	w22, [x21]
  4077b0:	cmp	x22, #0x0
  4077b4:	cset	w20, eq  // eq = none
  4077b8:	cbz	x22, 4077f4 <ferror@plt+0x3774>
  4077bc:	bl	403bf0 <__ctype_b_loc@plt>
  4077c0:	ldr	x8, [x0]
  4077c4:	ldrh	w9, [x8, x22, lsl #1]
  4077c8:	tbnz	w9, #3, 407804 <ferror@plt+0x3784>
  4077cc:	add	x9, x21, #0x1
  4077d0:	mov	x22, x9
  4077d4:	ldrb	w9, [x9]
  4077d8:	cmp	x9, #0x0
  4077dc:	cset	w20, eq  // eq = none
  4077e0:	cbz	x9, 4077f8 <ferror@plt+0x3778>
  4077e4:	ldrh	w10, [x8, x9, lsl #1]
  4077e8:	add	x9, x22, #0x1
  4077ec:	tbz	w10, #3, 4077d0 <ferror@plt+0x3750>
  4077f0:	b	4077f8 <ferror@plt+0x3778>
  4077f4:	mov	x22, x21
  4077f8:	orr	w8, w24, w20
  4077fc:	tbz	w8, #0, 407810 <ferror@plt+0x3790>
  407800:	b	407960 <ferror@plt+0x38e0>
  407804:	mov	x22, x21
  407808:	orr	w8, w24, w20
  40780c:	tbnz	w8, #0, 407960 <ferror@plt+0x38e0>
  407810:	bl	403bf0 <__ctype_b_loc@plt>
  407814:	ldr	x8, [x0]
  407818:	ldrb	w9, [x19]
  40781c:	mov	x20, x19
  407820:	ldrh	w10, [x8, w23, uxtw #1]
  407824:	tbnz	w10, #11, 407868 <ferror@plt+0x37e8>
  407828:	cbz	w9, 407840 <ferror@plt+0x37c0>
  40782c:	and	x9, x9, #0xff
  407830:	ldrh	w9, [x8, x9, lsl #1]
  407834:	tbz	w9, #10, 407840 <ferror@plt+0x37c0>
  407838:	ldrb	w9, [x20, #1]!
  40783c:	cbnz	w9, 40782c <ferror@plt+0x37ac>
  407840:	ldrb	w9, [x22]
  407844:	cbz	w9, 4078a8 <ferror@plt+0x3828>
  407848:	mov	x21, x22
  40784c:	and	x9, x9, #0xff
  407850:	ldrh	w9, [x8, x9, lsl #1]
  407854:	tbz	w9, #10, 407860 <ferror@plt+0x37e0>
  407858:	ldrb	w9, [x21, #1]!
  40785c:	cbnz	w9, 40784c <ferror@plt+0x37cc>
  407860:	mov	w8, wzr
  407864:	b	4078b8 <ferror@plt+0x3838>
  407868:	cbz	w9, 407880 <ferror@plt+0x3800>
  40786c:	and	x9, x9, #0xff
  407870:	ldrh	w9, [x8, x9, lsl #1]
  407874:	tbz	w9, #11, 407880 <ferror@plt+0x3800>
  407878:	ldrb	w9, [x20, #1]!
  40787c:	cbnz	w9, 40786c <ferror@plt+0x37ec>
  407880:	ldrb	w9, [x22]
  407884:	cbz	w9, 4078b0 <ferror@plt+0x3830>
  407888:	mov	x21, x22
  40788c:	and	x9, x9, #0xff
  407890:	ldrh	w9, [x8, x9, lsl #1]
  407894:	tbz	w9, #11, 4078a0 <ferror@plt+0x3820>
  407898:	ldrb	w9, [x21, #1]!
  40789c:	cbnz	w9, 40788c <ferror@plt+0x380c>
  4078a0:	mov	w8, #0x1                   	// #1
  4078a4:	b	4078b8 <ferror@plt+0x3838>
  4078a8:	mov	w8, wzr
  4078ac:	b	4078b4 <ferror@plt+0x3834>
  4078b0:	mov	w8, #0x1                   	// #1
  4078b4:	mov	x21, x22
  4078b8:	ldrb	w24, [x20]
  4078bc:	ldrb	w25, [x21]
  4078c0:	cmp	x19, x20
  4078c4:	strb	wzr, [x20]
  4078c8:	strb	wzr, [x21]
  4078cc:	b.eq	407958 <ferror@plt+0x38d8>  // b.none
  4078d0:	cmp	x22, x21
  4078d4:	b.eq	407998 <ferror@plt+0x3918>  // b.none
  4078d8:	cbz	w8, 407920 <ferror@plt+0x38a0>
  4078dc:	sub	x19, x19, #0x1
  4078e0:	ldrb	w8, [x19, #1]!
  4078e4:	cmp	w8, #0x30
  4078e8:	b.eq	4078e0 <ferror@plt+0x3860>  // b.none
  4078ec:	sub	x22, x22, #0x1
  4078f0:	ldrb	w8, [x22, #1]!
  4078f4:	cmp	w8, #0x30
  4078f8:	b.eq	4078f0 <ferror@plt+0x3870>  // b.none
  4078fc:	mov	x0, x19
  407900:	bl	403590 <strlen@plt>
  407904:	mov	x23, x0
  407908:	mov	x0, x22
  40790c:	bl	403590 <strlen@plt>
  407910:	cmp	x23, x0
  407914:	b.hi	4079b8 <ferror@plt+0x3938>  // b.pmore
  407918:	cmp	x0, x23
  40791c:	b.hi	407958 <ferror@plt+0x38d8>  // b.pmore
  407920:	mov	x0, x19
  407924:	mov	x1, x22
  407928:	bl	403bc0 <strcmp@plt>
  40792c:	cbnz	w0, 4079a8 <ferror@plt+0x3928>
  407930:	and	w8, w24, #0xff
  407934:	strb	w24, [x20]
  407938:	strb	w25, [x21]
  40793c:	cbnz	w8, 407758 <ferror@plt+0x36d8>
  407940:	ldrb	w8, [x20]
  407944:	cbnz	w8, 407970 <ferror@plt+0x38f0>
  407948:	ldrb	w9, [x21]
  40794c:	cbnz	w9, 407970 <ferror@plt+0x38f0>
  407950:	mov	w0, wzr
  407954:	b	40797c <ferror@plt+0x38fc>
  407958:	mov	w0, #0xffffffff            	// #-1
  40795c:	b	40797c <ferror@plt+0x38fc>
  407960:	mov	x20, x19
  407964:	mov	x21, x22
  407968:	ldrb	w8, [x20]
  40796c:	cbz	w8, 407948 <ferror@plt+0x38c8>
  407970:	cmp	w8, #0x0
  407974:	mov	w8, #0xffffffff            	// #-1
  407978:	cneg	w0, w8, ne  // ne = any
  40797c:	mov	sp, x29
  407980:	ldp	x20, x19, [sp, #64]
  407984:	ldp	x22, x21, [sp, #48]
  407988:	ldp	x24, x23, [sp, #32]
  40798c:	ldr	x25, [sp, #16]
  407990:	ldp	x29, x30, [sp], #80
  407994:	ret
  407998:	cmp	w8, #0x0
  40799c:	mov	w8, #0x1                   	// #1
  4079a0:	cneg	w0, w8, eq  // eq = none
  4079a4:	b	40797c <ferror@plt+0x38fc>
  4079a8:	cmp	w0, #0x1
  4079ac:	mov	w8, #0xffffffff            	// #-1
  4079b0:	cneg	w0, w8, ge  // ge = tcont
  4079b4:	b	40797c <ferror@plt+0x38fc>
  4079b8:	mov	w0, #0x1                   	// #1
  4079bc:	b	40797c <ferror@plt+0x38fc>
  4079c0:	sub	sp, sp, #0x130
  4079c4:	stp	x29, x30, [sp, #256]
  4079c8:	add	x29, sp, #0x100
  4079cc:	str	x28, [sp, #272]
  4079d0:	stp	x20, x19, [sp, #288]
  4079d4:	stp	x1, x2, [x29, #-120]
  4079d8:	stp	x3, x4, [x29, #-104]
  4079dc:	stp	x5, x6, [x29, #-88]
  4079e0:	stur	x7, [x29, #-72]
  4079e4:	stp	q0, q1, [sp]
  4079e8:	stp	q2, q3, [sp, #32]
  4079ec:	stp	q4, q5, [sp, #64]
  4079f0:	stp	q6, q7, [sp, #96]
  4079f4:	cbz	x0, 407a8c <ferror@plt+0x3a0c>
  4079f8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4079fc:	ldr	w8, [x8, #2400]
  407a00:	cbz	w8, 407a78 <ferror@plt+0x39f8>
  407a04:	mov	x8, #0xffffffffffffffc8    	// #-56
  407a08:	mov	x10, sp
  407a0c:	sub	x11, x29, #0x78
  407a10:	movk	x8, #0xff80, lsl #32
  407a14:	add	x9, x29, #0x30
  407a18:	add	x10, x10, #0x80
  407a1c:	add	x11, x11, #0x38
  407a20:	stp	x10, x8, [x29, #-16]
  407a24:	stp	x9, x11, [x29, #-32]
  407a28:	ldp	q0, q1, [x29, #-32]
  407a2c:	sub	x1, x29, #0x40
  407a30:	stp	q0, q1, [x29, #-64]
  407a34:	bl	41d030 <ferror@plt+0x18fb0>
  407a38:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407a3c:	ldr	w8, [x8, #2404]
  407a40:	adrp	x9, 489000 <ferror@plt+0x84f80>
  407a44:	adrp	x10, 489000 <ferror@plt+0x84f80>
  407a48:	add	x9, x9, #0x908
  407a4c:	add	x10, x10, #0x910
  407a50:	cmp	w8, #0x0
  407a54:	csel	x8, x9, x10, eq  // eq = none
  407a58:	ldr	x19, [x8]
  407a5c:	mov	x20, x0
  407a60:	mov	x1, x19
  407a64:	bl	4035b0 <fputs@plt>
  407a68:	mov	x0, x19
  407a6c:	bl	403da0 <fflush@plt>
  407a70:	mov	x0, x20
  407a74:	bl	41249c <ferror@plt+0xe41c>
  407a78:	ldp	x20, x19, [sp, #288]
  407a7c:	ldr	x28, [sp, #272]
  407a80:	ldp	x29, x30, [sp, #256]
  407a84:	add	sp, sp, #0x130
  407a88:	ret
  407a8c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407a90:	adrp	x2, 438000 <ferror@plt+0x33f80>
  407a94:	add	x1, x1, #0x16f
  407a98:	add	x2, x2, #0x192
  407a9c:	bl	413114 <ferror@plt+0xf094>
  407aa0:	b	407a78 <ferror@plt+0x39f8>
  407aa4:	sub	sp, sp, #0x130
  407aa8:	stp	x29, x30, [sp, #256]
  407aac:	add	x29, sp, #0x100
  407ab0:	str	x28, [sp, #272]
  407ab4:	stp	x20, x19, [sp, #288]
  407ab8:	stp	x1, x2, [x29, #-120]
  407abc:	stp	x3, x4, [x29, #-104]
  407ac0:	stp	x5, x6, [x29, #-88]
  407ac4:	stur	x7, [x29, #-72]
  407ac8:	stp	q0, q1, [sp]
  407acc:	stp	q2, q3, [sp, #32]
  407ad0:	stp	q4, q5, [sp, #64]
  407ad4:	stp	q6, q7, [sp, #96]
  407ad8:	cbz	x0, 407b70 <ferror@plt+0x3af0>
  407adc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407ae0:	ldr	w8, [x8, #2408]
  407ae4:	cbz	w8, 407b5c <ferror@plt+0x3adc>
  407ae8:	mov	x8, #0xffffffffffffffc8    	// #-56
  407aec:	mov	x10, sp
  407af0:	sub	x11, x29, #0x78
  407af4:	movk	x8, #0xff80, lsl #32
  407af8:	add	x9, x29, #0x30
  407afc:	add	x10, x10, #0x80
  407b00:	add	x11, x11, #0x38
  407b04:	stp	x10, x8, [x29, #-16]
  407b08:	stp	x9, x11, [x29, #-32]
  407b0c:	ldp	q0, q1, [x29, #-32]
  407b10:	sub	x1, x29, #0x40
  407b14:	stp	q0, q1, [x29, #-64]
  407b18:	bl	41d030 <ferror@plt+0x18fb0>
  407b1c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407b20:	ldr	w8, [x8, #2404]
  407b24:	adrp	x9, 489000 <ferror@plt+0x84f80>
  407b28:	adrp	x10, 489000 <ferror@plt+0x84f80>
  407b2c:	add	x9, x9, #0x908
  407b30:	add	x10, x10, #0x910
  407b34:	cmp	w8, #0x0
  407b38:	csel	x8, x9, x10, eq  // eq = none
  407b3c:	ldr	x19, [x8]
  407b40:	mov	x20, x0
  407b44:	mov	x1, x19
  407b48:	bl	4035b0 <fputs@plt>
  407b4c:	mov	x0, x19
  407b50:	bl	403da0 <fflush@plt>
  407b54:	mov	x0, x20
  407b58:	bl	41249c <ferror@plt+0xe41c>
  407b5c:	ldp	x20, x19, [sp, #288]
  407b60:	ldr	x28, [sp, #272]
  407b64:	ldp	x29, x30, [sp, #256]
  407b68:	add	sp, sp, #0x130
  407b6c:	ret
  407b70:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407b74:	adrp	x2, 438000 <ferror@plt+0x33f80>
  407b78:	add	x1, x1, #0x1a1
  407b7c:	add	x2, x2, #0x192
  407b80:	bl	413114 <ferror@plt+0xf094>
  407b84:	b	407b5c <ferror@plt+0x3adc>
  407b88:	stp	x29, x30, [sp, #-16]!
  407b8c:	mov	x1, x0
  407b90:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  407b94:	add	x0, x0, #0x3f7
  407b98:	mov	x29, sp
  407b9c:	bl	414300 <ferror@plt+0x10280>
  407ba0:	ldp	x29, x30, [sp], #16
  407ba4:	ret
  407ba8:	sub	sp, sp, #0x70
  407bac:	stp	x29, x30, [sp, #32]
  407bb0:	add	x29, sp, #0x20
  407bb4:	stur	w0, [x29, #-4]
  407bb8:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407bbc:	add	x0, x0, #0x1c7
  407bc0:	stp	x26, x25, [sp, #48]
  407bc4:	stp	x24, x23, [sp, #64]
  407bc8:	stp	x22, x21, [sp, #80]
  407bcc:	stp	x20, x19, [sp, #96]
  407bd0:	stp	xzr, x1, [sp, #8]
  407bd4:	str	xzr, [sp]
  407bd8:	bl	403f90 <getenv@plt>
  407bdc:	adrp	x21, 489000 <ferror@plt+0x84f80>
  407be0:	adrp	x20, 489000 <ferror@plt+0x84f80>
  407be4:	cbz	x0, 407c08 <ferror@plt+0x3b88>
  407be8:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407bec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407bf0:	mov	w9, #0x1                   	// #1
  407bf4:	add	x0, x0, #0x1dd
  407bf8:	str	w9, [x8, #2400]
  407bfc:	str	w9, [x20, #2408]
  407c00:	str	wzr, [x21, #2412]
  407c04:	bl	4079c0 <ferror@plt+0x3940>
  407c08:	bl	4082f0 <ferror@plt+0x4270>
  407c0c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  407c10:	ldr	x8, [x19, #2392]
  407c14:	cbz	x8, 4082dc <ferror@plt+0x425c>
  407c18:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c1c:	add	x0, x0, #0x234
  407c20:	bl	403f90 <getenv@plt>
  407c24:	cbz	x0, 407c34 <ferror@plt+0x3bb4>
  407c28:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  407c2c:	add	x1, x1, #0xffc
  407c30:	bl	4041d0 <ferror@plt+0x150>
  407c34:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c38:	add	x0, x0, #0x244
  407c3c:	bl	403f90 <getenv@plt>
  407c40:	cbnz	x0, 407c48 <ferror@plt+0x3bc8>
  407c44:	ldr	x0, [x19, #2392]
  407c48:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  407c4c:	add	x1, x1, #0xffc
  407c50:	bl	4041d0 <ferror@plt+0x150>
  407c54:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c58:	add	x0, x0, #0x256
  407c5c:	bl	403f90 <getenv@plt>
  407c60:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407c64:	str	x0, [x8, #2384]
  407c68:	cbz	x0, 407c7c <ferror@plt+0x3bfc>
  407c6c:	mov	x1, x0
  407c70:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c74:	add	x0, x0, #0x26d
  407c78:	b	407c8c <ferror@plt+0x3c0c>
  407c7c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c80:	adrp	x1, 477000 <ferror@plt+0x72f80>
  407c84:	add	x0, x0, #0x26d
  407c88:	add	x1, x1, #0xd
  407c8c:	bl	404aa4 <ferror@plt+0xa24>
  407c90:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407c94:	add	x0, x0, #0x27b
  407c98:	bl	403f90 <getenv@plt>
  407c9c:	cbz	x0, 407cb0 <ferror@plt+0x3c30>
  407ca0:	mov	x1, x0
  407ca4:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407ca8:	add	x0, x0, #0x294
  407cac:	b	407cc0 <ferror@plt+0x3c40>
  407cb0:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407cb4:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407cb8:	add	x0, x0, #0x294
  407cbc:	add	x1, x1, #0x2a4
  407cc0:	bl	404aa4 <ferror@plt+0xa24>
  407cc4:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407cc8:	add	x0, x0, #0x2b4
  407ccc:	bl	403f90 <getenv@plt>
  407cd0:	cbz	x0, 407cec <ferror@plt+0x3c6c>
  407cd4:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407cd8:	add	x0, x0, #0x2d3
  407cdc:	bl	4079c0 <ferror@plt+0x3940>
  407ce0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407ce4:	mov	w9, #0x1                   	// #1
  407ce8:	str	w9, [x8, #2344]
  407cec:	mov	x0, xzr
  407cf0:	bl	41461c <ferror@plt+0x1059c>
  407cf4:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407cf8:	add	x1, x1, #0xdc0
  407cfc:	mov	x2, xzr
  407d00:	mov	x19, x0
  407d04:	bl	414cac <ferror@plt+0x10c2c>
  407d08:	sub	x1, x29, #0x4
  407d0c:	add	x2, sp, #0x10
  407d10:	mov	x3, sp
  407d14:	mov	x0, x19
  407d18:	bl	415bec <ferror@plt+0x11b6c>
  407d1c:	cbz	w0, 407f80 <ferror@plt+0x3f00>
  407d20:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407d24:	ldrb	w8, [x8, #2416]
  407d28:	adrp	x25, 489000 <ferror@plt+0x84f80>
  407d2c:	tbnz	w8, #0, 407d44 <ferror@plt+0x3cc4>
  407d30:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407d34:	add	x0, x0, #0x307
  407d38:	bl	4079c0 <ferror@plt+0x3940>
  407d3c:	mov	w8, #0x1                   	// #1
  407d40:	strb	w8, [x25, #2420]
  407d44:	ldrb	w8, [x25, #2420]
  407d48:	adrp	x26, 489000 <ferror@plt+0x84f80>
  407d4c:	tbnz	w8, #0, 407d8c <ferror@plt+0x3d0c>
  407d50:	ldrb	w8, [x26, #2424]
  407d54:	cbnz	w8, 407d8c <ferror@plt+0x3d0c>
  407d58:	ldr	w1, [x21, #2412]
  407d5c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407d60:	add	x0, x0, #0x3e0
  407d64:	bl	4079c0 <ferror@plt+0x3940>
  407d68:	ldr	w8, [x21, #2412]
  407d6c:	cbz	w8, 407d80 <ferror@plt+0x3d00>
  407d70:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407d74:	add	x0, x0, #0x1c7
  407d78:	bl	403f90 <getenv@plt>
  407d7c:	cbz	x0, 407eb4 <ferror@plt+0x3e34>
  407d80:	mov	w8, #0x1                   	// #1
  407d84:	str	w8, [x20, #2408]
  407d88:	b	407d9c <ferror@plt+0x3d1c>
  407d8c:	ldr	w1, [x20, #2408]
  407d90:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407d94:	add	x0, x0, #0x335
  407d98:	bl	4079c0 <ferror@plt+0x3940>
  407d9c:	ldr	w8, [x20, #2408]
  407da0:	adrp	x9, 438000 <ferror@plt+0x33f80>
  407da4:	adrp	x10, 438000 <ferror@plt+0x33f80>
  407da8:	add	x9, x9, #0x47b
  407dac:	add	x10, x10, #0x493
  407db0:	cmp	w8, #0x0
  407db4:	csel	x0, x10, x9, eq  // eq = none
  407db8:	bl	4079c0 <ferror@plt+0x3940>
  407dbc:	adrp	x20, 489000 <ferror@plt+0x84f80>
  407dc0:	ldr	w8, [x20, #2428]
  407dc4:	cbz	w8, 407dd0 <ferror@plt+0x3d50>
  407dc8:	bl	404fb4 <ferror@plt+0xf34>
  407dcc:	b	407dd4 <ferror@plt+0x3d54>
  407dd0:	bl	404fc0 <ferror@plt+0xf40>
  407dd4:	ldrb	w8, [x25, #2420]
  407dd8:	adrp	x22, 489000 <ferror@plt+0x84f80>
  407ddc:	adrp	x23, 489000 <ferror@plt+0x84f80>
  407de0:	tbnz	w8, #0, 407e08 <ferror@plt+0x3d88>
  407de4:	ldrb	w8, [x23, #2436]
  407de8:	tbnz	w8, #0, 407e08 <ferror@plt+0x3d88>
  407dec:	ldrb	w8, [x22, #2432]
  407df0:	and	w9, w8, #0x18
  407df4:	cbnz	w9, 407e08 <ferror@plt+0x3d88>
  407df8:	tst	w8, #0x7
  407dfc:	b.eq	407e0c <ferror@plt+0x3d8c>  // b.none
  407e00:	ldr	w8, [x20, #2428]
  407e04:	cbz	w8, 407e0c <ferror@plt+0x3d8c>
  407e08:	bl	404fec <ferror@plt+0xf6c>
  407e0c:	ldrb	w8, [x22, #2432]
  407e10:	adrp	x24, 489000 <ferror@plt+0x84f80>
  407e14:	cbnz	w8, 407e2c <ferror@plt+0x3dac>
  407e18:	ldrb	w8, [x24, #2440]
  407e1c:	tbnz	w8, #0, 407e2c <ferror@plt+0x3dac>
  407e20:	ldrb	w8, [x25, #2420]
  407e24:	tbnz	w8, #0, 407e2c <ferror@plt+0x3dac>
  407e28:	bl	404fdc <ferror@plt+0xf5c>
  407e2c:	ldrb	w0, [x26, #2424]
  407e30:	cmp	w0, #0x1
  407e34:	b.ne	407e40 <ferror@plt+0x3dc0>  // b.any
  407e38:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407e3c:	str	wzr, [x8, #1488]
  407e40:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407e44:	ldrb	w8, [x8, #2444]
  407e48:	cmp	w8, #0x1
  407e4c:	b.ne	407e64 <ferror@plt+0x3de4>  // b.any
  407e50:	adrp	x0, 437000 <ferror@plt+0x32f80>
  407e54:	add	x0, x0, #0x5bd
  407e58:	bl	403b70 <puts@plt>
  407e5c:	mov	w0, wzr
  407e60:	b	407e80 <ferror@plt+0x3e00>
  407e64:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407e68:	ldr	x1, [x8, #2448]
  407e6c:	cbz	x1, 407e9c <ferror@plt+0x3e1c>
  407e70:	adrp	x0, 437000 <ferror@plt+0x32f80>
  407e74:	add	x0, x0, #0x5bd
  407e78:	bl	404d80 <ferror@plt+0xd00>
  407e7c:	lsr	w0, w0, #31
  407e80:	ldp	x20, x19, [sp, #96]
  407e84:	ldp	x22, x21, [sp, #80]
  407e88:	ldp	x24, x23, [sp, #64]
  407e8c:	ldp	x26, x25, [sp, #48]
  407e90:	ldp	x29, x30, [sp, #32]
  407e94:	add	sp, sp, #0x70
  407e98:	ret
  407e9c:	bl	40427c <ferror@plt+0x1fc>
  407ea0:	ldrb	w8, [x26, #2424]
  407ea4:	cmp	w8, #0x1
  407ea8:	b.ne	407ebc <ferror@plt+0x3e3c>  // b.any
  407eac:	bl	404ecc <ferror@plt+0xe4c>
  407eb0:	b	407e5c <ferror@plt+0x3ddc>
  407eb4:	str	wzr, [x20, #2408]
  407eb8:	b	407d9c <ferror@plt+0x3d1c>
  407ebc:	adrp	x0, 478000 <ferror@plt+0x73f80>
  407ec0:	add	x0, x0, #0x5bf
  407ec4:	bl	41f020 <ferror@plt+0x1afa0>
  407ec8:	ldur	w8, [x29, #-4]
  407ecc:	mov	x20, x0
  407ed0:	cmp	w8, #0x2
  407ed4:	b.lt	407f18 <ferror@plt+0x3e98>  // b.tstop
  407ed8:	adrp	x21, 43c000 <ferror@plt+0x37f80>
  407edc:	add	x21, x21, #0x107
  407ee0:	ldr	x9, [sp, #16]
  407ee4:	sub	w8, w8, #0x1
  407ee8:	stur	w8, [x29, #-4]
  407eec:	mov	x0, x20
  407ef0:	add	x8, x9, #0x8
  407ef4:	str	x8, [sp, #16]
  407ef8:	ldr	x1, [x9, #8]
  407efc:	bl	41f38c <ferror@plt+0x1b30c>
  407f00:	mov	x0, x20
  407f04:	mov	x1, x21
  407f08:	bl	41f38c <ferror@plt+0x1b30c>
  407f0c:	ldur	w8, [x29, #-4]
  407f10:	cmp	w8, #0x1
  407f14:	b.gt	407ee0 <ferror@plt+0x3e60>
  407f18:	mov	x0, x19
  407f1c:	bl	414664 <ferror@plt+0x105e4>
  407f20:	ldr	x0, [x20]
  407f24:	bl	41e25c <ferror@plt+0x1a1dc>
  407f28:	bl	41e2e4 <ferror@plt+0x1a264>
  407f2c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407f30:	add	x0, x0, #0x4ac
  407f34:	bl	403f90 <getenv@plt>
  407f38:	cbz	x0, 407fa4 <ferror@plt+0x3f24>
  407f3c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  407f40:	add	x1, x1, #0x4
  407f44:	bl	403850 <fopen@plt>
  407f48:	mov	x19, x0
  407f4c:	cbnz	x0, 407fa8 <ferror@plt+0x3f28>
  407f50:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407f54:	ldr	x19, [x8, #2312]
  407f58:	adrp	x0, 438000 <ferror@plt+0x33f80>
  407f5c:	add	x0, x0, #0x4ac
  407f60:	bl	403f90 <getenv@plt>
  407f64:	adrp	x1, 438000 <ferror@plt+0x33f80>
  407f68:	mov	x2, x0
  407f6c:	add	x1, x1, #0x4bb
  407f70:	mov	x0, x19
  407f74:	bl	404040 <fprintf@plt>
  407f78:	mov	w0, #0x1                   	// #1
  407f7c:	bl	4035c0 <exit@plt>
  407f80:	ldr	x8, [sp]
  407f84:	adrp	x9, 489000 <ferror@plt+0x84f80>
  407f88:	ldr	x0, [x9, #2312]
  407f8c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  407f90:	ldr	x2, [x8, #8]
  407f94:	add	x1, x1, #0x3f7
  407f98:	bl	404040 <fprintf@plt>
  407f9c:	mov	w0, #0x1                   	// #1
  407fa0:	b	407e80 <ferror@plt+0x3e00>
  407fa4:	mov	x19, xzr
  407fa8:	ldr	x0, [x20]
  407fac:	add	x1, sp, #0x8
  407fb0:	mov	x2, x19
  407fb4:	bl	408304 <ferror@plt+0x4284>
  407fb8:	cbz	w0, 4080a0 <ferror@plt+0x4020>
  407fbc:	cbz	x19, 407fc8 <ferror@plt+0x3f48>
  407fc0:	mov	x0, x19
  407fc4:	bl	403810 <fclose@plt>
  407fc8:	mov	w1, #0x1                   	// #1
  407fcc:	mov	x0, x20
  407fd0:	bl	41f170 <ferror@plt+0x1b0f0>
  407fd4:	ldrb	w8, [x25, #2420]
  407fd8:	mov	w0, wzr
  407fdc:	tbnz	w8, #0, 407e80 <ferror@plt+0x3e00>
  407fe0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407fe4:	ldrb	w8, [x8, #2456]
  407fe8:	tbnz	w8, #0, 407e80 <ferror@plt+0x3e00>
  407fec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  407ff0:	ldrb	w8, [x8, #2460]
  407ff4:	cmp	w8, #0x1
  407ff8:	b.ne	408058 <ferror@plt+0x3fd8>  // b.any
  407ffc:	ldr	x25, [sp, #8]
  408000:	cbz	x25, 408058 <ferror@plt+0x3fd8>
  408004:	adrp	x19, 421000 <ferror@plt+0x1cf80>
  408008:	adrp	x20, 407000 <ferror@plt+0x2f80>
  40800c:	add	x19, x19, #0xe88
  408010:	add	x20, x20, #0xb88
  408014:	ldr	x8, [x25]
  408018:	ldr	x0, [x8, #96]
  40801c:	cbz	x0, 408044 <ferror@plt+0x3fc4>
  408020:	bl	40ca00 <ferror@plt+0x8980>
  408024:	mov	x1, x19
  408028:	bl	40d6d8 <ferror@plt+0x9658>
  40802c:	mov	x1, x20
  408030:	mov	x2, xzr
  408034:	mov	x21, x0
  408038:	bl	40ce4c <ferror@plt+0x8dcc>
  40803c:	mov	x0, x21
  408040:	bl	40cde4 <ferror@plt+0x8d64>
  408044:	ldr	x25, [x25, #8]
  408048:	cbz	x25, 408058 <ferror@plt+0x3fd8>
  40804c:	mov	w0, #0xa                   	// #10
  408050:	bl	403fa0 <putchar@plt>
  408054:	b	408014 <ferror@plt+0x3f94>
  408058:	adrp	x8, 489000 <ferror@plt+0x84f80>
  40805c:	ldrb	w8, [x8, #2464]
  408060:	cmp	w8, #0x1
  408064:	b.ne	4080a8 <ferror@plt+0x4028>  // b.any
  408068:	ldr	x19, [sp, #8]
  40806c:	b	408080 <ferror@plt+0x4000>
  408070:	ldr	x19, [x19, #8]
  408074:	mov	w8, #0x1                   	// #1
  408078:	mov	w0, wzr
  40807c:	tbz	w8, #0, 407e80 <ferror@plt+0x3e00>
  408080:	cbz	x19, 4080a0 <ferror@plt+0x4020>
  408084:	ldr	x0, [x19]
  408088:	bl	408528 <ferror@plt+0x44a8>
  40808c:	cbz	w0, 408070 <ferror@plt+0x3ff0>
  408090:	mov	w8, wzr
  408094:	mov	w0, wzr
  408098:	tbnz	w8, #0, 408080 <ferror@plt+0x4000>
  40809c:	b	407e80 <ferror@plt+0x3e00>
  4080a0:	mov	w0, #0x1                   	// #1
  4080a4:	b	407e80 <ferror@plt+0x3e00>
  4080a8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4080ac:	ldrb	w8, [x8, #2468]
  4080b0:	cmp	w8, #0x1
  4080b4:	b.ne	4080d4 <ferror@plt+0x4054>  // b.any
  4080b8:	ldr	x19, [sp, #8]
  4080bc:	cbz	x19, 4080d4 <ferror@plt+0x4054>
  4080c0:	ldr	x8, [x19]
  4080c4:	ldr	x0, [x8, #16]
  4080c8:	bl	403b70 <puts@plt>
  4080cc:	ldr	x19, [x19, #8]
  4080d0:	cbnz	x19, 4080c0 <ferror@plt+0x4040>
  4080d4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4080d8:	ldrb	w8, [x8, #2472]
  4080dc:	cmp	w8, #0x1
  4080e0:	b.ne	408130 <ferror@plt+0x40b0>  // b.any
  4080e4:	ldr	x20, [sp, #8]
  4080e8:	cbz	x20, 408130 <ferror@plt+0x40b0>
  4080ec:	adrp	x19, 438000 <ferror@plt+0x33f80>
  4080f0:	add	x19, x19, #0x4d5
  4080f4:	b	408100 <ferror@plt+0x4080>
  4080f8:	ldr	x20, [x20, #8]
  4080fc:	cbz	x20, 408130 <ferror@plt+0x40b0>
  408100:	ldr	x8, [x20]
  408104:	ldr	x1, [x8]
  408108:	ldrb	w9, [x1]
  40810c:	cmp	w9, #0x2f
  408110:	b.ne	40811c <ferror@plt+0x409c>  // b.any
  408114:	add	x1, x1, #0x1
  408118:	b	408108 <ferror@plt+0x4088>
  40811c:	cbz	w9, 4080f8 <ferror@plt+0x4078>
  408120:	ldr	x2, [x8, #16]
  408124:	mov	x0, x19
  408128:	bl	403f60 <printf@plt>
  40812c:	b	4080f8 <ferror@plt+0x4078>
  408130:	ldrb	w8, [x24, #2440]
  408134:	cmp	w8, #0x1
  408138:	b.ne	4081c4 <ferror@plt+0x4144>  // b.any
  40813c:	ldr	x24, [sp, #8]
  408140:	cbz	x24, 4081c4 <ferror@plt+0x4144>
  408144:	adrp	x19, 438000 <ferror@plt+0x33f80>
  408148:	add	x19, x19, #0x4de
  40814c:	b	408158 <ferror@plt+0x40d8>
  408150:	ldr	x24, [x24, #8]
  408154:	cbz	x24, 4081c4 <ferror@plt+0x4144>
  408158:	ldr	x25, [x24]
  40815c:	ldr	x26, [x25, #56]
  408160:	cbnz	x26, 408178 <ferror@plt+0x40f8>
  408164:	b	408150 <ferror@plt+0x40d0>
  408168:	ldr	x0, [x21]
  40816c:	bl	403b70 <puts@plt>
  408170:	ldr	x26, [x26, #8]
  408174:	cbz	x26, 408150 <ferror@plt+0x40d0>
  408178:	ldr	x21, [x26]
  40817c:	ldr	x0, [x25, #104]
  408180:	ldr	x1, [x21]
  408184:	bl	40c120 <ferror@plt+0x80a0>
  408188:	cbz	x0, 408168 <ferror@plt+0x40e8>
  40818c:	mov	x20, x0
  408190:	ldr	w0, [x0, #8]
  408194:	cmp	w0, #0x6
  408198:	b.eq	408168 <ferror@plt+0x40e8>  // b.none
  40819c:	ldr	x21, [x21]
  4081a0:	bl	404e88 <ferror@plt+0xe08>
  4081a4:	ldr	x3, [x20, #16]
  4081a8:	mov	x2, x0
  4081ac:	mov	x0, x19
  4081b0:	mov	x1, x21
  4081b4:	bl	403f60 <printf@plt>
  4081b8:	ldr	x26, [x26, #8]
  4081bc:	cbnz	x26, 408178 <ferror@plt+0x40f8>
  4081c0:	b	408150 <ferror@plt+0x40d0>
  4081c4:	ldrb	w8, [x23, #2436]
  4081c8:	cmp	w8, #0x1
  4081cc:	b.ne	408260 <ferror@plt+0x41e0>  // b.any
  4081d0:	ldr	x23, [sp, #8]
  4081d4:	cbz	x23, 408260 <ferror@plt+0x41e0>
  4081d8:	adrp	x19, 438000 <ferror@plt+0x33f80>
  4081dc:	add	x19, x19, #0x4de
  4081e0:	b	4081ec <ferror@plt+0x416c>
  4081e4:	ldr	x23, [x23, #8]
  4081e8:	cbz	x23, 408260 <ferror@plt+0x41e0>
  4081ec:	ldr	x24, [x23]
  4081f0:	ldr	x25, [x24, #72]
  4081f4:	cbnz	x25, 40820c <ferror@plt+0x418c>
  4081f8:	b	4081e4 <ferror@plt+0x4164>
  4081fc:	ldr	x0, [x20]
  408200:	bl	403b70 <puts@plt>
  408204:	ldr	x25, [x25, #8]
  408208:	cbz	x25, 4081e4 <ferror@plt+0x4164>
  40820c:	ldr	x20, [x25]
  408210:	ldr	x0, [x24, #56]
  408214:	mov	x1, x20
  408218:	bl	40d468 <ferror@plt+0x93e8>
  40821c:	cbnz	x0, 408204 <ferror@plt+0x4184>
  408220:	ldr	x0, [x24, #104]
  408224:	ldr	x1, [x20]
  408228:	bl	40c120 <ferror@plt+0x80a0>
  40822c:	cbz	x0, 4081fc <ferror@plt+0x417c>
  408230:	mov	x21, x0
  408234:	ldr	w0, [x0, #8]
  408238:	cmp	w0, #0x6
  40823c:	b.eq	4081fc <ferror@plt+0x417c>  // b.none
  408240:	ldr	x20, [x20]
  408244:	bl	404e88 <ferror@plt+0xe08>
  408248:	ldr	x3, [x21, #16]
  40824c:	mov	x2, x0
  408250:	mov	x0, x19
  408254:	mov	x1, x20
  408258:	bl	403f60 <printf@plt>
  40825c:	b	408204 <ferror@plt+0x4184>
  408260:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408264:	ldr	x1, [x8, #2480]
  408268:	cbz	x1, 408298 <ferror@plt+0x4218>
  40826c:	ldr	x0, [sp, #8]
  408270:	bl	404cac <ferror@plt+0xc2c>
  408274:	mov	x19, x0
  408278:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40827c:	add	x0, x0, #0x1c
  408280:	mov	x1, x19
  408284:	bl	403f60 <printf@plt>
  408288:	mov	x0, x19
  40828c:	bl	41249c <ferror@plt+0xe41c>
  408290:	mov	w8, #0x1                   	// #1
  408294:	b	40829c <ferror@plt+0x421c>
  408298:	mov	w8, wzr
  40829c:	ldrb	w1, [x22, #2432]
  4082a0:	cbz	w1, 4082cc <ferror@plt+0x424c>
  4082a4:	ldr	x0, [sp, #8]
  4082a8:	bl	4048c4 <ferror@plt+0x844>
  4082ac:	mov	x19, x0
  4082b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4082b4:	add	x0, x0, #0x1c
  4082b8:	mov	x1, x19
  4082bc:	bl	403f60 <printf@plt>
  4082c0:	mov	x0, x19
  4082c4:	bl	41249c <ferror@plt+0xe41c>
  4082c8:	mov	w8, #0x1                   	// #1
  4082cc:	cbz	w8, 407e5c <ferror@plt+0x3ddc>
  4082d0:	mov	w0, #0xa                   	// #10
  4082d4:	bl	403fa0 <putchar@plt>
  4082d8:	b	407e5c <ferror@plt+0x3ddc>
  4082dc:	adrp	x0, 438000 <ferror@plt+0x33f80>
  4082e0:	add	x0, x0, #0x211
  4082e4:	bl	407aa4 <ferror@plt+0x3a24>
  4082e8:	mov	w0, #0x1                   	// #1
  4082ec:	bl	4035c0 <exit@plt>
  4082f0:	adrp	x9, 438000 <ferror@plt+0x33f80>
  4082f4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4082f8:	add	x9, x9, #0x4e8
  4082fc:	str	x9, [x8, #2392]
  408300:	ret
  408304:	stp	x29, x30, [sp, #-96]!
  408308:	stp	x20, x19, [sp, #80]
  40830c:	mov	x20, x2
  408310:	adrp	x2, 438000 <ferror@plt+0x33f80>
  408314:	mov	x19, x1
  408318:	mov	x1, x0
  40831c:	add	x2, x2, #0xd1d
  408320:	mov	x0, xzr
  408324:	stp	x28, x27, [sp, #16]
  408328:	stp	x26, x25, [sp, #32]
  40832c:	stp	x24, x23, [sp, #48]
  408330:	stp	x22, x21, [sp, #64]
  408334:	mov	x29, sp
  408338:	bl	405b18 <ferror@plt+0x1a98>
  40833c:	cbz	x0, 4084fc <ferror@plt+0x447c>
  408340:	adrp	x23, 489000 <ferror@plt+0x84f80>
  408344:	adrp	x25, 489000 <ferror@plt+0x84f80>
  408348:	mov	x21, x0
  40834c:	mov	w27, #0x1                   	// #1
  408350:	add	x23, x23, #0x9c8
  408354:	add	x25, x25, #0x9c0
  408358:	adrp	x22, 489000 <ferror@plt+0x84f80>
  40835c:	b	4083b0 <ferror@plt+0x4330>
  408360:	ldr	x0, [x19]
  408364:	mov	x1, x28
  408368:	bl	40cf08 <ferror@plt+0x8e88>
  40836c:	str	x0, [x19]
  408370:	ldr	x21, [x21, #8]
  408374:	cbnz	x21, 4083b0 <ferror@plt+0x4330>
  408378:	b	4084d0 <ferror@plt+0x4450>
  40837c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408380:	mov	x0, x20
  408384:	add	x1, x1, #0xd66
  408388:	mov	x2, x24
  40838c:	bl	404040 <fprintf@plt>
  408390:	cbnz	x28, 408478 <ferror@plt+0x43f8>
  408394:	ldr	x1, [x26]
  408398:	adrp	x0, 438000 <ferror@plt+0x33f80>
  40839c:	add	x0, x0, #0xd7b
  4083a0:	bl	407aa4 <ferror@plt+0x3a24>
  4083a4:	mov	w27, wzr
  4083a8:	ldr	x21, [x21, #8]
  4083ac:	cbz	x21, 4084d0 <ferror@plt+0x4450>
  4083b0:	ldr	x8, [x23]
  4083b4:	ldr	x26, [x21]
  4083b8:	cbz	x8, 4083c8 <ferror@plt+0x4348>
  4083bc:	mov	w24, #0x4                   	// #4
  4083c0:	mov	x28, x23
  4083c4:	b	4083f8 <ferror@plt+0x4378>
  4083c8:	ldr	x8, [x25]
  4083cc:	cbz	x8, 4083dc <ferror@plt+0x435c>
  4083d0:	mov	w24, #0x3                   	// #3
  4083d4:	mov	x28, x25
  4083d8:	b	4083f8 <ferror@plt+0x4378>
  4083dc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4083e0:	add	x8, x8, #0x9d0
  4083e4:	ldr	x8, [x8]
  4083e8:	cbz	x8, 408410 <ferror@plt+0x4390>
  4083ec:	adrp	x28, 489000 <ferror@plt+0x84f80>
  4083f0:	mov	w24, #0x2                   	// #2
  4083f4:	add	x28, x28, #0x9d0
  4083f8:	ldr	x0, [x26, #16]
  4083fc:	bl	41249c <ferror@plt+0xe41c>
  408400:	str	w24, [x26, #8]
  408404:	ldr	x0, [x28]
  408408:	bl	41cea8 <ferror@plt+0x18e28>
  40840c:	str	x0, [x26, #16]
  408410:	ldr	w8, [x22, #2488]
  408414:	ldr	x0, [x26]
  408418:	cbz	w8, 40842c <ferror@plt+0x43ac>
  40841c:	bl	4048ac <ferror@plt+0x82c>
  408420:	mov	x28, x0
  408424:	cbnz	x20, 408438 <ferror@plt+0x43b8>
  408428:	b	408474 <ferror@plt+0x43f4>
  40842c:	bl	4044a0 <ferror@plt+0x420>
  408430:	mov	x28, x0
  408434:	cbz	x20, 408474 <ferror@plt+0x43f4>
  408438:	ldr	x24, [x26]
  40843c:	cbz	x28, 40837c <ferror@plt+0x42fc>
  408440:	ldr	w0, [x26, #8]
  408444:	bl	404e88 <ferror@plt+0xe08>
  408448:	ldr	x8, [x26, #16]
  40844c:	adrp	x9, 438000 <ferror@plt+0x33f80>
  408450:	add	x9, x9, #0xd74
  408454:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408458:	cmp	x8, #0x0
  40845c:	mov	x3, x0
  408460:	csel	x4, x9, x8, eq  // eq = none
  408464:	mov	x0, x20
  408468:	add	x1, x1, #0x4de
  40846c:	mov	x2, x24
  408470:	bl	404040 <fprintf@plt>
  408474:	cbz	x28, 408394 <ferror@plt+0x4314>
  408478:	ldr	w0, [x26, #8]
  40847c:	ldr	x1, [x28, #16]
  408480:	ldr	x2, [x26, #16]
  408484:	bl	404d94 <ferror@plt+0xd14>
  408488:	cbnz	w0, 408360 <ferror@plt+0x42e0>
  40848c:	ldr	w0, [x26, #8]
  408490:	ldr	x24, [x26]
  408494:	bl	404e88 <ferror@plt+0xe08>
  408498:	ldr	x3, [x26, #16]
  40849c:	ldp	x4, x5, [x28, #8]
  4084a0:	mov	x2, x0
  4084a4:	adrp	x0, 438000 <ferror@plt+0x33f80>
  4084a8:	add	x0, x0, #0xd92
  4084ac:	mov	x1, x24
  4084b0:	bl	407aa4 <ferror@plt+0x3a24>
  4084b4:	ldr	x2, [x28, #32]
  4084b8:	cbz	x2, 4083a4 <ferror@plt+0x4324>
  4084bc:	ldr	x1, [x28, #8]
  4084c0:	adrp	x0, 437000 <ferror@plt+0x32f80>
  4084c4:	add	x0, x0, #0x996
  4084c8:	bl	407aa4 <ferror@plt+0x3a24>
  4084cc:	b	4083a4 <ferror@plt+0x4324>
  4084d0:	ldr	x0, [x19]
  4084d4:	bl	40d3e4 <ferror@plt+0x9364>
  4084d8:	str	x0, [x19]
  4084dc:	mov	w0, w27
  4084e0:	ldp	x20, x19, [sp, #80]
  4084e4:	ldp	x22, x21, [sp, #64]
  4084e8:	ldp	x24, x23, [sp, #48]
  4084ec:	ldp	x26, x25, [sp, #32]
  4084f0:	ldp	x28, x27, [sp, #16]
  4084f4:	ldp	x29, x30, [sp], #96
  4084f8:	ret
  4084fc:	adrp	x19, 489000 <ferror@plt+0x84f80>
  408500:	ldr	x3, [x19, #2312]
  408504:	adrp	x0, 438000 <ferror@plt+0x33f80>
  408508:	add	x0, x0, #0xd36
  40850c:	mov	w1, #0x2f                  	// #47
  408510:	mov	w2, #0x1                   	// #1
  408514:	bl	403d70 <fwrite@plt>
  408518:	ldr	x0, [x19, #2312]
  40851c:	bl	403da0 <fflush@plt>
  408520:	mov	w27, wzr
  408524:	b	4084dc <ferror@plt+0x445c>
  408528:	stp	x29, x30, [sp, #-32]!
  40852c:	ldr	w8, [x0, #120]
  408530:	str	x19, [sp, #16]
  408534:	mov	x29, sp
  408538:	cbz	w8, 408544 <ferror@plt+0x44c4>
  40853c:	mov	w0, #0x1                   	// #1
  408540:	b	408578 <ferror@plt+0x44f8>
  408544:	ldr	x19, [x0, #56]
  408548:	b	408558 <ferror@plt+0x44d8>
  40854c:	ldr	x19, [x19, #8]
  408550:	mov	w8, #0x1                   	// #1
  408554:	tbz	w8, #0, 40853c <ferror@plt+0x44bc>
  408558:	cbz	x19, 408574 <ferror@plt+0x44f4>
  40855c:	ldr	x0, [x19]
  408560:	bl	408528 <ferror@plt+0x44a8>
  408564:	cbz	w0, 40854c <ferror@plt+0x44cc>
  408568:	mov	w8, wzr
  40856c:	tbnz	w8, #0, 408558 <ferror@plt+0x44d8>
  408570:	b	40853c <ferror@plt+0x44bc>
  408574:	mov	w0, wzr
  408578:	ldr	x19, [sp, #16]
  40857c:	ldp	x29, x30, [sp], #32
  408580:	ret
  408584:	stp	x29, x30, [sp, #-48]!
  408588:	stp	x22, x21, [sp, #16]
  40858c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  408590:	ldrb	w8, [x21, #2416]
  408594:	stp	x20, x19, [sp, #32]
  408598:	mov	x20, x1
  40859c:	mov	x19, x0
  4085a0:	cmp	w8, #0x1
  4085a4:	mov	x29, sp
  4085a8:	b.ne	4086f8 <ferror@plt+0x4678>  // b.any
  4085ac:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4085b0:	ldrb	w8, [x8, #2432]
  4085b4:	cbz	w8, 408644 <ferror@plt+0x45c4>
  4085b8:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4085bc:	add	x1, x1, #0xb82
  4085c0:	mov	x0, x19
  4085c4:	bl	403bc0 <strcmp@plt>
  4085c8:	cbz	w0, 40864c <ferror@plt+0x45cc>
  4085cc:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4085d0:	add	x1, x1, #0xb89
  4085d4:	mov	x0, x19
  4085d8:	bl	403bc0 <strcmp@plt>
  4085dc:	cbz	w0, 40864c <ferror@plt+0x45cc>
  4085e0:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4085e4:	add	x1, x1, #0xb97
  4085e8:	mov	x0, x19
  4085ec:	bl	403bc0 <strcmp@plt>
  4085f0:	cbz	w0, 40864c <ferror@plt+0x45cc>
  4085f4:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4085f8:	add	x1, x1, #0xba9
  4085fc:	mov	x0, x19
  408600:	bl	403bc0 <strcmp@plt>
  408604:	cbz	w0, 40864c <ferror@plt+0x45cc>
  408608:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40860c:	add	x1, x1, #0xbb7
  408610:	mov	x0, x19
  408614:	bl	403bc0 <strcmp@plt>
  408618:	cbz	w0, 40864c <ferror@plt+0x45cc>
  40861c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408620:	add	x1, x1, #0xbc0
  408624:	mov	x0, x19
  408628:	bl	403bc0 <strcmp@plt>
  40862c:	cbz	w0, 40864c <ferror@plt+0x45cc>
  408630:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408634:	add	x1, x1, #0xbd0
  408638:	mov	x0, x19
  40863c:	bl	403bc0 <strcmp@plt>
  408640:	cbz	w0, 40864c <ferror@plt+0x45cc>
  408644:	mov	w22, #0x1                   	// #1
  408648:	b	408650 <ferror@plt+0x45d0>
  40864c:	mov	w22, wzr
  408650:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408654:	ldrb	w8, [x8, #2440]
  408658:	cmp	w8, #0x1
  40865c:	b.ne	408674 <ferror@plt+0x45f4>  // b.any
  408660:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408664:	add	x1, x1, #0xbe4
  408668:	mov	x0, x19
  40866c:	bl	403bc0 <strcmp@plt>
  408670:	cbz	w0, 408698 <ferror@plt+0x4618>
  408674:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408678:	ldrb	w8, [x8, #2436]
  40867c:	cmp	w8, #0x1
  408680:	b.ne	40869c <ferror@plt+0x461c>  // b.any
  408684:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408688:	add	x1, x1, #0xbfd
  40868c:	mov	x0, x19
  408690:	bl	403bc0 <strcmp@plt>
  408694:	cbnz	w0, 40869c <ferror@plt+0x461c>
  408698:	mov	w22, wzr
  40869c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4086a0:	ldrb	w8, [x8, #2492]
  4086a4:	tbnz	w8, #0, 4086f4 <ferror@plt+0x4674>
  4086a8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4086ac:	ldrb	w8, [x8, #2420]
  4086b0:	cbz	w8, 4086f4 <ferror@plt+0x4674>
  4086b4:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4086b8:	add	x1, x1, #0xc0e
  4086bc:	mov	x0, x19
  4086c0:	bl	403bc0 <strcmp@plt>
  4086c4:	cbz	w0, 4086f0 <ferror@plt+0x4670>
  4086c8:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4086cc:	add	x1, x1, #0xc20
  4086d0:	mov	x0, x19
  4086d4:	bl	403bc0 <strcmp@plt>
  4086d8:	cbz	w0, 4086f0 <ferror@plt+0x4670>
  4086dc:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4086e0:	add	x1, x1, #0xc30
  4086e4:	mov	x0, x19
  4086e8:	bl	403bc0 <strcmp@plt>
  4086ec:	cbnz	w0, 4086f4 <ferror@plt+0x4674>
  4086f0:	mov	w22, wzr
  4086f4:	cbnz	w22, 408914 <ferror@plt+0x4894>
  4086f8:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4086fc:	add	x1, x1, #0xc68
  408700:	mov	x0, x19
  408704:	bl	403bc0 <strcmp@plt>
  408708:	cbz	w0, 4088a4 <ferror@plt+0x4824>
  40870c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408710:	add	x1, x1, #0xc72
  408714:	mov	x0, x19
  408718:	bl	403bc0 <strcmp@plt>
  40871c:	cbz	w0, 4088b4 <ferror@plt+0x4834>
  408720:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408724:	add	x1, x1, #0xb82
  408728:	mov	x0, x19
  40872c:	bl	403bc0 <strcmp@plt>
  408730:	cbz	w0, 4088c4 <ferror@plt+0x4844>
  408734:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408738:	add	x1, x1, #0xb89
  40873c:	mov	x0, x19
  408740:	bl	403bc0 <strcmp@plt>
  408744:	cbz	w0, 4088d8 <ferror@plt+0x4858>
  408748:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40874c:	add	x1, x1, #0xb97
  408750:	mov	x0, x19
  408754:	bl	403bc0 <strcmp@plt>
  408758:	cbz	w0, 4088ec <ferror@plt+0x486c>
  40875c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408760:	add	x1, x1, #0xba9
  408764:	mov	x0, x19
  408768:	bl	403bc0 <strcmp@plt>
  40876c:	cbz	w0, 408900 <ferror@plt+0x4880>
  408770:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408774:	add	x1, x1, #0xbb7
  408778:	mov	x0, x19
  40877c:	bl	403bc0 <strcmp@plt>
  408780:	cbz	w0, 40893c <ferror@plt+0x48bc>
  408784:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408788:	add	x1, x1, #0xbc0
  40878c:	mov	x0, x19
  408790:	bl	403bc0 <strcmp@plt>
  408794:	cbz	w0, 408950 <ferror@plt+0x48d0>
  408798:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40879c:	add	x1, x1, #0xbd0
  4087a0:	mov	x0, x19
  4087a4:	bl	403bc0 <strcmp@plt>
  4087a8:	cbz	w0, 408964 <ferror@plt+0x48e4>
  4087ac:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4087b0:	add	x1, x1, #0xc7f
  4087b4:	mov	x0, x19
  4087b8:	bl	403bc0 <strcmp@plt>
  4087bc:	cbz	w0, 408978 <ferror@plt+0x48f8>
  4087c0:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4087c4:	add	x1, x1, #0xc8a
  4087c8:	mov	x0, x19
  4087cc:	bl	403bc0 <strcmp@plt>
  4087d0:	cbz	w0, 40898c <ferror@plt+0x490c>
  4087d4:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4087d8:	add	x1, x1, #0xc93
  4087dc:	mov	x0, x19
  4087e0:	bl	403bc0 <strcmp@plt>
  4087e4:	cbz	w0, 40899c <ferror@plt+0x491c>
  4087e8:	adrp	x1, 438000 <ferror@plt+0x33f80>
  4087ec:	add	x1, x1, #0xca5
  4087f0:	mov	x0, x19
  4087f4:	bl	403bc0 <strcmp@plt>
  4087f8:	cbz	w0, 4089ac <ferror@plt+0x492c>
  4087fc:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408800:	add	x1, x1, #0xc0e
  408804:	mov	x0, x19
  408808:	bl	403bc0 <strcmp@plt>
  40880c:	cbz	w0, 4089bc <ferror@plt+0x493c>
  408810:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408814:	add	x1, x1, #0xc20
  408818:	mov	x0, x19
  40881c:	bl	403bc0 <strcmp@plt>
  408820:	cbz	w0, 4089dc <ferror@plt+0x495c>
  408824:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408828:	add	x1, x1, #0xc30
  40882c:	mov	x0, x19
  408830:	bl	403bc0 <strcmp@plt>
  408834:	cbz	w0, 4089fc <ferror@plt+0x497c>
  408838:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40883c:	add	x1, x1, #0xcb3
  408840:	mov	x0, x19
  408844:	bl	403bc0 <strcmp@plt>
  408848:	cbz	w0, 408a38 <ferror@plt+0x49b8>
  40884c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408850:	add	x1, x1, #0xcbe
  408854:	mov	x0, x19
  408858:	bl	403bc0 <strcmp@plt>
  40885c:	cbz	w0, 408a48 <ferror@plt+0x49c8>
  408860:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408864:	add	x1, x1, #0xbfd
  408868:	mov	x0, x19
  40886c:	bl	403bc0 <strcmp@plt>
  408870:	cbz	w0, 408a58 <ferror@plt+0x49d8>
  408874:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408878:	add	x1, x1, #0xbe4
  40887c:	mov	x0, x19
  408880:	bl	403bc0 <strcmp@plt>
  408884:	cbz	w0, 408a68 <ferror@plt+0x49e8>
  408888:	adrp	x1, 438000 <ferror@plt+0x33f80>
  40888c:	add	x1, x1, #0xccf
  408890:	mov	x0, x19
  408894:	bl	403bc0 <strcmp@plt>
  408898:	cbz	w0, 408a78 <ferror@plt+0x49f8>
  40889c:	mov	w0, wzr
  4088a0:	b	408a28 <ferror@plt+0x49a8>
  4088a4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4088a8:	mov	w9, #0x1                   	// #1
  4088ac:	strb	w9, [x8, #2444]
  4088b0:	b	408a20 <ferror@plt+0x49a0>
  4088b4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4088b8:	mov	w9, #0x1                   	// #1
  4088bc:	strb	w9, [x8, #2468]
  4088c0:	b	408a20 <ferror@plt+0x49a0>
  4088c4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4088c8:	ldrb	w9, [x8, #2432]
  4088cc:	orr	w9, w9, #0x7
  4088d0:	strb	w9, [x8, #2432]
  4088d4:	b	408a20 <ferror@plt+0x49a0>
  4088d8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4088dc:	ldrb	w9, [x8, #2432]
  4088e0:	orr	w9, w9, #0x1
  4088e4:	strb	w9, [x8, #2432]
  4088e8:	b	408a20 <ferror@plt+0x49a0>
  4088ec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4088f0:	ldrb	w9, [x8, #2432]
  4088f4:	orr	w9, w9, #0x4
  4088f8:	strb	w9, [x8, #2432]
  4088fc:	b	408a20 <ferror@plt+0x49a0>
  408900:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408904:	ldrb	w9, [x8, #2432]
  408908:	orr	w9, w9, #0x2
  40890c:	strb	w9, [x8, #2432]
  408910:	b	408a20 <ferror@plt+0x49a0>
  408914:	adrp	x20, 489000 <ferror@plt+0x84f80>
  408918:	ldr	x0, [x20, #2312]
  40891c:	adrp	x1, 438000 <ferror@plt+0x33f80>
  408920:	add	x1, x1, #0xc3e
  408924:	mov	x2, x19
  408928:	bl	404040 <fprintf@plt>
  40892c:	ldr	x0, [x20, #2312]
  408930:	bl	403da0 <fflush@plt>
  408934:	mov	w0, #0x1                   	// #1
  408938:	b	408a28 <ferror@plt+0x49a8>
  40893c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408940:	ldrb	w9, [x8, #2432]
  408944:	orr	w9, w9, #0x18
  408948:	strb	w9, [x8, #2432]
  40894c:	b	408a20 <ferror@plt+0x49a0>
  408950:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408954:	ldrb	w9, [x8, #2432]
  408958:	orr	w9, w9, #0x8
  40895c:	strb	w9, [x8, #2432]
  408960:	b	408a20 <ferror@plt+0x49a0>
  408964:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408968:	ldrb	w9, [x8, #2432]
  40896c:	orr	w9, w9, #0x10
  408970:	strb	w9, [x8, #2432]
  408974:	b	408a20 <ferror@plt+0x49a0>
  408978:	mov	x0, x20
  40897c:	bl	41cea8 <ferror@plt+0x18e28>
  408980:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408984:	str	x0, [x8, #2480]
  408988:	b	408a20 <ferror@plt+0x49a0>
  40898c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408990:	mov	w9, #0x1                   	// #1
  408994:	strb	w9, [x8, #2420]
  408998:	b	408a20 <ferror@plt+0x49a0>
  40899c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4089a0:	mov	w9, #0x1                   	// #1
  4089a4:	strb	w9, [x8, #2460]
  4089a8:	b	408a20 <ferror@plt+0x49a0>
  4089ac:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4089b0:	mov	w9, #0x1                   	// #1
  4089b4:	strb	w9, [x8, #2464]
  4089b8:	b	408a20 <ferror@plt+0x49a0>
  4089bc:	mov	x0, x20
  4089c0:	bl	41cea8 <ferror@plt+0x18e28>
  4089c4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4089c8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4089cc:	mov	w10, #0x1                   	// #1
  4089d0:	adrp	x11, 489000 <ferror@plt+0x84f80>
  4089d4:	str	x0, [x8, #2496]
  4089d8:	b	408a18 <ferror@plt+0x4998>
  4089dc:	mov	x0, x20
  4089e0:	bl	41cea8 <ferror@plt+0x18e28>
  4089e4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4089e8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4089ec:	mov	w10, #0x1                   	// #1
  4089f0:	adrp	x11, 489000 <ferror@plt+0x84f80>
  4089f4:	str	x0, [x8, #2504]
  4089f8:	b	408a18 <ferror@plt+0x4998>
  4089fc:	mov	x0, x20
  408a00:	bl	41cea8 <ferror@plt+0x18e28>
  408a04:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a08:	adrp	x9, 489000 <ferror@plt+0x84f80>
  408a0c:	mov	w10, #0x1                   	// #1
  408a10:	adrp	x11, 489000 <ferror@plt+0x84f80>
  408a14:	str	x0, [x8, #2512]
  408a18:	strb	w10, [x9, #2420]
  408a1c:	strb	w10, [x11, #2492]
  408a20:	mov	w0, #0x1                   	// #1
  408a24:	strb	w0, [x21, #2416]
  408a28:	ldp	x20, x19, [sp, #32]
  408a2c:	ldp	x22, x21, [sp, #16]
  408a30:	ldp	x29, x30, [sp], #48
  408a34:	ret
  408a38:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a3c:	mov	w9, #0x1                   	// #1
  408a40:	strb	w9, [x8, #2424]
  408a44:	b	408a20 <ferror@plt+0x49a0>
  408a48:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a4c:	mov	w9, #0x1                   	// #1
  408a50:	strb	w9, [x8, #2472]
  408a54:	b	408a20 <ferror@plt+0x49a0>
  408a58:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a5c:	mov	w9, #0x1                   	// #1
  408a60:	strb	w9, [x8, #2440]
  408a64:	b	408a20 <ferror@plt+0x49a0>
  408a68:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a6c:	mov	w9, #0x1                   	// #1
  408a70:	strb	w9, [x8, #2436]
  408a74:	b	408a20 <ferror@plt+0x49a0>
  408a78:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408a7c:	mov	w9, #0x1                   	// #1
  408a80:	strb	w9, [x8, #2456]
  408a84:	b	408a20 <ferror@plt+0x49a0>
  408a88:	stp	x29, x30, [sp, #-32]!
  408a8c:	mov	x0, x1
  408a90:	stp	x20, x19, [sp, #16]
  408a94:	mov	x29, sp
  408a98:	bl	41cea8 <ferror@plt+0x18e28>
  408a9c:	ldrb	w20, [x0]
  408aa0:	mov	x19, x0
  408aa4:	cbz	w20, 408ac8 <ferror@plt+0x4a48>
  408aa8:	bl	403bf0 <__ctype_b_loc@plt>
  408aac:	ldr	x8, [x0]
  408ab0:	mov	x0, x19
  408ab4:	and	x9, x20, #0xff
  408ab8:	ldrh	w9, [x8, x9, lsl #1]
  408abc:	tbz	w9, #13, 408ac8 <ferror@plt+0x4a48>
  408ac0:	ldrb	w20, [x0, #1]!
  408ac4:	cbnz	w20, 408ab4 <ferror@plt+0x4a34>
  408ac8:	mov	x9, #0x100000001           	// #4294967297
  408acc:	mov	w8, #0x1                   	// #1
  408ad0:	movk	x9, #0x2000, lsl #48
  408ad4:	mov	x1, x0
  408ad8:	b	408ae0 <ferror@plt+0x4a60>
  408adc:	add	x1, x1, #0x1
  408ae0:	ldrb	w10, [x1]
  408ae4:	cmp	w10, #0x3d
  408ae8:	b.hi	408adc <ferror@plt+0x4a5c>  // b.pmore
  408aec:	lsl	x10, x8, x10
  408af0:	tst	x10, x9
  408af4:	b.eq	408adc <ferror@plt+0x4a5c>  // b.none
  408af8:	b	408b00 <ferror@plt+0x4a80>
  408afc:	strb	wzr, [x1], #1
  408b00:	ldrb	w8, [x1]
  408b04:	cmp	w8, #0x20
  408b08:	b.eq	408afc <ferror@plt+0x4a7c>  // b.none
  408b0c:	cmp	w8, #0x3d
  408b10:	b.eq	408afc <ferror@plt+0x4a7c>  // b.none
  408b14:	cbz	w8, 408b34 <ferror@plt+0x4ab4>
  408b18:	bl	404aa4 <ferror@plt+0xa24>
  408b1c:	mov	x0, x19
  408b20:	bl	41249c <ferror@plt+0xe41c>
  408b24:	ldp	x20, x19, [sp, #16]
  408b28:	mov	w0, #0x1                   	// #1
  408b2c:	ldp	x29, x30, [sp], #32
  408b30:	ret
  408b34:	adrp	x8, 489000 <ferror@plt+0x84f80>
  408b38:	ldr	x3, [x8, #2312]
  408b3c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  408b40:	add	x0, x0, #0xcda
  408b44:	mov	w1, #0x42                  	// #66
  408b48:	mov	w2, #0x1                   	// #1
  408b4c:	bl	403d70 <fwrite@plt>
  408b50:	mov	w0, #0x1                   	// #1
  408b54:	bl	4035c0 <exit@plt>
  408b58:	sub	sp, sp, #0x20
  408b5c:	stp	x29, x30, [sp, #16]
  408b60:	add	x29, sp, #0x10
  408b64:	cbz	x0, 408b8c <ferror@plt+0x4b0c>
  408b68:	bl	4036e0 <opendir@plt>
  408b6c:	str	x0, [sp, #8]
  408b70:	cbz	x0, 408b80 <ferror@plt+0x4b00>
  408b74:	add	x0, sp, #0x8
  408b78:	mov	w1, #0x8                   	// #8
  408b7c:	bl	41cefc <ferror@plt+0x18e7c>
  408b80:	ldp	x29, x30, [sp, #16]
  408b84:	add	sp, sp, #0x20
  408b88:	ret
  408b8c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408b90:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408b94:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  408b98:	add	x0, x0, #0xb6
  408b9c:	add	x1, x1, #0x3f0
  408ba0:	add	x2, x2, #0xc9
  408ba4:	bl	413114 <ferror@plt+0xf094>
  408ba8:	mov	x0, xzr
  408bac:	b	408b80 <ferror@plt+0x4b00>
  408bb0:	stp	x29, x30, [sp, #-64]!
  408bb4:	stp	x24, x23, [sp, #16]
  408bb8:	stp	x22, x21, [sp, #32]
  408bbc:	stp	x20, x19, [sp, #48]
  408bc0:	mov	x29, sp
  408bc4:	mov	x20, x2
  408bc8:	mov	x21, x0
  408bcc:	bl	408b58 <ferror@plt+0x4ad8>
  408bd0:	mov	x19, x0
  408bd4:	cbnz	x0, 408c40 <ferror@plt+0x4bc0>
  408bd8:	bl	403f80 <__errno_location@plt>
  408bdc:	ldr	w22, [x0]
  408be0:	mov	x1, #0xffffffffffffffff    	// #-1
  408be4:	mov	x0, x21
  408be8:	mov	x2, xzr
  408bec:	mov	x3, xzr
  408bf0:	mov	x4, xzr
  408bf4:	bl	431cf8 <ferror@plt+0x2dc78>
  408bf8:	mov	x21, x0
  408bfc:	bl	409cc0 <ferror@plt+0x5c40>
  408c00:	mov	w23, w0
  408c04:	mov	w0, w22
  408c08:	bl	409cfc <ferror@plt+0x5c7c>
  408c0c:	mov	w24, w0
  408c10:	mov	w0, w22
  408c14:	bl	41d518 <ferror@plt+0x19498>
  408c18:	adrp	x3, 439000 <ferror@plt+0x34f80>
  408c1c:	mov	x5, x0
  408c20:	add	x3, x3, #0x422
  408c24:	mov	x0, x20
  408c28:	mov	w1, w23
  408c2c:	mov	w2, w24
  408c30:	mov	x4, x21
  408c34:	bl	409680 <ferror@plt+0x5600>
  408c38:	mov	x0, x21
  408c3c:	bl	41249c <ferror@plt+0xe41c>
  408c40:	mov	x0, x19
  408c44:	ldp	x20, x19, [sp, #48]
  408c48:	ldp	x22, x21, [sp, #32]
  408c4c:	ldp	x24, x23, [sp, #16]
  408c50:	ldp	x29, x30, [sp], #64
  408c54:	ret
  408c58:	stp	x29, x30, [sp, #-32]!
  408c5c:	str	x19, [sp, #16]
  408c60:	mov	x29, sp
  408c64:	cbz	x0, 408c84 <ferror@plt+0x4c04>
  408c68:	mov	x19, x0
  408c6c:	mov	w0, #0x8                   	// #8
  408c70:	bl	412328 <ferror@plt+0xe2a8>
  408c74:	str	x19, [x0]
  408c78:	ldr	x19, [sp, #16]
  408c7c:	ldp	x29, x30, [sp], #32
  408c80:	ret
  408c84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408c88:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408c8c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408c90:	add	x0, x0, #0xb6
  408c94:	add	x1, x1, #0x443
  408c98:	add	x2, x2, #0x467
  408c9c:	bl	413114 <ferror@plt+0xf094>
  408ca0:	mov	x0, xzr
  408ca4:	b	408c78 <ferror@plt+0x4bf8>
  408ca8:	stp	x29, x30, [sp, #-48]!
  408cac:	stp	x22, x21, [sp, #16]
  408cb0:	stp	x20, x19, [sp, #32]
  408cb4:	mov	x29, sp
  408cb8:	cbz	x0, 408d14 <ferror@plt+0x4c94>
  408cbc:	mov	x19, x0
  408cc0:	ldr	x0, [x0]
  408cc4:	bl	403a40 <readdir@plt>
  408cc8:	cbz	x0, 408d30 <ferror@plt+0x4cb0>
  408ccc:	adrp	x20, 475000 <ferror@plt+0x70f80>
  408cd0:	adrp	x21, 439000 <ferror@plt+0x34f80>
  408cd4:	add	x20, x20, #0x740
  408cd8:	add	x21, x21, #0x4a5
  408cdc:	b	408cec <ferror@plt+0x4c6c>
  408ce0:	ldr	x0, [x19]
  408ce4:	bl	403a40 <readdir@plt>
  408ce8:	cbz	x0, 408d30 <ferror@plt+0x4cb0>
  408cec:	add	x22, x0, #0x13
  408cf0:	mov	x0, x22
  408cf4:	mov	x1, x20
  408cf8:	bl	403bc0 <strcmp@plt>
  408cfc:	cbz	w0, 408ce0 <ferror@plt+0x4c60>
  408d00:	mov	x0, x22
  408d04:	mov	x1, x21
  408d08:	bl	403bc0 <strcmp@plt>
  408d0c:	cbz	w0, 408ce0 <ferror@plt+0x4c60>
  408d10:	b	408d34 <ferror@plt+0x4cb4>
  408d14:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408d18:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408d1c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408d20:	add	x0, x0, #0xb6
  408d24:	add	x1, x1, #0x474
  408d28:	add	x2, x2, #0x499
  408d2c:	bl	413114 <ferror@plt+0xf094>
  408d30:	mov	x22, xzr
  408d34:	mov	x0, x22
  408d38:	ldp	x20, x19, [sp, #32]
  408d3c:	ldp	x22, x21, [sp, #16]
  408d40:	ldp	x29, x30, [sp], #48
  408d44:	ret
  408d48:	stp	x29, x30, [sp, #-16]!
  408d4c:	mov	x29, sp
  408d50:	cbz	x0, 408d64 <ferror@plt+0x4ce4>
  408d54:	ldr	x0, [x0]
  408d58:	bl	403c10 <rewinddir@plt>
  408d5c:	ldp	x29, x30, [sp], #16
  408d60:	ret
  408d64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408d68:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408d6c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408d70:	add	x0, x0, #0xb6
  408d74:	add	x1, x1, #0x4a8
  408d78:	add	x2, x2, #0x499
  408d7c:	bl	413114 <ferror@plt+0xf094>
  408d80:	ldp	x29, x30, [sp], #16
  408d84:	ret
  408d88:	stp	x29, x30, [sp, #-32]!
  408d8c:	str	x19, [sp, #16]
  408d90:	mov	x29, sp
  408d94:	cbz	x0, 408db8 <ferror@plt+0x4d38>
  408d98:	mov	x19, x0
  408d9c:	ldr	x0, [x0]
  408da0:	bl	403a80 <closedir@plt>
  408da4:	mov	x0, x19
  408da8:	bl	41249c <ferror@plt+0xe41c>
  408dac:	ldr	x19, [sp, #16]
  408db0:	ldp	x29, x30, [sp], #32
  408db4:	ret
  408db8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408dbc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408dc0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408dc4:	add	x0, x0, #0xb6
  408dc8:	add	x1, x1, #0x4c2
  408dcc:	add	x2, x2, #0x499
  408dd0:	bl	413114 <ferror@plt+0xf094>
  408dd4:	b	408dac <ferror@plt+0x4d2c>
  408dd8:	stp	x29, x30, [sp, #-32]!
  408ddc:	stp	x20, x19, [sp, #16]
  408de0:	mov	x29, sp
  408de4:	cbz	x1, 408e14 <ferror@plt+0x4d94>
  408de8:	mov	x19, x1
  408dec:	mov	x20, x0
  408df0:	bl	408e40 <ferror@plt+0x4dc0>
  408df4:	cmn	w0, #0x1
  408df8:	b.eq	408e30 <ferror@plt+0x4db0>  // b.none
  408dfc:	ldr	x20, [x20, w0, sxtw #3]
  408e00:	mov	x0, x19
  408e04:	bl	403590 <strlen@plt>
  408e08:	add	x8, x20, x0
  408e0c:	add	x0, x8, #0x1
  408e10:	b	408e34 <ferror@plt+0x4db4>
  408e14:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408e18:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408e1c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408e20:	add	x0, x0, #0xb6
  408e24:	add	x1, x1, #0x4db
  408e28:	add	x2, x2, #0x512
  408e2c:	bl	413114 <ferror@plt+0xf094>
  408e30:	mov	x0, xzr
  408e34:	ldp	x20, x19, [sp, #16]
  408e38:	ldp	x29, x30, [sp], #32
  408e3c:	ret
  408e40:	stp	x29, x30, [sp, #-64]!
  408e44:	str	x23, [sp, #16]
  408e48:	stp	x22, x21, [sp, #32]
  408e4c:	stp	x20, x19, [sp, #48]
  408e50:	mov	x29, sp
  408e54:	cbz	x0, 408eb0 <ferror@plt+0x4e30>
  408e58:	ldr	x21, [x0]
  408e5c:	mov	x23, x0
  408e60:	cbz	x21, 408eb0 <ferror@plt+0x4e30>
  408e64:	mov	x0, x1
  408e68:	mov	x20, x1
  408e6c:	bl	403590 <strlen@plt>
  408e70:	mov	x19, xzr
  408e74:	sxtw	x22, w0
  408e78:	add	x23, x23, #0x8
  408e7c:	b	408e8c <ferror@plt+0x4e0c>
  408e80:	ldr	x21, [x23, x19, lsl #3]
  408e84:	add	x19, x19, #0x1
  408e88:	cbz	x21, 408eb0 <ferror@plt+0x4e30>
  408e8c:	mov	x0, x21
  408e90:	mov	x1, x20
  408e94:	mov	x2, x22
  408e98:	bl	403900 <strncmp@plt>
  408e9c:	cbnz	w0, 408e80 <ferror@plt+0x4e00>
  408ea0:	ldrb	w8, [x21, x22]
  408ea4:	cmp	w8, #0x3d
  408ea8:	b.ne	408e80 <ferror@plt+0x4e00>  // b.any
  408eac:	b	408eb4 <ferror@plt+0x4e34>
  408eb0:	mov	w19, #0xffffffff            	// #-1
  408eb4:	mov	w0, w19
  408eb8:	ldp	x20, x19, [sp, #48]
  408ebc:	ldp	x22, x21, [sp, #32]
  408ec0:	ldr	x23, [sp, #16]
  408ec4:	ldp	x29, x30, [sp], #64
  408ec8:	ret
  408ecc:	stp	x29, x30, [sp, #-48]!
  408ed0:	stp	x22, x21, [sp, #16]
  408ed4:	stp	x20, x19, [sp, #32]
  408ed8:	mov	x29, sp
  408edc:	cbz	x1, 408fa0 <ferror@plt+0x4f20>
  408ee0:	mov	x21, x1
  408ee4:	mov	x19, x0
  408ee8:	mov	w1, #0x3d                  	// #61
  408eec:	mov	x0, x21
  408ef0:	mov	w22, w3
  408ef4:	mov	x20, x2
  408ef8:	bl	403d30 <strchr@plt>
  408efc:	cbnz	x0, 408fbc <ferror@plt+0x4f3c>
  408f00:	mov	x0, x19
  408f04:	mov	x1, x21
  408f08:	bl	408e40 <ferror@plt+0x4dc0>
  408f0c:	cmn	w0, #0x1
  408f10:	b.eq	408f40 <ferror@plt+0x4ec0>  // b.none
  408f14:	cbz	w22, 408f8c <ferror@plt+0x4f0c>
  408f18:	sbfiz	x22, x0, #3, #32
  408f1c:	ldr	x0, [x19, x22]
  408f20:	bl	41249c <ferror@plt+0xe41c>
  408f24:	adrp	x0, 439000 <ferror@plt+0x34f80>
  408f28:	add	x0, x0, #0x58d
  408f2c:	mov	x1, x21
  408f30:	mov	x2, x20
  408f34:	bl	41d06c <ferror@plt+0x18fec>
  408f38:	str	x0, [x19, x22]
  408f3c:	b	408f8c <ferror@plt+0x4f0c>
  408f40:	cbz	x19, 408f54 <ferror@plt+0x4ed4>
  408f44:	mov	x0, x19
  408f48:	bl	41ef3c <ferror@plt+0x1aebc>
  408f4c:	mov	w22, w0
  408f50:	b	408f58 <ferror@plt+0x4ed8>
  408f54:	mov	w22, wzr
  408f58:	add	w8, w22, #0x2
  408f5c:	sxtw	x1, w8
  408f60:	mov	w2, #0x8                   	// #8
  408f64:	mov	x0, x19
  408f68:	bl	412630 <ferror@plt+0xe5b0>
  408f6c:	mov	x19, x0
  408f70:	adrp	x0, 439000 <ferror@plt+0x34f80>
  408f74:	add	x0, x0, #0x58d
  408f78:	mov	x1, x21
  408f7c:	mov	x2, x20
  408f80:	bl	41d06c <ferror@plt+0x18fec>
  408f84:	add	x8, x19, w22, sxtw #3
  408f88:	stp	x0, xzr, [x8]
  408f8c:	mov	x0, x19
  408f90:	ldp	x20, x19, [sp, #32]
  408f94:	ldp	x22, x21, [sp, #16]
  408f98:	ldp	x29, x30, [sp], #48
  408f9c:	ret
  408fa0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408fa4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408fa8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408fac:	add	x0, x0, #0xb6
  408fb0:	add	x1, x1, #0x523
  408fb4:	add	x2, x2, #0x512
  408fb8:	b	408fd4 <ferror@plt+0x4f54>
  408fbc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  408fc0:	adrp	x1, 439000 <ferror@plt+0x34f80>
  408fc4:	adrp	x2, 439000 <ferror@plt+0x34f80>
  408fc8:	add	x0, x0, #0xb6
  408fcc:	add	x1, x1, #0x523
  408fd0:	add	x2, x2, #0x56e
  408fd4:	bl	413114 <ferror@plt+0xf094>
  408fd8:	mov	x19, xzr
  408fdc:	b	408f8c <ferror@plt+0x4f0c>
  408fe0:	stp	x29, x30, [sp, #-32]!
  408fe4:	stp	x20, x19, [sp, #16]
  408fe8:	mov	x29, sp
  408fec:	cbz	x1, 409028 <ferror@plt+0x4fa8>
  408ff0:	mov	x20, x1
  408ff4:	mov	x19, x0
  408ff8:	mov	w1, #0x3d                  	// #61
  408ffc:	mov	x0, x20
  409000:	bl	403d30 <strchr@plt>
  409004:	cbnz	x0, 409044 <ferror@plt+0x4fc4>
  409008:	cbz	x19, 409018 <ferror@plt+0x4f98>
  40900c:	mov	x0, x19
  409010:	mov	x1, x20
  409014:	bl	409068 <ferror@plt+0x4fe8>
  409018:	mov	x0, x19
  40901c:	ldp	x20, x19, [sp, #16]
  409020:	ldp	x29, x30, [sp], #32
  409024:	ret
  409028:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40902c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409030:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409034:	add	x0, x0, #0xb6
  409038:	add	x1, x1, #0x593
  40903c:	add	x2, x2, #0x512
  409040:	b	40905c <ferror@plt+0x4fdc>
  409044:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409048:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40904c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409050:	add	x0, x0, #0xb6
  409054:	add	x1, x1, #0x593
  409058:	add	x2, x2, #0x56e
  40905c:	bl	413114 <ferror@plt+0xf094>
  409060:	mov	x19, xzr
  409064:	b	409018 <ferror@plt+0x4f98>
  409068:	stp	x29, x30, [sp, #-64]!
  40906c:	stp	x24, x23, [sp, #16]
  409070:	stp	x22, x21, [sp, #32]
  409074:	stp	x20, x19, [sp, #48]
  409078:	ldr	x22, [x0]
  40907c:	mov	x19, x0
  409080:	mov	x23, x0
  409084:	mov	x29, sp
  409088:	cbz	x22, 4090e8 <ferror@plt+0x5068>
  40908c:	mov	x0, x1
  409090:	mov	x20, x1
  409094:	bl	403590 <strlen@plt>
  409098:	sxtw	x21, w0
  40909c:	add	x24, x19, #0x8
  4090a0:	mov	x23, x19
  4090a4:	b	4090b8 <ferror@plt+0x5038>
  4090a8:	ldur	x8, [x24, #-8]
  4090ac:	str	x8, [x23], #8
  4090b0:	ldr	x22, [x24], #8
  4090b4:	cbz	x22, 4090e8 <ferror@plt+0x5068>
  4090b8:	mov	x0, x22
  4090bc:	mov	x1, x20
  4090c0:	mov	x2, x21
  4090c4:	bl	403900 <strncmp@plt>
  4090c8:	cbnz	w0, 4090a8 <ferror@plt+0x5028>
  4090cc:	ldrb	w8, [x22, x21]
  4090d0:	cmp	w8, #0x3d
  4090d4:	b.ne	4090a8 <ferror@plt+0x5028>  // b.any
  4090d8:	mov	x0, x22
  4090dc:	bl	41249c <ferror@plt+0xe41c>
  4090e0:	ldr	x22, [x24], #8
  4090e4:	cbnz	x22, 4090b8 <ferror@plt+0x5038>
  4090e8:	str	xzr, [x23]
  4090ec:	mov	x0, x19
  4090f0:	ldp	x20, x19, [sp, #48]
  4090f4:	ldp	x22, x21, [sp, #32]
  4090f8:	ldp	x24, x23, [sp, #16]
  4090fc:	ldp	x29, x30, [sp], #64
  409100:	ret
  409104:	stp	x29, x30, [sp, #-16]!
  409108:	mov	x29, sp
  40910c:	cbz	x0, 40911c <ferror@plt+0x509c>
  409110:	bl	403f90 <getenv@plt>
  409114:	ldp	x29, x30, [sp], #16
  409118:	ret
  40911c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409120:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409124:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409128:	add	x0, x0, #0xb6
  40912c:	add	x1, x1, #0x5c7
  409130:	add	x2, x2, #0x512
  409134:	bl	413114 <ferror@plt+0xf094>
  409138:	mov	x0, xzr
  40913c:	ldp	x29, x30, [sp], #16
  409140:	ret
  409144:	stp	x29, x30, [sp, #-48]!
  409148:	str	x21, [sp, #16]
  40914c:	stp	x20, x19, [sp, #32]
  409150:	mov	x29, sp
  409154:	cbz	x0, 409198 <ferror@plt+0x5118>
  409158:	mov	x20, x1
  40915c:	mov	w1, #0x3d                  	// #61
  409160:	mov	w19, w2
  409164:	mov	x21, x0
  409168:	bl	403d30 <strchr@plt>
  40916c:	cbnz	x0, 4091b4 <ferror@plt+0x5134>
  409170:	mov	x0, x21
  409174:	mov	x1, x20
  409178:	mov	w2, w19
  40917c:	bl	403670 <setenv@plt>
  409180:	cmp	w0, #0x0
  409184:	cset	w0, eq  // eq = none
  409188:	ldp	x20, x19, [sp, #32]
  40918c:	ldr	x21, [sp, #16]
  409190:	ldp	x29, x30, [sp], #48
  409194:	ret
  409198:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40919c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  4091a0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  4091a4:	add	x0, x0, #0xb6
  4091a8:	add	x1, x1, #0x5ec
  4091ac:	add	x2, x2, #0x512
  4091b0:	b	4091cc <ferror@plt+0x514c>
  4091b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4091b8:	adrp	x1, 439000 <ferror@plt+0x34f80>
  4091bc:	adrp	x2, 439000 <ferror@plt+0x34f80>
  4091c0:	add	x0, x0, #0xb6
  4091c4:	add	x1, x1, #0x5ec
  4091c8:	add	x2, x2, #0x56e
  4091cc:	bl	413114 <ferror@plt+0xf094>
  4091d0:	mov	w0, wzr
  4091d4:	b	409188 <ferror@plt+0x5108>
  4091d8:	stp	x29, x30, [sp, #-32]!
  4091dc:	str	x19, [sp, #16]
  4091e0:	mov	x29, sp
  4091e4:	cbz	x0, 40920c <ferror@plt+0x518c>
  4091e8:	mov	w1, #0x3d                  	// #61
  4091ec:	mov	x19, x0
  4091f0:	bl	403d30 <strchr@plt>
  4091f4:	cbnz	x0, 40922c <ferror@plt+0x51ac>
  4091f8:	mov	x0, x19
  4091fc:	bl	403e00 <unsetenv@plt>
  409200:	ldr	x19, [sp, #16]
  409204:	ldp	x29, x30, [sp], #32
  409208:	ret
  40920c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409210:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409214:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409218:	add	x0, x0, #0xb6
  40921c:	add	x1, x1, #0x626
  409220:	add	x2, x2, #0x512
  409224:	bl	413114 <ferror@plt+0xf094>
  409228:	b	409200 <ferror@plt+0x5180>
  40922c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409230:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409234:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409238:	add	x0, x0, #0xb6
  40923c:	add	x1, x1, #0x626
  409240:	add	x2, x2, #0x56e
  409244:	bl	413114 <ferror@plt+0xf094>
  409248:	b	409200 <ferror@plt+0x5180>
  40924c:	stp	x29, x30, [sp, #-64]!
  409250:	stp	x22, x21, [sp, #32]
  409254:	adrp	x21, 489000 <ferror@plt+0x84f80>
  409258:	ldr	x0, [x21, #2328]
  40925c:	stp	x24, x23, [sp, #16]
  409260:	stp	x20, x19, [sp, #48]
  409264:	mov	x29, sp
  409268:	bl	41ef3c <ferror@plt+0x1aebc>
  40926c:	add	w8, w0, #0x1
  409270:	mov	w20, w0
  409274:	sxtw	x0, w8
  409278:	mov	w1, #0x8                   	// #8
  40927c:	bl	4125f0 <ferror@plt+0xe570>
  409280:	cmp	w20, #0x1
  409284:	mov	x19, x0
  409288:	b.lt	4092e0 <ferror@plt+0x5260>  // b.tstop
  40928c:	mov	w8, w20
  409290:	mov	x23, xzr
  409294:	mov	w22, wzr
  409298:	lsl	x24, x8, #3
  40929c:	b	4092ac <ferror@plt+0x522c>
  4092a0:	add	x23, x23, #0x8
  4092a4:	cmp	x24, x23
  4092a8:	b.eq	4092e4 <ferror@plt+0x5264>  // b.none
  4092ac:	ldr	x8, [x21, #2328]
  4092b0:	mov	w1, #0x3d                  	// #61
  4092b4:	ldr	x20, [x8, x23]
  4092b8:	mov	x0, x20
  4092bc:	bl	403d30 <strchr@plt>
  4092c0:	cbz	x0, 4092a0 <ferror@plt+0x5220>
  4092c4:	sub	x1, x0, x20
  4092c8:	mov	x0, x20
  4092cc:	bl	41cf4c <ferror@plt+0x18ecc>
  4092d0:	add	w8, w22, #0x1
  4092d4:	str	x0, [x19, w22, sxtw #3]
  4092d8:	mov	w22, w8
  4092dc:	b	4092a0 <ferror@plt+0x5220>
  4092e0:	mov	w22, wzr
  4092e4:	str	xzr, [x19, w22, sxtw #3]
  4092e8:	mov	x0, x19
  4092ec:	ldp	x20, x19, [sp, #48]
  4092f0:	ldp	x22, x21, [sp, #32]
  4092f4:	ldp	x24, x23, [sp, #16]
  4092f8:	ldp	x29, x30, [sp], #64
  4092fc:	ret
  409300:	stp	x29, x30, [sp, #-16]!
  409304:	adrp	x8, 489000 <ferror@plt+0x84f80>
  409308:	ldr	x0, [x8, #2328]
  40930c:	mov	x29, sp
  409310:	bl	41e70c <ferror@plt+0x1a68c>
  409314:	ldp	x29, x30, [sp], #16
  409318:	ret
  40931c:	sub	sp, sp, #0x60
  409320:	stp	x22, x21, [sp, #64]
  409324:	stp	x20, x19, [sp, #80]
  409328:	mov	x20, x3
  40932c:	mov	x19, x2
  409330:	mov	w21, w1
  409334:	mov	w22, w0
  409338:	stp	x29, x30, [sp, #32]
  40933c:	str	x23, [sp, #48]
  409340:	add	x29, sp, #0x20
  409344:	cbz	w0, 409390 <ferror@plt+0x5310>
  409348:	cbz	x19, 4093bc <ferror@plt+0x533c>
  40934c:	mov	w0, #0x10                  	// #16
  409350:	bl	41a9a8 <ferror@plt+0x16928>
  409354:	stp	w22, w21, [x0]
  409358:	ldp	q1, q0, [x20]
  40935c:	mov	x23, x0
  409360:	mov	x1, sp
  409364:	mov	x0, x19
  409368:	stp	q1, q0, [sp]
  40936c:	bl	41d030 <ferror@plt+0x18fb0>
  409370:	str	x0, [x23, #8]
  409374:	mov	x0, x23
  409378:	ldp	x20, x19, [sp, #80]
  40937c:	ldp	x22, x21, [sp, #64]
  409380:	ldr	x23, [sp, #48]
  409384:	ldp	x29, x30, [sp, #32]
  409388:	add	sp, sp, #0x60
  40938c:	ret
  409390:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409394:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409398:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40939c:	adrp	x4, 439000 <ferror@plt+0x34f80>
  4093a0:	add	x0, x0, #0xb6
  4093a4:	add	x1, x1, #0x645
  4093a8:	add	x3, x3, #0x64e
  4093ac:	add	x4, x4, #0x725
  4093b0:	mov	w2, #0x186                 	// #390
  4093b4:	bl	413bc8 <ferror@plt+0xfb48>
  4093b8:	cbnz	x19, 40934c <ferror@plt+0x52cc>
  4093bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4093c0:	adrp	x1, 439000 <ferror@plt+0x34f80>
  4093c4:	adrp	x3, 439000 <ferror@plt+0x34f80>
  4093c8:	adrp	x4, 438000 <ferror@plt+0x33f80>
  4093cc:	add	x0, x0, #0xb6
  4093d0:	add	x1, x1, #0x645
  4093d4:	add	x3, x3, #0x64e
  4093d8:	add	x4, x4, #0x192
  4093dc:	mov	w2, #0x187                 	// #391
  4093e0:	bl	413bc8 <ferror@plt+0xfb48>
  4093e4:	b	40934c <ferror@plt+0x52cc>
  4093e8:	sub	sp, sp, #0x100
  4093ec:	stp	x29, x30, [sp, #240]
  4093f0:	add	x29, sp, #0xf0
  4093f4:	stp	x3, x4, [x29, #-104]
  4093f8:	stp	x5, x6, [x29, #-88]
  4093fc:	stur	x7, [x29, #-72]
  409400:	stp	q1, q2, [sp, #16]
  409404:	stp	q3, q4, [sp, #48]
  409408:	str	q0, [sp]
  40940c:	stp	q5, q6, [sp, #80]
  409410:	str	q7, [sp, #112]
  409414:	cbz	x2, 40945c <ferror@plt+0x53dc>
  409418:	cbz	w0, 409478 <ferror@plt+0x53f8>
  40941c:	mov	x8, #0xffffffffffffffd8    	// #-40
  409420:	mov	x10, sp
  409424:	sub	x11, x29, #0x68
  409428:	movk	x8, #0xff80, lsl #32
  40942c:	add	x9, x29, #0x10
  409430:	add	x10, x10, #0x80
  409434:	add	x11, x11, #0x28
  409438:	stp	x10, x8, [x29, #-16]
  40943c:	stp	x9, x11, [x29, #-32]
  409440:	ldp	q0, q1, [x29, #-32]
  409444:	sub	x3, x29, #0x40
  409448:	stp	q0, q1, [x29, #-64]
  40944c:	bl	40931c <ferror@plt+0x529c>
  409450:	ldp	x29, x30, [sp, #240]
  409454:	add	sp, sp, #0x100
  409458:	ret
  40945c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409460:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409464:	adrp	x2, 438000 <ferror@plt+0x33f80>
  409468:	add	x0, x0, #0xb6
  40946c:	add	x1, x1, #0x661
  409470:	add	x2, x2, #0x192
  409474:	b	409490 <ferror@plt+0x5410>
  409478:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40947c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409480:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409484:	add	x0, x0, #0xb6
  409488:	add	x1, x1, #0x661
  40948c:	add	x2, x2, #0x725
  409490:	bl	413114 <ferror@plt+0xf094>
  409494:	mov	x0, xzr
  409498:	b	409450 <ferror@plt+0x53d0>
  40949c:	stp	x29, x30, [sp, #-48]!
  4094a0:	stp	x22, x21, [sp, #16]
  4094a4:	stp	x20, x19, [sp, #32]
  4094a8:	mov	x29, sp
  4094ac:	cbz	x2, 4094f0 <ferror@plt+0x5470>
  4094b0:	mov	w22, w0
  4094b4:	cbz	w0, 40950c <ferror@plt+0x548c>
  4094b8:	mov	w0, #0x10                  	// #16
  4094bc:	mov	x19, x2
  4094c0:	mov	w20, w1
  4094c4:	bl	41a9a8 <ferror@plt+0x16928>
  4094c8:	mov	x21, x0
  4094cc:	stp	w22, w20, [x0]
  4094d0:	mov	x0, x19
  4094d4:	bl	41cea8 <ferror@plt+0x18e28>
  4094d8:	str	x0, [x21, #8]
  4094dc:	mov	x0, x21
  4094e0:	ldp	x20, x19, [sp, #32]
  4094e4:	ldp	x22, x21, [sp, #16]
  4094e8:	ldp	x29, x30, [sp], #48
  4094ec:	ret
  4094f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4094f4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  4094f8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  4094fc:	add	x0, x0, #0xb6
  409500:	add	x1, x1, #0x697
  409504:	add	x2, x2, #0x738
  409508:	b	409524 <ferror@plt+0x54a4>
  40950c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409510:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409514:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409518:	add	x0, x0, #0xb6
  40951c:	add	x1, x1, #0x697
  409520:	add	x2, x2, #0x725
  409524:	bl	413114 <ferror@plt+0xf094>
  409528:	mov	x21, xzr
  40952c:	b	4094dc <ferror@plt+0x545c>
  409530:	stp	x29, x30, [sp, #-32]!
  409534:	str	x19, [sp, #16]
  409538:	mov	x29, sp
  40953c:	cbz	x0, 409564 <ferror@plt+0x54e4>
  409540:	mov	x19, x0
  409544:	ldr	x0, [x0, #8]
  409548:	bl	41249c <ferror@plt+0xe41c>
  40954c:	mov	w0, #0x10                  	// #16
  409550:	mov	x1, x19
  409554:	bl	41ad98 <ferror@plt+0x16d18>
  409558:	ldr	x19, [sp, #16]
  40955c:	ldp	x29, x30, [sp], #32
  409560:	ret
  409564:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409568:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40956c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  409570:	add	x0, x0, #0xb6
  409574:	add	x1, x1, #0x6d0
  409578:	add	x2, x2, #0x894
  40957c:	bl	413114 <ferror@plt+0xf094>
  409580:	b	409558 <ferror@plt+0x54d8>
  409584:	stp	x29, x30, [sp, #-32]!
  409588:	stp	x20, x19, [sp, #16]
  40958c:	mov	x29, sp
  409590:	cbz	x0, 4095d8 <ferror@plt+0x5558>
  409594:	ldr	w8, [x0]
  409598:	mov	x19, x0
  40959c:	cbz	w8, 4095fc <ferror@plt+0x557c>
  4095a0:	ldr	x8, [x19, #8]
  4095a4:	cbz	x8, 40962c <ferror@plt+0x55ac>
  4095a8:	mov	w0, #0x10                  	// #16
  4095ac:	bl	41a9a8 <ferror@plt+0x16928>
  4095b0:	ldr	q0, [x19]
  4095b4:	mov	x20, x0
  4095b8:	str	q0, [x0]
  4095bc:	ldr	x0, [x19, #8]
  4095c0:	bl	41cea8 <ferror@plt+0x18e28>
  4095c4:	str	x0, [x20, #8]
  4095c8:	mov	x0, x20
  4095cc:	ldp	x20, x19, [sp, #16]
  4095d0:	ldp	x29, x30, [sp], #32
  4095d4:	ret
  4095d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4095dc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  4095e0:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4095e4:	add	x0, x0, #0xb6
  4095e8:	add	x1, x1, #0x6ec
  4095ec:	add	x2, x2, #0x894
  4095f0:	bl	413114 <ferror@plt+0xf094>
  4095f4:	mov	x20, xzr
  4095f8:	b	4095c8 <ferror@plt+0x5548>
  4095fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409600:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409604:	adrp	x3, 439000 <ferror@plt+0x34f80>
  409608:	adrp	x4, 439000 <ferror@plt+0x34f80>
  40960c:	add	x0, x0, #0xb6
  409610:	add	x1, x1, #0x645
  409614:	add	x3, x3, #0x711
  409618:	add	x4, x4, #0x71e
  40961c:	mov	w2, #0x1f0                 	// #496
  409620:	bl	413bc8 <ferror@plt+0xfb48>
  409624:	ldr	x8, [x19, #8]
  409628:	cbnz	x8, 4095a8 <ferror@plt+0x5528>
  40962c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409630:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409634:	adrp	x3, 439000 <ferror@plt+0x34f80>
  409638:	adrp	x4, 439000 <ferror@plt+0x34f80>
  40963c:	add	x0, x0, #0xb6
  409640:	add	x1, x1, #0x645
  409644:	add	x3, x3, #0x711
  409648:	add	x4, x4, #0x731
  40964c:	mov	w2, #0x1f1                 	// #497
  409650:	bl	413bc8 <ferror@plt+0xfb48>
  409654:	b	4095a8 <ferror@plt+0x5528>
  409658:	cbz	x0, 409674 <ferror@plt+0x55f4>
  40965c:	ldr	w8, [x0]
  409660:	cmp	w8, w1
  409664:	b.ne	409678 <ferror@plt+0x55f8>  // b.any
  409668:	ldr	w8, [x0, #4]
  40966c:	cmp	w8, w2
  409670:	cset	w0, eq  // eq = none
  409674:	ret
  409678:	mov	w0, wzr
  40967c:	ret
  409680:	sub	sp, sp, #0x100
  409684:	stp	x29, x30, [sp, #224]
  409688:	add	x29, sp, #0xe0
  40968c:	str	x19, [sp, #240]
  409690:	stp	x4, x5, [x29, #-96]
  409694:	stp	x6, x7, [x29, #-80]
  409698:	stp	q0, q1, [sp]
  40969c:	stp	q2, q3, [sp, #32]
  4096a0:	stp	q4, q5, [sp, #64]
  4096a4:	stp	q6, q7, [sp, #96]
  4096a8:	cbz	x0, 40970c <ferror@plt+0x568c>
  4096ac:	mov	x9, #0xffffffffffffffe0    	// #-32
  4096b0:	mov	x11, sp
  4096b4:	sub	x12, x29, #0x60
  4096b8:	movk	x9, #0xff80, lsl #32
  4096bc:	add	x10, x29, #0x20
  4096c0:	add	x11, x11, #0x80
  4096c4:	add	x12, x12, #0x20
  4096c8:	stp	x11, x9, [x29, #-16]
  4096cc:	stp	x10, x12, [x29, #-32]
  4096d0:	ldp	q0, q1, [x29, #-32]
  4096d4:	mov	x8, x3
  4096d8:	mov	x19, x0
  4096dc:	sub	x3, x29, #0x40
  4096e0:	mov	w0, w1
  4096e4:	mov	w1, w2
  4096e8:	mov	x2, x8
  4096ec:	stp	q0, q1, [x29, #-64]
  4096f0:	bl	40931c <ferror@plt+0x529c>
  4096f4:	ldr	x8, [x19]
  4096f8:	cbz	x8, 409708 <ferror@plt+0x5688>
  4096fc:	ldr	x1, [x0, #8]
  409700:	bl	40971c <ferror@plt+0x569c>
  409704:	b	40970c <ferror@plt+0x568c>
  409708:	str	x0, [x19]
  40970c:	ldr	x19, [sp, #240]
  409710:	ldp	x29, x30, [sp, #224]
  409714:	add	sp, sp, #0x100
  409718:	ret
  40971c:	sub	sp, sp, #0x120
  409720:	stp	x29, x30, [sp, #256]
  409724:	add	x29, sp, #0x100
  409728:	mov	x8, #0xffffffffffffffc8    	// #-56
  40972c:	mov	x9, sp
  409730:	sub	x10, x29, #0x78
  409734:	movk	x8, #0xff80, lsl #32
  409738:	add	x11, x29, #0x20
  40973c:	add	x9, x9, #0x80
  409740:	add	x10, x10, #0x38
  409744:	stp	x9, x8, [x29, #-16]
  409748:	stp	x11, x10, [x29, #-32]
  40974c:	stp	x1, x2, [x29, #-120]
  409750:	stp	x3, x4, [x29, #-104]
  409754:	stp	x5, x6, [x29, #-88]
  409758:	stur	x7, [x29, #-72]
  40975c:	stp	q0, q1, [sp]
  409760:	ldp	q0, q1, [x29, #-32]
  409764:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409768:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40976c:	add	x0, x0, #0xb6
  409770:	add	x2, x2, #0x748
  409774:	sub	x3, x29, #0x40
  409778:	mov	w1, #0x10                  	// #16
  40977c:	str	x28, [sp, #272]
  409780:	stp	q2, q3, [sp, #32]
  409784:	stp	q4, q5, [sp, #64]
  409788:	stp	q6, q7, [sp, #96]
  40978c:	stp	q0, q1, [x29, #-64]
  409790:	bl	41336c <ferror@plt+0xf2ec>
  409794:	ldr	x28, [sp, #272]
  409798:	ldp	x29, x30, [sp, #256]
  40979c:	add	sp, sp, #0x120
  4097a0:	ret
  4097a4:	stp	x29, x30, [sp, #-32]!
  4097a8:	str	x19, [sp, #16]
  4097ac:	mov	x29, sp
  4097b0:	cbz	x0, 4097e0 <ferror@plt+0x5760>
  4097b4:	mov	x19, x0
  4097b8:	mov	w0, w1
  4097bc:	mov	w1, w2
  4097c0:	mov	x2, x3
  4097c4:	bl	40949c <ferror@plt+0x541c>
  4097c8:	ldr	x8, [x19]
  4097cc:	cbz	x8, 4097dc <ferror@plt+0x575c>
  4097d0:	ldr	x1, [x0, #8]
  4097d4:	bl	40971c <ferror@plt+0x569c>
  4097d8:	b	4097e0 <ferror@plt+0x5760>
  4097dc:	str	x0, [x19]
  4097e0:	ldr	x19, [sp, #16]
  4097e4:	ldp	x29, x30, [sp], #32
  4097e8:	ret
  4097ec:	stp	x29, x30, [sp, #-16]!
  4097f0:	mov	x29, sp
  4097f4:	cbz	x1, 409830 <ferror@plt+0x57b0>
  4097f8:	cbz	x0, 409814 <ferror@plt+0x5794>
  4097fc:	ldr	x8, [x0]
  409800:	cbz	x8, 409824 <ferror@plt+0x57a4>
  409804:	ldr	x1, [x1, #8]
  409808:	bl	40971c <ferror@plt+0x569c>
  40980c:	ldp	x29, x30, [sp], #16
  409810:	ret
  409814:	mov	x0, x1
  409818:	bl	409530 <ferror@plt+0x54b0>
  40981c:	ldp	x29, x30, [sp], #16
  409820:	ret
  409824:	str	x1, [x0]
  409828:	ldp	x29, x30, [sp], #16
  40982c:	ret
  409830:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409834:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409838:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40983c:	add	x0, x0, #0xb6
  409840:	add	x1, x1, #0x80e
  409844:	add	x2, x2, #0x83a
  409848:	bl	413114 <ferror@plt+0xf094>
  40984c:	ldp	x29, x30, [sp], #16
  409850:	ret
  409854:	stp	x29, x30, [sp, #-32]!
  409858:	str	x19, [sp, #16]
  40985c:	mov	x29, sp
  409860:	cbz	x0, 409878 <ferror@plt+0x57f8>
  409864:	mov	x19, x0
  409868:	ldr	x0, [x0]
  40986c:	cbz	x0, 409878 <ferror@plt+0x57f8>
  409870:	bl	409530 <ferror@plt+0x54b0>
  409874:	str	xzr, [x19]
  409878:	ldr	x19, [sp, #16]
  40987c:	ldp	x29, x30, [sp], #32
  409880:	ret
  409884:	sub	sp, sp, #0x100
  409888:	stp	x29, x30, [sp, #240]
  40988c:	add	x29, sp, #0xf0
  409890:	stp	x2, x3, [x29, #-112]
  409894:	stp	x4, x5, [x29, #-96]
  409898:	stp	x6, x7, [x29, #-80]
  40989c:	stp	q1, q2, [sp, #16]
  4098a0:	stp	q3, q4, [sp, #48]
  4098a4:	str	q0, [sp]
  4098a8:	stp	q5, q6, [sp, #80]
  4098ac:	str	q7, [sp, #112]
  4098b0:	cbz	x0, 4098f8 <ferror@plt+0x5878>
  4098b4:	ldr	x8, [x0]
  4098b8:	cbz	x8, 4098f8 <ferror@plt+0x5878>
  4098bc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4098c0:	mov	x10, sp
  4098c4:	movk	x8, #0xff80, lsl #32
  4098c8:	add	x10, x10, #0x80
  4098cc:	stp	x10, x8, [x29, #-16]
  4098d0:	sub	x8, x29, #0x70
  4098d4:	add	x9, x29, #0x10
  4098d8:	add	x8, x8, #0x30
  4098dc:	stp	x9, x8, [x29, #-32]
  4098e0:	ldr	x8, [x0]
  4098e4:	ldp	q0, q1, [x29, #-32]
  4098e8:	sub	x2, x29, #0x40
  4098ec:	add	x0, x8, #0x8
  4098f0:	stp	q0, q1, [x29, #-64]
  4098f4:	bl	409904 <ferror@plt+0x5884>
  4098f8:	ldp	x29, x30, [sp, #240]
  4098fc:	add	sp, sp, #0x100
  409900:	ret
  409904:	sub	sp, sp, #0x50
  409908:	stp	x29, x30, [sp, #32]
  40990c:	str	x21, [sp, #48]
  409910:	stp	x20, x19, [sp, #64]
  409914:	ldp	q1, q0, [x2]
  409918:	mov	x8, x1
  40991c:	mov	x19, x0
  409920:	mov	x1, sp
  409924:	mov	x0, x8
  409928:	add	x29, sp, #0x20
  40992c:	stp	q1, q0, [sp]
  409930:	bl	41d030 <ferror@plt+0x18fb0>
  409934:	ldr	x20, [x19]
  409938:	mov	x2, xzr
  40993c:	mov	x21, x0
  409940:	mov	x1, x20
  409944:	bl	41d0e0 <ferror@plt+0x19060>
  409948:	str	x0, [x19]
  40994c:	mov	x0, x20
  409950:	bl	41249c <ferror@plt+0xe41c>
  409954:	mov	x0, x21
  409958:	bl	41249c <ferror@plt+0xe41c>
  40995c:	ldp	x20, x19, [sp, #64]
  409960:	ldr	x21, [sp, #48]
  409964:	ldp	x29, x30, [sp, #32]
  409968:	add	sp, sp, #0x50
  40996c:	ret
  409970:	sub	sp, sp, #0x120
  409974:	stp	x29, x30, [sp, #240]
  409978:	add	x29, sp, #0xf0
  40997c:	str	x28, [sp, #256]
  409980:	stp	x20, x19, [sp, #272]
  409984:	mov	x19, x2
  409988:	mov	x20, x0
  40998c:	stp	x3, x4, [x29, #-104]
  409990:	stp	x5, x6, [x29, #-88]
  409994:	stur	x7, [x29, #-72]
  409998:	stp	q1, q2, [sp, #16]
  40999c:	stp	q3, q4, [sp, #48]
  4099a0:	str	q0, [sp]
  4099a4:	stp	q5, q6, [sp, #80]
  4099a8:	str	q7, [sp, #112]
  4099ac:	bl	4097ec <ferror@plt+0x576c>
  4099b0:	cbz	x20, 4099fc <ferror@plt+0x597c>
  4099b4:	ldr	x8, [x20]
  4099b8:	cbz	x8, 4099fc <ferror@plt+0x597c>
  4099bc:	mov	x8, #0xffffffffffffffd8    	// #-40
  4099c0:	mov	x10, sp
  4099c4:	movk	x8, #0xff80, lsl #32
  4099c8:	add	x10, x10, #0x80
  4099cc:	stp	x10, x8, [x29, #-16]
  4099d0:	sub	x8, x29, #0x68
  4099d4:	add	x9, x29, #0x30
  4099d8:	add	x8, x8, #0x28
  4099dc:	stp	x9, x8, [x29, #-32]
  4099e0:	ldr	x8, [x20]
  4099e4:	ldp	q0, q1, [x29, #-32]
  4099e8:	sub	x2, x29, #0x40
  4099ec:	mov	x1, x19
  4099f0:	add	x0, x8, #0x8
  4099f4:	stp	q0, q1, [x29, #-64]
  4099f8:	bl	409904 <ferror@plt+0x5884>
  4099fc:	ldp	x20, x19, [sp, #272]
  409a00:	ldr	x28, [sp, #256]
  409a04:	ldp	x29, x30, [sp, #240]
  409a08:	add	sp, sp, #0x120
  409a0c:	ret
  409a10:	stp	x29, x30, [sp, #-64]!
  409a14:	stp	x24, x23, [sp, #16]
  409a18:	stp	x22, x21, [sp, #32]
  409a1c:	stp	x20, x19, [sp, #48]
  409a20:	mov	x29, sp
  409a24:	cbz	x0, 409aec <ferror@plt+0x5a6c>
  409a28:	ldrb	w8, [x0]
  409a2c:	cbz	w8, 409aec <ferror@plt+0x5a6c>
  409a30:	mov	w19, w1
  409a34:	bl	41cea8 <ferror@plt+0x18e28>
  409a38:	mov	x20, x0
  409a3c:	bl	409b38 <ferror@plt+0x5ab8>
  409a40:	mov	x21, x20
  409a44:	cbz	w0, 409a54 <ferror@plt+0x59d4>
  409a48:	mov	x0, x20
  409a4c:	bl	409b80 <ferror@plt+0x5b00>
  409a50:	mov	x21, x0
  409a54:	mov	w23, #0x2f                  	// #47
  409a58:	b	409a60 <ferror@plt+0x59e0>
  409a5c:	add	x21, x21, #0x1
  409a60:	ldrb	w8, [x21]
  409a64:	cbz	w8, 409a78 <ferror@plt+0x59f8>
  409a68:	cmp	w8, #0x2f
  409a6c:	b.ne	409a5c <ferror@plt+0x59dc>  // b.any
  409a70:	strb	wzr, [x21]
  409a74:	b	409a7c <ferror@plt+0x59fc>
  409a78:	mov	x21, xzr
  409a7c:	mov	w1, #0x10                  	// #16
  409a80:	mov	x0, x20
  409a84:	bl	409bd8 <ferror@plt+0x5b58>
  409a88:	cbz	w0, 409aa0 <ferror@plt+0x5a20>
  409a8c:	mov	w1, #0x4                   	// #4
  409a90:	mov	x0, x20
  409a94:	bl	409bd8 <ferror@plt+0x5b58>
  409a98:	cbnz	w0, 409ac4 <ferror@plt+0x5a44>
  409a9c:	b	409b10 <ferror@plt+0x5a90>
  409aa0:	mov	x0, x20
  409aa4:	mov	w1, w19
  409aa8:	bl	404020 <mkdir@plt>
  409aac:	cmn	w0, #0x1
  409ab0:	b.ne	409ac4 <ferror@plt+0x5a44>  // b.any
  409ab4:	bl	403f80 <__errno_location@plt>
  409ab8:	ldr	w24, [x0]
  409abc:	cmp	w24, #0x11
  409ac0:	b.ne	409b24 <ferror@plt+0x5aa4>  // b.any
  409ac4:	cbz	x21, 409ad8 <ferror@plt+0x5a58>
  409ac8:	strb	w23, [x21]
  409acc:	ldrb	w8, [x21, #1]!
  409ad0:	cmp	w8, #0x2f
  409ad4:	b.eq	409acc <ferror@plt+0x5a4c>  // b.none
  409ad8:	cbnz	x21, 409a60 <ferror@plt+0x59e0>
  409adc:	mov	x0, x20
  409ae0:	bl	41249c <ferror@plt+0xe41c>
  409ae4:	mov	w0, wzr
  409ae8:	b	409afc <ferror@plt+0x5a7c>
  409aec:	bl	403f80 <__errno_location@plt>
  409af0:	mov	w8, #0x16                  	// #22
  409af4:	str	w8, [x0]
  409af8:	mov	w0, #0xffffffff            	// #-1
  409afc:	ldp	x20, x19, [sp, #48]
  409b00:	ldp	x22, x21, [sp, #32]
  409b04:	ldp	x24, x23, [sp, #16]
  409b08:	ldp	x29, x30, [sp], #64
  409b0c:	ret
  409b10:	mov	x0, x20
  409b14:	bl	41249c <ferror@plt+0xe41c>
  409b18:	bl	403f80 <__errno_location@plt>
  409b1c:	mov	w8, #0x14                  	// #20
  409b20:	b	409af4 <ferror@plt+0x5a74>
  409b24:	mov	x22, x0
  409b28:	mov	x0, x20
  409b2c:	bl	41249c <ferror@plt+0xe41c>
  409b30:	str	w24, [x22]
  409b34:	b	409af8 <ferror@plt+0x5a78>
  409b38:	stp	x29, x30, [sp, #-16]!
  409b3c:	mov	x29, sp
  409b40:	cbz	x0, 409b58 <ferror@plt+0x5ad8>
  409b44:	ldrb	w8, [x0]
  409b48:	cmp	w8, #0x2f
  409b4c:	cset	w0, eq  // eq = none
  409b50:	ldp	x29, x30, [sp], #16
  409b54:	ret
  409b58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409b5c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409b60:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409b64:	add	x0, x0, #0xb6
  409b68:	add	x1, x1, #0x9d3
  409b6c:	add	x2, x2, #0x9fe
  409b70:	bl	413114 <ferror@plt+0xf094>
  409b74:	mov	w0, wzr
  409b78:	ldp	x29, x30, [sp], #16
  409b7c:	ret
  409b80:	stp	x29, x30, [sp, #-16]!
  409b84:	mov	x29, sp
  409b88:	cbz	x0, 409bb0 <ferror@plt+0x5b30>
  409b8c:	ldrb	w8, [x0]
  409b90:	cmp	w8, #0x2f
  409b94:	b.ne	409bcc <ferror@plt+0x5b4c>  // b.any
  409b98:	sub	x0, x0, #0x1
  409b9c:	ldrb	w8, [x0, #1]!
  409ba0:	cmp	w8, #0x2f
  409ba4:	b.eq	409b9c <ferror@plt+0x5b1c>  // b.none
  409ba8:	ldp	x29, x30, [sp], #16
  409bac:	ret
  409bb0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409bb4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409bb8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409bbc:	add	x0, x0, #0xb6
  409bc0:	add	x1, x1, #0xa10
  409bc4:	add	x2, x2, #0x9fe
  409bc8:	bl	413114 <ferror@plt+0xf094>
  409bcc:	mov	x0, xzr
  409bd0:	ldp	x29, x30, [sp], #16
  409bd4:	ret
  409bd8:	sub	sp, sp, #0xa0
  409bdc:	stp	x20, x19, [sp, #144]
  409be0:	mov	w19, w1
  409be4:	mov	x20, x0
  409be8:	stp	x29, x30, [sp, #128]
  409bec:	add	x29, sp, #0x80
  409bf0:	tbz	w1, #4, 409c04 <ferror@plt+0x5b84>
  409bf4:	mov	x0, x20
  409bf8:	mov	w1, wzr
  409bfc:	bl	403b50 <access@plt>
  409c00:	cbz	w0, 409cac <ferror@plt+0x5c2c>
  409c04:	tbz	w19, #3, 409c18 <ferror@plt+0x5b98>
  409c08:	mov	w1, #0x1                   	// #1
  409c0c:	mov	x0, x20
  409c10:	bl	403b50 <access@plt>
  409c14:	cbz	w0, 409c64 <ferror@plt+0x5be4>
  409c18:	and	w19, w19, #0xfffffff7
  409c1c:	tbz	w19, #1, 409c40 <ferror@plt+0x5bc0>
  409c20:	mov	x1, sp
  409c24:	mov	x0, x20
  409c28:	bl	437348 <ferror@plt+0x332c8>
  409c2c:	cbnz	w0, 409c40 <ferror@plt+0x5bc0>
  409c30:	ldr	w8, [sp, #16]
  409c34:	and	w8, w8, #0xf000
  409c38:	cmp	w8, #0xa, lsl #12
  409c3c:	b.eq	409cac <ferror@plt+0x5c2c>  // b.none
  409c40:	mov	w8, #0xd                   	// #13
  409c44:	tst	w19, w8
  409c48:	b.eq	409c5c <ferror@plt+0x5bdc>  // b.none
  409c4c:	mov	x1, sp
  409c50:	mov	x0, x20
  409c54:	bl	437328 <ferror@plt+0x332a8>
  409c58:	cbz	w0, 409c70 <ferror@plt+0x5bf0>
  409c5c:	mov	w0, wzr
  409c60:	b	409cb0 <ferror@plt+0x5c30>
  409c64:	bl	4036c0 <getuid@plt>
  409c68:	cbnz	w0, 409cac <ferror@plt+0x5c2c>
  409c6c:	b	409c1c <ferror@plt+0x5b9c>
  409c70:	tbz	w19, #0, 409c84 <ferror@plt+0x5c04>
  409c74:	ldr	w8, [sp, #16]
  409c78:	and	w8, w8, #0xf000
  409c7c:	cmp	w8, #0x8, lsl #12
  409c80:	b.eq	409cac <ferror@plt+0x5c2c>  // b.none
  409c84:	tbz	w19, #2, 409c98 <ferror@plt+0x5c18>
  409c88:	ldr	w8, [sp, #16]
  409c8c:	and	w8, w8, #0xf000
  409c90:	cmp	w8, #0x4, lsl #12
  409c94:	b.eq	409cac <ferror@plt+0x5c2c>  // b.none
  409c98:	tbz	w19, #3, 409c5c <ferror@plt+0x5bdc>
  409c9c:	ldrb	w8, [sp, #16]
  409ca0:	mov	w9, #0x49                  	// #73
  409ca4:	tst	w8, w9
  409ca8:	b.eq	409c5c <ferror@plt+0x5bdc>  // b.none
  409cac:	mov	w0, #0x1                   	// #1
  409cb0:	ldp	x20, x19, [sp, #144]
  409cb4:	ldp	x29, x30, [sp, #128]
  409cb8:	add	sp, sp, #0xa0
  409cbc:	ret
  409cc0:	stp	x29, x30, [sp, #-32]!
  409cc4:	str	x19, [sp, #16]
  409cc8:	adrp	x19, 489000 <ferror@plt+0x84f80>
  409ccc:	ldr	w8, [x19, #2520]
  409cd0:	mov	x29, sp
  409cd4:	cbz	w8, 409ce8 <ferror@plt+0x5c68>
  409cd8:	ldr	w0, [x19, #2520]
  409cdc:	ldr	x19, [sp, #16]
  409ce0:	ldp	x29, x30, [sp], #32
  409ce4:	ret
  409ce8:	adrp	x0, 439000 <ferror@plt+0x34f80>
  409cec:	add	x0, x0, #0x846
  409cf0:	bl	417fa4 <ferror@plt+0x13f24>
  409cf4:	str	w0, [x19, #2520]
  409cf8:	b	409cd8 <ferror@plt+0x5c58>
  409cfc:	sub	w8, w0, #0x1
  409d00:	cmp	w8, #0x27
  409d04:	b.hi	409d18 <ferror@plt+0x5c98>  // b.pmore
  409d08:	adrp	x9, 439000 <ferror@plt+0x34f80>
  409d0c:	add	x9, x9, #0xdb4
  409d10:	ldr	w0, [x9, w8, sxtw #2]
  409d14:	ret
  409d18:	mov	w0, #0x18                  	// #24
  409d1c:	ret
  409d20:	stp	x29, x30, [sp, #-16]!
  409d24:	mov	x29, sp
  409d28:	cbz	x0, 409d48 <ferror@plt+0x5cc8>
  409d2c:	cbz	x1, 409d64 <ferror@plt+0x5ce4>
  409d30:	str	xzr, [x1]
  409d34:	cbz	x2, 409d3c <ferror@plt+0x5cbc>
  409d38:	str	xzr, [x2]
  409d3c:	bl	409d8c <ferror@plt+0x5d0c>
  409d40:	ldp	x29, x30, [sp], #16
  409d44:	ret
  409d48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409d4c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409d50:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409d54:	add	x0, x0, #0xb6
  409d58:	add	x1, x1, #0x859
  409d5c:	add	x2, x2, #0x8a3
  409d60:	b	409d7c <ferror@plt+0x5cfc>
  409d64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409d68:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409d6c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409d70:	add	x0, x0, #0xb6
  409d74:	add	x1, x1, #0x859
  409d78:	add	x2, x2, #0x8b4
  409d7c:	bl	413114 <ferror@plt+0xf094>
  409d80:	mov	w0, wzr
  409d84:	ldp	x29, x30, [sp], #16
  409d88:	ret
  409d8c:	sub	sp, sp, #0xc0
  409d90:	stp	x29, x30, [sp, #128]
  409d94:	str	x23, [sp, #144]
  409d98:	stp	x22, x21, [sp, #160]
  409d9c:	stp	x20, x19, [sp, #176]
  409da0:	add	x29, sp, #0x80
  409da4:	mov	x20, x3
  409da8:	mov	x21, x2
  409dac:	mov	x22, x1
  409db0:	mov	x23, x0
  409db4:	bl	432594 <ferror@plt+0x2e514>
  409db8:	mov	x19, x0
  409dbc:	mov	x0, x23
  409dc0:	mov	w1, wzr
  409dc4:	bl	403880 <open@plt>
  409dc8:	tbnz	w0, #31, 409e18 <ferror@plt+0x5d98>
  409dcc:	mov	x1, sp
  409dd0:	mov	w23, w0
  409dd4:	bl	437338 <ferror@plt+0x332b8>
  409dd8:	tbnz	w0, #31, 409e80 <ferror@plt+0x5e00>
  409ddc:	ldr	x8, [sp, #48]
  409de0:	cmp	x8, #0x1
  409de4:	b.lt	409e4c <ferror@plt+0x5dcc>  // b.tstop
  409de8:	ldr	w8, [sp, #16]
  409dec:	and	w8, w8, #0xf000
  409df0:	cmp	w8, #0x8, lsl #12
  409df4:	b.ne	409e4c <ferror@plt+0x5dcc>  // b.any
  409df8:	mov	x1, sp
  409dfc:	mov	x0, x19
  409e00:	mov	w2, w23
  409e04:	mov	x3, x22
  409e08:	mov	x4, x21
  409e0c:	mov	x5, x20
  409e10:	bl	40b0a8 <ferror@plt+0x7028>
  409e14:	b	409e78 <ferror@plt+0x5df8>
  409e18:	bl	403f80 <__errno_location@plt>
  409e1c:	ldr	w21, [x0]
  409e20:	bl	409cc0 <ferror@plt+0x5c40>
  409e24:	mov	w22, w0
  409e28:	mov	w0, w21
  409e2c:	bl	409cfc <ferror@plt+0x5c7c>
  409e30:	mov	w23, w0
  409e34:	mov	w0, w21
  409e38:	bl	41d518 <ferror@plt+0x19498>
  409e3c:	adrp	x3, 439000 <ferror@plt+0x34f80>
  409e40:	mov	x5, x0
  409e44:	add	x3, x3, #0xab7
  409e48:	b	409eec <ferror@plt+0x5e6c>
  409e4c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  409e50:	add	x1, x1, #0xfc7
  409e54:	mov	w0, w23
  409e58:	bl	403960 <fdopen@plt>
  409e5c:	cbz	x0, 409ebc <ferror@plt+0x5e3c>
  409e60:	mov	x1, x0
  409e64:	mov	x0, x19
  409e68:	mov	x2, x22
  409e6c:	mov	x3, x21
  409e70:	mov	x4, x20
  409e74:	bl	40b240 <ferror@plt+0x71c0>
  409e78:	mov	w20, w0
  409e7c:	b	409f04 <ferror@plt+0x5e84>
  409e80:	bl	403f80 <__errno_location@plt>
  409e84:	ldr	w21, [x0]
  409e88:	mov	w0, w23
  409e8c:	bl	403ab0 <close@plt>
  409e90:	bl	409cc0 <ferror@plt+0x5c40>
  409e94:	mov	w22, w0
  409e98:	mov	w0, w21
  409e9c:	bl	409cfc <ferror@plt+0x5c7c>
  409ea0:	mov	w23, w0
  409ea4:	mov	w0, w21
  409ea8:	bl	41d518 <ferror@plt+0x19498>
  409eac:	adrp	x3, 439000 <ferror@plt+0x34f80>
  409eb0:	mov	x5, x0
  409eb4:	add	x3, x3, #0xad4
  409eb8:	b	409eec <ferror@plt+0x5e6c>
  409ebc:	bl	403f80 <__errno_location@plt>
  409ec0:	ldr	w21, [x0]
  409ec4:	bl	409cc0 <ferror@plt+0x5c40>
  409ec8:	mov	w22, w0
  409ecc:	mov	w0, w21
  409ed0:	bl	409cfc <ferror@plt+0x5c7c>
  409ed4:	mov	w23, w0
  409ed8:	mov	w0, w21
  409edc:	bl	41d518 <ferror@plt+0x19498>
  409ee0:	adrp	x3, 439000 <ferror@plt+0x34f80>
  409ee4:	mov	x5, x0
  409ee8:	add	x3, x3, #0xb0e
  409eec:	mov	x0, x20
  409ef0:	mov	w1, w22
  409ef4:	mov	w2, w23
  409ef8:	mov	x4, x19
  409efc:	bl	409680 <ferror@plt+0x5600>
  409f00:	mov	w20, wzr
  409f04:	mov	x0, x19
  409f08:	bl	41249c <ferror@plt+0xe41c>
  409f0c:	mov	w0, w20
  409f10:	ldp	x20, x19, [sp, #176]
  409f14:	ldp	x22, x21, [sp, #160]
  409f18:	ldr	x23, [sp, #144]
  409f1c:	ldp	x29, x30, [sp, #128]
  409f20:	add	sp, sp, #0xc0
  409f24:	ret
  409f28:	stp	x29, x30, [sp, #-48]!
  409f2c:	mov	x29, sp
  409f30:	str	x21, [sp, #16]
  409f34:	stp	x20, x19, [sp, #32]
  409f38:	str	xzr, [x29, #24]
  409f3c:	cbz	x0, 409fe8 <ferror@plt+0x5f68>
  409f40:	mov	x19, x3
  409f44:	mov	x21, x1
  409f48:	mov	x20, x0
  409f4c:	cbz	x3, 409f58 <ferror@plt+0x5ed8>
  409f50:	ldr	x8, [x19]
  409f54:	cbnz	x8, 40a03c <ferror@plt+0x5fbc>
  409f58:	cbnz	x21, 409f60 <ferror@plt+0x5ee0>
  409f5c:	cbnz	x2, 40a004 <ferror@plt+0x5f84>
  409f60:	cmn	x2, #0x2
  409f64:	b.le	40a020 <ferror@plt+0x5fa0>
  409f68:	cmn	x2, #0x1
  409f6c:	b.ne	409f7c <ferror@plt+0x5efc>  // b.any
  409f70:	mov	x0, x21
  409f74:	bl	403590 <strlen@plt>
  409f78:	mov	x2, x0
  409f7c:	mov	x0, x21
  409f80:	mov	x1, x2
  409f84:	mov	x2, x20
  409f88:	mov	x3, x19
  409f8c:	bl	40a060 <ferror@plt+0x5fe0>
  409f90:	mov	x21, x0
  409f94:	cbz	x0, 409fc8 <ferror@plt+0x5f48>
  409f98:	add	x2, x29, #0x18
  409f9c:	mov	x0, x21
  409fa0:	mov	x1, x20
  409fa4:	bl	40a2a4 <ferror@plt+0x6224>
  409fa8:	cbz	w0, 409fb4 <ferror@plt+0x5f34>
  409fac:	mov	w19, #0x1                   	// #1
  409fb0:	b	409fcc <ferror@plt+0x5f4c>
  409fb4:	mov	x0, x21
  409fb8:	bl	41cda4 <ferror@plt+0x18d24>
  409fbc:	ldr	x1, [x29, #24]
  409fc0:	mov	x0, x19
  409fc4:	bl	4097ec <ferror@plt+0x576c>
  409fc8:	mov	w19, wzr
  409fcc:	mov	x0, x21
  409fd0:	bl	41249c <ferror@plt+0xe41c>
  409fd4:	mov	w0, w19
  409fd8:	ldp	x20, x19, [sp, #32]
  409fdc:	ldr	x21, [sp, #16]
  409fe0:	ldp	x29, x30, [sp], #48
  409fe4:	ret
  409fe8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  409fec:	adrp	x1, 439000 <ferror@plt+0x34f80>
  409ff0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  409ff4:	add	x0, x0, #0xb6
  409ff8:	add	x1, x1, #0x8c5
  409ffc:	add	x2, x2, #0x8a3
  40a000:	b	40a054 <ferror@plt+0x5fd4>
  40a004:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40a008:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a00c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a010:	add	x0, x0, #0xb6
  40a014:	add	x1, x1, #0x8c5
  40a018:	add	x2, x2, #0x933
  40a01c:	b	40a054 <ferror@plt+0x5fd4>
  40a020:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40a024:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a028:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a02c:	add	x0, x0, #0xb6
  40a030:	add	x1, x1, #0x8c5
  40a034:	add	x2, x2, #0x953
  40a038:	b	40a054 <ferror@plt+0x5fd4>
  40a03c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40a040:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a044:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a048:	add	x0, x0, #0xb6
  40a04c:	add	x1, x1, #0x8c5
  40a050:	add	x2, x2, #0x913
  40a054:	bl	413114 <ferror@plt+0xf094>
  40a058:	mov	w19, wzr
  40a05c:	b	409fd4 <ferror@plt+0x5f54>
  40a060:	sub	sp, sp, #0xd0
  40a064:	stp	x26, x25, [sp, #144]
  40a068:	mov	x25, x0
  40a06c:	adrp	x0, 439000 <ferror@plt+0x34f80>
  40a070:	stp	x24, x23, [sp, #160]
  40a074:	mov	x24, x1
  40a078:	add	x0, x0, #0xc15
  40a07c:	mov	x1, x2
  40a080:	stp	x29, x30, [sp, #128]
  40a084:	stp	x22, x21, [sp, #176]
  40a088:	stp	x20, x19, [sp, #192]
  40a08c:	add	x29, sp, #0x80
  40a090:	mov	x20, x3
  40a094:	mov	x23, x2
  40a098:	bl	41d06c <ferror@plt+0x18fec>
  40a09c:	mov	x19, x0
  40a0a0:	bl	403f80 <__errno_location@plt>
  40a0a4:	mov	x22, x0
  40a0a8:	str	wzr, [x0]
  40a0ac:	mov	w1, #0x2                   	// #2
  40a0b0:	mov	w2, #0x1b6                 	// #438
  40a0b4:	mov	x0, x19
  40a0b8:	bl	40a628 <ferror@plt+0x65a8>
  40a0bc:	cmn	w0, #0x1
  40a0c0:	b.eq	40a1b4 <ferror@plt+0x6134>  // b.none
  40a0c4:	mov	w21, w0
  40a0c8:	cmp	x24, #0x1
  40a0cc:	b.lt	40a0e4 <ferror@plt+0x6064>  // b.tstop
  40a0d0:	mov	w0, w21
  40a0d4:	mov	w1, wzr
  40a0d8:	mov	x2, xzr
  40a0dc:	mov	x3, x24
  40a0e0:	bl	403f30 <fallocate@plt>
  40a0e4:	cmp	x24, #0x1
  40a0e8:	b.lt	40a180 <ferror@plt+0x6100>  // b.tstop
  40a0ec:	adrp	x26, 439000 <ferror@plt+0x34f80>
  40a0f0:	add	x26, x26, #0xc3e
  40a0f4:	b	40a100 <ferror@plt+0x6080>
  40a0f8:	cmp	x24, #0x0
  40a0fc:	b.le	40a180 <ferror@plt+0x6100>
  40a100:	mov	w0, w21
  40a104:	mov	x1, x25
  40a108:	mov	x2, x24
  40a10c:	bl	403b10 <write@plt>
  40a110:	tbnz	x0, #63, 40a12c <ferror@plt+0x60ac>
  40a114:	subs	x24, x24, x0
  40a118:	b.lt	40a27c <ferror@plt+0x61fc>  // b.tstop
  40a11c:	mov	w8, wzr
  40a120:	add	x25, x25, x0
  40a124:	cbnz	w8, 40a16c <ferror@plt+0x60ec>
  40a128:	b	40a0f8 <ferror@plt+0x6078>
  40a12c:	ldr	w8, [x22]
  40a130:	cmp	w8, #0x4
  40a134:	b.ne	40a144 <ferror@plt+0x60c4>  // b.any
  40a138:	mov	w8, #0x3                   	// #3
  40a13c:	cbnz	w8, 40a16c <ferror@plt+0x60ec>
  40a140:	b	40a0f8 <ferror@plt+0x6078>
  40a144:	mov	x0, x20
  40a148:	mov	x1, x19
  40a14c:	mov	x2, x26
  40a150:	bl	40b484 <ferror@plt+0x7404>
  40a154:	mov	w0, w21
  40a158:	bl	403ab0 <close@plt>
  40a15c:	mov	x0, x19
  40a160:	bl	41cda4 <ferror@plt+0x18d24>
  40a164:	mov	w8, #0x2                   	// #2
  40a168:	cbz	w8, 40a0f8 <ferror@plt+0x6078>
  40a16c:	cmp	w8, #0x3
  40a170:	b.eq	40a0f8 <ferror@plt+0x6078>  // b.none
  40a174:	cmp	w8, #0x2
  40a178:	b.eq	40a250 <ferror@plt+0x61d0>  // b.none
  40a17c:	b	40a25c <ferror@plt+0x61dc>
  40a180:	mov	x1, sp
  40a184:	mov	w0, w21
  40a188:	bl	403940 <fstatfs@plt>
  40a18c:	cbnz	w0, 40a1cc <ferror@plt+0x614c>
  40a190:	ldr	x8, [sp]
  40a194:	mov	w9, #0x683e                	// #26686
  40a198:	movk	w9, #0x9123, lsl #16
  40a19c:	cmp	x8, x9
  40a1a0:	b.ne	40a1cc <ferror@plt+0x614c>  // b.any
  40a1a4:	mov	w8, #0x7                   	// #7
  40a1a8:	cmp	w8, #0x7
  40a1ac:	b.ne	40a1d8 <ferror@plt+0x6158>  // b.any
  40a1b0:	b	40a1f0 <ferror@plt+0x6170>
  40a1b4:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a1b8:	add	x2, x2, #0xc1f
  40a1bc:	mov	x0, x20
  40a1c0:	mov	x1, x19
  40a1c4:	bl	40b484 <ferror@plt+0x7404>
  40a1c8:	b	40a250 <ferror@plt+0x61d0>
  40a1cc:	mov	w8, wzr
  40a1d0:	cmp	w8, #0x7
  40a1d4:	b.eq	40a1f0 <ferror@plt+0x6170>  // b.none
  40a1d8:	cbnz	w8, 40a25c <ferror@plt+0x61dc>
  40a1dc:	mov	x1, sp
  40a1e0:	mov	x0, x23
  40a1e4:	str	wzr, [x22]
  40a1e8:	bl	437348 <ferror@plt+0x332c8>
  40a1ec:	cbz	w0, 40a214 <ferror@plt+0x6194>
  40a1f0:	mov	w0, w21
  40a1f4:	mov	x1, x20
  40a1f8:	str	wzr, [x22]
  40a1fc:	bl	41ce1c <ferror@plt+0x18d9c>
  40a200:	cbz	w0, 40a248 <ferror@plt+0x61c8>
  40a204:	mov	x0, x19
  40a208:	bl	41cea8 <ferror@plt+0x18e28>
  40a20c:	mov	x24, x0
  40a210:	b	40a254 <ferror@plt+0x61d4>
  40a214:	ldr	x8, [sp, #48]
  40a218:	cmp	x8, #0x1
  40a21c:	b.lt	40a1f0 <ferror@plt+0x6170>  // b.tstop
  40a220:	mov	w0, w21
  40a224:	bl	403820 <fsync@plt>
  40a228:	cbz	w0, 40a1f0 <ferror@plt+0x6170>
  40a22c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a230:	add	x2, x2, #0xc8b
  40a234:	mov	x0, x20
  40a238:	mov	x1, x19
  40a23c:	bl	40b484 <ferror@plt+0x7404>
  40a240:	mov	w0, w21
  40a244:	bl	403ab0 <close@plt>
  40a248:	mov	x0, x19
  40a24c:	bl	41cda4 <ferror@plt+0x18d24>
  40a250:	mov	x24, xzr
  40a254:	mov	x0, x19
  40a258:	bl	41249c <ferror@plt+0xe41c>
  40a25c:	mov	x0, x24
  40a260:	ldp	x20, x19, [sp, #192]
  40a264:	ldp	x22, x21, [sp, #176]
  40a268:	ldp	x24, x23, [sp, #160]
  40a26c:	ldp	x26, x25, [sp, #144]
  40a270:	ldp	x29, x30, [sp, #128]
  40a274:	add	sp, sp, #0xd0
  40a278:	ret
  40a27c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40a280:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a284:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40a288:	adrp	x4, 439000 <ferror@plt+0x34f80>
  40a28c:	add	x0, x0, #0xb6
  40a290:	add	x1, x1, #0xbc2
  40a294:	add	x3, x3, #0xc6c
  40a298:	add	x4, x4, #0xc7f
  40a29c:	mov	w2, #0x44c                 	// #1100
  40a2a0:	bl	422680 <ferror@plt+0x1e600>
  40a2a4:	stp	x29, x30, [sp, #-64]!
  40a2a8:	stp	x24, x23, [sp, #16]
  40a2ac:	stp	x22, x21, [sp, #32]
  40a2b0:	stp	x20, x19, [sp, #48]
  40a2b4:	mov	x29, sp
  40a2b8:	mov	x19, x2
  40a2bc:	mov	x20, x1
  40a2c0:	mov	x21, x0
  40a2c4:	bl	403f80 <__errno_location@plt>
  40a2c8:	mov	x22, x0
  40a2cc:	str	wzr, [x0]
  40a2d0:	mov	x0, x21
  40a2d4:	mov	x1, x20
  40a2d8:	bl	403d60 <rename@plt>
  40a2dc:	cmn	w0, #0x1
  40a2e0:	b.eq	40a2ec <ferror@plt+0x626c>  // b.none
  40a2e4:	mov	w0, #0x1                   	// #1
  40a2e8:	b	40a35c <ferror@plt+0x62dc>
  40a2ec:	ldr	w22, [x22]
  40a2f0:	mov	x0, x21
  40a2f4:	bl	432594 <ferror@plt+0x2e514>
  40a2f8:	mov	x21, x0
  40a2fc:	mov	x0, x20
  40a300:	bl	432594 <ferror@plt+0x2e514>
  40a304:	mov	x20, x0
  40a308:	bl	409cc0 <ferror@plt+0x5c40>
  40a30c:	mov	w23, w0
  40a310:	mov	w0, w22
  40a314:	bl	409cfc <ferror@plt+0x5c7c>
  40a318:	mov	w24, w0
  40a31c:	mov	w0, w22
  40a320:	bl	41d518 <ferror@plt+0x19498>
  40a324:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40a328:	mov	x6, x0
  40a32c:	add	x3, x3, #0xcb9
  40a330:	mov	x0, x19
  40a334:	mov	w1, w23
  40a338:	mov	w2, w24
  40a33c:	mov	x4, x21
  40a340:	mov	x5, x20
  40a344:	bl	409680 <ferror@plt+0x5600>
  40a348:	mov	x0, x21
  40a34c:	bl	41249c <ferror@plt+0xe41c>
  40a350:	mov	x0, x20
  40a354:	bl	41249c <ferror@plt+0xe41c>
  40a358:	mov	w0, wzr
  40a35c:	ldp	x20, x19, [sp, #48]
  40a360:	ldp	x22, x21, [sp, #32]
  40a364:	ldp	x24, x23, [sp, #16]
  40a368:	ldp	x29, x30, [sp], #64
  40a36c:	ret
  40a370:	stp	x29, x30, [sp, #-32]!
  40a374:	mov	w3, w1
  40a378:	adrp	x1, 40a000 <ferror@plt+0x5f80>
  40a37c:	add	x1, x1, #0x5f8
  40a380:	mov	w2, wzr
  40a384:	str	x19, [sp, #16]
  40a388:	mov	x29, sp
  40a38c:	mov	x19, x0
  40a390:	bl	40a3a8 <ferror@plt+0x6328>
  40a394:	cmn	w0, #0x1
  40a398:	csel	x0, xzr, x19, eq  // eq = none
  40a39c:	ldr	x19, [sp, #16]
  40a3a0:	ldp	x29, x30, [sp], #32
  40a3a4:	ret
  40a3a8:	sub	sp, sp, #0x80
  40a3ac:	stp	x29, x30, [sp, #32]
  40a3b0:	stp	x28, x27, [sp, #48]
  40a3b4:	stp	x26, x25, [sp, #64]
  40a3b8:	stp	x24, x23, [sp, #80]
  40a3bc:	stp	x22, x21, [sp, #96]
  40a3c0:	stp	x20, x19, [sp, #112]
  40a3c4:	add	x29, sp, #0x20
  40a3c8:	str	w3, [sp, #12]
  40a3cc:	cbz	x0, 40a5d8 <ferror@plt+0x6558>
  40a3d0:	mov	x21, x1
  40a3d4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a3d8:	add	x1, x1, #0xdab
  40a3dc:	mov	w20, w2
  40a3e0:	mov	x22, x0
  40a3e4:	bl	41ebd8 <ferror@plt+0x1ab58>
  40a3e8:	cbz	x0, 40a404 <ferror@plt+0x6384>
  40a3ec:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a3f0:	add	x1, x1, #0xdab
  40a3f4:	mov	w2, #0x6                   	// #6
  40a3f8:	mov	x23, x0
  40a3fc:	bl	403900 <strncmp@plt>
  40a400:	cbz	w0, 40a438 <ferror@plt+0x63b8>
  40a404:	bl	403f80 <__errno_location@plt>
  40a408:	mov	w8, #0x16                  	// #22
  40a40c:	str	w8, [x0]
  40a410:	mov	w24, #0xffffffff            	// #-1
  40a414:	mov	w0, w24
  40a418:	ldp	x20, x19, [sp, #112]
  40a41c:	ldp	x22, x21, [sp, #96]
  40a420:	ldp	x24, x23, [sp, #80]
  40a424:	ldp	x26, x25, [sp, #64]
  40a428:	ldp	x28, x27, [sp, #48]
  40a42c:	ldp	x29, x30, [sp, #32]
  40a430:	add	sp, sp, #0x80
  40a434:	ret
  40a438:	add	x0, sp, #0x10
  40a43c:	bl	40fc9c <ferror@plt+0xbc1c>
  40a440:	ldp	x9, x8, [sp, #16]
  40a444:	adrp	x10, 489000 <ferror@plt+0x84f80>
  40a448:	ldrsw	x11, [x10, #2536]
  40a44c:	mov	x26, #0x8e39                	// #36409
  40a450:	movk	x26, #0x38e3, lsl #16
  40a454:	movk	x26, #0xe38e, lsl #32
  40a458:	adrp	x28, 439000 <ferror@plt+0x34f80>
  40a45c:	eor	x8, x9, x8
  40a460:	mov	w25, #0x64                  	// #100
  40a464:	movk	x26, #0xe38, lsl #48
  40a468:	add	x28, x28, #0xcf3
  40a46c:	mov	w27, #0x24                  	// #36
  40a470:	add	x19, x8, x11
  40a474:	add	w8, w11, #0x1
  40a478:	str	w8, [x10, #2536]
  40a47c:	mov	x9, #0x8195                	// #33173
  40a480:	movk	x9, #0x5ba7, lsl #16
  40a484:	movk	x9, #0xc3f3, lsl #32
  40a488:	smulh	x8, x19, x26
  40a48c:	movk	x9, #0x6522, lsl #48
  40a490:	mov	x10, #0x8eed                	// #36589
  40a494:	smulh	x9, x19, x9
  40a498:	movk	x10, #0x7e11, lsl #16
  40a49c:	mov	x11, #0x94db                	// #38107
  40a4a0:	asr	x13, x8, #1
  40a4a4:	movk	x10, #0x1c1, lsl #32
  40a4a8:	movk	x11, #0x5479, lsl #16
  40a4ac:	mov	x12, #0x8451                	// #33873
  40a4b0:	asr	x14, x9, #9
  40a4b4:	add	x8, x13, x8, lsr #63
  40a4b8:	movk	x10, #0x2cf3, lsl #48
  40a4bc:	movk	x11, #0x39ab, lsl #32
  40a4c0:	movk	x12, #0x6788, lsl #16
  40a4c4:	add	x9, x14, x9, lsr #63
  40a4c8:	smulh	x13, x8, x26
  40a4cc:	smulh	x10, x19, x10
  40a4d0:	movk	x11, #0x13fa, lsl #48
  40a4d4:	movk	x12, #0xfa5f, lsl #32
  40a4d8:	smulh	x14, x9, x26
  40a4dc:	asr	x18, x13, #1
  40a4e0:	smulh	x11, x19, x11
  40a4e4:	movk	x12, #0x11c1, lsl #48
  40a4e8:	asr	x15, x10, #13
  40a4ec:	add	x13, x18, x13, lsr #63
  40a4f0:	asr	x18, x14, #1
  40a4f4:	smulh	x12, x19, x12
  40a4f8:	asr	x16, x11, #17
  40a4fc:	add	x10, x15, x10, lsr #63
  40a500:	add	x14, x18, x14, lsr #63
  40a504:	asr	x17, x12, #22
  40a508:	add	x11, x16, x11, lsr #63
  40a50c:	smulh	x15, x10, x26
  40a510:	msub	x9, x14, x27, x9
  40a514:	mov	x14, #0xffffffffffffffdc    	// #-36
  40a518:	add	x12, x17, x12, lsr #63
  40a51c:	smulh	x16, x11, x26
  40a520:	asr	x18, x15, #1
  40a524:	msub	x13, x13, x27, x8
  40a528:	madd	x8, x8, x14, x28
  40a52c:	smulh	x17, x12, x26
  40a530:	add	x15, x18, x15, lsr #63
  40a534:	asr	x18, x16, #1
  40a538:	ldrb	w8, [x8, x19]
  40a53c:	add	x16, x18, x16, lsr #63
  40a540:	asr	x18, x17, #1
  40a544:	add	x17, x18, x17, lsr #63
  40a548:	msub	x10, x15, x27, x10
  40a54c:	msub	x11, x16, x27, x11
  40a550:	msub	x12, x17, x27, x12
  40a554:	ldrb	w13, [x28, x13]
  40a558:	strb	w8, [x23]
  40a55c:	ldrb	w8, [x28, x9]
  40a560:	ldrb	w9, [x28, x10]
  40a564:	ldrb	w10, [x28, x11]
  40a568:	ldrb	w11, [x28, x12]
  40a56c:	ldr	w2, [sp, #12]
  40a570:	mov	x0, x22
  40a574:	mov	w1, w20
  40a578:	strb	w13, [x23, #1]
  40a57c:	strb	w8, [x23, #2]
  40a580:	strb	w9, [x23, #3]
  40a584:	strb	w10, [x23, #4]
  40a588:	strb	w11, [x23, #5]
  40a58c:	blr	x21
  40a590:	tbnz	w0, #31, 40a5a4 <ferror@plt+0x6524>
  40a594:	mov	w8, wzr
  40a598:	mov	w24, w0
  40a59c:	cbnz	w8, 40a5bc <ferror@plt+0x653c>
  40a5a0:	b	40a414 <ferror@plt+0x6394>
  40a5a4:	bl	403f80 <__errno_location@plt>
  40a5a8:	ldr	w8, [x0]
  40a5ac:	cmp	w8, #0x11
  40a5b0:	cset	w8, eq  // eq = none
  40a5b4:	csinv	w24, w24, wzr, eq  // eq = none
  40a5b8:	cbz	w8, 40a414 <ferror@plt+0x6394>
  40a5bc:	mov	w8, #0x1e61                	// #7777
  40a5c0:	subs	w25, w25, #0x1
  40a5c4:	add	x19, x19, x8
  40a5c8:	b.ne	40a47c <ferror@plt+0x63fc>  // b.any
  40a5cc:	bl	403f80 <__errno_location@plt>
  40a5d0:	mov	w8, #0x11                  	// #17
  40a5d4:	b	40a40c <ferror@plt+0x638c>
  40a5d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40a5dc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a5e0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40a5e4:	add	x0, x0, #0xb6
  40a5e8:	add	x1, x1, #0xd18
  40a5ec:	add	x2, x2, #0xd4f
  40a5f0:	bl	413114 <ferror@plt+0xf094>
  40a5f4:	b	40a410 <ferror@plt+0x6390>
  40a5f8:	stp	x29, x30, [sp, #-16]!
  40a5fc:	mov	w1, w2
  40a600:	mov	x29, sp
  40a604:	bl	404020 <mkdir@plt>
  40a608:	ldp	x29, x30, [sp], #16
  40a60c:	ret
  40a610:	stp	x29, x30, [sp, #-16]!
  40a614:	mov	w1, #0x1c0                 	// #448
  40a618:	mov	x29, sp
  40a61c:	bl	40a370 <ferror@plt+0x62f0>
  40a620:	ldp	x29, x30, [sp], #16
  40a624:	ret
  40a628:	stp	x29, x30, [sp, #-16]!
  40a62c:	mov	w3, w2
  40a630:	orr	w2, w1, #0xc0
  40a634:	adrp	x1, 40a000 <ferror@plt+0x5f80>
  40a638:	add	x1, x1, #0x64c
  40a63c:	mov	x29, sp
  40a640:	bl	40a3a8 <ferror@plt+0x6328>
  40a644:	ldp	x29, x30, [sp], #16
  40a648:	ret
  40a64c:	stp	x29, x30, [sp, #-16]!
  40a650:	mov	x29, sp
  40a654:	bl	403880 <open@plt>
  40a658:	ldp	x29, x30, [sp], #16
  40a65c:	ret
  40a660:	stp	x29, x30, [sp, #-16]!
  40a664:	mov	w1, #0x2                   	// #2
  40a668:	mov	w2, #0x180                 	// #384
  40a66c:	mov	x29, sp
  40a670:	bl	40a628 <ferror@plt+0x65a8>
  40a674:	ldp	x29, x30, [sp], #16
  40a678:	ret
  40a67c:	sub	sp, sp, #0x30
  40a680:	mov	x5, x2
  40a684:	adrp	x2, 40a000 <ferror@plt+0x5f80>
  40a688:	stp	x20, x19, [sp, #32]
  40a68c:	mov	x19, x1
  40a690:	add	x2, x2, #0x64c
  40a694:	add	x1, sp, #0x8
  40a698:	mov	w3, #0xc2                  	// #194
  40a69c:	mov	w4, #0x180                 	// #384
  40a6a0:	stp	x29, x30, [sp, #16]
  40a6a4:	add	x29, sp, #0x10
  40a6a8:	bl	40a6e0 <ferror@plt+0x6660>
  40a6ac:	mov	w20, w0
  40a6b0:	cmn	w0, #0x1
  40a6b4:	b.eq	40a6cc <ferror@plt+0x664c>  // b.none
  40a6b8:	ldr	x0, [sp, #8]
  40a6bc:	cbz	x19, 40a6c8 <ferror@plt+0x6648>
  40a6c0:	str	x0, [x19]
  40a6c4:	b	40a6cc <ferror@plt+0x664c>
  40a6c8:	bl	41249c <ferror@plt+0xe41c>
  40a6cc:	mov	w0, w20
  40a6d0:	ldp	x20, x19, [sp, #32]
  40a6d4:	ldp	x29, x30, [sp, #16]
  40a6d8:	add	sp, sp, #0x30
  40a6dc:	ret
  40a6e0:	stp	x29, x30, [sp, #-80]!
  40a6e4:	adrp	x8, 439000 <ferror@plt+0x34f80>
  40a6e8:	add	x8, x8, #0xc17
  40a6ec:	cmp	x0, #0x0
  40a6f0:	stp	x24, x23, [sp, #32]
  40a6f4:	csel	x23, x8, x0, eq  // eq = none
  40a6f8:	stp	x20, x19, [sp, #64]
  40a6fc:	mov	x20, x1
  40a700:	mov	w1, #0x2f                  	// #47
  40a704:	mov	x0, x23
  40a708:	str	x25, [sp, #16]
  40a70c:	stp	x22, x21, [sp, #48]
  40a710:	mov	x29, sp
  40a714:	mov	x19, x5
  40a718:	mov	w21, w4
  40a71c:	mov	w22, w3
  40a720:	mov	x24, x2
  40a724:	bl	403d30 <strchr@plt>
  40a728:	cbz	x0, 40a790 <ferror@plt+0x6710>
  40a72c:	mov	x25, x0
  40a730:	mov	x0, x23
  40a734:	bl	432594 <ferror@plt+0x2e514>
  40a738:	ldrb	w8, [x25]
  40a73c:	mov	x20, x0
  40a740:	strb	wzr, [x29, #29]
  40a744:	strb	w8, [x29, #28]
  40a748:	bl	409cc0 <ferror@plt+0x5c40>
  40a74c:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40a750:	mov	w1, w0
  40a754:	add	x3, x3, #0xd5c
  40a758:	add	x5, x29, #0x1c
  40a75c:	mov	w2, #0x18                  	// #24
  40a760:	mov	x0, x19
  40a764:	mov	x4, x20
  40a768:	bl	409680 <ferror@plt+0x5600>
  40a76c:	mov	x0, x20
  40a770:	bl	41249c <ferror@plt+0xe41c>
  40a774:	mov	w0, #0xffffffff            	// #-1
  40a778:	ldp	x20, x19, [sp, #64]
  40a77c:	ldp	x22, x21, [sp, #48]
  40a780:	ldp	x24, x23, [sp, #32]
  40a784:	ldr	x25, [sp, #16]
  40a788:	ldp	x29, x30, [sp], #80
  40a78c:	ret
  40a790:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40a794:	add	x1, x1, #0xdab
  40a798:	mov	x0, x23
  40a79c:	bl	403ed0 <strstr@plt>
  40a7a0:	cbz	x0, 40a804 <ferror@plt+0x6784>
  40a7a4:	bl	429de4 <ferror@plt+0x25d64>
  40a7a8:	mov	x25, x0
  40a7ac:	bl	403590 <strlen@plt>
  40a7b0:	add	x8, x0, x25
  40a7b4:	ldurb	w8, [x8, #-1]
  40a7b8:	adrp	x9, 477000 <ferror@plt+0x72f80>
  40a7bc:	adrp	x10, 478000 <ferror@plt+0x73f80>
  40a7c0:	add	x9, x9, #0xd
  40a7c4:	add	x10, x10, #0x5bf
  40a7c8:	cmp	w8, #0x2f
  40a7cc:	csel	x1, x10, x9, eq  // eq = none
  40a7d0:	mov	x0, x25
  40a7d4:	mov	x2, x23
  40a7d8:	mov	x3, xzr
  40a7dc:	bl	41d0e0 <ferror@plt+0x19060>
  40a7e0:	mov	x1, x24
  40a7e4:	mov	w2, w22
  40a7e8:	mov	w3, w21
  40a7ec:	mov	x23, x0
  40a7f0:	bl	40a3a8 <ferror@plt+0x6328>
  40a7f4:	cmn	w0, #0x1
  40a7f8:	b.eq	40a834 <ferror@plt+0x67b4>  // b.none
  40a7fc:	str	x23, [x20]
  40a800:	b	40a778 <ferror@plt+0x66f8>
  40a804:	mov	x0, x23
  40a808:	bl	432594 <ferror@plt+0x2e514>
  40a80c:	mov	x20, x0
  40a810:	bl	409cc0 <ferror@plt+0x5c40>
  40a814:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40a818:	mov	w1, w0
  40a81c:	add	x3, x3, #0xd8d
  40a820:	mov	w2, #0x18                  	// #24
  40a824:	mov	x0, x19
  40a828:	mov	x4, x20
  40a82c:	bl	409680 <ferror@plt+0x5600>
  40a830:	b	40a76c <ferror@plt+0x66ec>
  40a834:	bl	403f80 <__errno_location@plt>
  40a838:	ldr	w20, [x0]
  40a83c:	mov	x0, x23
  40a840:	bl	432594 <ferror@plt+0x2e514>
  40a844:	mov	x21, x0
  40a848:	bl	409cc0 <ferror@plt+0x5c40>
  40a84c:	mov	w22, w0
  40a850:	mov	w0, w20
  40a854:	bl	409cfc <ferror@plt+0x5c7c>
  40a858:	mov	w24, w0
  40a85c:	mov	w0, w20
  40a860:	bl	41d518 <ferror@plt+0x19498>
  40a864:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40a868:	mov	x5, x0
  40a86c:	add	x3, x3, #0xc1f
  40a870:	mov	x0, x19
  40a874:	mov	w1, w22
  40a878:	mov	w2, w24
  40a87c:	mov	x4, x21
  40a880:	bl	409680 <ferror@plt+0x5600>
  40a884:	mov	x0, x21
  40a888:	bl	41249c <ferror@plt+0xe41c>
  40a88c:	mov	x0, x23
  40a890:	b	40a770 <ferror@plt+0x66f0>
  40a894:	sub	sp, sp, #0x20
  40a898:	adrp	x2, 40a000 <ferror@plt+0x5f80>
  40a89c:	mov	x5, x1
  40a8a0:	add	x2, x2, #0x5f8
  40a8a4:	add	x1, sp, #0x8
  40a8a8:	mov	w4, #0x1c0                 	// #448
  40a8ac:	mov	w3, wzr
  40a8b0:	stp	x29, x30, [sp, #16]
  40a8b4:	add	x29, sp, #0x10
  40a8b8:	bl	40a6e0 <ferror@plt+0x6660>
  40a8bc:	ldr	x8, [sp, #8]
  40a8c0:	ldp	x29, x30, [sp, #16]
  40a8c4:	cmn	w0, #0x1
  40a8c8:	csel	x0, xzr, x8, eq  // eq = none
  40a8cc:	add	sp, sp, #0x20
  40a8d0:	ret
  40a8d4:	cbz	x1, 40a8f8 <ferror@plt+0x6878>
  40a8d8:	stp	x29, x30, [sp, #-16]!
  40a8dc:	mov	x3, x1
  40a8e0:	mov	x1, xzr
  40a8e4:	mov	x2, xzr
  40a8e8:	mov	x29, sp
  40a8ec:	bl	40a900 <ferror@plt+0x6880>
  40a8f0:	ldp	x29, x30, [sp], #16
  40a8f4:	ret
  40a8f8:	mov	x0, xzr
  40a8fc:	ret
  40a900:	sub	sp, sp, #0xa0
  40a904:	stp	x29, x30, [sp, #64]
  40a908:	stp	x28, x27, [sp, #80]
  40a90c:	stp	x26, x25, [sp, #96]
  40a910:	stp	x24, x23, [sp, #112]
  40a914:	stp	x22, x21, [sp, #128]
  40a918:	stp	x20, x19, [sp, #144]
  40a91c:	add	x29, sp, #0x40
  40a920:	mov	x20, x3
  40a924:	mov	x24, x2
  40a928:	mov	x27, x1
  40a92c:	mov	x22, x0
  40a930:	bl	403590 <strlen@plt>
  40a934:	stur	x0, [x29, #-8]
  40a938:	mov	x0, xzr
  40a93c:	bl	41f020 <ferror@plt+0x1afa0>
  40a940:	mov	x19, x0
  40a944:	cbz	x20, 40a954 <ferror@plt+0x68d4>
  40a948:	ldr	x27, [x20]
  40a94c:	mov	w10, #0x1                   	// #1
  40a950:	b	40a958 <ferror@plt+0x68d8>
  40a954:	mov	w10, wzr
  40a958:	ldur	x8, [x29, #-8]
  40a95c:	mov	x26, xzr
  40a960:	str	wzr, [sp, #20]
  40a964:	str	xzr, [sp, #24]
  40a968:	sxtw	x25, w8
  40a96c:	neg	x21, x25
  40a970:	mov	w8, #0x1                   	// #1
  40a974:	stur	w8, [x29, #-16]
  40a978:	stur	x20, [x29, #-24]
  40a97c:	str	x19, [sp, #8]
  40a980:	str	x24, [sp, #32]
  40a984:	b	40a998 <ferror@plt+0x6918>
  40a988:	mov	x23, xzr
  40a98c:	mov	w8, #0x1                   	// #1
  40a990:	mov	x27, x23
  40a994:	cbnz	w8, 40ab3c <ferror@plt+0x6abc>
  40a998:	cbz	x27, 40a988 <ferror@plt+0x6908>
  40a99c:	cbz	x20, 40a9b0 <ferror@plt+0x6930>
  40a9a0:	add	w9, w10, #0x1
  40a9a4:	add	x8, x20, w10, sxtw #3
  40a9a8:	mov	w10, w9
  40a9ac:	b	40a9d4 <ferror@plt+0x6954>
  40a9b0:	ldrsw	x8, [x24, #24]
  40a9b4:	tbz	w8, #31, 40a9c8 <ferror@plt+0x6948>
  40a9b8:	add	w9, w8, #0x8
  40a9bc:	cmp	w9, #0x0
  40a9c0:	str	w9, [x24, #24]
  40a9c4:	b.le	40ab30 <ferror@plt+0x6ab0>
  40a9c8:	ldr	x8, [x24]
  40a9cc:	add	x9, x8, #0x8
  40a9d0:	str	x9, [x24]
  40a9d4:	ldrb	w9, [x27]
  40a9d8:	ldr	x23, [x8]
  40a9dc:	cbz	w9, 40aaa8 <ferror@plt+0x6a28>
  40a9e0:	ldur	x8, [x29, #-8]
  40a9e4:	mov	x28, x27
  40a9e8:	stur	w10, [x29, #-12]
  40a9ec:	cbz	w8, 40aa24 <ferror@plt+0x69a4>
  40a9f0:	mov	x0, x27
  40a9f4:	mov	x1, x22
  40a9f8:	mov	x2, x25
  40a9fc:	bl	403900 <strncmp@plt>
  40aa00:	mov	x28, x27
  40aa04:	cbnz	w0, 40aa24 <ferror@plt+0x69a4>
  40aa08:	mov	x28, x27
  40aa0c:	add	x28, x28, x25
  40aa10:	mov	x0, x28
  40aa14:	mov	x1, x22
  40aa18:	mov	x2, x25
  40aa1c:	bl	403900 <strncmp@plt>
  40aa20:	cbz	w0, 40aa0c <ferror@plt+0x698c>
  40aa24:	mov	x0, x28
  40aa28:	bl	403590 <strlen@plt>
  40aa2c:	ldur	x8, [x29, #-8]
  40aa30:	add	x24, x28, x0
  40aa34:	cbz	w8, 40aab0 <ferror@plt+0x6a30>
  40aa38:	add	x26, x28, x25
  40aa3c:	mov	x20, x24
  40aa40:	cmp	x24, x26
  40aa44:	b.cc	40aa60 <ferror@plt+0x69e0>  // b.lo, b.ul, b.last
  40aa48:	add	x24, x20, x21
  40aa4c:	mov	x0, x24
  40aa50:	mov	x1, x22
  40aa54:	mov	x2, x25
  40aa58:	bl	403900 <strncmp@plt>
  40aa5c:	cbz	w0, 40aa3c <ferror@plt+0x69bc>
  40aa60:	add	x19, x27, x25
  40aa64:	mov	x24, x20
  40aa68:	mov	x26, x24
  40aa6c:	cmp	x24, x19
  40aa70:	b.cc	40aa8c <ferror@plt+0x6a0c>  // b.lo, b.ul, b.last
  40aa74:	add	x24, x26, x21
  40aa78:	mov	x0, x24
  40aa7c:	mov	x1, x22
  40aa80:	mov	x2, x25
  40aa84:	bl	403900 <strncmp@plt>
  40aa88:	cbz	w0, 40aa68 <ferror@plt+0x69e8>
  40aa8c:	ldr	w8, [sp, #20]
  40aa90:	cbz	w8, 40aac0 <ferror@plt+0x6a40>
  40aa94:	ldr	x19, [sp, #8]
  40aa98:	str	xzr, [sp, #24]
  40aa9c:	subs	x24, x20, x28
  40aaa0:	b.ne	40aaf4 <ferror@plt+0x6a74>  // b.any
  40aaa4:	b	40ab1c <ferror@plt+0x6a9c>
  40aaa8:	mov	w8, wzr
  40aaac:	b	40a990 <ferror@plt+0x6910>
  40aab0:	mov	x20, x24
  40aab4:	subs	x24, x20, x28
  40aab8:	b.ne	40aaf4 <ferror@plt+0x6a74>  // b.any
  40aabc:	b	40ab1c <ferror@plt+0x6a9c>
  40aac0:	ldr	x8, [sp, #24]
  40aac4:	ldr	x19, [sp, #8]
  40aac8:	cmp	x26, x28
  40aacc:	sub	x2, x28, x27
  40aad0:	csel	x8, x8, x27, hi  // hi = pmore
  40aad4:	mov	x0, x19
  40aad8:	mov	x1, x27
  40aadc:	str	x8, [sp, #24]
  40aae0:	bl	41f08c <ferror@plt+0x1b00c>
  40aae4:	mov	w8, #0x1                   	// #1
  40aae8:	str	w8, [sp, #20]
  40aaec:	subs	x24, x20, x28
  40aaf0:	b.eq	40ab1c <ferror@plt+0x6a9c>  // b.none
  40aaf4:	ldur	w8, [x29, #-16]
  40aaf8:	cbnz	w8, 40ab08 <ferror@plt+0x6a88>
  40aafc:	mov	x0, x19
  40ab00:	mov	x1, x22
  40ab04:	bl	41f38c <ferror@plt+0x1b30c>
  40ab08:	mov	x0, x19
  40ab0c:	mov	x1, x28
  40ab10:	mov	x2, x24
  40ab14:	bl	41f08c <ferror@plt+0x1b00c>
  40ab18:	stur	wzr, [x29, #-16]
  40ab1c:	ldur	x20, [x29, #-24]
  40ab20:	ldr	x24, [sp, #32]
  40ab24:	ldur	w10, [x29, #-12]
  40ab28:	mov	w8, wzr
  40ab2c:	b	40a990 <ferror@plt+0x6910>
  40ab30:	ldr	x9, [x24, #8]
  40ab34:	add	x8, x9, x8
  40ab38:	b	40a9d4 <ferror@plt+0x6954>
  40ab3c:	ldr	x20, [sp, #24]
  40ab40:	cbz	x20, 40ab5c <ferror@plt+0x6adc>
  40ab44:	mov	w1, #0x1                   	// #1
  40ab48:	mov	x0, x19
  40ab4c:	bl	41f170 <ferror@plt+0x1b0f0>
  40ab50:	mov	x0, x20
  40ab54:	bl	41cea8 <ferror@plt+0x18e28>
  40ab58:	b	40ab78 <ferror@plt+0x6af8>
  40ab5c:	cbz	x26, 40ab6c <ferror@plt+0x6aec>
  40ab60:	mov	x0, x19
  40ab64:	mov	x1, x26
  40ab68:	bl	41f38c <ferror@plt+0x1b30c>
  40ab6c:	mov	x0, x19
  40ab70:	mov	w1, wzr
  40ab74:	bl	41f170 <ferror@plt+0x1b0f0>
  40ab78:	ldp	x20, x19, [sp, #144]
  40ab7c:	ldp	x22, x21, [sp, #128]
  40ab80:	ldp	x24, x23, [sp, #112]
  40ab84:	ldp	x26, x25, [sp, #96]
  40ab88:	ldp	x28, x27, [sp, #80]
  40ab8c:	ldp	x29, x30, [sp, #64]
  40ab90:	add	sp, sp, #0xa0
  40ab94:	ret
  40ab98:	sub	sp, sp, #0xe0
  40ab9c:	stp	x29, x30, [sp, #208]
  40aba0:	add	x29, sp, #0xd0
  40aba4:	stp	x2, x3, [x29, #-80]
  40aba8:	stp	x4, x5, [x29, #-64]
  40abac:	stp	x6, x7, [x29, #-48]
  40abb0:	stp	q1, q2, [sp, #16]
  40abb4:	stp	q3, q4, [sp, #48]
  40abb8:	str	q0, [sp]
  40abbc:	stp	q5, q6, [sp, #80]
  40abc0:	str	q7, [sp, #112]
  40abc4:	cbz	x0, 40ac04 <ferror@plt+0x6b84>
  40abc8:	mov	x8, #0xffffffffffffffd0    	// #-48
  40abcc:	mov	x10, sp
  40abd0:	sub	x11, x29, #0x50
  40abd4:	movk	x8, #0xff80, lsl #32
  40abd8:	add	x9, x29, #0x10
  40abdc:	add	x10, x10, #0x80
  40abe0:	add	x11, x11, #0x30
  40abe4:	sub	x2, x29, #0x20
  40abe8:	mov	x3, xzr
  40abec:	stp	x10, x8, [x29, #-16]
  40abf0:	stp	x9, x11, [x29, #-32]
  40abf4:	bl	40a900 <ferror@plt+0x6880>
  40abf8:	ldp	x29, x30, [sp, #208]
  40abfc:	add	sp, sp, #0xe0
  40ac00:	ret
  40ac04:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ac08:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40ac0c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40ac10:	add	x0, x0, #0xb6
  40ac14:	add	x1, x1, #0x960
  40ac18:	add	x2, x2, #0x997
  40ac1c:	bl	413114 <ferror@plt+0xf094>
  40ac20:	mov	x0, xzr
  40ac24:	b	40abf8 <ferror@plt+0x6b78>
  40ac28:	stp	x29, x30, [sp, #-16]!
  40ac2c:	mov	x3, x0
  40ac30:	adrp	x0, 477000 <ferror@plt+0x72f80>
  40ac34:	add	x0, x0, #0xd
  40ac38:	mov	x1, xzr
  40ac3c:	mov	x2, xzr
  40ac40:	mov	x29, sp
  40ac44:	bl	40a900 <ferror@plt+0x6880>
  40ac48:	ldp	x29, x30, [sp], #16
  40ac4c:	ret
  40ac50:	sub	sp, sp, #0xf0
  40ac54:	stp	x29, x30, [sp, #224]
  40ac58:	add	x29, sp, #0xe0
  40ac5c:	mov	x8, x0
  40ac60:	mov	x9, #0xffffffffffffffc8    	// #-56
  40ac64:	mov	x10, sp
  40ac68:	sub	x11, x29, #0x58
  40ac6c:	adrp	x0, 477000 <ferror@plt+0x72f80>
  40ac70:	stp	x1, x2, [x29, #-88]
  40ac74:	stp	x3, x4, [x29, #-72]
  40ac78:	movk	x9, #0xff80, lsl #32
  40ac7c:	add	x12, x29, #0x10
  40ac80:	add	x10, x10, #0x80
  40ac84:	add	x11, x11, #0x38
  40ac88:	add	x0, x0, #0xd
  40ac8c:	sub	x2, x29, #0x20
  40ac90:	mov	x1, x8
  40ac94:	mov	x3, xzr
  40ac98:	stp	x5, x6, [x29, #-56]
  40ac9c:	stur	x7, [x29, #-40]
  40aca0:	stp	q0, q1, [sp]
  40aca4:	stp	q2, q3, [sp, #32]
  40aca8:	stp	q4, q5, [sp, #64]
  40acac:	stp	q6, q7, [sp, #96]
  40acb0:	stp	x10, x9, [x29, #-16]
  40acb4:	stp	x12, x11, [x29, #-32]
  40acb8:	bl	40a900 <ferror@plt+0x6880>
  40acbc:	ldp	x29, x30, [sp, #224]
  40acc0:	add	sp, sp, #0xf0
  40acc4:	ret
  40acc8:	stp	x29, x30, [sp, #-64]!
  40accc:	stp	x22, x21, [sp, #32]
  40acd0:	mov	x21, x0
  40acd4:	mov	w0, #0x100                 	// #256
  40acd8:	str	x23, [sp, #16]
  40acdc:	stp	x20, x19, [sp, #48]
  40ace0:	mov	x29, sp
  40ace4:	mov	x19, x1
  40ace8:	bl	412328 <ferror@plt+0xe2a8>
  40acec:	mov	x20, x0
  40acf0:	mov	w2, #0x100                 	// #256
  40acf4:	mov	x0, x21
  40acf8:	mov	x1, x20
  40acfc:	bl	403680 <readlink@plt>
  40ad00:	tbnz	w0, #31, 40ad48 <ferror@plt+0x6cc8>
  40ad04:	cmp	w0, #0x100
  40ad08:	b.cc	40ad40 <ferror@plt+0x6cc0>  // b.lo, b.ul, b.last
  40ad0c:	mov	w22, #0x100                 	// #256
  40ad10:	lsl	w22, w22, #1
  40ad14:	mov	x0, x20
  40ad18:	mov	x1, x22
  40ad1c:	bl	41243c <ferror@plt+0xe3bc>
  40ad20:	mov	x20, x0
  40ad24:	mov	x0, x21
  40ad28:	mov	x1, x20
  40ad2c:	mov	x2, x22
  40ad30:	bl	403680 <readlink@plt>
  40ad34:	tbnz	w0, #31, 40ad48 <ferror@plt+0x6cc8>
  40ad38:	cmp	w22, w0
  40ad3c:	b.ls	40ad10 <ferror@plt+0x6c90>  // b.plast
  40ad40:	strb	wzr, [x20, w0, sxtw]
  40ad44:	b	40adac <ferror@plt+0x6d2c>
  40ad48:	bl	403f80 <__errno_location@plt>
  40ad4c:	ldr	w22, [x0]
  40ad50:	mov	x0, x21
  40ad54:	bl	432594 <ferror@plt+0x2e514>
  40ad58:	mov	x21, x0
  40ad5c:	mov	x0, x20
  40ad60:	bl	41249c <ferror@plt+0xe41c>
  40ad64:	bl	409cc0 <ferror@plt+0x5c40>
  40ad68:	mov	w20, w0
  40ad6c:	mov	w0, w22
  40ad70:	bl	409cfc <ferror@plt+0x5c7c>
  40ad74:	mov	w23, w0
  40ad78:	mov	w0, w22
  40ad7c:	bl	41d518 <ferror@plt+0x19498>
  40ad80:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40ad84:	mov	x5, x0
  40ad88:	add	x3, x3, #0x9a9
  40ad8c:	mov	x0, x19
  40ad90:	mov	w1, w20
  40ad94:	mov	w2, w23
  40ad98:	mov	x4, x21
  40ad9c:	bl	409680 <ferror@plt+0x5600>
  40ada0:	mov	x0, x21
  40ada4:	bl	41249c <ferror@plt+0xe41c>
  40ada8:	mov	x20, xzr
  40adac:	mov	x0, x20
  40adb0:	ldp	x20, x19, [sp, #48]
  40adb4:	ldp	x22, x21, [sp, #32]
  40adb8:	ldr	x23, [sp, #16]
  40adbc:	ldp	x29, x30, [sp], #64
  40adc0:	ret
  40adc4:	stp	x29, x30, [sp, #-32]!
  40adc8:	str	x19, [sp, #16]
  40adcc:	mov	x29, sp
  40add0:	cbz	x0, 40adf4 <ferror@plt+0x6d74>
  40add4:	mov	w1, #0x2f                  	// #47
  40add8:	mov	x19, x0
  40addc:	bl	403ad0 <strrchr@plt>
  40ade0:	cmp	x0, #0x0
  40ade4:	csinc	x0, x19, x0, eq  // eq = none
  40ade8:	ldr	x19, [sp, #16]
  40adec:	ldp	x29, x30, [sp], #32
  40adf0:	ret
  40adf4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40adf8:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40adfc:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40ae00:	add	x0, x0, #0xb6
  40ae04:	add	x1, x1, #0xa3d
  40ae08:	add	x2, x2, #0x9fe
  40ae0c:	bl	413114 <ferror@plt+0xf094>
  40ae10:	mov	x0, xzr
  40ae14:	b	40ade8 <ferror@plt+0x6d68>
  40ae18:	stp	x29, x30, [sp, #-64]!
  40ae1c:	str	x23, [sp, #16]
  40ae20:	stp	x22, x21, [sp, #32]
  40ae24:	stp	x20, x19, [sp, #48]
  40ae28:	mov	x29, sp
  40ae2c:	cbz	x0, 40aef8 <ferror@plt+0x6e78>
  40ae30:	ldrb	w8, [x0]
  40ae34:	mov	x19, x0
  40ae38:	cbz	w8, 40ae94 <ferror@plt+0x6e14>
  40ae3c:	mov	x0, x19
  40ae40:	bl	403590 <strlen@plt>
  40ae44:	sub	x8, x0, #0x1
  40ae48:	mov	x22, x8
  40ae4c:	tbnz	x8, #63, 40ae60 <ferror@plt+0x6de0>
  40ae50:	ldrb	w8, [x19, x22]
  40ae54:	cmp	w8, #0x2f
  40ae58:	sub	x8, x22, #0x1
  40ae5c:	b.eq	40ae48 <ferror@plt+0x6dc8>  // b.none
  40ae60:	cmn	x22, #0x1
  40ae64:	b.eq	40aea0 <ferror@plt+0x6e20>  // b.none
  40ae68:	mov	x23, x22
  40ae6c:	tbnz	x22, #63, 40aeb8 <ferror@plt+0x6e38>
  40ae70:	mov	x8, x22
  40ae74:	ldrb	w9, [x19, x8]
  40ae78:	cmp	w9, #0x2f
  40ae7c:	b.eq	40aeb4 <ferror@plt+0x6e34>  // b.none
  40ae80:	sub	x23, x8, #0x1
  40ae84:	cmp	x8, #0x0
  40ae88:	mov	x8, x23
  40ae8c:	b.gt	40ae74 <ferror@plt+0x6df4>
  40ae90:	b	40aeb8 <ferror@plt+0x6e38>
  40ae94:	adrp	x0, 475000 <ferror@plt+0x70f80>
  40ae98:	add	x0, x0, #0x740
  40ae9c:	b	40aea8 <ferror@plt+0x6e28>
  40aea0:	adrp	x0, 477000 <ferror@plt+0x72f80>
  40aea4:	add	x0, x0, #0xd
  40aea8:	bl	41cea8 <ferror@plt+0x18e28>
  40aeac:	mov	x20, x0
  40aeb0:	b	40aee0 <ferror@plt+0x6e60>
  40aeb4:	mov	x23, x8
  40aeb8:	sub	x21, x22, x23
  40aebc:	add	x0, x21, #0x1
  40aec0:	bl	412328 <ferror@plt+0xe2a8>
  40aec4:	add	x8, x19, x23
  40aec8:	add	x1, x8, #0x1
  40aecc:	mov	x2, x21
  40aed0:	mov	x20, x0
  40aed4:	bl	403520 <memcpy@plt>
  40aed8:	sub	x8, x20, x23
  40aedc:	strb	wzr, [x8, x22]
  40aee0:	mov	x0, x20
  40aee4:	ldp	x20, x19, [sp, #48]
  40aee8:	ldp	x22, x21, [sp, #32]
  40aeec:	ldr	x23, [sp, #16]
  40aef0:	ldp	x29, x30, [sp], #64
  40aef4:	ret
  40aef8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40aefc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40af00:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40af04:	add	x0, x0, #0xb6
  40af08:	add	x1, x1, #0xa64
  40af0c:	add	x2, x2, #0x9fe
  40af10:	bl	413114 <ferror@plt+0xf094>
  40af14:	mov	x20, xzr
  40af18:	b	40aee0 <ferror@plt+0x6e60>
  40af1c:	stp	x29, x30, [sp, #-48]!
  40af20:	str	x21, [sp, #16]
  40af24:	stp	x20, x19, [sp, #32]
  40af28:	mov	x29, sp
  40af2c:	cbz	x0, 40afac <ferror@plt+0x6f2c>
  40af30:	mov	w1, #0x2f                  	// #47
  40af34:	mov	x19, x0
  40af38:	bl	403ad0 <strrchr@plt>
  40af3c:	cbz	x0, 40af88 <ferror@plt+0x6f08>
  40af40:	cmp	x0, x19
  40af44:	b.ls	40af60 <ferror@plt+0x6ee0>  // b.plast
  40af48:	ldrb	w8, [x0]
  40af4c:	cmp	w8, #0x2f
  40af50:	b.ne	40af60 <ferror@plt+0x6ee0>  // b.any
  40af54:	sub	x0, x0, #0x1
  40af58:	cmp	x0, x19
  40af5c:	b.hi	40af48 <ferror@plt+0x6ec8>  // b.pmore
  40af60:	sub	x8, x0, x19
  40af64:	add	x0, x8, #0x2
  40af68:	add	x21, x8, #0x1
  40af6c:	bl	412328 <ferror@plt+0xe2a8>
  40af70:	mov	x1, x19
  40af74:	mov	x2, x21
  40af78:	mov	x20, x0
  40af7c:	bl	403520 <memcpy@plt>
  40af80:	strb	wzr, [x20, x21]
  40af84:	b	40af98 <ferror@plt+0x6f18>
  40af88:	adrp	x0, 475000 <ferror@plt+0x70f80>
  40af8c:	add	x0, x0, #0x740
  40af90:	bl	41cea8 <ferror@plt+0x18e28>
  40af94:	mov	x20, x0
  40af98:	mov	x0, x20
  40af9c:	ldp	x20, x19, [sp, #32]
  40afa0:	ldr	x21, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #48
  40afa8:	ret
  40afac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40afb0:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40afb4:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40afb8:	add	x0, x0, #0xb6
  40afbc:	add	x1, x1, #0xa8e
  40afc0:	add	x2, x2, #0x9fe
  40afc4:	bl	413114 <ferror@plt+0xf094>
  40afc8:	mov	x20, xzr
  40afcc:	b	40af98 <ferror@plt+0x6f18>
  40afd0:	stp	x29, x30, [sp, #-48]!
  40afd4:	stp	x20, x19, [sp, #32]
  40afd8:	adrp	x20, 489000 <ferror@plt+0x84f80>
  40afdc:	ldr	x8, [x20, #2528]
  40afe0:	str	x21, [sp, #16]
  40afe4:	mov	x29, sp
  40afe8:	cbnz	x8, 40aff4 <ferror@plt+0x6f74>
  40afec:	mov	w8, #0x1000                	// #4096
  40aff0:	str	x8, [x20, #2528]
  40aff4:	ldr	x8, [x20, #2528]
  40aff8:	mov	x9, #0x7ffffffffffffffe    	// #9223372036854775806
  40affc:	cmp	x8, x9
  40b000:	b.hi	40b064 <ferror@plt+0x6fe4>  // b.pmore
  40b004:	mov	x19, xzr
  40b008:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  40b00c:	mov	x0, x19
  40b010:	bl	41249c <ferror@plt+0xe41c>
  40b014:	ldr	x8, [x20, #2528]
  40b018:	add	x0, x8, #0x1
  40b01c:	bl	412328 <ferror@plt+0xe2a8>
  40b020:	ldr	x1, [x20, #2528]
  40b024:	mov	x19, x0
  40b028:	strb	wzr, [x0]
  40b02c:	bl	403570 <getcwd@plt>
  40b030:	cbnz	x0, 40b05c <ferror@plt+0x6fdc>
  40b034:	bl	403f80 <__errno_location@plt>
  40b038:	ldr	w8, [x0]
  40b03c:	cmp	w8, #0x22
  40b040:	b.ne	40b058 <ferror@plt+0x6fd8>  // b.any
  40b044:	ldr	x8, [x20, #2528]
  40b048:	lsl	x8, x8, #1
  40b04c:	cmp	x8, x21
  40b050:	str	x8, [x20, #2528]
  40b054:	b.cc	40b00c <ferror@plt+0x6f8c>  // b.lo, b.ul, b.last
  40b058:	mov	x0, xzr
  40b05c:	cbnz	x0, 40b070 <ferror@plt+0x6ff0>
  40b060:	b	40b078 <ferror@plt+0x6ff8>
  40b064:	mov	x0, xzr
  40b068:	mov	x19, xzr
  40b06c:	cbz	x0, 40b078 <ferror@plt+0x6ff8>
  40b070:	ldrb	w8, [x19]
  40b074:	cbnz	w8, 40b080 <ferror@plt+0x7000>
  40b078:	mov	w8, #0x2f                  	// #47
  40b07c:	strh	w8, [x19]
  40b080:	mov	x0, x19
  40b084:	bl	41cea8 <ferror@plt+0x18e28>
  40b088:	mov	x20, x0
  40b08c:	mov	x0, x19
  40b090:	bl	41249c <ferror@plt+0xe41c>
  40b094:	mov	x0, x20
  40b098:	ldp	x20, x19, [sp, #32]
  40b09c:	ldr	x21, [sp, #16]
  40b0a0:	ldp	x29, x30, [sp], #48
  40b0a4:	ret
  40b0a8:	sub	sp, sp, #0x70
  40b0ac:	stp	x29, x30, [sp, #16]
  40b0b0:	stp	x28, x27, [sp, #32]
  40b0b4:	stp	x26, x25, [sp, #48]
  40b0b8:	stp	x24, x23, [sp, #64]
  40b0bc:	stp	x22, x21, [sp, #80]
  40b0c0:	stp	x20, x19, [sp, #96]
  40b0c4:	ldr	x23, [x1, #48]
  40b0c8:	mov	x21, x0
  40b0cc:	add	x29, sp, #0x10
  40b0d0:	mov	x20, x5
  40b0d4:	add	x25, x23, #0x1
  40b0d8:	mov	x0, x25
  40b0dc:	str	x4, [sp, #8]
  40b0e0:	mov	x22, x3
  40b0e4:	mov	w19, w2
  40b0e8:	bl	4124fc <ferror@plt+0xe47c>
  40b0ec:	cbz	x0, 40b194 <ferror@plt+0x7114>
  40b0f0:	adrp	x25, 439000 <ferror@plt+0x34f80>
  40b0f4:	mov	x24, x0
  40b0f8:	str	x22, [sp]
  40b0fc:	mov	x22, xzr
  40b100:	add	x25, x25, #0xba0
  40b104:	b	40b11c <ferror@plt+0x709c>
  40b108:	cmp	x0, #0x0
  40b10c:	cset	w8, eq  // eq = none
  40b110:	add	x22, x0, x22
  40b114:	lsl	w8, w8, #2
  40b118:	cbnz	w8, 40b1dc <ferror@plt+0x715c>
  40b11c:	subs	x2, x23, x22
  40b120:	b.ls	40b1ec <ferror@plt+0x716c>  // b.plast
  40b124:	add	x1, x24, x22
  40b128:	mov	w0, w19
  40b12c:	bl	403e40 <read@plt>
  40b130:	tbz	x0, #63, 40b108 <ferror@plt+0x7088>
  40b134:	bl	403f80 <__errno_location@plt>
  40b138:	ldr	w26, [x0]
  40b13c:	cmp	w26, #0x4
  40b140:	b.ne	40b14c <ferror@plt+0x70cc>  // b.any
  40b144:	mov	w8, wzr
  40b148:	b	40b118 <ferror@plt+0x7098>
  40b14c:	mov	x0, x24
  40b150:	bl	41249c <ferror@plt+0xe41c>
  40b154:	bl	409cc0 <ferror@plt+0x5c40>
  40b158:	mov	w27, w0
  40b15c:	mov	w0, w26
  40b160:	bl	409cfc <ferror@plt+0x5c7c>
  40b164:	mov	w28, w0
  40b168:	mov	w0, w26
  40b16c:	bl	41d518 <ferror@plt+0x19498>
  40b170:	mov	x5, x0
  40b174:	mov	x0, x20
  40b178:	mov	w1, w27
  40b17c:	mov	w2, w28
  40b180:	mov	x3, x25
  40b184:	mov	x4, x21
  40b188:	bl	409680 <ferror@plt+0x5600>
  40b18c:	mov	w8, #0x2                   	// #2
  40b190:	b	40b118 <ferror@plt+0x7098>
  40b194:	bl	409cc0 <ferror@plt+0x5c40>
  40b198:	mov	w22, w0
  40b19c:	adrp	x0, 439000 <ferror@plt+0x34f80>
  40b1a0:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40b1a4:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40b1a8:	add	x0, x0, #0xb3c
  40b1ac:	add	x1, x1, #0xb43
  40b1b0:	add	x2, x2, #0xb71
  40b1b4:	mov	x3, x25
  40b1b8:	bl	40b85c <ferror@plt+0x77dc>
  40b1bc:	mov	x3, x0
  40b1c0:	mov	w2, #0xd                   	// #13
  40b1c4:	mov	x0, x20
  40b1c8:	mov	w1, w22
  40b1cc:	mov	x4, x25
  40b1d0:	mov	x5, x21
  40b1d4:	bl	409680 <ferror@plt+0x5600>
  40b1d8:	b	40b20c <ferror@plt+0x718c>
  40b1dc:	cmp	w8, #0x2
  40b1e0:	b.eq	40b20c <ferror@plt+0x718c>  // b.none
  40b1e4:	cmp	w8, #0x4
  40b1e8:	b.ne	40b23c <ferror@plt+0x71bc>  // b.any
  40b1ec:	ldr	x8, [sp, #8]
  40b1f0:	strb	wzr, [x24, x22]
  40b1f4:	cbz	x8, 40b1fc <ferror@plt+0x717c>
  40b1f8:	str	x22, [x8]
  40b1fc:	ldr	x8, [sp]
  40b200:	mov	w20, #0x1                   	// #1
  40b204:	str	x24, [x8]
  40b208:	b	40b210 <ferror@plt+0x7190>
  40b20c:	mov	w20, wzr
  40b210:	mov	w0, w19
  40b214:	bl	403ab0 <close@plt>
  40b218:	mov	w0, w20
  40b21c:	ldp	x20, x19, [sp, #96]
  40b220:	ldp	x22, x21, [sp, #80]
  40b224:	ldp	x24, x23, [sp, #64]
  40b228:	ldp	x26, x25, [sp, #48]
  40b22c:	ldp	x28, x27, [sp, #32]
  40b230:	ldp	x29, x30, [sp, #16]
  40b234:	add	sp, sp, #0x70
  40b238:	ret
  40b23c:	b	40b218 <ferror@plt+0x7198>
  40b240:	stp	x29, x30, [sp, #-96]!
  40b244:	stp	x28, x27, [sp, #16]
  40b248:	stp	x26, x25, [sp, #32]
  40b24c:	stp	x24, x23, [sp, #48]
  40b250:	stp	x22, x21, [sp, #64]
  40b254:	stp	x20, x19, [sp, #80]
  40b258:	mov	x29, sp
  40b25c:	sub	sp, sp, #0x1, lsl #12
  40b260:	sub	sp, sp, #0x20
  40b264:	stp	x2, x4, [sp, #8]
  40b268:	str	x3, [sp]
  40b26c:	cbz	x1, 40b45c <ferror@plt+0x73dc>
  40b270:	mov	x22, x1
  40b274:	mov	x25, x0
  40b278:	mov	x24, xzr
  40b27c:	mov	x27, xzr
  40b280:	mov	x21, xzr
  40b284:	mov	x0, x22
  40b288:	bl	403b60 <feof@plt>
  40b28c:	cbnz	w0, 40b400 <ferror@plt+0x7380>
  40b290:	add	x0, sp, #0x18
  40b294:	mov	w1, #0x1                   	// #1
  40b298:	mov	w2, #0x1000                	// #4096
  40b29c:	mov	x3, x22
  40b2a0:	bl	403c50 <fread@plt>
  40b2a4:	mov	x20, x0
  40b2a8:	bl	403f80 <__errno_location@plt>
  40b2ac:	ldr	w19, [x0]
  40b2b0:	add	x8, x20, #0x1
  40b2b4:	add	x26, x20, x27
  40b2b8:	cmp	x8, #0x1, lsl #12
  40b2bc:	mov	w8, #0x1000                	// #4096
  40b2c0:	add	x28, x26, #0x1
  40b2c4:	csinc	x23, x8, x20, cs  // cs = hs, nlast
  40b2c8:	mov	x0, x21
  40b2cc:	cmp	x28, x24
  40b2d0:	mov	x21, x0
  40b2d4:	b.ls	40b344 <ferror@plt+0x72c4>  // b.plast
  40b2d8:	lsl	x8, x24, #1
  40b2dc:	cmp	x21, #0x0
  40b2e0:	csel	x24, x23, x8, eq  // eq = none
  40b2e4:	mov	x0, x21
  40b2e8:	mov	x1, x24
  40b2ec:	bl	412574 <ferror@plt+0xe4f4>
  40b2f0:	cbnz	x0, 40b2cc <ferror@plt+0x724c>
  40b2f4:	bl	409cc0 <ferror@plt+0x5c40>
  40b2f8:	mov	w19, w0
  40b2fc:	adrp	x0, 439000 <ferror@plt+0x34f80>
  40b300:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40b304:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40b308:	add	x0, x0, #0xb3c
  40b30c:	add	x1, x1, #0xb43
  40b310:	add	x2, x2, #0xb71
  40b314:	mov	x3, x24
  40b318:	bl	40b85c <ferror@plt+0x77dc>
  40b31c:	mov	x3, x0
  40b320:	ldr	x0, [sp, #16]
  40b324:	mov	w2, #0xd                   	// #13
  40b328:	mov	w1, w19
  40b32c:	mov	x4, x24
  40b330:	mov	x5, x25
  40b334:	bl	409680 <ferror@plt+0x5600>
  40b338:	mov	w8, wzr
  40b33c:	tbnz	w8, #0, 40b284 <ferror@plt+0x7204>
  40b340:	b	40b3e8 <ferror@plt+0x7368>
  40b344:	mov	x0, x22
  40b348:	bl	404080 <ferror@plt>
  40b34c:	cbz	w0, 40b398 <ferror@plt+0x7318>
  40b350:	bl	409cc0 <ferror@plt+0x5c40>
  40b354:	mov	w20, w0
  40b358:	mov	w0, w19
  40b35c:	bl	409cfc <ferror@plt+0x5c7c>
  40b360:	mov	w26, w0
  40b364:	mov	w0, w19
  40b368:	bl	41d518 <ferror@plt+0x19498>
  40b36c:	mov	x5, x0
  40b370:	ldr	x0, [sp, #16]
  40b374:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40b378:	mov	w1, w20
  40b37c:	mov	w2, w26
  40b380:	add	x3, x3, #0xbe2
  40b384:	mov	x4, x25
  40b388:	bl	409680 <ferror@plt+0x5600>
  40b38c:	mov	w8, wzr
  40b390:	tbnz	w8, #0, 40b284 <ferror@plt+0x7204>
  40b394:	b	40b3e8 <ferror@plt+0x7368>
  40b398:	add	x0, x21, x27
  40b39c:	add	x1, sp, #0x18
  40b3a0:	mov	x2, x20
  40b3a4:	bl	403520 <memcpy@plt>
  40b3a8:	cmp	x26, x27
  40b3ac:	b.cs	40b3dc <ferror@plt+0x735c>  // b.hs, b.nlast
  40b3b0:	bl	409cc0 <ferror@plt+0x5c40>
  40b3b4:	mov	w1, w0
  40b3b8:	ldr	x0, [sp, #16]
  40b3bc:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40b3c0:	mov	w2, #0x18                  	// #24
  40b3c4:	add	x3, x3, #0xbfe
  40b3c8:	mov	x4, x25
  40b3cc:	bl	409680 <ferror@plt+0x5600>
  40b3d0:	mov	w8, wzr
  40b3d4:	tbnz	w8, #0, 40b284 <ferror@plt+0x7204>
  40b3d8:	b	40b3e8 <ferror@plt+0x7368>
  40b3dc:	mov	w8, #0x1                   	// #1
  40b3e0:	mov	x27, x26
  40b3e4:	tbnz	w8, #0, 40b284 <ferror@plt+0x7204>
  40b3e8:	mov	x0, x21
  40b3ec:	bl	41249c <ferror@plt+0xe41c>
  40b3f0:	mov	x0, x22
  40b3f4:	bl	403810 <fclose@plt>
  40b3f8:	mov	w0, wzr
  40b3fc:	b	40b438 <ferror@plt+0x73b8>
  40b400:	mov	x0, x22
  40b404:	bl	403810 <fclose@plt>
  40b408:	cbnz	x24, 40b41c <ferror@plt+0x739c>
  40b40c:	mov	w0, #0x1                   	// #1
  40b410:	bl	412328 <ferror@plt+0xe2a8>
  40b414:	mov	x21, x0
  40b418:	mov	x27, xzr
  40b41c:	ldr	x8, [sp]
  40b420:	strb	wzr, [x21, x27]
  40b424:	cbz	x8, 40b42c <ferror@plt+0x73ac>
  40b428:	str	x27, [x8]
  40b42c:	ldr	x8, [sp, #8]
  40b430:	mov	w0, #0x1                   	// #1
  40b434:	str	x21, [x8]
  40b438:	add	sp, sp, #0x1, lsl #12
  40b43c:	add	sp, sp, #0x20
  40b440:	ldp	x20, x19, [sp, #80]
  40b444:	ldp	x22, x21, [sp, #64]
  40b448:	ldp	x24, x23, [sp, #48]
  40b44c:	ldp	x26, x25, [sp, #32]
  40b450:	ldp	x28, x27, [sp, #16]
  40b454:	ldp	x29, x30, [sp], #96
  40b458:	ret
  40b45c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40b460:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40b464:	adrp	x3, 439000 <ferror@plt+0x34f80>
  40b468:	adrp	x4, 477000 <ferror@plt+0x72f80>
  40b46c:	add	x0, x0, #0xb6
  40b470:	add	x1, x1, #0xbc2
  40b474:	add	x3, x3, #0xbcf
  40b478:	add	x4, x4, #0x3ec
  40b47c:	mov	w2, #0x288                 	// #648
  40b480:	bl	422680 <ferror@plt+0x1e600>
  40b484:	stp	x29, x30, [sp, #-48]!
  40b488:	stp	x22, x21, [sp, #16]
  40b48c:	stp	x20, x19, [sp, #32]
  40b490:	mov	x29, sp
  40b494:	mov	x19, x2
  40b498:	mov	x20, x1
  40b49c:	mov	x21, x0
  40b4a0:	bl	403f80 <__errno_location@plt>
  40b4a4:	ldr	w22, [x0]
  40b4a8:	mov	x0, x20
  40b4ac:	mov	x1, x19
  40b4b0:	bl	40b4f4 <ferror@plt+0x7474>
  40b4b4:	mov	x19, x0
  40b4b8:	bl	409cc0 <ferror@plt+0x5c40>
  40b4bc:	mov	w20, w0
  40b4c0:	mov	w0, w22
  40b4c4:	bl	409cfc <ferror@plt+0x5c7c>
  40b4c8:	mov	w2, w0
  40b4cc:	mov	x0, x21
  40b4d0:	mov	w1, w20
  40b4d4:	mov	x3, x19
  40b4d8:	bl	4097a4 <ferror@plt+0x5724>
  40b4dc:	mov	x0, x19
  40b4e0:	bl	41249c <ferror@plt+0xe41c>
  40b4e4:	ldp	x20, x19, [sp, #32]
  40b4e8:	ldp	x22, x21, [sp, #16]
  40b4ec:	ldp	x29, x30, [sp], #48
  40b4f0:	ret
  40b4f4:	stp	x29, x30, [sp, #-48]!
  40b4f8:	str	x21, [sp, #16]
  40b4fc:	stp	x20, x19, [sp, #32]
  40b500:	mov	x29, sp
  40b504:	mov	x19, x1
  40b508:	mov	x20, x0
  40b50c:	bl	403f80 <__errno_location@plt>
  40b510:	ldr	w21, [x0]
  40b514:	mov	x0, x20
  40b518:	bl	432594 <ferror@plt+0x2e514>
  40b51c:	mov	x20, x0
  40b520:	mov	w0, w21
  40b524:	bl	41d518 <ferror@plt+0x19498>
  40b528:	mov	x2, x0
  40b52c:	mov	x0, x19
  40b530:	mov	x1, x20
  40b534:	bl	41d06c <ferror@plt+0x18fec>
  40b538:	mov	x19, x0
  40b53c:	mov	x0, x20
  40b540:	bl	41249c <ferror@plt+0xe41c>
  40b544:	mov	x0, x19
  40b548:	ldp	x20, x19, [sp, #32]
  40b54c:	ldr	x21, [sp, #16]
  40b550:	ldp	x29, x30, [sp], #48
  40b554:	ret
  40b558:	stp	x29, x30, [sp, #-32]!
  40b55c:	str	x19, [sp, #16]
  40b560:	mov	x29, sp
  40b564:	mov	x19, x0
  40b568:	bl	40b588 <ferror@plt+0x7508>
  40b56c:	adrp	x0, 439000 <ferror@plt+0x34f80>
  40b570:	add	x0, x0, #0xb3c
  40b574:	mov	x1, x19
  40b578:	bl	40b5d0 <ferror@plt+0x7550>
  40b57c:	ldr	x19, [sp, #16]
  40b580:	ldp	x29, x30, [sp], #32
  40b584:	ret
  40b588:	stp	x29, x30, [sp, #-16]!
  40b58c:	dmb	ish
  40b590:	adrp	x8, 489000 <ferror@plt+0x84f80>
  40b594:	ldr	x8, [x8, #2544]
  40b598:	mov	x29, sp
  40b59c:	cbz	x8, 40b5a8 <ferror@plt+0x7528>
  40b5a0:	ldp	x29, x30, [sp], #16
  40b5a4:	ret
  40b5a8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40b5ac:	add	x0, x0, #0x9f0
  40b5b0:	bl	42453c <ferror@plt+0x204bc>
  40b5b4:	cbz	w0, 40b5a0 <ferror@plt+0x7520>
  40b5b8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40b5bc:	add	x0, x0, #0x9f0
  40b5c0:	mov	w1, #0x1                   	// #1
  40b5c4:	bl	4245e4 <ferror@plt+0x20564>
  40b5c8:	ldp	x29, x30, [sp], #16
  40b5cc:	ret
  40b5d0:	stp	x29, x30, [sp, #-32]!
  40b5d4:	str	x19, [sp, #16]
  40b5d8:	mov	x19, x1
  40b5dc:	mov	x29, sp
  40b5e0:	cbz	x0, 40b5e8 <ferror@plt+0x7568>
  40b5e4:	bl	40b7c8 <ferror@plt+0x7748>
  40b5e8:	mov	x0, x19
  40b5ec:	ldr	x19, [sp, #16]
  40b5f0:	ldp	x29, x30, [sp], #32
  40b5f4:	ret
  40b5f8:	stp	x29, x30, [sp, #-32]!
  40b5fc:	stp	x20, x19, [sp, #16]
  40b600:	mov	x29, sp
  40b604:	mov	x19, x1
  40b608:	mov	x20, x0
  40b60c:	bl	40b588 <ferror@plt+0x7508>
  40b610:	adrp	x0, 439000 <ferror@plt+0x34f80>
  40b614:	add	x0, x0, #0xb3c
  40b618:	mov	x1, x20
  40b61c:	mov	x2, x19
  40b620:	bl	40b630 <ferror@plt+0x75b0>
  40b624:	ldp	x20, x19, [sp, #16]
  40b628:	ldp	x29, x30, [sp], #32
  40b62c:	ret
  40b630:	stp	x29, x30, [sp, #-48]!
  40b634:	stp	x22, x21, [sp, #16]
  40b638:	stp	x20, x19, [sp, #32]
  40b63c:	mov	x29, sp
  40b640:	mov	x21, x2
  40b644:	mov	x20, x1
  40b648:	mov	x19, x0
  40b64c:	bl	40b5d0 <ferror@plt+0x7550>
  40b650:	cbz	x21, 40b65c <ferror@plt+0x75dc>
  40b654:	add	x22, x20, x21
  40b658:	b	40b6b8 <ferror@plt+0x7638>
  40b65c:	mov	x22, x0
  40b660:	mov	w1, #0x7c                  	// #124
  40b664:	mov	x0, x20
  40b668:	bl	403d30 <strchr@plt>
  40b66c:	cbz	x0, 40b6b8 <ferror@plt+0x7638>
  40b670:	mov	x21, x0
  40b674:	mov	x0, x20
  40b678:	bl	403590 <strlen@plt>
  40b67c:	add	x9, x0, #0x10
  40b680:	mov	x8, sp
  40b684:	and	x9, x9, #0xfffffffffffffff0
  40b688:	sub	x22, x8, x9
  40b68c:	mov	sp, x22
  40b690:	mov	x0, x22
  40b694:	mov	x1, x20
  40b698:	bl	403dc0 <strcpy@plt>
  40b69c:	sub	x8, x21, x20
  40b6a0:	mov	w9, #0x4                   	// #4
  40b6a4:	mov	x0, x19
  40b6a8:	mov	x1, x22
  40b6ac:	strb	w9, [x22, x8]
  40b6b0:	bl	40b5d0 <ferror@plt+0x7550>
  40b6b4:	add	x22, x21, #0x1
  40b6b8:	mov	x0, x22
  40b6bc:	mov	sp, x29
  40b6c0:	ldp	x20, x19, [sp, #32]
  40b6c4:	ldp	x22, x21, [sp, #16]
  40b6c8:	ldp	x29, x30, [sp], #48
  40b6cc:	ret
  40b6d0:	stp	x29, x30, [sp, #-32]!
  40b6d4:	str	x19, [sp, #16]
  40b6d8:	mov	x19, x1
  40b6dc:	cmp	x1, x0
  40b6e0:	mov	x29, sp
  40b6e4:	b.ne	40b6f8 <ferror@plt+0x7678>  // b.any
  40b6e8:	mov	w1, #0x7c                  	// #124
  40b6ec:	bl	403d30 <strchr@plt>
  40b6f0:	cbz	x0, 40b6f8 <ferror@plt+0x7678>
  40b6f4:	add	x19, x0, #0x1
  40b6f8:	mov	x0, x19
  40b6fc:	ldr	x19, [sp, #16]
  40b700:	ldp	x29, x30, [sp], #32
  40b704:	ret
  40b708:	stp	x29, x30, [sp, #-80]!
  40b70c:	stp	x22, x21, [sp, #48]
  40b710:	mov	x21, x0
  40b714:	mov	x0, x1
  40b718:	str	x25, [sp, #16]
  40b71c:	stp	x24, x23, [sp, #32]
  40b720:	stp	x20, x19, [sp, #64]
  40b724:	mov	x29, sp
  40b728:	mov	x19, x2
  40b72c:	mov	x20, x1
  40b730:	bl	403590 <strlen@plt>
  40b734:	mov	x22, x0
  40b738:	add	x25, x0, #0x1
  40b73c:	mov	x0, x19
  40b740:	bl	403590 <strlen@plt>
  40b744:	add	x23, x0, #0x1
  40b748:	add	x8, x23, x25
  40b74c:	add	x8, x8, #0xf
  40b750:	and	x8, x8, #0xfffffffffffffff0
  40b754:	mov	x9, sp
  40b758:	sub	x24, x9, x8
  40b75c:	mov	sp, x24
  40b760:	mov	x0, x24
  40b764:	mov	x1, x20
  40b768:	mov	x2, x22
  40b76c:	bl	403520 <memcpy@plt>
  40b770:	mov	w8, #0x4                   	// #4
  40b774:	add	x0, x24, x25
  40b778:	mov	x1, x19
  40b77c:	mov	x2, x23
  40b780:	strb	w8, [x24, x22]
  40b784:	bl	403520 <memcpy@plt>
  40b788:	mov	x0, x21
  40b78c:	mov	x1, x24
  40b790:	bl	40b5d0 <ferror@plt+0x7550>
  40b794:	mov	w8, #0x7c                  	// #124
  40b798:	mov	x0, x21
  40b79c:	mov	x1, x24
  40b7a0:	strb	w8, [x24, x22]
  40b7a4:	bl	40b5d0 <ferror@plt+0x7550>
  40b7a8:	mov	x0, x19
  40b7ac:	mov	sp, x29
  40b7b0:	ldp	x20, x19, [sp, #64]
  40b7b4:	ldp	x22, x21, [sp, #48]
  40b7b8:	ldp	x24, x23, [sp, #32]
  40b7bc:	ldr	x25, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #80
  40b7c4:	ret
  40b7c8:	stp	x29, x30, [sp, #-32]!
  40b7cc:	str	x19, [sp, #16]
  40b7d0:	dmb	ish
  40b7d4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  40b7d8:	ldr	x8, [x19, #2552]
  40b7dc:	mov	x29, sp
  40b7e0:	cbnz	x8, 40b7f4 <ferror@plt+0x7774>
  40b7e4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40b7e8:	add	x0, x0, #0x9f8
  40b7ec:	bl	42453c <ferror@plt+0x204bc>
  40b7f0:	cbnz	w0, 40b80c <ferror@plt+0x778c>
  40b7f4:	ldr	x8, [x19, #2552]
  40b7f8:	ldr	x19, [sp, #16]
  40b7fc:	cmp	x8, #0x1
  40b800:	cset	w0, eq  // eq = none
  40b804:	ldp	x29, x30, [sp], #32
  40b808:	ret
  40b80c:	mov	w0, #0x5                   	// #5
  40b810:	mov	x1, xzr
  40b814:	bl	404070 <setlocale@plt>
  40b818:	cmp	x0, #0x0
  40b81c:	mov	w8, #0x1                   	// #1
  40b820:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40b824:	cinc	x1, x8, eq  // eq = none
  40b828:	add	x0, x0, #0x9f8
  40b82c:	bl	4245e4 <ferror@plt+0x20564>
  40b830:	b	40b7f4 <ferror@plt+0x7774>
  40b834:	stp	x29, x30, [sp, #-32]!
  40b838:	str	x19, [sp, #16]
  40b83c:	mov	x19, x1
  40b840:	mov	x29, sp
  40b844:	cbz	x0, 40b84c <ferror@plt+0x77cc>
  40b848:	bl	40b7c8 <ferror@plt+0x7748>
  40b84c:	mov	x0, x19
  40b850:	ldr	x19, [sp, #16]
  40b854:	ldp	x29, x30, [sp], #32
  40b858:	ret
  40b85c:	stp	x29, x30, [sp, #-48]!
  40b860:	str	x21, [sp, #16]
  40b864:	stp	x20, x19, [sp, #32]
  40b868:	mov	x20, x3
  40b86c:	mov	x19, x2
  40b870:	mov	x21, x1
  40b874:	mov	x29, sp
  40b878:	cbz	x0, 40b880 <ferror@plt+0x7800>
  40b87c:	bl	40b7c8 <ferror@plt+0x7748>
  40b880:	cmp	x20, #0x1
  40b884:	csel	x0, x21, x19, eq  // eq = none
  40b888:	ldp	x20, x19, [sp, #32]
  40b88c:	ldr	x21, [sp, #16]
  40b890:	ldp	x29, x30, [sp], #48
  40b894:	ret
  40b898:	stp	x29, x30, [sp, #-16]!
  40b89c:	mov	x2, xzr
  40b8a0:	mov	x3, xzr
  40b8a4:	mov	x29, sp
  40b8a8:	bl	40b8b4 <ferror@plt+0x7834>
  40b8ac:	ldp	x29, x30, [sp], #16
  40b8b0:	ret
  40b8b4:	stp	x29, x30, [sp, #-64]!
  40b8b8:	stp	x22, x21, [sp, #32]
  40b8bc:	mov	x22, x0
  40b8c0:	mov	w0, #0x58                  	// #88
  40b8c4:	stp	x24, x23, [sp, #16]
  40b8c8:	stp	x20, x19, [sp, #48]
  40b8cc:	mov	x29, sp
  40b8d0:	mov	x19, x3
  40b8d4:	mov	x20, x2
  40b8d8:	mov	x21, x1
  40b8dc:	bl	41a9a8 <ferror@plt+0x16928>
  40b8e0:	mov	w1, #0x3                   	// #3
  40b8e4:	mov	x23, x0
  40b8e8:	bl	40b950 <ferror@plt+0x78d0>
  40b8ec:	ldrsw	x24, [x23]
  40b8f0:	adrp	x8, 40b000 <ferror@plt+0x6f80>
  40b8f4:	add	x8, x8, #0x998
  40b8f8:	cmp	x22, #0x0
  40b8fc:	mov	w9, #0x1                   	// #1
  40b900:	csel	x8, x8, x22, eq  // eq = none
  40b904:	mov	w1, #0x8                   	// #8
  40b908:	mov	x0, x24
  40b90c:	stur	xzr, [x23, #12]
  40b910:	stp	x8, x21, [x23, #48]
  40b914:	stp	x9, x20, [x23, #64]
  40b918:	str	x19, [x23, #80]
  40b91c:	bl	4125f0 <ferror@plt+0xe570>
  40b920:	str	x0, [x23, #24]
  40b924:	str	x0, [x23, #40]
  40b928:	mov	w1, #0x4                   	// #4
  40b92c:	mov	x0, x24
  40b930:	bl	4125f0 <ferror@plt+0xe570>
  40b934:	str	x0, [x23, #32]
  40b938:	mov	x0, x23
  40b93c:	ldp	x20, x19, [sp, #48]
  40b940:	ldp	x22, x21, [sp, #32]
  40b944:	ldp	x24, x23, [sp, #16]
  40b948:	ldp	x29, x30, [sp], #64
  40b94c:	ret
  40b950:	adrp	x9, 43a000 <ferror@plt+0x35f80>
  40b954:	add	x9, x9, #0x43c
  40b958:	ldr	w9, [x9, w1, sxtw #2]
  40b95c:	mov	w8, #0x1                   	// #1
  40b960:	lsl	w8, w8, w1
  40b964:	cmp	w1, #0x1
  40b968:	stp	w8, w9, [x0]
  40b96c:	b.lt	40b990 <ferror@plt+0x7910>  // b.tstop
  40b970:	mov	w9, wzr
  40b974:	mov	w8, #0x1                   	// #1
  40b978:	bfi	w8, w9, #1, #31
  40b97c:	subs	w1, w1, #0x1
  40b980:	mov	w9, w8
  40b984:	b.ne	40b974 <ferror@plt+0x78f4>  // b.any
  40b988:	str	w8, [x0, #8]
  40b98c:	ret
  40b990:	str	wzr, [x0, #8]
  40b994:	ret
  40b998:	ret
  40b99c:	stp	x29, x30, [sp, #-16]!
  40b9a0:	mov	x29, sp
  40b9a4:	cbz	x0, 40b9c8 <ferror@plt+0x7948>
  40b9a8:	cbz	x1, 40b9e4 <ferror@plt+0x7964>
  40b9ac:	mov	w8, #0xffffffff            	// #-1
  40b9b0:	str	x1, [x0]
  40b9b4:	str	w8, [x0, #24]
  40b9b8:	ldr	w8, [x1, #68]
  40b9bc:	str	w8, [x0, #32]
  40b9c0:	ldp	x29, x30, [sp], #16
  40b9c4:	ret
  40b9c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40b9cc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40b9d0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  40b9d4:	add	x0, x0, #0xb6
  40b9d8:	add	x1, x1, #0xe54
  40b9dc:	add	x2, x2, #0x4f4
  40b9e0:	b	40b9fc <ferror@plt+0x797c>
  40b9e4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40b9e8:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40b9ec:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40b9f0:	add	x0, x0, #0xb6
  40b9f4:	add	x1, x1, #0xe54
  40b9f8:	add	x2, x2, #0xe90
  40b9fc:	bl	413114 <ferror@plt+0xf094>
  40ba00:	ldp	x29, x30, [sp], #16
  40ba04:	ret
  40ba08:	stp	x29, x30, [sp, #-16]!
  40ba0c:	mov	x29, sp
  40ba10:	cbz	x0, 40baa8 <ferror@plt+0x7a28>
  40ba14:	ldr	x8, [x0]
  40ba18:	ldr	w9, [x0, #32]
  40ba1c:	ldr	w10, [x8, #68]
  40ba20:	cmp	w9, w10
  40ba24:	b.ne	40bac4 <ferror@plt+0x7a44>  // b.any
  40ba28:	ldrsw	x10, [x0, #24]
  40ba2c:	ldr	w9, [x8]
  40ba30:	cmp	w10, w9
  40ba34:	b.ge	40bae0 <ferror@plt+0x7a60>  // b.tcont
  40ba38:	sub	w11, w9, #0x1
  40ba3c:	sxtw	x12, w11
  40ba40:	cmp	x12, x10
  40ba44:	b.eq	40ba94 <ferror@plt+0x7a14>  // b.none
  40ba48:	ldr	x11, [x8, #32]
  40ba4c:	add	x11, x11, x10, lsl #2
  40ba50:	ldr	w13, [x11, #4]
  40ba54:	add	x11, x10, #0x1
  40ba58:	mov	x10, x11
  40ba5c:	cmp	w13, #0x2
  40ba60:	b.cc	40ba40 <ferror@plt+0x79c0>  // b.lo, b.ul, b.last
  40ba64:	cbz	x1, 40ba74 <ferror@plt+0x79f4>
  40ba68:	ldr	x8, [x8, #24]
  40ba6c:	ldr	x8, [x8, x11, lsl #3]
  40ba70:	str	x8, [x1]
  40ba74:	cbz	x2, 40ba88 <ferror@plt+0x7a08>
  40ba78:	ldr	x8, [x0]
  40ba7c:	ldr	x8, [x8, #40]
  40ba80:	ldr	x8, [x8, x11, lsl #3]
  40ba84:	str	x8, [x2]
  40ba88:	mov	w8, #0x1                   	// #1
  40ba8c:	str	w11, [x0, #24]
  40ba90:	b	40ba9c <ferror@plt+0x7a1c>
  40ba94:	mov	w8, wzr
  40ba98:	str	w9, [x0, #24]
  40ba9c:	mov	w0, w8
  40baa0:	ldp	x29, x30, [sp], #16
  40baa4:	ret
  40baa8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40baac:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bab0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  40bab4:	add	x0, x0, #0xb6
  40bab8:	add	x1, x1, #0xea3
  40babc:	add	x2, x2, #0x4f4
  40bac0:	b	40baf8 <ferror@plt+0x7a78>
  40bac4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bac8:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bacc:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bad0:	add	x0, x0, #0xb6
  40bad4:	add	x1, x1, #0xea3
  40bad8:	add	x2, x2, #0xeed
  40badc:	b	40baf8 <ferror@plt+0x7a78>
  40bae0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bae4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bae8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40baec:	add	x0, x0, #0xb6
  40baf0:	add	x1, x1, #0xea3
  40baf4:	add	x2, x2, #0xf14
  40baf8:	bl	413114 <ferror@plt+0xf094>
  40bafc:	mov	w8, wzr
  40bb00:	b	40ba9c <ferror@plt+0x7a1c>
  40bb04:	stp	x29, x30, [sp, #-16]!
  40bb08:	mov	x29, sp
  40bb0c:	cbz	x0, 40bb1c <ferror@plt+0x7a9c>
  40bb10:	ldr	x0, [x0]
  40bb14:	ldp	x29, x30, [sp], #16
  40bb18:	ret
  40bb1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bb20:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bb24:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  40bb28:	add	x0, x0, #0xb6
  40bb2c:	add	x1, x1, #0xf38
  40bb30:	add	x2, x2, #0x4f4
  40bb34:	bl	413114 <ferror@plt+0xf094>
  40bb38:	mov	x0, xzr
  40bb3c:	ldp	x29, x30, [sp], #16
  40bb40:	ret
  40bb44:	stp	x29, x30, [sp, #-16]!
  40bb48:	mov	w1, #0x1                   	// #1
  40bb4c:	mov	x29, sp
  40bb50:	bl	40bb5c <ferror@plt+0x7adc>
  40bb54:	ldp	x29, x30, [sp], #16
  40bb58:	ret
  40bb5c:	stp	x29, x30, [sp, #-32]!
  40bb60:	str	x19, [sp, #16]
  40bb64:	mov	x29, sp
  40bb68:	cbz	x0, 40bbc8 <ferror@plt+0x7b48>
  40bb6c:	mov	x19, x0
  40bb70:	ldr	x0, [x0]
  40bb74:	ldr	w8, [x19, #32]
  40bb78:	ldr	w9, [x0, #68]
  40bb7c:	cmp	w8, w9
  40bb80:	b.ne	40bbe8 <ferror@plt+0x7b68>  // b.any
  40bb84:	mov	w2, w1
  40bb88:	ldr	w1, [x19, #24]
  40bb8c:	tbnz	w1, #31, 40bc08 <ferror@plt+0x7b88>
  40bb90:	ldr	w8, [x0]
  40bb94:	cmp	w1, w8
  40bb98:	b.ge	40bc28 <ferror@plt+0x7ba8>  // b.tcont
  40bb9c:	bl	40cbbc <ferror@plt+0x8b3c>
  40bba0:	ldr	w8, [x19, #32]
  40bba4:	ldr	x9, [x19]
  40bba8:	add	w8, w8, #0x1
  40bbac:	str	w8, [x19, #32]
  40bbb0:	ldr	w8, [x9, #68]
  40bbb4:	add	w8, w8, #0x1
  40bbb8:	str	w8, [x9, #68]
  40bbbc:	ldr	x19, [sp, #16]
  40bbc0:	ldp	x29, x30, [sp], #32
  40bbc4:	ret
  40bbc8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bbcc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40bbd0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bbd4:	add	x0, x0, #0xb6
  40bbd8:	add	x1, x1, #0x318
  40bbdc:	add	x2, x2, #0xfb2
  40bbe0:	bl	413114 <ferror@plt+0xf094>
  40bbe4:	b	40bbbc <ferror@plt+0x7b3c>
  40bbe8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bbec:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40bbf0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bbf4:	add	x0, x0, #0xb6
  40bbf8:	add	x1, x1, #0x318
  40bbfc:	add	x2, x2, #0xeed
  40bc00:	bl	413114 <ferror@plt+0xf094>
  40bc04:	b	40bbbc <ferror@plt+0x7b3c>
  40bc08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bc0c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40bc10:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bc14:	add	x0, x0, #0xb6
  40bc18:	add	x1, x1, #0x318
  40bc1c:	add	x2, x2, #0xfbd
  40bc20:	bl	413114 <ferror@plt+0xf094>
  40bc24:	b	40bbbc <ferror@plt+0x7b3c>
  40bc28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bc2c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40bc30:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bc34:	add	x0, x0, #0xb6
  40bc38:	add	x1, x1, #0x318
  40bc3c:	add	x2, x2, #0xf14
  40bc40:	bl	413114 <ferror@plt+0xf094>
  40bc44:	b	40bbbc <ferror@plt+0x7b3c>
  40bc48:	stp	x29, x30, [sp, #-32]!
  40bc4c:	str	x19, [sp, #16]
  40bc50:	mov	x29, sp
  40bc54:	cbz	x0, 40bcc8 <ferror@plt+0x7c48>
  40bc58:	mov	x19, x0
  40bc5c:	ldr	x0, [x0]
  40bc60:	ldr	w8, [x19, #32]
  40bc64:	ldr	w9, [x0, #68]
  40bc68:	cmp	w8, w9
  40bc6c:	b.ne	40bce8 <ferror@plt+0x7c68>  // b.any
  40bc70:	mov	x4, x1
  40bc74:	ldrsw	x1, [x19, #24]
  40bc78:	tbnz	w1, #31, 40bd08 <ferror@plt+0x7c88>
  40bc7c:	ldr	w8, [x0]
  40bc80:	cmp	w1, w8
  40bc84:	b.ge	40bd28 <ferror@plt+0x7ca8>  // b.tcont
  40bc88:	ldp	x9, x8, [x0, #24]
  40bc8c:	mov	w5, #0x1                   	// #1
  40bc90:	mov	w6, #0x1                   	// #1
  40bc94:	ldr	w2, [x8, x1, lsl #2]
  40bc98:	ldr	x3, [x9, x1, lsl #3]
  40bc9c:	bl	40bd48 <ferror@plt+0x7cc8>
  40bca0:	ldr	w8, [x19, #32]
  40bca4:	ldr	x9, [x19]
  40bca8:	add	w8, w8, #0x1
  40bcac:	str	w8, [x19, #32]
  40bcb0:	ldr	w8, [x9, #68]
  40bcb4:	add	w8, w8, #0x1
  40bcb8:	str	w8, [x9, #68]
  40bcbc:	ldr	x19, [sp, #16]
  40bcc0:	ldp	x29, x30, [sp], #32
  40bcc4:	ret
  40bcc8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bccc:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bcd0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bcd4:	add	x0, x0, #0xb6
  40bcd8:	add	x1, x1, #0xf77
  40bcdc:	add	x2, x2, #0xfb2
  40bce0:	bl	413114 <ferror@plt+0xf094>
  40bce4:	b	40bcbc <ferror@plt+0x7c3c>
  40bce8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bcec:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bcf0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bcf4:	add	x0, x0, #0xb6
  40bcf8:	add	x1, x1, #0xf77
  40bcfc:	add	x2, x2, #0xeed
  40bd00:	bl	413114 <ferror@plt+0xf094>
  40bd04:	b	40bcbc <ferror@plt+0x7c3c>
  40bd08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bd0c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bd10:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bd14:	add	x0, x0, #0xb6
  40bd18:	add	x1, x1, #0xf77
  40bd1c:	add	x2, x2, #0xfbd
  40bd20:	bl	413114 <ferror@plt+0xf094>
  40bd24:	b	40bcbc <ferror@plt+0x7c3c>
  40bd28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bd2c:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bd30:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bd34:	add	x0, x0, #0xb6
  40bd38:	add	x1, x1, #0xf77
  40bd3c:	add	x2, x2, #0xf14
  40bd40:	bl	413114 <ferror@plt+0xf094>
  40bd44:	b	40bcbc <ferror@plt+0x7c3c>
  40bd48:	stp	x29, x30, [sp, #-80]!
  40bd4c:	stp	x24, x23, [sp, #32]
  40bd50:	stp	x22, x21, [sp, #48]
  40bd54:	stp	x20, x19, [sp, #64]
  40bd58:	ldr	x9, [x0, #32]
  40bd5c:	str	x25, [sp, #16]
  40bd60:	mov	w22, w6
  40bd64:	mov	x23, x4
  40bd68:	ldr	w24, [x9, w1, uxtw #2]
  40bd6c:	mov	x20, x3
  40bd70:	mov	x19, x0
  40bd74:	mov	w25, w1
  40bd78:	cmp	w24, #0x2
  40bd7c:	mov	x29, sp
  40bd80:	b.cc	40bda0 <ferror@plt+0x7d20>  // b.lo, b.ul, b.last
  40bd84:	ldr	x8, [x19, #40]
  40bd88:	ldr	x21, [x8, x25, lsl #3]
  40bd8c:	cbz	w5, 40bdbc <ferror@plt+0x7d3c>
  40bd90:	ldr	x8, [x19, #24]
  40bd94:	add	x9, x8, x25, lsl #3
  40bd98:	ldr	x8, [x9]
  40bd9c:	b	40bdb4 <ferror@plt+0x7d34>
  40bda0:	str	w2, [x9, x25, lsl #2]
  40bda4:	ldr	x9, [x19, #24]
  40bda8:	mov	x21, xzr
  40bdac:	mov	x8, xzr
  40bdb0:	add	x9, x9, x25, lsl #3
  40bdb4:	str	x20, [x9]
  40bdb8:	mov	x20, x8
  40bdbc:	ldr	x8, [x19, #24]
  40bdc0:	ldr	x9, [x19, #40]
  40bdc4:	cmp	x8, x9
  40bdc8:	b.ne	40bdd8 <ferror@plt+0x7d58>  // b.any
  40bdcc:	ldr	x8, [x8, x25, lsl #3]
  40bdd0:	cmp	x8, x23
  40bdd4:	b.ne	40be58 <ferror@plt+0x7dd8>  // b.any
  40bdd8:	ldr	x8, [x19, #40]
  40bddc:	cmp	w24, #0x1
  40bde0:	str	x23, [x8, x25, lsl #3]
  40bde4:	b.ls	40be10 <ferror@plt+0x7d90>  // b.plast
  40bde8:	cbnz	w22, 40bdfc <ferror@plt+0x7d7c>
  40bdec:	ldr	x8, [x19, #72]
  40bdf0:	cbz	x8, 40bdfc <ferror@plt+0x7d7c>
  40bdf4:	mov	x0, x20
  40bdf8:	blr	x8
  40bdfc:	ldr	x8, [x19, #80]
  40be00:	cbz	x8, 40be40 <ferror@plt+0x7dc0>
  40be04:	mov	x0, x21
  40be08:	blr	x8
  40be0c:	b	40be40 <ferror@plt+0x7dc0>
  40be10:	ldr	w8, [x19, #12]
  40be14:	add	w8, w8, #0x1
  40be18:	str	w8, [x19, #12]
  40be1c:	cbnz	w24, 40be34 <ferror@plt+0x7db4>
  40be20:	ldr	w8, [x19, #16]
  40be24:	mov	x0, x19
  40be28:	add	w8, w8, #0x1
  40be2c:	str	w8, [x19, #16]
  40be30:	bl	40c520 <ferror@plt+0x84a0>
  40be34:	ldr	w8, [x19, #68]
  40be38:	add	w8, w8, #0x1
  40be3c:	str	w8, [x19, #68]
  40be40:	ldp	x20, x19, [sp, #64]
  40be44:	ldp	x22, x21, [sp, #48]
  40be48:	ldp	x24, x23, [sp, #32]
  40be4c:	ldr	x25, [sp, #16]
  40be50:	ldp	x29, x30, [sp], #80
  40be54:	ret
  40be58:	ldr	w8, [x19]
  40be5c:	ldr	x0, [x19, #24]
  40be60:	lsl	w1, w8, #3
  40be64:	bl	41cefc <ferror@plt+0x18e7c>
  40be68:	str	x0, [x19, #40]
  40be6c:	b	40bdd8 <ferror@plt+0x7d58>
  40be70:	stp	x29, x30, [sp, #-16]!
  40be74:	mov	w1, wzr
  40be78:	mov	x29, sp
  40be7c:	bl	40bb5c <ferror@plt+0x7adc>
  40be80:	ldp	x29, x30, [sp], #16
  40be84:	ret
  40be88:	stp	x29, x30, [sp, #-16]!
  40be8c:	mov	x29, sp
  40be90:	cbz	x0, 40beb0 <ferror@plt+0x7e30>
  40be94:	add	x8, x0, #0x40
  40be98:	ldaxr	w9, [x8]
  40be9c:	add	w9, w9, #0x1
  40bea0:	stlxr	w10, w9, [x8]
  40bea4:	cbnz	w10, 40be98 <ferror@plt+0x7e18>
  40bea8:	ldp	x29, x30, [sp], #16
  40beac:	ret
  40beb0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40beb4:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40beb8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bebc:	add	x0, x0, #0xb6
  40bec0:	add	x1, x1, #0xfcf
  40bec4:	add	x2, x2, #0xe90
  40bec8:	bl	413114 <ferror@plt+0xf094>
  40becc:	mov	x0, xzr
  40bed0:	ldp	x29, x30, [sp], #16
  40bed4:	ret
  40bed8:	stp	x29, x30, [sp, #-32]!
  40bedc:	str	x19, [sp, #16]
  40bee0:	mov	x29, sp
  40bee4:	cbz	x0, 40bf4c <ferror@plt+0x7ecc>
  40bee8:	mov	x19, x0
  40beec:	add	x8, x0, #0x40
  40bef0:	ldaxr	w9, [x8]
  40bef4:	subs	w9, w9, #0x1
  40bef8:	stlxr	w10, w9, [x8]
  40befc:	cbnz	w10, 40bef0 <ferror@plt+0x7e70>
  40bf00:	b.ne	40bf40 <ferror@plt+0x7ec0>  // b.any
  40bf04:	mov	w1, #0x1                   	// #1
  40bf08:	mov	x0, x19
  40bf0c:	bl	40bf6c <ferror@plt+0x7eec>
  40bf10:	ldr	x8, [x19, #24]
  40bf14:	ldr	x0, [x19, #40]
  40bf18:	cmp	x8, x0
  40bf1c:	b.eq	40bf24 <ferror@plt+0x7ea4>  // b.none
  40bf20:	bl	41249c <ferror@plt+0xe41c>
  40bf24:	ldr	x0, [x19, #24]
  40bf28:	bl	41249c <ferror@plt+0xe41c>
  40bf2c:	ldr	x0, [x19, #32]
  40bf30:	bl	41249c <ferror@plt+0xe41c>
  40bf34:	mov	w0, #0x58                  	// #88
  40bf38:	mov	x1, x19
  40bf3c:	bl	41ad98 <ferror@plt+0x16d18>
  40bf40:	ldr	x19, [sp, #16]
  40bf44:	ldp	x29, x30, [sp], #32
  40bf48:	ret
  40bf4c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40bf50:	adrp	x1, 439000 <ferror@plt+0x34f80>
  40bf54:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40bf58:	add	x0, x0, #0xb6
  40bf5c:	add	x1, x1, #0xffa
  40bf60:	add	x2, x2, #0xe90
  40bf64:	bl	413114 <ferror@plt+0xf094>
  40bf68:	b	40bf40 <ferror@plt+0x7ec0>
  40bf6c:	stp	x29, x30, [sp, #-48]!
  40bf70:	stp	x20, x19, [sp, #32]
  40bf74:	mov	x19, x0
  40bf78:	str	x21, [sp, #16]
  40bf7c:	mov	x29, sp
  40bf80:	stur	xzr, [x0, #12]
  40bf84:	cbz	w1, 40c020 <ferror@plt+0x7fa0>
  40bf88:	ldr	x8, [x19, #72]
  40bf8c:	cbnz	x8, 40bf98 <ferror@plt+0x7f18>
  40bf90:	ldr	x8, [x19, #80]
  40bf94:	cbz	x8, 40c020 <ferror@plt+0x7fa0>
  40bf98:	ldr	w8, [x19]
  40bf9c:	cmp	w8, #0x1
  40bfa0:	b.lt	40c05c <ferror@plt+0x7fdc>  // b.tstop
  40bfa4:	mov	x21, xzr
  40bfa8:	b	40bfbc <ferror@plt+0x7f3c>
  40bfac:	ldrsw	x8, [x19]
  40bfb0:	add	x21, x21, #0x1
  40bfb4:	cmp	x21, x8
  40bfb8:	b.ge	40c05c <ferror@plt+0x7fdc>  // b.tcont
  40bfbc:	ldr	x8, [x19, #32]
  40bfc0:	ldr	w9, [x8, x21, lsl #2]
  40bfc4:	cmp	w9, #0x2
  40bfc8:	b.cc	40c010 <ferror@plt+0x7f90>  // b.lo, b.ul, b.last
  40bfcc:	ldr	x9, [x19, #24]
  40bfd0:	ldr	x10, [x19, #40]
  40bfd4:	lsl	x11, x21, #3
  40bfd8:	ldr	x0, [x9, x11]
  40bfdc:	ldr	x20, [x10, x11]
  40bfe0:	str	wzr, [x8, x21, lsl #2]
  40bfe4:	str	xzr, [x9, x11]
  40bfe8:	ldr	x8, [x19, #40]
  40bfec:	str	xzr, [x8, x11]
  40bff0:	ldr	x8, [x19, #72]
  40bff4:	cbz	x8, 40bffc <ferror@plt+0x7f7c>
  40bff8:	blr	x8
  40bffc:	ldr	x8, [x19, #80]
  40c000:	cbz	x8, 40bfac <ferror@plt+0x7f2c>
  40c004:	mov	x0, x20
  40c008:	blr	x8
  40c00c:	b	40bfac <ferror@plt+0x7f2c>
  40c010:	cmp	w9, #0x1
  40c014:	b.ne	40bfac <ferror@plt+0x7f2c>  // b.any
  40c018:	str	wzr, [x8, x21, lsl #2]
  40c01c:	b	40bfac <ferror@plt+0x7f2c>
  40c020:	ldrsw	x8, [x19]
  40c024:	ldr	x0, [x19, #32]
  40c028:	mov	w1, wzr
  40c02c:	lsl	x2, x8, #2
  40c030:	bl	403950 <memset@plt>
  40c034:	ldrsw	x8, [x19]
  40c038:	ldr	x0, [x19, #24]
  40c03c:	mov	w1, wzr
  40c040:	lsl	x2, x8, #3
  40c044:	bl	403950 <memset@plt>
  40c048:	ldrsw	x8, [x19]
  40c04c:	ldr	x0, [x19, #40]
  40c050:	mov	w1, wzr
  40c054:	lsl	x2, x8, #3
  40c058:	bl	403950 <memset@plt>
  40c05c:	ldp	x20, x19, [sp, #32]
  40c060:	ldr	x21, [sp, #16]
  40c064:	ldp	x29, x30, [sp], #48
  40c068:	ret
  40c06c:	stp	x29, x30, [sp, #-32]!
  40c070:	str	x19, [sp, #16]
  40c074:	mov	x29, sp
  40c078:	cbz	x0, 40c098 <ferror@plt+0x8018>
  40c07c:	mov	x19, x0
  40c080:	bl	40c0b8 <ferror@plt+0x8038>
  40c084:	mov	x0, x19
  40c088:	bl	40bed8 <ferror@plt+0x7e58>
  40c08c:	ldr	x19, [sp, #16]
  40c090:	ldp	x29, x30, [sp], #32
  40c094:	ret
  40c098:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c09c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c0a0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c0a4:	add	x0, x0, #0xb6
  40c0a8:	add	x1, x1, #0x20
  40c0ac:	add	x2, x2, #0xe90
  40c0b0:	bl	413114 <ferror@plt+0xf094>
  40c0b4:	b	40c08c <ferror@plt+0x800c>
  40c0b8:	stp	x29, x30, [sp, #-32]!
  40c0bc:	str	x19, [sp, #16]
  40c0c0:	mov	x29, sp
  40c0c4:	cbz	x0, 40c100 <ferror@plt+0x8080>
  40c0c8:	ldr	w8, [x0, #12]
  40c0cc:	mov	x19, x0
  40c0d0:	cbz	w8, 40c0e0 <ferror@plt+0x8060>
  40c0d4:	ldr	w8, [x19, #68]
  40c0d8:	add	w8, w8, #0x1
  40c0dc:	str	w8, [x19, #68]
  40c0e0:	mov	w1, #0x1                   	// #1
  40c0e4:	mov	x0, x19
  40c0e8:	bl	40bf6c <ferror@plt+0x7eec>
  40c0ec:	mov	x0, x19
  40c0f0:	bl	40c520 <ferror@plt+0x84a0>
  40c0f4:	ldr	x19, [sp, #16]
  40c0f8:	ldp	x29, x30, [sp], #32
  40c0fc:	ret
  40c100:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c104:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c108:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c10c:	add	x0, x0, #0xb6
  40c110:	add	x1, x1, #0x119
  40c114:	add	x2, x2, #0xe90
  40c118:	bl	413114 <ferror@plt+0xf094>
  40c11c:	b	40c0f4 <ferror@plt+0x8074>
  40c120:	stp	x29, x30, [sp, #-32]!
  40c124:	str	x19, [sp, #16]
  40c128:	mov	x29, sp
  40c12c:	cbz	x0, 40c15c <ferror@plt+0x80dc>
  40c130:	add	x2, x29, #0x1c
  40c134:	mov	x19, x0
  40c138:	bl	40c188 <ferror@plt+0x8108>
  40c13c:	ldr	x8, [x19, #32]
  40c140:	ldr	w8, [x8, w0, uxtw #2]
  40c144:	cmp	w8, #0x2
  40c148:	b.cc	40c178 <ferror@plt+0x80f8>  // b.lo, b.ul, b.last
  40c14c:	ldr	x8, [x19, #40]
  40c150:	mov	w9, w0
  40c154:	ldr	x0, [x8, x9, lsl #3]
  40c158:	b	40c17c <ferror@plt+0x80fc>
  40c15c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c160:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c164:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c168:	add	x0, x0, #0xb6
  40c16c:	add	x1, x1, #0x48
  40c170:	add	x2, x2, #0xe90
  40c174:	bl	413114 <ferror@plt+0xf094>
  40c178:	mov	x0, xzr
  40c17c:	ldr	x19, [sp, #16]
  40c180:	ldp	x29, x30, [sp], #32
  40c184:	ret
  40c188:	stp	x29, x30, [sp, #-80]!
  40c18c:	stp	x26, x25, [sp, #16]
  40c190:	stp	x24, x23, [sp, #32]
  40c194:	stp	x22, x21, [sp, #48]
  40c198:	stp	x20, x19, [sp, #64]
  40c19c:	ldr	x8, [x0, #48]
  40c1a0:	mov	x19, x0
  40c1a4:	mov	x0, x1
  40c1a8:	mov	x29, sp
  40c1ac:	mov	x21, x2
  40c1b0:	mov	x20, x1
  40c1b4:	blr	x8
  40c1b8:	cmp	w0, #0x2
  40c1bc:	mov	w8, #0x2                   	// #2
  40c1c0:	csel	w23, w0, w8, hi  // hi = pmore
  40c1c4:	str	w23, [x21]
  40c1c8:	ldr	w8, [x19, #4]
  40c1cc:	ldr	x9, [x19, #32]
  40c1d0:	udiv	w10, w23, w8
  40c1d4:	msub	w22, w10, w8, w23
  40c1d8:	ldr	w8, [x9, w22, uxtw #2]
  40c1dc:	cbz	w8, 40c274 <ferror@plt+0x81f4>
  40c1e0:	mov	w25, wzr
  40c1e4:	mov	w24, wzr
  40c1e8:	mov	w26, #0x1                   	// #1
  40c1ec:	b	40c22c <ferror@plt+0x81ac>
  40c1f0:	cmp	w8, #0x1
  40c1f4:	cset	w8, ne  // ne = any
  40c1f8:	cmp	w25, #0x0
  40c1fc:	cset	w9, ne  // ne = any
  40c200:	orr	w8, w9, w8
  40c204:	cmp	w8, #0x0
  40c208:	csel	w24, w24, w22, ne  // ne = any
  40c20c:	csinc	w25, w25, wzr, ne  // ne = any
  40c210:	ldr	w8, [x19, #8]
  40c214:	ldr	x9, [x19, #32]
  40c218:	add	w10, w22, w26
  40c21c:	add	w26, w26, #0x1
  40c220:	and	w22, w8, w10
  40c224:	ldr	w8, [x9, w22, uxtw #2]
  40c228:	cbz	w8, 40c27c <ferror@plt+0x81fc>
  40c22c:	cmp	w8, w23
  40c230:	b.ne	40c1f0 <ferror@plt+0x8170>  // b.any
  40c234:	ldr	x9, [x19, #24]
  40c238:	ldr	x8, [x19, #56]
  40c23c:	ldr	x0, [x9, w22, uxtw #3]
  40c240:	cbz	x8, 40c260 <ferror@plt+0x81e0>
  40c244:	mov	x1, x20
  40c248:	blr	x8
  40c24c:	cbz	w0, 40c268 <ferror@plt+0x81e8>
  40c250:	mov	w21, w22
  40c254:	mov	w8, wzr
  40c258:	tbnz	wzr, #0, 40c210 <ferror@plt+0x8190>
  40c25c:	b	40c284 <ferror@plt+0x8204>
  40c260:	cmp	x0, x20
  40c264:	b.eq	40c250 <ferror@plt+0x81d0>  // b.none
  40c268:	mov	w8, #0x1                   	// #1
  40c26c:	tbnz	w8, #0, 40c210 <ferror@plt+0x8190>
  40c270:	b	40c284 <ferror@plt+0x8204>
  40c274:	mov	w24, wzr
  40c278:	mov	w25, wzr
  40c27c:	cmp	w25, #0x0
  40c280:	csel	w21, w22, w24, eq  // eq = none
  40c284:	mov	w0, w21
  40c288:	ldp	x20, x19, [sp, #64]
  40c28c:	ldp	x22, x21, [sp, #48]
  40c290:	ldp	x24, x23, [sp, #32]
  40c294:	ldp	x26, x25, [sp, #16]
  40c298:	ldp	x29, x30, [sp], #80
  40c29c:	ret
  40c2a0:	stp	x29, x30, [sp, #-48]!
  40c2a4:	str	x21, [sp, #16]
  40c2a8:	stp	x20, x19, [sp, #32]
  40c2ac:	mov	x29, sp
  40c2b0:	cbz	x0, 40c304 <ferror@plt+0x8284>
  40c2b4:	mov	x21, x2
  40c2b8:	add	x2, x29, #0x1c
  40c2bc:	mov	x19, x3
  40c2c0:	mov	x20, x0
  40c2c4:	bl	40c188 <ferror@plt+0x8108>
  40c2c8:	ldr	x8, [x20, #32]
  40c2cc:	ldr	w8, [x8, w0, uxtw #2]
  40c2d0:	cmp	w8, #0x2
  40c2d4:	b.cc	40c320 <ferror@plt+0x82a0>  // b.lo, b.ul, b.last
  40c2d8:	mov	w8, w0
  40c2dc:	cbz	x21, 40c2ec <ferror@plt+0x826c>
  40c2e0:	ldr	x9, [x20, #24]
  40c2e4:	ldr	x9, [x9, x8, lsl #3]
  40c2e8:	str	x9, [x21]
  40c2ec:	cbz	x19, 40c2fc <ferror@plt+0x827c>
  40c2f0:	ldr	x9, [x20, #40]
  40c2f4:	ldr	x8, [x9, x8, lsl #3]
  40c2f8:	str	x8, [x19]
  40c2fc:	mov	w0, #0x1                   	// #1
  40c300:	b	40c324 <ferror@plt+0x82a4>
  40c304:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c308:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c30c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c310:	add	x0, x0, #0xb6
  40c314:	add	x1, x1, #0x82
  40c318:	add	x2, x2, #0xe90
  40c31c:	bl	413114 <ferror@plt+0xf094>
  40c320:	mov	w0, wzr
  40c324:	ldp	x20, x19, [sp, #32]
  40c328:	ldr	x21, [sp, #16]
  40c32c:	ldp	x29, x30, [sp], #48
  40c330:	ret
  40c334:	stp	x29, x30, [sp, #-16]!
  40c338:	mov	w3, wzr
  40c33c:	mov	x29, sp
  40c340:	bl	40c34c <ferror@plt+0x82cc>
  40c344:	ldp	x29, x30, [sp], #16
  40c348:	ret
  40c34c:	sub	sp, sp, #0x40
  40c350:	stp	x29, x30, [sp, #16]
  40c354:	stp	x22, x21, [sp, #32]
  40c358:	stp	x20, x19, [sp, #48]
  40c35c:	add	x29, sp, #0x10
  40c360:	cbz	x0, 40c3b0 <ferror@plt+0x8330>
  40c364:	mov	x20, x2
  40c368:	sub	x2, x29, #0x4
  40c36c:	mov	w19, w3
  40c370:	mov	x21, x1
  40c374:	mov	x22, x0
  40c378:	bl	40c188 <ferror@plt+0x8108>
  40c37c:	ldur	w2, [x29, #-4]
  40c380:	mov	w1, w0
  40c384:	mov	x0, x22
  40c388:	mov	x3, x21
  40c38c:	mov	x4, x20
  40c390:	mov	w5, w19
  40c394:	mov	w6, wzr
  40c398:	bl	40bd48 <ferror@plt+0x7cc8>
  40c39c:	ldp	x20, x19, [sp, #48]
  40c3a0:	ldp	x22, x21, [sp, #32]
  40c3a4:	ldp	x29, x30, [sp, #16]
  40c3a8:	add	sp, sp, #0x40
  40c3ac:	ret
  40c3b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c3b4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c3b8:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c3bc:	add	x0, x0, #0xb6
  40c3c0:	add	x1, x1, #0x348
  40c3c4:	add	x2, x2, #0xe90
  40c3c8:	bl	413114 <ferror@plt+0xf094>
  40c3cc:	b	40c39c <ferror@plt+0x831c>
  40c3d0:	stp	x29, x30, [sp, #-16]!
  40c3d4:	mov	w3, #0x1                   	// #1
  40c3d8:	mov	x29, sp
  40c3dc:	bl	40c34c <ferror@plt+0x82cc>
  40c3e0:	ldp	x29, x30, [sp], #16
  40c3e4:	ret
  40c3e8:	stp	x29, x30, [sp, #-16]!
  40c3ec:	mov	w3, #0x1                   	// #1
  40c3f0:	mov	x2, x1
  40c3f4:	mov	x29, sp
  40c3f8:	bl	40c34c <ferror@plt+0x82cc>
  40c3fc:	ldp	x29, x30, [sp], #16
  40c400:	ret
  40c404:	stp	x29, x30, [sp, #-32]!
  40c408:	str	x19, [sp, #16]
  40c40c:	mov	x29, sp
  40c410:	cbz	x0, 40c43c <ferror@plt+0x83bc>
  40c414:	add	x2, x29, #0x1c
  40c418:	mov	x19, x0
  40c41c:	bl	40c188 <ferror@plt+0x8108>
  40c420:	ldr	x8, [x19, #32]
  40c424:	ldr	w8, [x8, w0, uxtw #2]
  40c428:	cmp	w8, #0x1
  40c42c:	cset	w0, hi  // hi = pmore
  40c430:	ldr	x19, [sp, #16]
  40c434:	ldp	x29, x30, [sp], #32
  40c438:	ret
  40c43c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c440:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c444:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c448:	add	x0, x0, #0xb6
  40c44c:	add	x1, x1, #0xdd
  40c450:	add	x2, x2, #0xe90
  40c454:	bl	413114 <ferror@plt+0xf094>
  40c458:	mov	w0, wzr
  40c45c:	b	40c430 <ferror@plt+0x83b0>
  40c460:	stp	x29, x30, [sp, #-16]!
  40c464:	mov	w2, #0x1                   	// #1
  40c468:	mov	x29, sp
  40c46c:	bl	40c478 <ferror@plt+0x83f8>
  40c470:	ldp	x29, x30, [sp], #16
  40c474:	ret
  40c478:	sub	sp, sp, #0x30
  40c47c:	stp	x29, x30, [sp, #16]
  40c480:	stp	x20, x19, [sp, #32]
  40c484:	add	x29, sp, #0x10
  40c488:	cbz	x0, 40c4d8 <ferror@plt+0x8458>
  40c48c:	mov	w20, w2
  40c490:	sub	x2, x29, #0x4
  40c494:	mov	x19, x0
  40c498:	bl	40c188 <ferror@plt+0x8108>
  40c49c:	ldr	x8, [x19, #32]
  40c4a0:	ldr	w8, [x8, w0, uxtw #2]
  40c4a4:	cmp	w8, #0x2
  40c4a8:	b.cc	40c4f4 <ferror@plt+0x8474>  // b.lo, b.ul, b.last
  40c4ac:	mov	w1, w0
  40c4b0:	mov	x0, x19
  40c4b4:	mov	w2, w20
  40c4b8:	bl	40cbbc <ferror@plt+0x8b3c>
  40c4bc:	mov	x0, x19
  40c4c0:	bl	40c520 <ferror@plt+0x84a0>
  40c4c4:	ldr	w8, [x19, #68]
  40c4c8:	mov	w0, #0x1                   	// #1
  40c4cc:	add	w8, w8, #0x1
  40c4d0:	str	w8, [x19, #68]
  40c4d4:	b	40c4f8 <ferror@plt+0x8478>
  40c4d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c4dc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c4e0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c4e4:	add	x0, x0, #0xb6
  40c4e8:	add	x1, x1, #0x396
  40c4ec:	add	x2, x2, #0xe90
  40c4f0:	bl	413114 <ferror@plt+0xf094>
  40c4f4:	mov	w0, wzr
  40c4f8:	ldp	x20, x19, [sp, #32]
  40c4fc:	ldp	x29, x30, [sp, #16]
  40c500:	add	sp, sp, #0x30
  40c504:	ret
  40c508:	stp	x29, x30, [sp, #-16]!
  40c50c:	mov	w2, wzr
  40c510:	mov	x29, sp
  40c514:	bl	40c478 <ferror@plt+0x83f8>
  40c518:	ldp	x29, x30, [sp], #16
  40c51c:	ret
  40c520:	stp	x29, x30, [sp, #-16]!
  40c524:	ldr	w8, [x0]
  40c528:	ldr	w9, [x0, #16]
  40c52c:	mov	x29, sp
  40c530:	cmp	w8, #0x9
  40c534:	b.lt	40c548 <ferror@plt+0x84c8>  // b.tstop
  40c538:	ldr	w10, [x0, #12]
  40c53c:	lsl	w10, w10, #2
  40c540:	cmp	w8, w10
  40c544:	b.gt	40c560 <ferror@plt+0x84e0>
  40c548:	add	w10, w9, #0xf
  40c54c:	cmp	w9, #0x0
  40c550:	csel	w10, w10, w9, lt  // lt = tstop
  40c554:	add	w9, w9, w10, asr #4
  40c558:	cmp	w8, w9
  40c55c:	b.gt	40c564 <ferror@plt+0x84e4>
  40c560:	bl	40cc2c <ferror@plt+0x8bac>
  40c564:	ldp	x29, x30, [sp], #16
  40c568:	ret
  40c56c:	stp	x29, x30, [sp, #-32]!
  40c570:	str	x19, [sp, #16]
  40c574:	mov	x29, sp
  40c578:	cbz	x0, 40c5b4 <ferror@plt+0x8534>
  40c57c:	ldr	w8, [x0, #12]
  40c580:	mov	x19, x0
  40c584:	cbz	w8, 40c594 <ferror@plt+0x8514>
  40c588:	ldr	w8, [x19, #68]
  40c58c:	add	w8, w8, #0x1
  40c590:	str	w8, [x19, #68]
  40c594:	mov	x0, x19
  40c598:	mov	w1, wzr
  40c59c:	bl	40bf6c <ferror@plt+0x7eec>
  40c5a0:	mov	x0, x19
  40c5a4:	bl	40c520 <ferror@plt+0x84a0>
  40c5a8:	ldr	x19, [sp, #16]
  40c5ac:	ldp	x29, x30, [sp], #32
  40c5b0:	ret
  40c5b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c5b8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c5bc:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c5c0:	add	x0, x0, #0xb6
  40c5c4:	add	x1, x1, #0x144
  40c5c8:	add	x2, x2, #0xe90
  40c5cc:	bl	413114 <ferror@plt+0xf094>
  40c5d0:	b	40c5a8 <ferror@plt+0x8528>
  40c5d4:	stp	x29, x30, [sp, #-16]!
  40c5d8:	mov	x29, sp
  40c5dc:	cbz	x0, 40c5f4 <ferror@plt+0x8574>
  40c5e0:	cbz	x1, 40c610 <ferror@plt+0x8590>
  40c5e4:	mov	w3, #0x1                   	// #1
  40c5e8:	bl	40c638 <ferror@plt+0x85b8>
  40c5ec:	ldp	x29, x30, [sp], #16
  40c5f0:	ret
  40c5f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c5f8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c5fc:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c600:	add	x0, x0, #0xb6
  40c604:	add	x1, x1, #0x16e
  40c608:	add	x2, x2, #0xe90
  40c60c:	b	40c628 <ferror@plt+0x85a8>
  40c610:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c614:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c618:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  40c61c:	add	x0, x0, #0xb6
  40c620:	add	x1, x1, #0x16e
  40c624:	add	x2, x2, #0xd2
  40c628:	bl	413114 <ferror@plt+0xf094>
  40c62c:	mov	w0, wzr
  40c630:	ldp	x29, x30, [sp], #16
  40c634:	ret
  40c638:	stp	x29, x30, [sp, #-80]!
  40c63c:	stp	x24, x23, [sp, #32]
  40c640:	stp	x22, x21, [sp, #48]
  40c644:	stp	x20, x19, [sp, #64]
  40c648:	ldr	w8, [x0]
  40c64c:	mov	x19, x0
  40c650:	str	x25, [sp, #16]
  40c654:	mov	x29, sp
  40c658:	cmp	w8, #0x1
  40c65c:	b.lt	40c6dc <ferror@plt+0x865c>  // b.tstop
  40c660:	ldr	w25, [x19, #68]
  40c664:	mov	w21, w3
  40c668:	mov	x22, x2
  40c66c:	mov	x23, x1
  40c670:	mov	x24, xzr
  40c674:	mov	w20, wzr
  40c678:	ldr	x8, [x19, #32]
  40c67c:	ldr	w8, [x8, x24, lsl #2]
  40c680:	cmp	w8, #0x2
  40c684:	b.cc	40c6bc <ferror@plt+0x863c>  // b.lo, b.ul, b.last
  40c688:	ldr	x8, [x19, #40]
  40c68c:	ldr	x9, [x19, #24]
  40c690:	lsl	x10, x24, #3
  40c694:	mov	x2, x22
  40c698:	ldr	x1, [x8, x10]
  40c69c:	ldr	x0, [x9, x10]
  40c6a0:	blr	x23
  40c6a4:	cbz	w0, 40c6bc <ferror@plt+0x863c>
  40c6a8:	mov	x0, x19
  40c6ac:	mov	w1, w24
  40c6b0:	mov	w2, w21
  40c6b4:	bl	40cbbc <ferror@plt+0x8b3c>
  40c6b8:	add	w20, w20, #0x1
  40c6bc:	ldr	w8, [x19, #68]
  40c6c0:	cmp	w25, w8
  40c6c4:	b.ne	40c714 <ferror@plt+0x8694>  // b.any
  40c6c8:	ldrsw	x8, [x19]
  40c6cc:	add	x24, x24, #0x1
  40c6d0:	cmp	x24, x8
  40c6d4:	b.lt	40c678 <ferror@plt+0x85f8>  // b.tstop
  40c6d8:	b	40c6e0 <ferror@plt+0x8660>
  40c6dc:	mov	w20, wzr
  40c6e0:	mov	x0, x19
  40c6e4:	bl	40c520 <ferror@plt+0x84a0>
  40c6e8:	cbz	w20, 40c6f8 <ferror@plt+0x8678>
  40c6ec:	ldr	w8, [x19, #68]
  40c6f0:	add	w8, w8, #0x1
  40c6f4:	str	w8, [x19, #68]
  40c6f8:	mov	w0, w20
  40c6fc:	ldp	x20, x19, [sp, #64]
  40c700:	ldp	x22, x21, [sp, #48]
  40c704:	ldp	x24, x23, [sp, #32]
  40c708:	ldr	x25, [sp, #16]
  40c70c:	ldp	x29, x30, [sp], #80
  40c710:	ret
  40c714:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c718:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c71c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40c720:	add	x0, x0, #0xb6
  40c724:	add	x1, x1, #0x3e3
  40c728:	add	x2, x2, #0x22d
  40c72c:	bl	413114 <ferror@plt+0xf094>
  40c730:	mov	w20, wzr
  40c734:	b	40c6f8 <ferror@plt+0x8678>
  40c738:	stp	x29, x30, [sp, #-16]!
  40c73c:	mov	x29, sp
  40c740:	cbz	x0, 40c758 <ferror@plt+0x86d8>
  40c744:	cbz	x1, 40c774 <ferror@plt+0x86f4>
  40c748:	mov	w3, wzr
  40c74c:	bl	40c638 <ferror@plt+0x85b8>
  40c750:	ldp	x29, x30, [sp], #16
  40c754:	ret
  40c758:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c75c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c760:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c764:	add	x0, x0, #0xb6
  40c768:	add	x1, x1, #0x1b1
  40c76c:	add	x2, x2, #0xe90
  40c770:	b	40c78c <ferror@plt+0x870c>
  40c774:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c778:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c77c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  40c780:	add	x0, x0, #0xb6
  40c784:	add	x1, x1, #0x1b1
  40c788:	add	x2, x2, #0xd2
  40c78c:	bl	413114 <ferror@plt+0xf094>
  40c790:	mov	w0, wzr
  40c794:	ldp	x29, x30, [sp], #16
  40c798:	ret
  40c79c:	stp	x29, x30, [sp, #-64]!
  40c7a0:	str	x23, [sp, #16]
  40c7a4:	stp	x22, x21, [sp, #32]
  40c7a8:	stp	x20, x19, [sp, #48]
  40c7ac:	mov	x29, sp
  40c7b0:	cbz	x0, 40c854 <ferror@plt+0x87d4>
  40c7b4:	mov	x20, x1
  40c7b8:	cbz	x1, 40c870 <ferror@plt+0x87f0>
  40c7bc:	ldr	w8, [x0]
  40c7c0:	mov	x21, x0
  40c7c4:	cmp	w8, #0x1
  40c7c8:	b.lt	40c820 <ferror@plt+0x87a0>  // b.tstop
  40c7cc:	ldr	w22, [x21, #68]
  40c7d0:	mov	x19, x2
  40c7d4:	mov	x23, xzr
  40c7d8:	ldr	x8, [x21, #32]
  40c7dc:	ldr	w8, [x8, x23, lsl #2]
  40c7e0:	cmp	w8, #0x2
  40c7e4:	b.cc	40c804 <ferror@plt+0x8784>  // b.lo, b.ul, b.last
  40c7e8:	ldr	x8, [x21, #40]
  40c7ec:	ldr	x9, [x21, #24]
  40c7f0:	lsl	x10, x23, #3
  40c7f4:	mov	x2, x19
  40c7f8:	ldr	x1, [x8, x10]
  40c7fc:	ldr	x0, [x9, x10]
  40c800:	blr	x20
  40c804:	ldr	w8, [x21, #68]
  40c808:	cmp	w22, w8
  40c80c:	b.ne	40c834 <ferror@plt+0x87b4>  // b.any
  40c810:	ldrsw	x8, [x21]
  40c814:	add	x23, x23, #0x1
  40c818:	cmp	x23, x8
  40c81c:	b.lt	40c7d8 <ferror@plt+0x8758>  // b.tstop
  40c820:	ldp	x20, x19, [sp, #48]
  40c824:	ldp	x22, x21, [sp, #32]
  40c828:	ldr	x23, [sp, #16]
  40c82c:	ldp	x29, x30, [sp], #64
  40c830:	ret
  40c834:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c838:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c83c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40c840:	add	x0, x0, #0xb6
  40c844:	add	x1, x1, #0x1f3
  40c848:	add	x2, x2, #0x22d
  40c84c:	bl	413114 <ferror@plt+0xf094>
  40c850:	b	40c820 <ferror@plt+0x87a0>
  40c854:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c858:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c85c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c860:	add	x0, x0, #0xb6
  40c864:	add	x1, x1, #0x1f3
  40c868:	add	x2, x2, #0xe90
  40c86c:	b	40c84c <ferror@plt+0x87cc>
  40c870:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c874:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c878:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  40c87c:	add	x0, x0, #0xb6
  40c880:	add	x1, x1, #0x1f3
  40c884:	add	x2, x2, #0xd2
  40c888:	b	40c84c <ferror@plt+0x87cc>
  40c88c:	stp	x29, x30, [sp, #-96]!
  40c890:	stp	x28, x27, [sp, #16]
  40c894:	stp	x26, x25, [sp, #32]
  40c898:	stp	x24, x23, [sp, #48]
  40c89c:	stp	x22, x21, [sp, #64]
  40c8a0:	stp	x20, x19, [sp, #80]
  40c8a4:	mov	x29, sp
  40c8a8:	cbz	x0, 40c964 <ferror@plt+0x88e4>
  40c8ac:	mov	x20, x1
  40c8b0:	cbz	x1, 40c980 <ferror@plt+0x8900>
  40c8b4:	ldr	w8, [x0]
  40c8b8:	mov	x21, x0
  40c8bc:	cmp	w8, #0x1
  40c8c0:	b.lt	40c99c <ferror@plt+0x891c>  // b.tstop
  40c8c4:	ldr	w22, [x21, #68]
  40c8c8:	adrp	x23, 43a000 <ferror@plt+0x35f80>
  40c8cc:	adrp	x24, 43a000 <ferror@plt+0x35f80>
  40c8d0:	mov	x19, x2
  40c8d4:	mov	x28, xzr
  40c8d8:	mov	w26, wzr
  40c8dc:	add	x23, x23, #0x24c
  40c8e0:	add	x24, x24, #0x22d
  40c8e4:	ldp	x8, x9, [x21, #32]
  40c8e8:	ldr	w8, [x8, x28, lsl #2]
  40c8ec:	ldr	x27, [x9, x28, lsl #3]
  40c8f0:	cmp	w8, #0x2
  40c8f4:	b.cc	40c910 <ferror@plt+0x8890>  // b.lo, b.ul, b.last
  40c8f8:	ldr	x8, [x21, #24]
  40c8fc:	mov	x1, x27
  40c900:	mov	x2, x19
  40c904:	ldr	x0, [x8, x28, lsl #3]
  40c908:	blr	x20
  40c90c:	mov	w26, w0
  40c910:	ldr	w8, [x21, #68]
  40c914:	cmp	w22, w8
  40c918:	b.ne	40c940 <ferror@plt+0x88c0>  // b.any
  40c91c:	cmp	w26, #0x0
  40c920:	cset	w8, eq  // eq = none
  40c924:	csel	x25, x25, x27, eq  // eq = none
  40c928:	tbz	w8, #0, 40c9a0 <ferror@plt+0x8920>
  40c92c:	ldrsw	x8, [x21]
  40c930:	add	x28, x28, #0x1
  40c934:	cmp	x28, x8
  40c938:	b.lt	40c8e4 <ferror@plt+0x8864>  // b.tstop
  40c93c:	b	40c99c <ferror@plt+0x891c>
  40c940:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c944:	add	x0, x0, #0xb6
  40c948:	mov	x1, x23
  40c94c:	mov	x2, x24
  40c950:	bl	413114 <ferror@plt+0xf094>
  40c954:	mov	w8, wzr
  40c958:	mov	x25, xzr
  40c95c:	tbnz	w8, #0, 40c92c <ferror@plt+0x88ac>
  40c960:	b	40c9a0 <ferror@plt+0x8920>
  40c964:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c968:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c96c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c970:	add	x0, x0, #0xb6
  40c974:	add	x1, x1, #0x24c
  40c978:	add	x2, x2, #0xe90
  40c97c:	b	40c998 <ferror@plt+0x8918>
  40c980:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c984:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c988:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40c98c:	add	x0, x0, #0xb6
  40c990:	add	x1, x1, #0x24c
  40c994:	add	x2, x2, #0x288
  40c998:	bl	413114 <ferror@plt+0xf094>
  40c99c:	mov	x25, xzr
  40c9a0:	mov	x0, x25
  40c9a4:	ldp	x20, x19, [sp, #80]
  40c9a8:	ldp	x22, x21, [sp, #64]
  40c9ac:	ldp	x24, x23, [sp, #48]
  40c9b0:	ldp	x26, x25, [sp, #32]
  40c9b4:	ldp	x28, x27, [sp, #16]
  40c9b8:	ldp	x29, x30, [sp], #96
  40c9bc:	ret
  40c9c0:	stp	x29, x30, [sp, #-16]!
  40c9c4:	mov	x29, sp
  40c9c8:	cbz	x0, 40c9d8 <ferror@plt+0x8958>
  40c9cc:	ldr	w0, [x0, #12]
  40c9d0:	ldp	x29, x30, [sp], #16
  40c9d4:	ret
  40c9d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40c9dc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40c9e0:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40c9e4:	add	x0, x0, #0xb6
  40c9e8:	add	x1, x1, #0x29a
  40c9ec:	add	x2, x2, #0xe90
  40c9f0:	bl	413114 <ferror@plt+0xf094>
  40c9f4:	mov	w0, wzr
  40c9f8:	ldp	x29, x30, [sp], #16
  40c9fc:	ret
  40ca00:	stp	x29, x30, [sp, #-32]!
  40ca04:	stp	x20, x19, [sp, #16]
  40ca08:	mov	x29, sp
  40ca0c:	cbz	x0, 40ca5c <ferror@plt+0x89dc>
  40ca10:	ldr	w8, [x0]
  40ca14:	mov	x19, x0
  40ca18:	cmp	w8, #0x1
  40ca1c:	b.lt	40ca78 <ferror@plt+0x89f8>  // b.tstop
  40ca20:	mov	x20, xzr
  40ca24:	mov	x0, xzr
  40ca28:	b	40ca3c <ferror@plt+0x89bc>
  40ca2c:	ldrsw	x8, [x19]
  40ca30:	add	x20, x20, #0x1
  40ca34:	cmp	x20, x8
  40ca38:	b.ge	40ca7c <ferror@plt+0x89fc>  // b.tcont
  40ca3c:	ldr	x8, [x19, #32]
  40ca40:	ldr	w8, [x8, x20, lsl #2]
  40ca44:	cmp	w8, #0x2
  40ca48:	b.cc	40ca2c <ferror@plt+0x89ac>  // b.lo, b.ul, b.last
  40ca4c:	ldr	x8, [x19, #24]
  40ca50:	ldr	x1, [x8, x20, lsl #3]
  40ca54:	bl	40cf08 <ferror@plt+0x8e88>
  40ca58:	b	40ca2c <ferror@plt+0x89ac>
  40ca5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ca60:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ca64:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40ca68:	add	x0, x0, #0xb6
  40ca6c:	add	x1, x1, #0x2c0
  40ca70:	add	x2, x2, #0xe90
  40ca74:	bl	413114 <ferror@plt+0xf094>
  40ca78:	mov	x0, xzr
  40ca7c:	ldp	x20, x19, [sp, #16]
  40ca80:	ldp	x29, x30, [sp], #32
  40ca84:	ret
  40ca88:	stp	x29, x30, [sp, #-32]!
  40ca8c:	stp	x20, x19, [sp, #16]
  40ca90:	mov	x29, sp
  40ca94:	cbz	x0, 40cae4 <ferror@plt+0x8a64>
  40ca98:	ldr	w8, [x0]
  40ca9c:	mov	x19, x0
  40caa0:	cmp	w8, #0x1
  40caa4:	b.lt	40cb00 <ferror@plt+0x8a80>  // b.tstop
  40caa8:	mov	x20, xzr
  40caac:	mov	x0, xzr
  40cab0:	b	40cac4 <ferror@plt+0x8a44>
  40cab4:	ldrsw	x8, [x19]
  40cab8:	add	x20, x20, #0x1
  40cabc:	cmp	x20, x8
  40cac0:	b.ge	40cb04 <ferror@plt+0x8a84>  // b.tcont
  40cac4:	ldr	x8, [x19, #32]
  40cac8:	ldr	w8, [x8, x20, lsl #2]
  40cacc:	cmp	w8, #0x2
  40cad0:	b.cc	40cab4 <ferror@plt+0x8a34>  // b.lo, b.ul, b.last
  40cad4:	ldr	x8, [x19, #40]
  40cad8:	ldr	x1, [x8, x20, lsl #3]
  40cadc:	bl	40cf08 <ferror@plt+0x8e88>
  40cae0:	b	40cab4 <ferror@plt+0x8a34>
  40cae4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40cae8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40caec:	adrp	x2, 439000 <ferror@plt+0x34f80>
  40caf0:	add	x0, x0, #0xb6
  40caf4:	add	x1, x1, #0x2eb
  40caf8:	add	x2, x2, #0xe90
  40cafc:	bl	413114 <ferror@plt+0xf094>
  40cb00:	mov	x0, xzr
  40cb04:	ldp	x20, x19, [sp, #16]
  40cb08:	ldp	x29, x30, [sp], #32
  40cb0c:	ret
  40cb10:	stp	x29, x30, [sp, #-16]!
  40cb14:	mov	x29, sp
  40cb18:	bl	403bc0 <strcmp@plt>
  40cb1c:	cmp	w0, #0x0
  40cb20:	cset	w0, eq  // eq = none
  40cb24:	ldp	x29, x30, [sp], #16
  40cb28:	ret
  40cb2c:	ldrb	w8, [x0]
  40cb30:	cbz	w8, 40cb50 <ferror@plt+0x8ad0>
  40cb34:	add	x9, x0, #0x1
  40cb38:	mov	w0, #0x1505                	// #5381
  40cb3c:	add	w10, w0, w0, lsl #5
  40cb40:	add	w0, w10, w8, sxtb
  40cb44:	ldrb	w8, [x9], #1
  40cb48:	cbnz	w8, 40cb3c <ferror@plt+0x8abc>
  40cb4c:	ret
  40cb50:	mov	w0, #0x1505                	// #5381
  40cb54:	ret
  40cb58:	cmp	x0, x1
  40cb5c:	cset	w0, eq  // eq = none
  40cb60:	ret
  40cb64:	ldr	w8, [x0]
  40cb68:	ldr	w9, [x1]
  40cb6c:	cmp	w8, w9
  40cb70:	cset	w0, eq  // eq = none
  40cb74:	ret
  40cb78:	ldr	w0, [x0]
  40cb7c:	ret
  40cb80:	ldr	x8, [x0]
  40cb84:	ldr	x9, [x1]
  40cb88:	cmp	x8, x9
  40cb8c:	cset	w0, eq  // eq = none
  40cb90:	ret
  40cb94:	ldr	w0, [x0]
  40cb98:	ret
  40cb9c:	ldr	d0, [x0]
  40cba0:	ldr	d1, [x1]
  40cba4:	fcmp	d0, d1
  40cba8:	cset	w0, eq  // eq = none
  40cbac:	ret
  40cbb0:	ldr	d0, [x0]
  40cbb4:	fcvtzu	w0, d0
  40cbb8:	ret
  40cbbc:	stp	x29, x30, [sp, #-32]!
  40cbc0:	stp	x20, x19, [sp, #16]
  40cbc4:	ldp	x9, x11, [x0, #24]
  40cbc8:	ldr	x10, [x0, #40]
  40cbcc:	sbfiz	x8, x1, #3, #32
  40cbd0:	mov	w12, #0x1                   	// #1
  40cbd4:	mov	x19, x0
  40cbd8:	ldr	x0, [x9, x8]
  40cbdc:	ldr	x20, [x10, x8]
  40cbe0:	str	w12, [x11, w1, sxtw #2]
  40cbe4:	str	xzr, [x9, x8]
  40cbe8:	ldr	x9, [x19, #40]
  40cbec:	mov	x29, sp
  40cbf0:	str	xzr, [x9, x8]
  40cbf4:	ldr	w8, [x19, #12]
  40cbf8:	sub	w8, w8, #0x1
  40cbfc:	str	w8, [x19, #12]
  40cc00:	cbz	w2, 40cc20 <ferror@plt+0x8ba0>
  40cc04:	ldr	x8, [x19, #72]
  40cc08:	cbz	x8, 40cc10 <ferror@plt+0x8b90>
  40cc0c:	blr	x8
  40cc10:	ldr	x8, [x19, #80]
  40cc14:	cbz	x8, 40cc20 <ferror@plt+0x8ba0>
  40cc18:	mov	x0, x20
  40cc1c:	blr	x8
  40cc20:	ldp	x20, x19, [sp, #16]
  40cc24:	ldp	x29, x30, [sp], #32
  40cc28:	ret
  40cc2c:	stp	x29, x30, [sp, #-64]!
  40cc30:	stp	x22, x21, [sp, #32]
  40cc34:	stp	x20, x19, [sp, #48]
  40cc38:	ldr	w8, [x0, #12]
  40cc3c:	str	x23, [sp, #16]
  40cc40:	ldr	w23, [x0]
  40cc44:	mov	x29, sp
  40cc48:	lsl	w1, w8, #1
  40cc4c:	mov	x19, x0
  40cc50:	bl	40cd78 <ferror@plt+0x8cf8>
  40cc54:	ldrsw	x0, [x19]
  40cc58:	mov	w1, #0x8                   	// #8
  40cc5c:	bl	4125f0 <ferror@plt+0xe570>
  40cc60:	ldr	x8, [x19, #24]
  40cc64:	ldr	x9, [x19, #40]
  40cc68:	mov	x20, x0
  40cc6c:	cmp	x8, x9
  40cc70:	b.eq	40cc88 <ferror@plt+0x8c08>  // b.none
  40cc74:	ldrsw	x0, [x19]
  40cc78:	mov	w1, #0x8                   	// #8
  40cc7c:	bl	4125f0 <ferror@plt+0xe570>
  40cc80:	mov	x21, x0
  40cc84:	b	40cc8c <ferror@plt+0x8c0c>
  40cc88:	mov	x21, x20
  40cc8c:	ldrsw	x0, [x19]
  40cc90:	mov	w1, #0x4                   	// #4
  40cc94:	bl	4125f0 <ferror@plt+0xe570>
  40cc98:	cmp	w23, #0x1
  40cc9c:	mov	x22, x0
  40cca0:	b.lt	40cd30 <ferror@plt+0x8cb0>  // b.tstop
  40cca4:	ldr	x8, [x19, #32]
  40cca8:	mov	x9, xzr
  40ccac:	b	40cce0 <ferror@plt+0x8c60>
  40ccb0:	str	w10, [x12]
  40ccb4:	ldr	x10, [x19, #24]
  40ccb8:	lsl	x12, x9, #3
  40ccbc:	lsl	x11, x11, #3
  40ccc0:	ldr	x10, [x10, x12]
  40ccc4:	str	x10, [x20, x11]
  40ccc8:	ldr	x10, [x19, #40]
  40cccc:	ldr	x10, [x10, x12]
  40ccd0:	str	x10, [x21, x11]
  40ccd4:	add	x9, x9, #0x1
  40ccd8:	cmp	x9, x23
  40ccdc:	b.eq	40cd30 <ferror@plt+0x8cb0>  // b.none
  40cce0:	ldr	w10, [x8, x9, lsl #2]
  40cce4:	cmp	w10, #0x2
  40cce8:	b.cc	40ccd4 <ferror@plt+0x8c54>  // b.lo, b.ul, b.last
  40ccec:	ldr	w11, [x19, #4]
  40ccf0:	udiv	w12, w10, w11
  40ccf4:	msub	w11, w12, w11, w10
  40ccf8:	add	x12, x22, w11, uxtw #2
  40ccfc:	ldr	w13, [x12]
  40cd00:	cbz	w13, 40ccb0 <ferror@plt+0x8c30>
  40cd04:	ldr	w12, [x19, #8]
  40cd08:	mov	w13, #0x1                   	// #1
  40cd0c:	add	w11, w11, w13
  40cd10:	and	x11, x12, x11
  40cd14:	ldr	w14, [x22, x11, lsl #2]
  40cd18:	add	w13, w13, #0x1
  40cd1c:	cbnz	w14, 40cd0c <ferror@plt+0x8c8c>
  40cd20:	mov	w13, w11
  40cd24:	add	x12, x22, w11, uxtw #2
  40cd28:	mov	x11, x13
  40cd2c:	b	40ccb0 <ferror@plt+0x8c30>
  40cd30:	ldr	x8, [x19, #24]
  40cd34:	ldr	x0, [x19, #40]
  40cd38:	cmp	x8, x0
  40cd3c:	b.eq	40cd44 <ferror@plt+0x8cc4>  // b.none
  40cd40:	bl	41249c <ferror@plt+0xe41c>
  40cd44:	ldr	x0, [x19, #24]
  40cd48:	bl	41249c <ferror@plt+0xe41c>
  40cd4c:	ldr	x0, [x19, #32]
  40cd50:	bl	41249c <ferror@plt+0xe41c>
  40cd54:	ldr	w8, [x19, #12]
  40cd58:	stp	x22, x21, [x19, #32]
  40cd5c:	str	x20, [x19, #24]
  40cd60:	ldr	x23, [sp, #16]
  40cd64:	str	w8, [x19, #16]
  40cd68:	ldp	x20, x19, [sp, #48]
  40cd6c:	ldp	x22, x21, [sp, #32]
  40cd70:	ldp	x29, x30, [sp], #64
  40cd74:	ret
  40cd78:	stp	x29, x30, [sp, #-32]!
  40cd7c:	str	x19, [sp, #16]
  40cd80:	mov	x19, x0
  40cd84:	mov	w0, w1
  40cd88:	mov	x29, sp
  40cd8c:	bl	40cdb0 <ferror@plt+0x8d30>
  40cd90:	cmp	w0, #0x3
  40cd94:	mov	w8, #0x3                   	// #3
  40cd98:	csel	w1, w0, w8, gt
  40cd9c:	mov	x0, x19
  40cda0:	bl	40b950 <ferror@plt+0x78d0>
  40cda4:	ldr	x19, [sp, #16]
  40cda8:	ldp	x29, x30, [sp], #32
  40cdac:	ret
  40cdb0:	mov	w8, wzr
  40cdb4:	cbz	w0, 40cdc4 <ferror@plt+0x8d44>
  40cdb8:	asr	w0, w0, #1
  40cdbc:	add	w8, w8, #0x1
  40cdc0:	cbnz	w0, 40cdb8 <ferror@plt+0x8d38>
  40cdc4:	mov	w0, w8
  40cdc8:	ret
  40cdcc:	stp	x29, x30, [sp, #-16]!
  40cdd0:	mov	w0, #0x18                  	// #24
  40cdd4:	mov	x29, sp
  40cdd8:	bl	41ad14 <ferror@plt+0x16c94>
  40cddc:	ldp	x29, x30, [sp], #16
  40cde0:	ret
  40cde4:	stp	x29, x30, [sp, #-16]!
  40cde8:	mov	x1, x0
  40cdec:	mov	w0, #0x18                  	// #24
  40cdf0:	mov	w2, #0x8                   	// #8
  40cdf4:	mov	x29, sp
  40cdf8:	bl	41b128 <ferror@plt+0x170a8>
  40cdfc:	ldp	x29, x30, [sp], #16
  40ce00:	ret
  40ce04:	stp	x29, x30, [sp, #-16]!
  40ce08:	mov	x1, x0
  40ce0c:	mov	w0, #0x18                  	// #24
  40ce10:	mov	x29, sp
  40ce14:	bl	41ad98 <ferror@plt+0x16d18>
  40ce18:	ldp	x29, x30, [sp], #16
  40ce1c:	ret
  40ce20:	stp	x29, x30, [sp, #-32]!
  40ce24:	mov	x2, xzr
  40ce28:	str	x19, [sp, #16]
  40ce2c:	mov	x29, sp
  40ce30:	mov	x19, x0
  40ce34:	bl	40ce4c <ferror@plt+0x8dcc>
  40ce38:	mov	x0, x19
  40ce3c:	bl	40cde4 <ferror@plt+0x8d64>
  40ce40:	ldr	x19, [sp, #16]
  40ce44:	ldp	x29, x30, [sp], #32
  40ce48:	ret
  40ce4c:	stp	x29, x30, [sp, #-48]!
  40ce50:	str	x21, [sp, #16]
  40ce54:	stp	x20, x19, [sp, #32]
  40ce58:	mov	x29, sp
  40ce5c:	cbz	x0, 40ce7c <ferror@plt+0x8dfc>
  40ce60:	mov	x19, x2
  40ce64:	mov	x20, x1
  40ce68:	ldp	x0, x21, [x0]
  40ce6c:	mov	x1, x19
  40ce70:	blr	x20
  40ce74:	mov	x0, x21
  40ce78:	cbnz	x21, 40ce68 <ferror@plt+0x8de8>
  40ce7c:	ldp	x20, x19, [sp, #32]
  40ce80:	ldr	x21, [sp, #16]
  40ce84:	ldp	x29, x30, [sp], #48
  40ce88:	ret
  40ce8c:	stp	x29, x30, [sp, #-48]!
  40ce90:	stp	x20, x19, [sp, #32]
  40ce94:	mov	x19, x0
  40ce98:	mov	w0, #0x18                  	// #24
  40ce9c:	str	x21, [sp, #16]
  40cea0:	mov	x29, sp
  40cea4:	mov	x21, x1
  40cea8:	bl	41a9a8 <ferror@plt+0x16928>
  40ceac:	mov	x20, x0
  40ceb0:	stp	x21, xzr, [x0]
  40ceb4:	cbz	x19, 40cec8 <ferror@plt+0x8e48>
  40ceb8:	mov	x0, x19
  40cebc:	bl	40cee8 <ferror@plt+0x8e68>
  40cec0:	str	x20, [x0, #8]
  40cec4:	b	40ced0 <ferror@plt+0x8e50>
  40cec8:	mov	x0, xzr
  40cecc:	mov	x19, x20
  40ced0:	str	x0, [x20, #16]
  40ced4:	mov	x0, x19
  40ced8:	ldp	x20, x19, [sp, #32]
  40cedc:	ldr	x21, [sp, #16]
  40cee0:	ldp	x29, x30, [sp], #48
  40cee4:	ret
  40cee8:	cbz	x0, 40cf00 <ferror@plt+0x8e80>
  40ceec:	mov	x8, x0
  40cef0:	ldr	x0, [x0, #8]
  40cef4:	cbnz	x0, 40ceec <ferror@plt+0x8e6c>
  40cef8:	mov	x0, x8
  40cefc:	ret
  40cf00:	mov	x0, xzr
  40cf04:	ret
  40cf08:	stp	x29, x30, [sp, #-32]!
  40cf0c:	stp	x20, x19, [sp, #16]
  40cf10:	mov	x19, x0
  40cf14:	mov	w0, #0x18                  	// #24
  40cf18:	mov	x29, sp
  40cf1c:	mov	x20, x1
  40cf20:	bl	41a9a8 <ferror@plt+0x16928>
  40cf24:	stp	x20, x19, [x0]
  40cf28:	cbz	x19, 40cf44 <ferror@plt+0x8ec4>
  40cf2c:	ldr	x8, [x19, #16]
  40cf30:	str	x8, [x0, #16]
  40cf34:	cbz	x8, 40cf3c <ferror@plt+0x8ebc>
  40cf38:	str	x0, [x8, #8]
  40cf3c:	str	x0, [x19, #16]
  40cf40:	b	40cf48 <ferror@plt+0x8ec8>
  40cf44:	str	xzr, [x0, #16]
  40cf48:	ldp	x20, x19, [sp, #16]
  40cf4c:	ldp	x29, x30, [sp], #32
  40cf50:	ret
  40cf54:	stp	x29, x30, [sp, #-48]!
  40cf58:	stp	x20, x19, [sp, #32]
  40cf5c:	mov	x20, x1
  40cf60:	mov	x19, x0
  40cf64:	str	x21, [sp, #16]
  40cf68:	mov	x29, sp
  40cf6c:	tbnz	w2, #31, 40cfb0 <ferror@plt+0x8f30>
  40cf70:	cbz	w2, 40cfc0 <ferror@plt+0x8f40>
  40cf74:	mov	x0, x19
  40cf78:	mov	w1, w2
  40cf7c:	bl	40cfe4 <ferror@plt+0x8f64>
  40cf80:	cbz	x0, 40cfb0 <ferror@plt+0x8f30>
  40cf84:	mov	x21, x0
  40cf88:	mov	w0, #0x18                  	// #24
  40cf8c:	bl	41a9a8 <ferror@plt+0x16928>
  40cf90:	str	x20, [x0]
  40cf94:	ldr	x8, [x21, #16]
  40cf98:	str	x8, [x0, #16]
  40cf9c:	ldr	x8, [x21, #16]
  40cfa0:	str	x0, [x8, #8]
  40cfa4:	str	x21, [x0, #8]
  40cfa8:	str	x0, [x21, #16]
  40cfac:	b	40cfd0 <ferror@plt+0x8f50>
  40cfb0:	mov	x0, x19
  40cfb4:	mov	x1, x20
  40cfb8:	bl	40ce8c <ferror@plt+0x8e0c>
  40cfbc:	b	40cfcc <ferror@plt+0x8f4c>
  40cfc0:	mov	x0, x19
  40cfc4:	mov	x1, x20
  40cfc8:	bl	40cf08 <ferror@plt+0x8e88>
  40cfcc:	mov	x19, x0
  40cfd0:	mov	x0, x19
  40cfd4:	ldp	x20, x19, [sp, #32]
  40cfd8:	ldr	x21, [sp, #16]
  40cfdc:	ldp	x29, x30, [sp], #48
  40cfe0:	ret
  40cfe4:	cbz	x0, 40d004 <ferror@plt+0x8f84>
  40cfe8:	cbz	w1, 40d004 <ferror@plt+0x8f84>
  40cfec:	sub	w8, w1, #0x1
  40cff0:	ldr	x0, [x0, #8]
  40cff4:	subs	w8, w8, #0x1
  40cff8:	cset	w9, cs  // cs = hs, nlast
  40cffc:	cbz	x0, 40d004 <ferror@plt+0x8f84>
  40d000:	tbnz	w9, #0, 40cff0 <ferror@plt+0x8f70>
  40d004:	ret
  40d008:	stp	x29, x30, [sp, #-48]!
  40d00c:	str	x21, [sp, #16]
  40d010:	stp	x20, x19, [sp, #32]
  40d014:	mov	x20, x2
  40d018:	mov	x21, x1
  40d01c:	mov	x29, sp
  40d020:	cbz	x0, 40d050 <ferror@plt+0x8fd0>
  40d024:	mov	x19, x0
  40d028:	cbz	x21, 40d07c <ferror@plt+0x8ffc>
  40d02c:	mov	w0, #0x18                  	// #24
  40d030:	bl	41a9a8 <ferror@plt+0x16928>
  40d034:	stp	x20, x21, [x0]
  40d038:	ldr	x8, [x21, #16]
  40d03c:	str	x8, [x0, #16]
  40d040:	str	x0, [x21, #16]
  40d044:	cbz	x8, 40d0a8 <ferror@plt+0x9028>
  40d048:	str	x0, [x8, #8]
  40d04c:	b	40d0b4 <ferror@plt+0x9034>
  40d050:	bl	40cdcc <ferror@plt+0x8d4c>
  40d054:	mov	x19, x0
  40d058:	str	x20, [x0]
  40d05c:	cbz	x21, 40d0b4 <ferror@plt+0x9034>
  40d060:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40d064:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40d068:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40d06c:	add	x0, x0, #0xb6
  40d070:	add	x1, x1, #0x4bc
  40d074:	add	x2, x2, #0x4f4
  40d078:	b	40d0e8 <ferror@plt+0x9068>
  40d07c:	mov	x8, x19
  40d080:	mov	x21, x8
  40d084:	ldr	x8, [x8, #8]
  40d088:	cbnz	x8, 40d080 <ferror@plt+0x9000>
  40d08c:	mov	w0, #0x18                  	// #24
  40d090:	bl	41a9a8 <ferror@plt+0x16928>
  40d094:	str	x0, [x21, #8]
  40d098:	str	x20, [x0]
  40d09c:	ldr	x8, [x21, #8]
  40d0a0:	stp	xzr, x21, [x8, #8]
  40d0a4:	b	40d0b4 <ferror@plt+0x9034>
  40d0a8:	cmp	x21, x19
  40d0ac:	mov	x19, x0
  40d0b0:	b.ne	40d0c8 <ferror@plt+0x9048>  // b.any
  40d0b4:	mov	x0, x19
  40d0b8:	ldp	x20, x19, [sp, #32]
  40d0bc:	ldr	x21, [sp, #16]
  40d0c0:	ldp	x29, x30, [sp], #48
  40d0c4:	ret
  40d0c8:	adrp	x8, 440000 <ferror@plt+0x3bf80>
  40d0cc:	add	x8, x8, #0xb6
  40d0d0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40d0d4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40d0d8:	add	x1, x1, #0x4bc
  40d0dc:	add	x2, x2, #0x504
  40d0e0:	mov	x19, x0
  40d0e4:	mov	x0, x8
  40d0e8:	bl	413114 <ferror@plt+0xf094>
  40d0ec:	b	40d0b4 <ferror@plt+0x9034>
  40d0f0:	stp	x29, x30, [sp, #-32]!
  40d0f4:	stp	x20, x19, [sp, #16]
  40d0f8:	mov	x19, x0
  40d0fc:	mov	x29, sp
  40d100:	cbz	x1, 40d128 <ferror@plt+0x90a8>
  40d104:	mov	x0, x19
  40d108:	mov	x20, x1
  40d10c:	bl	40cee8 <ferror@plt+0x8e68>
  40d110:	mov	x1, x20
  40d114:	cbz	x0, 40d120 <ferror@plt+0x90a0>
  40d118:	mov	x1, x19
  40d11c:	str	x20, [x0, #8]
  40d120:	mov	x19, x1
  40d124:	str	x0, [x20, #16]
  40d128:	mov	x0, x19
  40d12c:	ldp	x20, x19, [sp, #16]
  40d130:	ldp	x29, x30, [sp], #32
  40d134:	ret
  40d138:	stp	x29, x30, [sp, #-32]!
  40d13c:	stp	x20, x19, [sp, #16]
  40d140:	mov	x19, x0
  40d144:	mov	x29, sp
  40d148:	cbz	x0, 40d184 <ferror@plt+0x9104>
  40d14c:	mov	x20, x19
  40d150:	ldr	x8, [x20]
  40d154:	cmp	x8, x1
  40d158:	b.eq	40d168 <ferror@plt+0x90e8>  // b.none
  40d15c:	ldr	x20, [x20, #8]
  40d160:	cbnz	x20, 40d150 <ferror@plt+0x90d0>
  40d164:	b	40d184 <ferror@plt+0x9104>
  40d168:	mov	x0, x19
  40d16c:	mov	x1, x20
  40d170:	bl	40d194 <ferror@plt+0x9114>
  40d174:	mov	x19, x0
  40d178:	mov	w0, #0x18                  	// #24
  40d17c:	mov	x1, x20
  40d180:	bl	41ad98 <ferror@plt+0x16d18>
  40d184:	mov	x0, x19
  40d188:	ldp	x20, x19, [sp, #16]
  40d18c:	ldp	x29, x30, [sp], #32
  40d190:	ret
  40d194:	stp	x29, x30, [sp, #-48]!
  40d198:	stp	x20, x19, [sp, #32]
  40d19c:	mov	x19, x0
  40d1a0:	str	x21, [sp, #16]
  40d1a4:	mov	x29, sp
  40d1a8:	cbz	x1, 40d200 <ferror@plt+0x9180>
  40d1ac:	ldr	x8, [x1, #16]
  40d1b0:	mov	x20, x1
  40d1b4:	cbz	x8, 40d1d4 <ferror@plt+0x9154>
  40d1b8:	ldr	x9, [x8, #8]
  40d1bc:	cmp	x9, x20
  40d1c0:	b.eq	40d1cc <ferror@plt+0x914c>  // b.none
  40d1c4:	bl	40d798 <ferror@plt+0x9718>
  40d1c8:	b	40d1d4 <ferror@plt+0x9154>
  40d1cc:	ldr	x9, [x20, #8]
  40d1d0:	str	x9, [x8, #8]
  40d1d4:	mov	x21, x20
  40d1d8:	ldr	x8, [x21, #8]!
  40d1dc:	cbz	x8, 40d1f0 <ferror@plt+0x9170>
  40d1e0:	ldr	x9, [x8, #16]
  40d1e4:	cmp	x9, x20
  40d1e8:	b.eq	40d214 <ferror@plt+0x9194>  // b.none
  40d1ec:	bl	40d798 <ferror@plt+0x9718>
  40d1f0:	cmp	x20, x19
  40d1f4:	b.ne	40d1fc <ferror@plt+0x917c>  // b.any
  40d1f8:	ldr	x19, [x19, #8]
  40d1fc:	stp	xzr, xzr, [x21]
  40d200:	mov	x0, x19
  40d204:	ldp	x20, x19, [sp, #32]
  40d208:	ldr	x21, [sp, #16]
  40d20c:	ldp	x29, x30, [sp], #48
  40d210:	ret
  40d214:	ldr	x9, [x20, #16]
  40d218:	str	x9, [x8, #16]
  40d21c:	cmp	x20, x19
  40d220:	b.ne	40d1fc <ferror@plt+0x917c>  // b.any
  40d224:	b	40d1f8 <ferror@plt+0x9178>
  40d228:	stp	x29, x30, [sp, #-48]!
  40d22c:	str	x21, [sp, #16]
  40d230:	stp	x20, x19, [sp, #32]
  40d234:	mov	x29, sp
  40d238:	cbz	x0, 40d298 <ferror@plt+0x9218>
  40d23c:	mov	x19, x1
  40d240:	mov	x1, x0
  40d244:	b	40d254 <ferror@plt+0x91d4>
  40d248:	mov	x20, x0
  40d24c:	mov	x1, x21
  40d250:	cbz	x21, 40d29c <ferror@plt+0x921c>
  40d254:	ldp	x8, x21, [x1]
  40d258:	cmp	x8, x19
  40d25c:	b.ne	40d248 <ferror@plt+0x91c8>  // b.any
  40d260:	ldr	x8, [x1, #16]
  40d264:	mov	x20, x21
  40d268:	cbz	x8, 40d274 <ferror@plt+0x91f4>
  40d26c:	mov	x20, x0
  40d270:	str	x21, [x8, #8]
  40d274:	cbz	x21, 40d280 <ferror@plt+0x9200>
  40d278:	ldr	x8, [x1, #16]
  40d27c:	str	x8, [x21, #16]
  40d280:	mov	w0, #0x18                  	// #24
  40d284:	bl	41ad98 <ferror@plt+0x16d18>
  40d288:	mov	x0, x20
  40d28c:	mov	x1, x21
  40d290:	cbnz	x21, 40d254 <ferror@plt+0x91d4>
  40d294:	b	40d29c <ferror@plt+0x921c>
  40d298:	mov	x20, x0
  40d29c:	mov	x0, x20
  40d2a0:	ldp	x20, x19, [sp, #32]
  40d2a4:	ldr	x21, [sp, #16]
  40d2a8:	ldp	x29, x30, [sp], #48
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-16]!
  40d2b4:	mov	x29, sp
  40d2b8:	bl	40d194 <ferror@plt+0x9114>
  40d2bc:	ldp	x29, x30, [sp], #16
  40d2c0:	ret
  40d2c4:	stp	x29, x30, [sp, #-32]!
  40d2c8:	stp	x20, x19, [sp, #16]
  40d2cc:	mov	x29, sp
  40d2d0:	mov	x19, x1
  40d2d4:	bl	40d194 <ferror@plt+0x9114>
  40d2d8:	mov	x20, x0
  40d2dc:	mov	w0, #0x18                  	// #24
  40d2e0:	mov	x1, x19
  40d2e4:	bl	41ad98 <ferror@plt+0x16d18>
  40d2e8:	mov	x0, x20
  40d2ec:	ldp	x20, x19, [sp, #16]
  40d2f0:	ldp	x29, x30, [sp], #32
  40d2f4:	ret
  40d2f8:	stp	x29, x30, [sp, #-16]!
  40d2fc:	mov	x1, xzr
  40d300:	mov	x2, xzr
  40d304:	mov	x29, sp
  40d308:	bl	40d314 <ferror@plt+0x9294>
  40d30c:	ldp	x29, x30, [sp], #16
  40d310:	ret
  40d314:	stp	x29, x30, [sp, #-64]!
  40d318:	str	x23, [sp, #16]
  40d31c:	stp	x22, x21, [sp, #32]
  40d320:	stp	x20, x19, [sp, #48]
  40d324:	mov	x29, sp
  40d328:	cbz	x0, 40d35c <ferror@plt+0x92dc>
  40d32c:	mov	x22, x0
  40d330:	mov	w0, #0x18                  	// #24
  40d334:	mov	x20, x2
  40d338:	mov	x21, x1
  40d33c:	bl	41a9a8 <ferror@plt+0x16928>
  40d340:	mov	x19, x0
  40d344:	cbz	x21, 40d364 <ferror@plt+0x92e4>
  40d348:	ldr	x0, [x22]
  40d34c:	mov	x1, x20
  40d350:	blr	x21
  40d354:	str	x0, [x19]
  40d358:	b	40d36c <ferror@plt+0x92ec>
  40d35c:	mov	x19, xzr
  40d360:	b	40d3cc <ferror@plt+0x934c>
  40d364:	ldr	x8, [x22]
  40d368:	str	x8, [x19]
  40d36c:	str	xzr, [x19, #16]
  40d370:	ldr	x22, [x22, #8]
  40d374:	cbz	x22, 40d3c4 <ferror@plt+0x9344>
  40d378:	mov	x23, x19
  40d37c:	b	40d390 <ferror@plt+0x9310>
  40d380:	ldr	x8, [x22]
  40d384:	str	x8, [x23]
  40d388:	ldr	x22, [x22, #8]
  40d38c:	cbz	x22, 40d3c8 <ferror@plt+0x9348>
  40d390:	mov	w0, #0x18                  	// #24
  40d394:	bl	41a9a8 <ferror@plt+0x16928>
  40d398:	str	x0, [x23, #8]
  40d39c:	str	x23, [x0, #16]
  40d3a0:	ldr	x23, [x23, #8]
  40d3a4:	cbz	x21, 40d380 <ferror@plt+0x9300>
  40d3a8:	ldr	x0, [x22]
  40d3ac:	mov	x1, x20
  40d3b0:	blr	x21
  40d3b4:	str	x0, [x23]
  40d3b8:	ldr	x22, [x22, #8]
  40d3bc:	cbnz	x22, 40d390 <ferror@plt+0x9310>
  40d3c0:	b	40d3c8 <ferror@plt+0x9348>
  40d3c4:	mov	x23, x19
  40d3c8:	str	xzr, [x23, #8]
  40d3cc:	mov	x0, x19
  40d3d0:	ldp	x20, x19, [sp, #48]
  40d3d4:	ldp	x22, x21, [sp, #32]
  40d3d8:	ldr	x23, [sp, #16]
  40d3dc:	ldp	x29, x30, [sp], #64
  40d3e0:	ret
  40d3e4:	cbz	x0, 40d3fc <ferror@plt+0x937c>
  40d3e8:	mov	x8, x0
  40d3ec:	mov	x0, x8
  40d3f0:	ldp	x8, x9, [x8, #8]
  40d3f4:	stp	x9, x8, [x0, #8]
  40d3f8:	cbnz	x8, 40d3ec <ferror@plt+0x936c>
  40d3fc:	ret
  40d400:	cbz	x0, 40d420 <ferror@plt+0x93a0>
  40d404:	cbz	w1, 40d420 <ferror@plt+0x93a0>
  40d408:	sub	w8, w1, #0x1
  40d40c:	ldr	x0, [x0, #16]
  40d410:	subs	w8, w8, #0x1
  40d414:	cset	w9, cs  // cs = hs, nlast
  40d418:	cbz	x0, 40d420 <ferror@plt+0x93a0>
  40d41c:	tbnz	w9, #0, 40d40c <ferror@plt+0x938c>
  40d420:	ret
  40d424:	cmp	x0, #0x0
  40d428:	cset	w8, ne  // ne = any
  40d42c:	cbz	x0, 40d454 <ferror@plt+0x93d4>
  40d430:	cbz	w1, 40d454 <ferror@plt+0x93d4>
  40d434:	sub	w9, w1, #0x1
  40d438:	ldr	x0, [x0, #8]
  40d43c:	subs	w9, w9, #0x1
  40d440:	cset	w10, cs  // cs = hs, nlast
  40d444:	cmp	x0, #0x0
  40d448:	cset	w8, ne  // ne = any
  40d44c:	cbz	x0, 40d454 <ferror@plt+0x93d4>
  40d450:	tbnz	w10, #0, 40d438 <ferror@plt+0x93b8>
  40d454:	cbz	w8, 40d460 <ferror@plt+0x93e0>
  40d458:	ldr	x0, [x0]
  40d45c:	ret
  40d460:	mov	x0, xzr
  40d464:	ret
  40d468:	cbz	x0, 40d480 <ferror@plt+0x9400>
  40d46c:	ldr	x8, [x0]
  40d470:	cmp	x8, x1
  40d474:	b.eq	40d480 <ferror@plt+0x9400>  // b.none
  40d478:	ldr	x0, [x0, #8]
  40d47c:	cbnz	x0, 40d46c <ferror@plt+0x93ec>
  40d480:	ret
  40d484:	stp	x29, x30, [sp, #-48]!
  40d488:	stp	x20, x19, [sp, #32]
  40d48c:	mov	x19, x0
  40d490:	str	x21, [sp, #16]
  40d494:	mov	x29, sp
  40d498:	cbz	x2, 40d4d4 <ferror@plt+0x9454>
  40d49c:	cbz	x19, 40d4c0 <ferror@plt+0x9440>
  40d4a0:	mov	x20, x2
  40d4a4:	mov	x21, x1
  40d4a8:	ldr	x0, [x19]
  40d4ac:	mov	x1, x21
  40d4b0:	blr	x20
  40d4b4:	cbz	w0, 40d4c0 <ferror@plt+0x9440>
  40d4b8:	ldr	x19, [x19, #8]
  40d4bc:	cbnz	x19, 40d4a8 <ferror@plt+0x9428>
  40d4c0:	mov	x0, x19
  40d4c4:	ldp	x20, x19, [sp, #32]
  40d4c8:	ldr	x21, [sp, #16]
  40d4cc:	ldp	x29, x30, [sp], #48
  40d4d0:	ret
  40d4d4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40d4d8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40d4dc:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  40d4e0:	add	x0, x0, #0xb6
  40d4e4:	add	x1, x1, #0x514
  40d4e8:	add	x2, x2, #0xd2
  40d4ec:	bl	413114 <ferror@plt+0xf094>
  40d4f0:	b	40d4c0 <ferror@plt+0x9440>
  40d4f4:	cbz	x0, 40d514 <ferror@plt+0x9494>
  40d4f8:	mov	x8, x0
  40d4fc:	mov	w0, wzr
  40d500:	cmp	x8, x1
  40d504:	b.eq	40d518 <ferror@plt+0x9498>  // b.none
  40d508:	ldr	x8, [x8, #8]
  40d50c:	add	w0, w0, #0x1
  40d510:	cbnz	x8, 40d500 <ferror@plt+0x9480>
  40d514:	mov	w0, #0xffffffff            	// #-1
  40d518:	ret
  40d51c:	cbz	x0, 40d540 <ferror@plt+0x94c0>
  40d520:	mov	x8, x0
  40d524:	mov	w0, wzr
  40d528:	ldr	x9, [x8]
  40d52c:	cmp	x9, x1
  40d530:	b.eq	40d544 <ferror@plt+0x94c4>  // b.none
  40d534:	ldr	x8, [x8, #8]
  40d538:	add	w0, w0, #0x1
  40d53c:	cbnz	x8, 40d528 <ferror@plt+0x94a8>
  40d540:	mov	w0, #0xffffffff            	// #-1
  40d544:	ret
  40d548:	cbz	x0, 40d560 <ferror@plt+0x94e0>
  40d54c:	mov	x8, x0
  40d550:	ldr	x0, [x0, #16]
  40d554:	cbnz	x0, 40d54c <ferror@plt+0x94cc>
  40d558:	mov	x0, x8
  40d55c:	ret
  40d560:	mov	x0, xzr
  40d564:	ret
  40d568:	mov	w8, wzr
  40d56c:	cbz	x0, 40d57c <ferror@plt+0x94fc>
  40d570:	ldr	x0, [x0, #8]
  40d574:	add	w8, w8, #0x1
  40d578:	cbnz	x0, 40d570 <ferror@plt+0x94f0>
  40d57c:	mov	w0, w8
  40d580:	ret
  40d584:	stp	x29, x30, [sp, #-16]!
  40d588:	mov	x3, xzr
  40d58c:	mov	x29, sp
  40d590:	bl	40d59c <ferror@plt+0x951c>
  40d594:	ldp	x29, x30, [sp], #16
  40d598:	ret
  40d59c:	stp	x29, x30, [sp, #-80]!
  40d5a0:	stp	x20, x19, [sp, #64]
  40d5a4:	mov	x19, x0
  40d5a8:	str	x25, [sp, #16]
  40d5ac:	stp	x24, x23, [sp, #32]
  40d5b0:	stp	x22, x21, [sp, #48]
  40d5b4:	mov	x29, sp
  40d5b8:	cbz	x2, 40d6a4 <ferror@plt+0x9624>
  40d5bc:	mov	x20, x1
  40d5c0:	cbz	x19, 40d650 <ferror@plt+0x95d0>
  40d5c4:	ldr	x1, [x19]
  40d5c8:	mov	x22, x2
  40d5cc:	mov	x0, x20
  40d5d0:	mov	x2, x3
  40d5d4:	mov	x21, x3
  40d5d8:	blr	x22
  40d5dc:	mov	x24, x19
  40d5e0:	ldr	x8, [x24, #8]!
  40d5e4:	cmp	w0, #0x0
  40d5e8:	cset	w25, gt
  40d5ec:	mov	x23, x19
  40d5f0:	cmp	w0, #0x1
  40d5f4:	b.lt	40d62c <ferror@plt+0x95ac>  // b.tstop
  40d5f8:	cbz	x8, 40d62c <ferror@plt+0x95ac>
  40d5fc:	ldr	x1, [x8]
  40d600:	mov	x0, x20
  40d604:	mov	x2, x21
  40d608:	mov	x23, x8
  40d60c:	blr	x22
  40d610:	cmp	w0, #0x0
  40d614:	cset	w25, gt
  40d618:	cmp	w0, #0x1
  40d61c:	b.lt	40d628 <ferror@plt+0x95a8>  // b.tstop
  40d620:	ldr	x8, [x23, #8]
  40d624:	cbnz	x8, 40d5fc <ferror@plt+0x957c>
  40d628:	add	x24, x23, #0x8
  40d62c:	mov	w0, #0x18                  	// #24
  40d630:	bl	41ad14 <ferror@plt+0x16c94>
  40d634:	str	x20, [x0]
  40d638:	cbz	w25, 40d664 <ferror@plt+0x95e4>
  40d63c:	ldr	x8, [x23, #8]
  40d640:	cbnz	x8, 40d664 <ferror@plt+0x95e4>
  40d644:	str	x0, [x24]
  40d648:	str	x23, [x0, #16]
  40d64c:	b	40d688 <ferror@plt+0x9608>
  40d650:	mov	w0, #0x18                  	// #24
  40d654:	bl	41ad14 <ferror@plt+0x16c94>
  40d658:	mov	x19, x0
  40d65c:	str	x20, [x0]
  40d660:	b	40d688 <ferror@plt+0x9608>
  40d664:	ldr	x8, [x23, #16]
  40d668:	cbz	x8, 40d678 <ferror@plt+0x95f8>
  40d66c:	str	x0, [x8, #8]
  40d670:	ldr	x8, [x23, #16]
  40d674:	str	x8, [x0, #16]
  40d678:	cmp	x23, x19
  40d67c:	csel	x19, x0, x19, eq  // eq = none
  40d680:	str	x23, [x0, #8]
  40d684:	str	x0, [x23, #16]
  40d688:	mov	x0, x19
  40d68c:	ldp	x20, x19, [sp, #64]
  40d690:	ldp	x22, x21, [sp, #48]
  40d694:	ldp	x24, x23, [sp, #32]
  40d698:	ldr	x25, [sp, #16]
  40d69c:	ldp	x29, x30, [sp], #80
  40d6a0:	ret
  40d6a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40d6a8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40d6ac:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  40d6b0:	add	x0, x0, #0xb6
  40d6b4:	add	x1, x1, #0x57a
  40d6b8:	add	x2, x2, #0xd2
  40d6bc:	bl	413114 <ferror@plt+0xf094>
  40d6c0:	b	40d688 <ferror@plt+0x9608>
  40d6c4:	stp	x29, x30, [sp, #-16]!
  40d6c8:	mov	x29, sp
  40d6cc:	bl	40d59c <ferror@plt+0x951c>
  40d6d0:	ldp	x29, x30, [sp], #16
  40d6d4:	ret
  40d6d8:	stp	x29, x30, [sp, #-16]!
  40d6dc:	mov	x2, xzr
  40d6e0:	mov	x29, sp
  40d6e4:	bl	40d6f0 <ferror@plt+0x9670>
  40d6e8:	ldp	x29, x30, [sp], #16
  40d6ec:	ret
  40d6f0:	stp	x29, x30, [sp, #-48]!
  40d6f4:	stp	x22, x21, [sp, #16]
  40d6f8:	stp	x20, x19, [sp, #32]
  40d6fc:	mov	x29, sp
  40d700:	cbz	x0, 40d774 <ferror@plt+0x96f4>
  40d704:	ldr	x8, [x0, #8]
  40d708:	cbz	x8, 40d774 <ferror@plt+0x96f4>
  40d70c:	ldr	x9, [x8, #8]
  40d710:	mov	x19, x2
  40d714:	mov	x20, x1
  40d718:	mov	x8, x0
  40d71c:	cbz	x9, 40d738 <ferror@plt+0x96b8>
  40d720:	mov	x8, x0
  40d724:	ldr	x9, [x9, #8]
  40d728:	cbz	x9, 40d738 <ferror@plt+0x96b8>
  40d72c:	ldr	x9, [x9, #8]
  40d730:	ldr	x8, [x8, #8]
  40d734:	cbnz	x9, 40d724 <ferror@plt+0x96a4>
  40d738:	ldr	x21, [x8, #8]
  40d73c:	mov	x1, x20
  40d740:	mov	x2, x19
  40d744:	str	xzr, [x8, #8]
  40d748:	bl	40d6f0 <ferror@plt+0x9670>
  40d74c:	mov	x22, x0
  40d750:	mov	x0, x21
  40d754:	mov	x1, x20
  40d758:	mov	x2, x19
  40d75c:	bl	40d6f0 <ferror@plt+0x9670>
  40d760:	mov	x1, x0
  40d764:	mov	x0, x22
  40d768:	mov	x2, x20
  40d76c:	mov	x3, x19
  40d770:	bl	40d820 <ferror@plt+0x97a0>
  40d774:	ldp	x20, x19, [sp, #32]
  40d778:	ldp	x22, x21, [sp, #16]
  40d77c:	ldp	x29, x30, [sp], #48
  40d780:	ret
  40d784:	stp	x29, x30, [sp, #-16]!
  40d788:	mov	x29, sp
  40d78c:	bl	40d6f0 <ferror@plt+0x9670>
  40d790:	ldp	x29, x30, [sp], #16
  40d794:	ret
  40d798:	sub	sp, sp, #0x120
  40d79c:	stp	x29, x30, [sp, #256]
  40d7a0:	add	x29, sp, #0x100
  40d7a4:	mov	x8, #0xffffffffffffffc8    	// #-56
  40d7a8:	mov	x9, sp
  40d7ac:	sub	x10, x29, #0x78
  40d7b0:	movk	x8, #0xff80, lsl #32
  40d7b4:	add	x11, x29, #0x20
  40d7b8:	add	x9, x9, #0x80
  40d7bc:	add	x10, x10, #0x38
  40d7c0:	stp	x9, x8, [x29, #-16]
  40d7c4:	stp	x11, x10, [x29, #-32]
  40d7c8:	stp	x1, x2, [x29, #-120]
  40d7cc:	stp	x3, x4, [x29, #-104]
  40d7d0:	stp	x5, x6, [x29, #-88]
  40d7d4:	stur	x7, [x29, #-72]
  40d7d8:	stp	q0, q1, [sp]
  40d7dc:	ldp	q0, q1, [x29, #-32]
  40d7e0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40d7e4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40d7e8:	add	x0, x0, #0xb6
  40d7ec:	add	x2, x2, #0x554
  40d7f0:	sub	x3, x29, #0x40
  40d7f4:	mov	w1, #0x10                  	// #16
  40d7f8:	str	x28, [sp, #272]
  40d7fc:	stp	q2, q3, [sp, #32]
  40d800:	stp	q4, q5, [sp, #64]
  40d804:	stp	q6, q7, [sp, #96]
  40d808:	stp	q0, q1, [x29, #-64]
  40d80c:	bl	41336c <ferror@plt+0xf2ec>
  40d810:	ldr	x28, [sp, #272]
  40d814:	ldp	x29, x30, [sp, #256]
  40d818:	add	sp, sp, #0x120
  40d81c:	ret
  40d820:	sub	sp, sp, #0x60
  40d824:	cmp	x0, #0x0
  40d828:	stp	x24, x23, [sp, #48]
  40d82c:	stp	x20, x19, [sp, #80]
  40d830:	mov	x19, x1
  40d834:	mov	x20, x0
  40d838:	cset	w8, ne  // ne = any
  40d83c:	add	x23, sp, #0x8
  40d840:	stp	x29, x30, [sp, #32]
  40d844:	stp	x22, x21, [sp, #64]
  40d848:	add	x29, sp, #0x20
  40d84c:	cbz	x1, 40d8ac <ferror@plt+0x982c>
  40d850:	cbz	x20, 40d8ac <ferror@plt+0x982c>
  40d854:	mov	x21, x3
  40d858:	mov	x22, x2
  40d85c:	mov	x24, xzr
  40d860:	add	x23, sp, #0x8
  40d864:	ldr	x0, [x20]
  40d868:	ldr	x1, [x19]
  40d86c:	mov	x2, x21
  40d870:	blr	x22
  40d874:	cmp	w0, #0x0
  40d878:	b.le	40d888 <ferror@plt+0x9808>
  40d87c:	str	x19, [x23, #8]
  40d880:	ldr	x19, [x19, #8]
  40d884:	b	40d890 <ferror@plt+0x9810>
  40d888:	str	x20, [x23, #8]
  40d88c:	ldr	x20, [x20, #8]
  40d890:	ldr	x23, [x23, #8]
  40d894:	cmp	x20, #0x0
  40d898:	cset	w8, ne  // ne = any
  40d89c:	str	x24, [x23, #16]
  40d8a0:	cbz	x19, 40d8ac <ferror@plt+0x982c>
  40d8a4:	mov	x24, x23
  40d8a8:	cbnz	x20, 40d864 <ferror@plt+0x97e4>
  40d8ac:	cmp	w8, #0x0
  40d8b0:	csel	x8, x20, x19, ne  // ne = any
  40d8b4:	str	x8, [x23, #8]
  40d8b8:	str	x23, [x8, #16]
  40d8bc:	ldr	x0, [sp, #16]
  40d8c0:	ldp	x20, x19, [sp, #80]
  40d8c4:	ldp	x22, x21, [sp, #64]
  40d8c8:	ldp	x24, x23, [sp, #48]
  40d8cc:	ldp	x29, x30, [sp, #32]
  40d8d0:	add	sp, sp, #0x60
  40d8d4:	ret
  40d8d8:	ldr	w0, [x0, #100]
  40d8dc:	ret
  40d8e0:	ldr	w0, [x0, #100]
  40d8e4:	ret
  40d8e8:	stp	x29, x30, [sp, #-32]!
  40d8ec:	str	x19, [sp, #16]
  40d8f0:	mov	x29, sp
  40d8f4:	cbz	x1, 40d90c <ferror@plt+0x988c>
  40d8f8:	mov	x19, x0
  40d8fc:	mov	x0, x2
  40d900:	blr	x1
  40d904:	str	wzr, [x19, #100]
  40d908:	b	40d91c <ferror@plt+0x989c>
  40d90c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  40d910:	add	x0, x0, #0x859
  40d914:	bl	410280 <ferror@plt+0xc200>
  40d918:	mov	w0, wzr
  40d91c:	ldr	x19, [sp, #16]
  40d920:	ldp	x29, x30, [sp], #32
  40d924:	ret
  40d928:	stp	x29, x30, [sp, #-48]!
  40d92c:	stp	x20, x19, [sp, #32]
  40d930:	adrp	x20, 489000 <ferror@plt+0x84f80>
  40d934:	add	x20, x20, #0xa28
  40d938:	mov	x19, x0
  40d93c:	mov	x0, x20
  40d940:	str	x21, [sp, #16]
  40d944:	mov	x29, sp
  40d948:	bl	42bad4 <ferror@plt+0x27a54>
  40d94c:	ldr	w0, [x19, #96]
  40d950:	bl	412110 <ferror@plt+0xe090>
  40d954:	adrp	x21, 489000 <ferror@plt+0x84f80>
  40d958:	ldr	x0, [x21, #2608]
  40d95c:	mov	x1, x19
  40d960:	bl	41c5d0 <ferror@plt+0x18550>
  40d964:	str	x0, [x21, #2608]
  40d968:	mov	x0, x20
  40d96c:	bl	42bb84 <ferror@plt+0x27b04>
  40d970:	ldp	x20, x19, [sp, #32]
  40d974:	ldr	x21, [sp, #16]
  40d978:	ldp	x29, x30, [sp], #48
  40d97c:	ret
  40d980:	stp	x29, x30, [sp, #-32]!
  40d984:	stp	x20, x19, [sp, #16]
  40d988:	mov	x29, sp
  40d98c:	cbz	x1, 40d9bc <ferror@plt+0x993c>
  40d990:	mov	x20, x0
  40d994:	mov	x0, x2
  40d998:	blr	x1
  40d99c:	mov	w19, w0
  40d9a0:	cbz	w0, 40d9cc <ferror@plt+0x994c>
  40d9a4:	mov	x0, x20
  40d9a8:	bl	4110c0 <ferror@plt+0xd040>
  40d9ac:	mov	x1, x0
  40d9b0:	mov	x0, x20
  40d9b4:	bl	4112bc <ferror@plt+0xd23c>
  40d9b8:	b	40d9cc <ferror@plt+0x994c>
  40d9bc:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  40d9c0:	add	x0, x0, #0x7e5
  40d9c4:	bl	410280 <ferror@plt+0xc200>
  40d9c8:	mov	w19, wzr
  40d9cc:	mov	w0, w19
  40d9d0:	ldp	x20, x19, [sp, #16]
  40d9d4:	ldp	x29, x30, [sp], #32
  40d9d8:	ret
  40d9dc:	ldr	w0, [x0, #104]
  40d9e0:	ret
  40d9e4:	ldr	w0, [x0, #104]
  40d9e8:	ret
  40d9ec:	stp	x29, x30, [sp, #-16]!
  40d9f0:	mov	x29, sp
  40d9f4:	cbz	x1, 40da0c <ferror@plt+0x998c>
  40d9f8:	mov	x8, x1
  40d9fc:	ldp	w9, w1, [x0, #96]
  40da00:	mov	w0, w9
  40da04:	blr	x8
  40da08:	b	40da18 <ferror@plt+0x9998>
  40da0c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  40da10:	add	x0, x0, #0x8af
  40da14:	bl	410280 <ferror@plt+0xc200>
  40da18:	mov	w0, wzr
  40da1c:	ldp	x29, x30, [sp], #16
  40da20:	ret
  40da24:	stp	x29, x30, [sp, #-48]!
  40da28:	stp	x20, x19, [sp, #32]
  40da2c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  40da30:	add	x20, x20, #0xa28
  40da34:	mov	x19, x0
  40da38:	mov	x0, x20
  40da3c:	str	x21, [sp, #16]
  40da40:	mov	x29, sp
  40da44:	bl	42bad4 <ferror@plt+0x27a54>
  40da48:	adrp	x21, 489000 <ferror@plt+0x84f80>
  40da4c:	ldr	x0, [x21, #2880]
  40da50:	mov	x1, x19
  40da54:	bl	41c5d0 <ferror@plt+0x18550>
  40da58:	str	x0, [x21, #2880]
  40da5c:	mov	w0, #0x11                  	// #17
  40da60:	bl	412110 <ferror@plt+0xe090>
  40da64:	mov	x0, x20
  40da68:	bl	42bb84 <ferror@plt+0x27b04>
  40da6c:	ldp	x20, x19, [sp, #32]
  40da70:	ldr	x21, [sp, #16]
  40da74:	ldp	x29, x30, [sp], #48
  40da78:	ret
  40da7c:	mov	w0, #0x1                   	// #1
  40da80:	str	wzr, [x1]
  40da84:	ret
  40da88:	mov	w0, #0x1                   	// #1
  40da8c:	ret
  40da90:	stp	x29, x30, [sp, #-16]!
  40da94:	mov	x29, sp
  40da98:	cbz	x1, 40daac <ferror@plt+0x9a2c>
  40da9c:	mov	x0, x2
  40daa0:	blr	x1
  40daa4:	ldp	x29, x30, [sp], #16
  40daa8:	ret
  40daac:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  40dab0:	add	x0, x0, #0x905
  40dab4:	bl	410280 <ferror@plt+0xc200>
  40dab8:	mov	w0, wzr
  40dabc:	ldp	x29, x30, [sp], #16
  40dac0:	ret
  40dac4:	stp	x29, x30, [sp, #-16]!
  40dac8:	mov	x29, sp
  40dacc:	cbz	x0, 40dafc <ferror@plt+0x9a7c>
  40dad0:	dmb	ish
  40dad4:	mov	x8, x0
  40dad8:	ldr	w9, [x8, #48]!
  40dadc:	cmp	w9, #0x1
  40dae0:	b.lt	40db08 <ferror@plt+0x9a88>  // b.tstop
  40dae4:	ldaxr	w9, [x8]
  40dae8:	add	w9, w9, #0x1
  40daec:	stlxr	w10, w9, [x8]
  40daf0:	cbnz	w10, 40dae4 <ferror@plt+0x9a64>
  40daf4:	ldp	x29, x30, [sp], #16
  40daf8:	ret
  40dafc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40db00:	add	x2, x2, #0x7c7
  40db04:	b	40db10 <ferror@plt+0x9a90>
  40db08:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40db0c:	add	x2, x2, #0x5f0
  40db10:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40db14:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40db18:	add	x0, x0, #0xb6
  40db1c:	add	x1, x1, #0x5bf
  40db20:	bl	413114 <ferror@plt+0xf094>
  40db24:	mov	x0, xzr
  40db28:	ldp	x29, x30, [sp], #16
  40db2c:	ret
  40db30:	sub	sp, sp, #0x50
  40db34:	stp	x29, x30, [sp, #32]
  40db38:	str	x21, [sp, #48]
  40db3c:	stp	x20, x19, [sp, #64]
  40db40:	add	x29, sp, #0x20
  40db44:	cbz	x0, 40dc68 <ferror@plt+0x9be8>
  40db48:	dmb	ish
  40db4c:	mov	x8, x0
  40db50:	ldr	w9, [x8, #48]!
  40db54:	mov	x19, x0
  40db58:	cmp	w9, #0x1
  40db5c:	b.lt	40dc88 <ferror@plt+0x9c08>  // b.tstop
  40db60:	ldaxr	w9, [x8]
  40db64:	subs	w9, w9, #0x1
  40db68:	stlxr	w10, w9, [x8]
  40db6c:	cbnz	w10, 40db60 <ferror@plt+0x9ae0>
  40db70:	b.ne	40dc54 <ferror@plt+0x9bd4>  // b.any
  40db74:	adrp	x20, 489000 <ferror@plt+0x84f80>
  40db78:	add	x20, x20, #0xa00
  40db7c:	mov	x0, x20
  40db80:	bl	42bad4 <ferror@plt+0x27a54>
  40db84:	adrp	x21, 489000 <ferror@plt+0x84f80>
  40db88:	ldr	x0, [x21, #2568]
  40db8c:	mov	x1, x19
  40db90:	bl	41c5d0 <ferror@plt+0x18550>
  40db94:	str	x0, [x21, #2568]
  40db98:	mov	x0, x20
  40db9c:	bl	42bb84 <ferror@plt+0x27b04>
  40dba0:	mov	x0, x19
  40dba4:	bl	42bad4 <ferror@plt+0x27a54>
  40dba8:	mov	x0, sp
  40dbac:	mov	w2, #0x1                   	// #1
  40dbb0:	mov	x1, x19
  40dbb4:	bl	40dca8 <ferror@plt+0x9c28>
  40dbb8:	mov	x0, sp
  40dbbc:	add	x1, x29, #0x18
  40dbc0:	bl	40dcb8 <ferror@plt+0x9c38>
  40dbc4:	cbz	w0, 40dbe0 <ferror@plt+0x9b60>
  40dbc8:	ldr	x0, [x29, #24]
  40dbcc:	mov	w2, #0x1                   	// #1
  40dbd0:	mov	x1, x19
  40dbd4:	str	xzr, [x0, #32]
  40dbd8:	bl	40dd8c <ferror@plt+0x9d0c>
  40dbdc:	b	40dbb8 <ferror@plt+0x9b38>
  40dbe0:	mov	x0, x19
  40dbe4:	bl	42bb84 <ferror@plt+0x27b04>
  40dbe8:	ldr	x20, [x19, #80]
  40dbec:	cbz	x20, 40dc04 <ferror@plt+0x9b84>
  40dbf0:	ldr	x1, [x20]
  40dbf4:	mov	w0, #0x18                  	// #24
  40dbf8:	bl	41ad98 <ferror@plt+0x16d18>
  40dbfc:	ldr	x20, [x20, #8]
  40dc00:	cbnz	x20, 40dbf0 <ferror@plt+0x9b70>
  40dc04:	ldr	x0, [x19, #80]
  40dc08:	bl	40cde4 <ferror@plt+0x8d64>
  40dc0c:	ldr	x0, [x19, #72]
  40dc10:	cbz	x0, 40dc18 <ferror@plt+0x9b98>
  40dc14:	bl	40c06c <ferror@plt+0x7fec>
  40dc18:	mov	x0, x19
  40dc1c:	bl	42ba94 <ferror@plt+0x27a14>
  40dc20:	ldr	x0, [x19, #56]
  40dc24:	mov	w1, #0x1                   	// #1
  40dc28:	bl	42f678 <ferror@plt+0x2b5f8>
  40dc2c:	ldr	x0, [x19, #120]
  40dc30:	bl	41249c <ferror@plt+0xe41c>
  40dc34:	ldr	x0, [x19, #96]
  40dc38:	bl	40dea4 <ferror@plt+0x9e24>
  40dc3c:	ldr	x0, [x19, #136]
  40dc40:	bl	42b090 <ferror@plt+0x27010>
  40dc44:	add	x0, x19, #0x8
  40dc48:	bl	42bf88 <ferror@plt+0x27f08>
  40dc4c:	mov	x0, x19
  40dc50:	bl	41249c <ferror@plt+0xe41c>
  40dc54:	ldp	x20, x19, [sp, #64]
  40dc58:	ldr	x21, [sp, #48]
  40dc5c:	ldp	x29, x30, [sp, #32]
  40dc60:	add	sp, sp, #0x50
  40dc64:	ret
  40dc68:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40dc6c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40dc70:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40dc74:	add	x0, x0, #0xb6
  40dc78:	add	x1, x1, #0x61b
  40dc7c:	add	x2, x2, #0x7c7
  40dc80:	bl	413114 <ferror@plt+0xf094>
  40dc84:	b	40dc54 <ferror@plt+0x9bd4>
  40dc88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40dc8c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40dc90:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40dc94:	add	x0, x0, #0xb6
  40dc98:	add	x1, x1, #0x61b
  40dc9c:	add	x2, x2, #0x5f0
  40dca0:	bl	413114 <ferror@plt+0xf094>
  40dca4:	b	40dc54 <ferror@plt+0x9bd4>
  40dca8:	str	x1, [x0]
  40dcac:	stp	xzr, xzr, [x0, #16]
  40dcb0:	str	w2, [x0, #8]
  40dcb4:	ret
  40dcb8:	stp	x29, x30, [sp, #-48]!
  40dcbc:	stp	x20, x19, [sp, #32]
  40dcc0:	mov	x20, x0
  40dcc4:	ldr	x0, [x0, #24]
  40dcc8:	mov	x19, x1
  40dccc:	str	x21, [sp, #16]
  40dcd0:	mov	x29, sp
  40dcd4:	cbz	x0, 40dce4 <ferror@plt+0x9c64>
  40dcd8:	ldr	x21, [x0, #72]
  40dcdc:	cbnz	x21, 40dd18 <ferror@plt+0x9c98>
  40dce0:	b	40dcec <ferror@plt+0x9c6c>
  40dce4:	mov	x21, xzr
  40dce8:	cbnz	x21, 40dd18 <ferror@plt+0x9c98>
  40dcec:	ldr	x8, [x20, #16]
  40dcf0:	cbz	x8, 40dcfc <ferror@plt+0x9c7c>
  40dcf4:	add	x8, x8, #0x8
  40dcf8:	b	40dd04 <ferror@plt+0x9c84>
  40dcfc:	ldr	x8, [x20]
  40dd00:	add	x8, x8, #0x50
  40dd04:	ldr	x8, [x8]
  40dd08:	str	x8, [x20, #16]
  40dd0c:	cbz	x8, 40dd4c <ferror@plt+0x9ccc>
  40dd10:	ldr	x8, [x8]
  40dd14:	ldr	x21, [x8]
  40dd18:	cbz	x0, 40dd54 <ferror@plt+0x9cd4>
  40dd1c:	ldr	w8, [x20, #8]
  40dd20:	cbz	w8, 40dd54 <ferror@plt+0x9cd4>
  40dd24:	ldr	w8, [x0, #24]
  40dd28:	cmp	w8, #0x2
  40dd2c:	b.cc	40dd3c <ferror@plt+0x9cbc>  // b.lo, b.ul, b.last
  40dd30:	sub	w8, w8, #0x1
  40dd34:	str	w8, [x0, #24]
  40dd38:	b	40dd54 <ferror@plt+0x9cd4>
  40dd3c:	ldr	x1, [x20]
  40dd40:	mov	w2, #0x1                   	// #1
  40dd44:	bl	40f510 <ferror@plt+0xb490>
  40dd48:	b	40dd54 <ferror@plt+0x9cd4>
  40dd4c:	mov	x21, xzr
  40dd50:	cbnz	x0, 40dd1c <ferror@plt+0x9c9c>
  40dd54:	str	x21, [x20, #24]
  40dd58:	cbz	x21, 40dd70 <ferror@plt+0x9cf0>
  40dd5c:	ldr	w8, [x20, #8]
  40dd60:	cbz	w8, 40dd70 <ferror@plt+0x9cf0>
  40dd64:	ldr	w8, [x21, #24]
  40dd68:	add	w8, w8, #0x1
  40dd6c:	str	w8, [x21, #24]
  40dd70:	str	x21, [x19]
  40dd74:	cmp	x21, #0x0
  40dd78:	ldp	x20, x19, [sp, #32]
  40dd7c:	ldr	x21, [sp, #16]
  40dd80:	cset	w0, ne  // ne = any
  40dd84:	ldp	x29, x30, [sp], #48
  40dd88:	ret
  40dd8c:	stp	x29, x30, [sp, #-64]!
  40dd90:	stp	x22, x21, [sp, #32]
  40dd94:	stp	x20, x19, [sp, #48]
  40dd98:	mov	w20, w2
  40dd9c:	mov	x19, x1
  40dda0:	mov	x21, x0
  40dda4:	str	x23, [sp, #16]
  40dda8:	mov	x29, sp
  40ddac:	cbz	w2, 40ddd0 <ferror@plt+0x9d50>
  40ddb0:	ldr	w8, [x21, #44]
  40ddb4:	tbnz	w8, #0, 40dde0 <ferror@plt+0x9d60>
  40ddb8:	cbz	w20, 40de98 <ferror@plt+0x9e18>
  40ddbc:	ldp	x20, x19, [sp, #48]
  40ddc0:	ldp	x22, x21, [sp, #32]
  40ddc4:	ldr	x23, [sp, #16]
  40ddc8:	ldp	x29, x30, [sp], #64
  40ddcc:	ret
  40ddd0:	mov	x0, x19
  40ddd4:	bl	42bad4 <ferror@plt+0x27a54>
  40ddd8:	ldr	w8, [x21, #44]
  40dddc:	tbz	w8, #0, 40ddb8 <ferror@plt+0x9d38>
  40dde0:	ldp	x22, x23, [x21]
  40dde4:	and	w8, w8, #0xfffffffe
  40dde8:	str	w8, [x21, #44]
  40ddec:	stp	xzr, xzr, [x21]
  40ddf0:	cbz	x23, 40de10 <ferror@plt+0x9d90>
  40ddf4:	mov	x0, x19
  40ddf8:	bl	42bb84 <ferror@plt+0x27b04>
  40ddfc:	ldr	x8, [x23, #8]
  40de00:	mov	x0, x22
  40de04:	blr	x8
  40de08:	mov	x0, x19
  40de0c:	bl	42bad4 <ferror@plt+0x27a54>
  40de10:	ldrb	w8, [x21, #44]
  40de14:	tbnz	w8, #6, 40de64 <ferror@plt+0x9de4>
  40de18:	ldr	x22, [x21, #56]
  40de1c:	cbz	x22, 40de34 <ferror@plt+0x9db4>
  40de20:	ldr	x1, [x22]
  40de24:	mov	x0, x19
  40de28:	bl	40e8cc <ferror@plt+0xa84c>
  40de2c:	ldr	x22, [x22, #8]
  40de30:	cbnz	x22, 40de20 <ferror@plt+0x9da0>
  40de34:	ldr	x8, [x21, #88]
  40de38:	ldr	x22, [x8, #24]
  40de3c:	cbz	x22, 40de64 <ferror@plt+0x9de4>
  40de40:	ldr	x1, [x22]
  40de44:	mov	x0, x19
  40de48:	bl	40e8cc <ferror@plt+0xa84c>
  40de4c:	ldr	x22, [x22, #8]
  40de50:	cbnz	x22, 40de40 <ferror@plt+0x9dc0>
  40de54:	b	40de64 <ferror@plt+0x9de4>
  40de58:	ldr	x0, [x9]
  40de5c:	mov	x1, x19
  40de60:	bl	40ee40 <ferror@plt+0xadc0>
  40de64:	ldr	x8, [x21, #88]
  40de68:	ldr	x9, [x8]
  40de6c:	cbnz	x9, 40de58 <ferror@plt+0x9dd8>
  40de70:	ldr	x8, [x8, #8]
  40de74:	cbz	x8, 40de84 <ferror@plt+0x9e04>
  40de78:	mov	x0, x21
  40de7c:	mov	x1, x19
  40de80:	bl	40ee40 <ferror@plt+0xadc0>
  40de84:	mov	w2, #0x1                   	// #1
  40de88:	mov	x0, x21
  40de8c:	mov	x1, x19
  40de90:	bl	40f510 <ferror@plt+0xb490>
  40de94:	cbnz	w20, 40ddbc <ferror@plt+0x9d3c>
  40de98:	mov	x0, x19
  40de9c:	bl	42bb84 <ferror@plt+0x27b04>
  40dea0:	b	40ddbc <ferror@plt+0x9d3c>
  40dea4:	stp	x29, x30, [sp, #-16]!
  40dea8:	mov	x1, x0
  40deac:	mov	w0, #0x20                  	// #32
  40deb0:	mov	w2, #0x10                  	// #16
  40deb4:	mov	x29, sp
  40deb8:	bl	41b128 <ferror@plt+0x170a8>
  40debc:	ldp	x29, x30, [sp], #16
  40dec0:	ret
  40dec4:	stp	x29, x30, [sp, #-32]!
  40dec8:	str	x19, [sp, #16]
  40decc:	mov	x29, sp
  40ded0:	mov	w19, w0
  40ded4:	bl	40dee8 <ferror@plt+0x9e68>
  40ded8:	str	w19, [x0, #68]
  40dedc:	ldr	x19, [sp, #16]
  40dee0:	ldp	x29, x30, [sp], #32
  40dee4:	ret
  40dee8:	stp	x29, x30, [sp, #-48]!
  40deec:	str	x21, [sp, #16]
  40def0:	stp	x20, x19, [sp, #32]
  40def4:	dmb	ish
  40def8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  40defc:	ldr	x8, [x8, #2576]
  40df00:	mov	x29, sp
  40df04:	cbnz	x8, 40df28 <ferror@plt+0x9ea8>
  40df08:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40df0c:	add	x0, x0, #0xa10
  40df10:	bl	42453c <ferror@plt+0x204bc>
  40df14:	cbz	w0, 40df28 <ferror@plt+0x9ea8>
  40df18:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40df1c:	add	x0, x0, #0xa10
  40df20:	mov	w1, #0x1                   	// #1
  40df24:	bl	4245e4 <ferror@plt+0x20564>
  40df28:	mov	w0, #0xb8                  	// #184
  40df2c:	bl	4123ec <ferror@plt+0xe36c>
  40df30:	mov	x19, x0
  40df34:	bl	42ba00 <ferror@plt+0x27980>
  40df38:	add	x0, x19, #0x8
  40df3c:	bl	42bef0 <ferror@plt+0x27e70>
  40df40:	adrp	x9, 417000 <ferror@plt+0x12f80>
  40df44:	mov	w8, #0x1                   	// #1
  40df48:	add	x9, x9, #0xe84
  40df4c:	str	xzr, [x19, #24]
  40df50:	str	xzr, [x19, #40]
  40df54:	str	xzr, [x19, #80]
  40df58:	str	xzr, [x19, #120]
  40df5c:	str	w8, [x19, #48]
  40df60:	str	w8, [x19, #68]
  40df64:	str	x9, [x19, #160]
  40df68:	str	wzr, [x19, #128]
  40df6c:	bl	42f3d8 <ferror@plt+0x2b358>
  40df70:	str	x0, [x19, #56]
  40df74:	str	wzr, [x19, #176]
  40df78:	bl	42aeb4 <ferror@plt+0x26e34>
  40df7c:	add	x20, x19, #0x90
  40df80:	mov	x1, x20
  40df84:	str	x0, [x19, #136]
  40df88:	bl	42afbc <ferror@plt+0x26f3c>
  40df8c:	mov	x0, x19
  40df90:	mov	w1, wzr
  40df94:	mov	x2, x20
  40df98:	bl	40dfdc <ferror@plt+0x9f5c>
  40df9c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  40dfa0:	add	x20, x20, #0xa00
  40dfa4:	mov	x0, x20
  40dfa8:	bl	42bad4 <ferror@plt+0x27a54>
  40dfac:	adrp	x21, 489000 <ferror@plt+0x84f80>
  40dfb0:	ldr	x0, [x21, #2568]
  40dfb4:	mov	x1, x19
  40dfb8:	bl	41c384 <ferror@plt+0x18304>
  40dfbc:	str	x0, [x21, #2568]
  40dfc0:	mov	x0, x20
  40dfc4:	bl	42bb84 <ferror@plt+0x27b04>
  40dfc8:	mov	x0, x19
  40dfcc:	ldp	x20, x19, [sp, #32]
  40dfd0:	ldr	x21, [sp, #16]
  40dfd4:	ldp	x29, x30, [sp], #48
  40dfd8:	ret
  40dfdc:	stp	x29, x30, [sp, #-48]!
  40dfe0:	stp	x20, x19, [sp, #32]
  40dfe4:	mov	x19, x0
  40dfe8:	mov	w0, #0x20                  	// #32
  40dfec:	str	x21, [sp, #16]
  40dff0:	mov	x29, sp
  40dff4:	mov	x21, x2
  40dff8:	mov	w20, w1
  40dffc:	bl	41a9a8 <ferror@plt+0x16928>
  40e000:	strh	wzr, [x21, #6]
  40e004:	str	x21, [x0]
  40e008:	str	w20, [x0, #24]
  40e00c:	mov	x8, x19
  40e010:	ldr	x9, [x8, #104]!
  40e014:	cbz	x9, 40e040 <ferror@plt+0x9fc0>
  40e018:	ldr	w10, [x9, #24]
  40e01c:	cmp	w10, w20
  40e020:	b.le	40e04c <ferror@plt+0x9fcc>
  40e024:	mov	x10, x9
  40e028:	ldr	x9, [x9, #8]
  40e02c:	cbz	x9, 40e044 <ferror@plt+0x9fc4>
  40e030:	ldr	w11, [x9, #24]
  40e034:	cmp	w11, w20
  40e038:	b.gt	40e024 <ferror@plt+0x9fa4>
  40e03c:	b	40e050 <ferror@plt+0x9fd0>
  40e040:	mov	x10, xzr
  40e044:	add	x11, x19, #0x60
  40e048:	b	40e054 <ferror@plt+0x9fd4>
  40e04c:	mov	x10, xzr
  40e050:	add	x11, x9, #0x10
  40e054:	str	x0, [x11]
  40e058:	stp	x9, x10, [x0, #8]
  40e05c:	add	x9, x10, #0x8
  40e060:	cmp	x10, #0x0
  40e064:	csel	x8, x8, x9, eq  // eq = none
  40e068:	str	x0, [x8]
  40e06c:	ldr	w8, [x19, #112]
  40e070:	ldr	x0, [x19, #136]
  40e074:	mov	w9, #0x1                   	// #1
  40e078:	str	w9, [x19, #152]
  40e07c:	add	w8, w8, #0x1
  40e080:	str	w8, [x19, #112]
  40e084:	bl	42b00c <ferror@plt+0x26f8c>
  40e088:	ldp	x20, x19, [sp, #32]
  40e08c:	ldr	x21, [sp, #16]
  40e090:	ldp	x29, x30, [sp], #48
  40e094:	ret
  40e098:	stp	x29, x30, [sp, #-32]!
  40e09c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e0a0:	add	x0, x0, #0xa18
  40e0a4:	str	x19, [sp, #16]
  40e0a8:	mov	x29, sp
  40e0ac:	bl	42bad4 <ferror@plt+0x27a54>
  40e0b0:	adrp	x19, 489000 <ferror@plt+0x84f80>
  40e0b4:	ldr	x8, [x19, #2592]
  40e0b8:	cbnz	x8, 40e0c4 <ferror@plt+0xa044>
  40e0bc:	bl	40dee8 <ferror@plt+0x9e68>
  40e0c0:	str	x0, [x19, #2592]
  40e0c4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e0c8:	add	x0, x0, #0xa18
  40e0cc:	bl	42bb84 <ferror@plt+0x27b04>
  40e0d0:	ldr	x0, [x19, #2592]
  40e0d4:	ldr	x19, [sp, #16]
  40e0d8:	ldp	x29, x30, [sp], #32
  40e0dc:	ret
  40e0e0:	stp	x29, x30, [sp, #-32]!
  40e0e4:	stp	x20, x19, [sp, #16]
  40e0e8:	mov	x29, sp
  40e0ec:	mov	x20, x0
  40e0f0:	bl	40e17c <ferror@plt+0xa0fc>
  40e0f4:	cbz	w0, 40e15c <ferror@plt+0xa0dc>
  40e0f8:	bl	40e098 <ferror@plt+0xa018>
  40e0fc:	mov	x19, xzr
  40e100:	cbz	x20, 40e118 <ferror@plt+0xa098>
  40e104:	cmp	x0, x20
  40e108:	b.eq	40e118 <ferror@plt+0xa098>  // b.none
  40e10c:	mov	x0, x20
  40e110:	bl	40dac4 <ferror@plt+0x9a44>
  40e114:	mov	x19, x20
  40e118:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e11c:	add	x0, x0, #0x6a0
  40e120:	bl	42c14c <ferror@plt+0x280cc>
  40e124:	mov	x20, x0
  40e128:	cbnz	x0, 40e144 <ferror@plt+0xa0c4>
  40e12c:	bl	41829c <ferror@plt+0x1421c>
  40e130:	mov	x20, x0
  40e134:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e138:	add	x0, x0, #0x6a0
  40e13c:	mov	x1, x20
  40e140:	bl	42c1bc <ferror@plt+0x2813c>
  40e144:	mov	x0, x20
  40e148:	mov	x1, x19
  40e14c:	bl	41871c <ferror@plt+0x1469c>
  40e150:	ldp	x20, x19, [sp, #16]
  40e154:	ldp	x29, x30, [sp], #32
  40e158:	ret
  40e15c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e160:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e164:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e168:	add	x0, x0, #0xb6
  40e16c:	add	x1, x1, #0x645
  40e170:	add	x2, x2, #0x67d
  40e174:	bl	413114 <ferror@plt+0xf094>
  40e178:	b	40e150 <ferror@plt+0xa0d0>
  40e17c:	stp	x29, x30, [sp, #-32]!
  40e180:	stp	x20, x19, [sp, #16]
  40e184:	mov	x29, sp
  40e188:	mov	x19, x0
  40e18c:	bl	4249c4 <ferror@plt+0x20944>
  40e190:	mov	x20, x0
  40e194:	cbnz	x19, 40e1a0 <ferror@plt+0xa120>
  40e198:	bl	40e098 <ferror@plt+0xa018>
  40e19c:	mov	x19, x0
  40e1a0:	mov	x0, x19
  40e1a4:	bl	42bad4 <ferror@plt+0x27a54>
  40e1a8:	ldr	x8, [x19, #24]
  40e1ac:	cbnz	x8, 40e1bc <ferror@plt+0xa13c>
  40e1b0:	ldr	w8, [x19, #32]
  40e1b4:	str	x20, [x19, #24]
  40e1b8:	cbnz	w8, 40e1f8 <ferror@plt+0xa178>
  40e1bc:	ldr	x8, [x19, #24]
  40e1c0:	cmp	x8, x20
  40e1c4:	b.eq	40e1d0 <ferror@plt+0xa150>  // b.none
  40e1c8:	mov	w20, wzr
  40e1cc:	b	40e1e0 <ferror@plt+0xa160>
  40e1d0:	ldr	w8, [x19, #32]
  40e1d4:	mov	w20, #0x1                   	// #1
  40e1d8:	add	w8, w8, #0x1
  40e1dc:	str	w8, [x19, #32]
  40e1e0:	mov	x0, x19
  40e1e4:	bl	42bb84 <ferror@plt+0x27b04>
  40e1e8:	mov	w0, w20
  40e1ec:	ldp	x20, x19, [sp, #16]
  40e1f0:	ldp	x29, x30, [sp], #32
  40e1f4:	ret
  40e1f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e1fc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e200:	adrp	x3, 43a000 <ferror@plt+0x35f80>
  40e204:	adrp	x4, 43a000 <ferror@plt+0x35f80>
  40e208:	add	x0, x0, #0xb6
  40e20c:	add	x1, x1, #0xf07
  40e210:	add	x3, x3, #0xf8e
  40e214:	add	x4, x4, #0xfa5
  40e218:	mov	w2, #0xc3c                 	// #3132
  40e21c:	bl	422680 <ferror@plt+0x1e600>
  40e220:	stp	x29, x30, [sp, #-32]!
  40e224:	stp	x20, x19, [sp, #16]
  40e228:	mov	x29, sp
  40e22c:	mov	x19, x0
  40e230:	bl	40e098 <ferror@plt+0xa018>
  40e234:	cmp	x0, x19
  40e238:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e23c:	add	x0, x0, #0x6a0
  40e240:	csel	x19, xzr, x19, eq  // eq = none
  40e244:	bl	42c14c <ferror@plt+0x280cc>
  40e248:	cbz	x0, 40e284 <ferror@plt+0xa204>
  40e24c:	mov	x20, x0
  40e250:	bl	41904c <ferror@plt+0x14fcc>
  40e254:	cmp	x0, x19
  40e258:	b.ne	40e2a4 <ferror@plt+0xa224>  // b.any
  40e25c:	mov	x0, x20
  40e260:	bl	418bcc <ferror@plt+0x14b4c>
  40e264:	mov	x0, x19
  40e268:	bl	40e2c4 <ferror@plt+0xa244>
  40e26c:	cbz	x19, 40e278 <ferror@plt+0xa1f8>
  40e270:	mov	x0, x19
  40e274:	bl	40db30 <ferror@plt+0x9ab0>
  40e278:	ldp	x20, x19, [sp, #16]
  40e27c:	ldp	x29, x30, [sp], #32
  40e280:	ret
  40e284:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e288:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e28c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  40e290:	add	x0, x0, #0xb6
  40e294:	add	x1, x1, #0x68e
  40e298:	add	x2, x2, #0x5de
  40e29c:	bl	413114 <ferror@plt+0xf094>
  40e2a0:	b	40e278 <ferror@plt+0xa1f8>
  40e2a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e2a8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e2ac:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e2b0:	add	x0, x0, #0xb6
  40e2b4:	add	x1, x1, #0x68e
  40e2b8:	add	x2, x2, #0x6c5
  40e2bc:	bl	413114 <ferror@plt+0xf094>
  40e2c0:	b	40e278 <ferror@plt+0xa1f8>
  40e2c4:	stp	x29, x30, [sp, #-48]!
  40e2c8:	stp	x20, x19, [sp, #32]
  40e2cc:	mov	x19, x0
  40e2d0:	str	x21, [sp, #16]
  40e2d4:	mov	x29, sp
  40e2d8:	cbnz	x0, 40e2e4 <ferror@plt+0xa264>
  40e2dc:	bl	40e098 <ferror@plt+0xa018>
  40e2e0:	mov	x19, x0
  40e2e4:	mov	x0, x19
  40e2e8:	bl	42bad4 <ferror@plt+0x27a54>
  40e2ec:	ldr	w8, [x19, #32]
  40e2f0:	subs	w8, w8, #0x1
  40e2f4:	str	w8, [x19, #32]
  40e2f8:	b.eq	40e314 <ferror@plt+0xa294>  // b.none
  40e2fc:	mov	x0, x19
  40e300:	bl	42bb84 <ferror@plt+0x27b04>
  40e304:	ldp	x20, x19, [sp, #32]
  40e308:	ldr	x21, [sp, #16]
  40e30c:	ldp	x29, x30, [sp], #48
  40e310:	ret
  40e314:	ldr	x0, [x19, #40]
  40e318:	str	xzr, [x19, #24]
  40e31c:	cbz	x0, 40e2fc <ferror@plt+0xa27c>
  40e320:	ldr	x20, [x0]
  40e324:	mov	x1, x0
  40e328:	ldr	x21, [x20, #8]
  40e32c:	bl	41c72c <ferror@plt+0x186ac>
  40e330:	cmp	x21, x19
  40e334:	str	x0, [x19, #40]
  40e338:	b.eq	40e358 <ferror@plt+0xa2d8>  // b.none
  40e33c:	ldr	x0, [x20, #8]
  40e340:	bl	42bad4 <ferror@plt+0x27a54>
  40e344:	ldr	x0, [x20]
  40e348:	bl	42c060 <ferror@plt+0x27fe0>
  40e34c:	ldr	x0, [x20, #8]
  40e350:	bl	42bb84 <ferror@plt+0x27b04>
  40e354:	b	40e2fc <ferror@plt+0xa27c>
  40e358:	ldr	x0, [x20]
  40e35c:	bl	42c060 <ferror@plt+0x27fe0>
  40e360:	b	40e2fc <ferror@plt+0xa27c>
  40e364:	stp	x29, x30, [sp, #-16]!
  40e368:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40e36c:	add	x0, x0, #0x6a0
  40e370:	mov	x29, sp
  40e374:	bl	42c14c <ferror@plt+0x280cc>
  40e378:	cbz	x0, 40e380 <ferror@plt+0xa300>
  40e37c:	bl	41904c <ferror@plt+0x14fcc>
  40e380:	ldp	x29, x30, [sp], #16
  40e384:	ret
  40e388:	stp	x29, x30, [sp, #-16]!
  40e38c:	mov	x29, sp
  40e390:	bl	40e364 <ferror@plt+0xa2e4>
  40e394:	cbnz	x0, 40e39c <ferror@plt+0xa31c>
  40e398:	bl	40e098 <ferror@plt+0xa018>
  40e39c:	bl	40dac4 <ferror@plt+0x9a44>
  40e3a0:	ldp	x29, x30, [sp], #16
  40e3a4:	ret
  40e3a8:	stp	x29, x30, [sp, #-32]!
  40e3ac:	stp	x20, x19, [sp, #16]
  40e3b0:	mov	x29, sp
  40e3b4:	cbz	x0, 40e408 <ferror@plt+0xa388>
  40e3b8:	cmp	w1, #0x5f
  40e3bc:	b.ls	40e424 <ferror@plt+0xa3a4>  // b.plast
  40e3c0:	mov	x19, x0
  40e3c4:	mov	w0, w1
  40e3c8:	bl	4123ec <ferror@plt+0xe36c>
  40e3cc:	mov	x20, x0
  40e3d0:	mov	w0, #0x20                  	// #32
  40e3d4:	bl	41ad14 <ferror@plt+0x16c94>
  40e3d8:	mov	w8, #0x1                   	// #1
  40e3dc:	mov	x9, #0x100000000           	// #4294967296
  40e3e0:	mov	x10, #0xffffffffffffffff    	// #-1
  40e3e4:	str	x0, [x20, #88]
  40e3e8:	str	x19, [x20, #16]
  40e3ec:	str	w8, [x20, #24]
  40e3f0:	str	x9, [x20, #40]
  40e3f4:	str	x10, [x0, #16]
  40e3f8:	mov	x0, x20
  40e3fc:	ldp	x20, x19, [sp, #16]
  40e400:	ldp	x29, x30, [sp], #32
  40e404:	ret
  40e408:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e40c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e410:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e414:	add	x0, x0, #0xb6
  40e418:	add	x1, x1, #0x6ea
  40e41c:	add	x2, x2, #0x717
  40e420:	b	40e43c <ferror@plt+0xa3bc>
  40e424:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e428:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e42c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e430:	add	x0, x0, #0xb6
  40e434:	add	x1, x1, #0x6ea
  40e438:	add	x2, x2, #0x72c
  40e43c:	bl	413114 <ferror@plt+0xf094>
  40e440:	mov	x20, xzr
  40e444:	b	40e3f8 <ferror@plt+0xa378>
  40e448:	stp	x29, x30, [sp, #-32]!
  40e44c:	stp	x20, x19, [sp, #16]
  40e450:	ldr	x8, [x0, #32]
  40e454:	mov	x29, sp
  40e458:	cbnz	x8, 40e4ac <ferror@plt+0xa42c>
  40e45c:	ldrb	w8, [x0, #44]
  40e460:	mov	x20, x0
  40e464:	tbz	w8, #0, 40e4c8 <ferror@plt+0xa448>
  40e468:	mov	x19, x1
  40e46c:	cbnz	x1, 40e478 <ferror@plt+0xa3f8>
  40e470:	bl	40e098 <ferror@plt+0xa018>
  40e474:	mov	x19, x0
  40e478:	mov	x0, x19
  40e47c:	bl	42bad4 <ferror@plt+0x27a54>
  40e480:	mov	w2, #0x1                   	// #1
  40e484:	mov	x0, x20
  40e488:	mov	x1, x19
  40e48c:	bl	40e4ec <ferror@plt+0xa46c>
  40e490:	mov	w20, w0
  40e494:	mov	x0, x19
  40e498:	bl	42bb84 <ferror@plt+0x27b04>
  40e49c:	mov	w0, w20
  40e4a0:	ldp	x20, x19, [sp, #16]
  40e4a4:	ldp	x29, x30, [sp], #32
  40e4a8:	ret
  40e4ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e4b0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e4b4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e4b8:	add	x0, x0, #0xb6
  40e4bc:	add	x1, x1, #0x74c
  40e4c0:	add	x2, x2, #0x914
  40e4c4:	b	40e4e0 <ferror@plt+0xa460>
  40e4c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e4cc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e4d0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e4d4:	add	x0, x0, #0xb6
  40e4d8:	add	x1, x1, #0x74c
  40e4dc:	add	x2, x2, #0x820
  40e4e0:	bl	413114 <ferror@plt+0xf094>
  40e4e4:	mov	w20, wzr
  40e4e8:	b	40e49c <ferror@plt+0xa41c>
  40e4ec:	stp	x29, x30, [sp, #-48]!
  40e4f0:	stp	x20, x19, [sp, #32]
  40e4f4:	mov	x19, x0
  40e4f8:	stp	x22, x21, [sp, #16]
  40e4fc:	mov	x20, x1
  40e500:	str	x1, [x0, #32]
  40e504:	mov	x0, x1
  40e508:	mov	x1, x19
  40e50c:	mov	x29, sp
  40e510:	mov	w21, w2
  40e514:	bl	411bec <ferror@plt+0xdb6c>
  40e518:	ldr	w8, [x19, #24]
  40e51c:	mov	x0, x19
  40e520:	mov	x1, x20
  40e524:	add	w8, w8, #0x1
  40e528:	str	w8, [x19, #24]
  40e52c:	bl	411cc0 <ferror@plt+0xdc40>
  40e530:	ldrb	w8, [x19, #44]
  40e534:	tbnz	w8, #6, 40e57c <ferror@plt+0xa4fc>
  40e538:	ldr	x22, [x19, #56]
  40e53c:	cbz	x22, 40e558 <ferror@plt+0xa4d8>
  40e540:	ldr	w1, [x19, #40]
  40e544:	ldr	x2, [x22]
  40e548:	mov	x0, x20
  40e54c:	bl	40dfdc <ferror@plt+0x9f5c>
  40e550:	ldr	x22, [x22, #8]
  40e554:	cbnz	x22, 40e540 <ferror@plt+0xa4c0>
  40e558:	ldr	x8, [x19, #88]
  40e55c:	ldr	x22, [x8, #24]
  40e560:	cbz	x22, 40e57c <ferror@plt+0xa4fc>
  40e564:	ldr	w1, [x19, #40]
  40e568:	ldr	x2, [x22]
  40e56c:	mov	x0, x20
  40e570:	bl	40dfdc <ferror@plt+0x9f5c>
  40e574:	ldr	x22, [x22, #8]
  40e578:	cbnz	x22, 40e564 <ferror@plt+0xa4e4>
  40e57c:	ldr	x8, [x19, #88]
  40e580:	ldr	x22, [x8]
  40e584:	cbz	x22, 40e5a0 <ferror@plt+0xa520>
  40e588:	ldr	x0, [x22]
  40e58c:	mov	x1, x20
  40e590:	mov	w2, wzr
  40e594:	bl	40e4ec <ferror@plt+0xa46c>
  40e598:	ldr	x22, [x22, #8]
  40e59c:	cbnz	x22, 40e588 <ferror@plt+0xa508>
  40e5a0:	cbz	w21, 40e5c0 <ferror@plt+0xa540>
  40e5a4:	ldr	x21, [x20, #24]
  40e5a8:	cbz	x21, 40e5c0 <ferror@plt+0xa540>
  40e5ac:	bl	4249c4 <ferror@plt+0x20944>
  40e5b0:	cmp	x21, x0
  40e5b4:	b.eq	40e5c0 <ferror@plt+0xa540>  // b.none
  40e5b8:	ldr	x0, [x20, #136]
  40e5bc:	bl	42b00c <ferror@plt+0x26f8c>
  40e5c0:	ldr	w0, [x19, #48]
  40e5c4:	ldp	x20, x19, [sp, #32]
  40e5c8:	ldp	x22, x21, [sp, #16]
  40e5cc:	ldp	x29, x30, [sp], #48
  40e5d0:	ret
  40e5d4:	stp	x29, x30, [sp, #-16]!
  40e5d8:	mov	x29, sp
  40e5dc:	cbz	x0, 40e60c <ferror@plt+0xa58c>
  40e5e0:	ldr	x1, [x0, #32]
  40e5e4:	cbz	x1, 40e5f8 <ferror@plt+0xa578>
  40e5e8:	mov	w2, wzr
  40e5ec:	bl	40dd8c <ferror@plt+0x9d0c>
  40e5f0:	ldp	x29, x30, [sp], #16
  40e5f4:	ret
  40e5f8:	ldr	w8, [x0, #44]
  40e5fc:	and	w8, w8, #0xfffffffe
  40e600:	str	w8, [x0, #44]
  40e604:	ldp	x29, x30, [sp], #16
  40e608:	ret
  40e60c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e610:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e614:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e618:	add	x0, x0, #0xb6
  40e61c:	add	x1, x1, #0x77d
  40e620:	add	x2, x2, #0x8de
  40e624:	bl	413114 <ferror@plt+0xf094>
  40e628:	ldp	x29, x30, [sp], #16
  40e62c:	ret
  40e630:	stp	x29, x30, [sp, #-32]!
  40e634:	stp	x20, x19, [sp, #16]
  40e638:	mov	x29, sp
  40e63c:	cbz	x0, 40e66c <ferror@plt+0xa5ec>
  40e640:	mov	x19, x0
  40e644:	ldr	x0, [x0, #32]
  40e648:	cbz	x0, 40e688 <ferror@plt+0xa608>
  40e64c:	bl	42bad4 <ferror@plt+0x27a54>
  40e650:	ldr	x0, [x19, #32]
  40e654:	ldr	w20, [x19, #48]
  40e658:	bl	42bb84 <ferror@plt+0x27b04>
  40e65c:	mov	w0, w20
  40e660:	ldp	x20, x19, [sp, #16]
  40e664:	ldp	x29, x30, [sp], #32
  40e668:	ret
  40e66c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e670:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e674:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e678:	add	x0, x0, #0xb6
  40e67c:	add	x1, x1, #0x79e
  40e680:	add	x2, x2, #0x8de
  40e684:	b	40e6a0 <ferror@plt+0xa620>
  40e688:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e68c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e690:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e694:	add	x0, x0, #0xb6
  40e698:	add	x1, x1, #0x79e
  40e69c:	add	x2, x2, #0x7bf
  40e6a0:	bl	413114 <ferror@plt+0xf094>
  40e6a4:	mov	w20, wzr
  40e6a8:	b	40e65c <ferror@plt+0xa5dc>
  40e6ac:	stp	x29, x30, [sp, #-16]!
  40e6b0:	mov	x8, x0
  40e6b4:	ldr	x0, [x0, #32]
  40e6b8:	mov	x29, sp
  40e6bc:	cbz	x0, 40e6c8 <ferror@plt+0xa648>
  40e6c0:	ldp	x29, x30, [sp], #16
  40e6c4:	ret
  40e6c8:	ldrb	w8, [x8, #44]
  40e6cc:	tbnz	w8, #0, 40e6c0 <ferror@plt+0xa640>
  40e6d0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e6d4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e6d8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e6dc:	add	x0, x0, #0xb6
  40e6e0:	add	x1, x1, #0x7d7
  40e6e4:	add	x2, x2, #0x805
  40e6e8:	bl	413114 <ferror@plt+0xf094>
  40e6ec:	mov	x0, xzr
  40e6f0:	ldp	x29, x30, [sp], #16
  40e6f4:	ret
  40e6f8:	stp	x29, x30, [sp, #-48]!
  40e6fc:	str	x21, [sp, #16]
  40e700:	stp	x20, x19, [sp, #32]
  40e704:	mov	x29, sp
  40e708:	cbz	x0, 40e784 <ferror@plt+0xa704>
  40e70c:	mov	x19, x1
  40e710:	cbz	x1, 40e7a4 <ferror@plt+0xa724>
  40e714:	ldrb	w8, [x0, #44]
  40e718:	mov	x20, x0
  40e71c:	tbz	w8, #0, 40e7c4 <ferror@plt+0xa744>
  40e720:	ldr	x21, [x20, #32]
  40e724:	cbz	x21, 40e764 <ferror@plt+0xa6e4>
  40e728:	mov	x0, x21
  40e72c:	bl	42bad4 <ferror@plt+0x27a54>
  40e730:	ldr	x0, [x20, #56]
  40e734:	mov	x1, x19
  40e738:	bl	41c3f8 <ferror@plt+0x18378>
  40e73c:	ldrb	w8, [x20, #44]
  40e740:	str	x0, [x20, #56]
  40e744:	tbnz	w8, #6, 40e758 <ferror@plt+0xa6d8>
  40e748:	ldr	w1, [x20, #40]
  40e74c:	mov	x0, x21
  40e750:	mov	x2, x19
  40e754:	bl	40dfdc <ferror@plt+0x9f5c>
  40e758:	mov	x0, x21
  40e75c:	bl	42bb84 <ferror@plt+0x27b04>
  40e760:	b	40e774 <ferror@plt+0xa6f4>
  40e764:	ldr	x0, [x20, #56]
  40e768:	mov	x1, x19
  40e76c:	bl	41c3f8 <ferror@plt+0x18378>
  40e770:	str	x0, [x20, #56]
  40e774:	ldp	x20, x19, [sp, #32]
  40e778:	ldr	x21, [sp, #16]
  40e77c:	ldp	x29, x30, [sp], #48
  40e780:	ret
  40e784:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e788:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e78c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e790:	add	x0, x0, #0xb6
  40e794:	add	x1, x1, #0x83b
  40e798:	add	x2, x2, #0x8de
  40e79c:	bl	413114 <ferror@plt+0xf094>
  40e7a0:	b	40e774 <ferror@plt+0xa6f4>
  40e7a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e7a8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e7ac:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e7b0:	add	x0, x0, #0xb6
  40e7b4:	add	x1, x1, #0x83b
  40e7b8:	add	x2, x2, #0x868
  40e7bc:	bl	413114 <ferror@plt+0xf094>
  40e7c0:	b	40e774 <ferror@plt+0xa6f4>
  40e7c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e7c8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e7cc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e7d0:	add	x0, x0, #0xb6
  40e7d4:	add	x1, x1, #0x83b
  40e7d8:	add	x2, x2, #0x820
  40e7dc:	bl	413114 <ferror@plt+0xf094>
  40e7e0:	b	40e774 <ferror@plt+0xa6f4>
  40e7e4:	stp	x29, x30, [sp, #-48]!
  40e7e8:	str	x21, [sp, #16]
  40e7ec:	stp	x20, x19, [sp, #32]
  40e7f0:	mov	x29, sp
  40e7f4:	cbz	x0, 40e86c <ferror@plt+0xa7ec>
  40e7f8:	mov	x19, x1
  40e7fc:	cbz	x1, 40e88c <ferror@plt+0xa80c>
  40e800:	ldrb	w8, [x0, #44]
  40e804:	mov	x20, x0
  40e808:	tbz	w8, #0, 40e8ac <ferror@plt+0xa82c>
  40e80c:	ldr	x21, [x20, #32]
  40e810:	cbz	x21, 40e84c <ferror@plt+0xa7cc>
  40e814:	mov	x0, x21
  40e818:	bl	42bad4 <ferror@plt+0x27a54>
  40e81c:	ldr	x0, [x20, #56]
  40e820:	mov	x1, x19
  40e824:	bl	41c5d0 <ferror@plt+0x18550>
  40e828:	ldrb	w8, [x20, #44]
  40e82c:	str	x0, [x20, #56]
  40e830:	tbnz	w8, #6, 40e840 <ferror@plt+0xa7c0>
  40e834:	mov	x0, x21
  40e838:	mov	x1, x19
  40e83c:	bl	40e8cc <ferror@plt+0xa84c>
  40e840:	mov	x0, x21
  40e844:	bl	42bb84 <ferror@plt+0x27b04>
  40e848:	b	40e85c <ferror@plt+0xa7dc>
  40e84c:	ldr	x0, [x20, #56]
  40e850:	mov	x1, x19
  40e854:	bl	41c5d0 <ferror@plt+0x18550>
  40e858:	str	x0, [x20, #56]
  40e85c:	ldp	x20, x19, [sp, #32]
  40e860:	ldr	x21, [sp, #16]
  40e864:	ldp	x29, x30, [sp], #48
  40e868:	ret
  40e86c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e870:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e874:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e878:	add	x0, x0, #0xb6
  40e87c:	add	x1, x1, #0x873
  40e880:	add	x2, x2, #0x8de
  40e884:	bl	413114 <ferror@plt+0xf094>
  40e888:	b	40e85c <ferror@plt+0xa7dc>
  40e88c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e890:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e894:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e898:	add	x0, x0, #0xb6
  40e89c:	add	x1, x1, #0x873
  40e8a0:	add	x2, x2, #0x868
  40e8a4:	bl	413114 <ferror@plt+0xf094>
  40e8a8:	b	40e85c <ferror@plt+0xa7dc>
  40e8ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40e8b0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40e8b4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40e8b8:	add	x0, x0, #0xb6
  40e8bc:	add	x1, x1, #0x873
  40e8c0:	add	x2, x2, #0x820
  40e8c4:	bl	413114 <ferror@plt+0xf094>
  40e8c8:	b	40e85c <ferror@plt+0xa7dc>
  40e8cc:	stp	x29, x30, [sp, #-32]!
  40e8d0:	str	x19, [sp, #16]
  40e8d4:	mov	x9, x0
  40e8d8:	ldr	x11, [x9, #96]!
  40e8dc:	mov	x8, x1
  40e8e0:	mov	x19, x0
  40e8e4:	mov	x12, xzr
  40e8e8:	mov	x29, sp
  40e8ec:	cbz	x11, 40e944 <ferror@plt+0xa8c4>
  40e8f0:	mov	x10, x12
  40e8f4:	ldr	x12, [x11]
  40e8f8:	mov	x1, x11
  40e8fc:	ldr	x11, [x11, #16]
  40e900:	cmp	x12, x8
  40e904:	mov	x12, x1
  40e908:	b.ne	40e8ec <ferror@plt+0xa86c>  // b.any
  40e90c:	add	x8, x10, #0x10
  40e910:	cmp	x10, #0x0
  40e914:	add	x12, x11, #0x8
  40e918:	add	x13, x19, #0x68
  40e91c:	csel	x8, x9, x8, eq  // eq = none
  40e920:	cmp	x11, #0x0
  40e924:	str	x11, [x8]
  40e928:	csel	x8, x13, x12, eq  // eq = none
  40e92c:	mov	w0, #0x20                  	// #32
  40e930:	str	x10, [x8]
  40e934:	bl	41ad98 <ferror@plt+0x16d18>
  40e938:	ldr	w8, [x19, #112]
  40e93c:	sub	w8, w8, #0x1
  40e940:	str	w8, [x19, #112]
  40e944:	ldr	x0, [x19, #136]
  40e948:	mov	w8, #0x1                   	// #1
  40e94c:	str	w8, [x19, #152]
  40e950:	bl	42b00c <ferror@plt+0x26f8c>
  40e954:	ldr	x19, [sp, #16]
  40e958:	ldp	x29, x30, [sp], #32
  40e95c:	ret
  40e960:	stp	x29, x30, [sp, #-48]!
  40e964:	stp	x22, x21, [sp, #16]
  40e968:	stp	x20, x19, [sp, #32]
  40e96c:	mov	x29, sp
  40e970:	cbz	x0, 40ea2c <ferror@plt+0xa9ac>
  40e974:	mov	x19, x1
  40e978:	cbz	x1, 40ea4c <ferror@plt+0xa9cc>
  40e97c:	ldrb	w8, [x0, #44]
  40e980:	mov	x20, x0
  40e984:	tbz	w8, #0, 40ea6c <ferror@plt+0xa9ec>
  40e988:	ldrb	w8, [x19, #44]
  40e98c:	tbz	w8, #0, 40ea8c <ferror@plt+0xaa0c>
  40e990:	ldr	x8, [x19, #32]
  40e994:	cbnz	x8, 40eaac <ferror@plt+0xaa2c>
  40e998:	ldr	x8, [x19, #88]
  40e99c:	ldr	x8, [x8, #8]
  40e9a0:	cbnz	x8, 40eacc <ferror@plt+0xaa4c>
  40e9a4:	ldr	x21, [x20, #32]
  40e9a8:	cbz	x21, 40e9b4 <ferror@plt+0xa934>
  40e9ac:	mov	x0, x21
  40e9b0:	bl	42bad4 <ferror@plt+0x27a54>
  40e9b4:	ldr	x8, [x20, #88]
  40e9b8:	mov	x0, x19
  40e9bc:	ldr	x22, [x8]
  40e9c0:	bl	40eaec <ferror@plt+0xaa6c>
  40e9c4:	mov	x1, x0
  40e9c8:	mov	x0, x22
  40e9cc:	bl	41c3f8 <ferror@plt+0x18378>
  40e9d0:	ldr	x8, [x20, #88]
  40e9d4:	mov	x1, xzr
  40e9d8:	str	x0, [x8]
  40e9dc:	ldr	x8, [x19, #88]
  40e9e0:	mov	x0, x19
  40e9e4:	str	x20, [x8, #8]
  40e9e8:	ldr	w2, [x20, #40]
  40e9ec:	bl	40eb64 <ferror@plt+0xaae4>
  40e9f0:	ldrb	w8, [x20, #44]
  40e9f4:	tbz	w8, #6, 40ea00 <ferror@plt+0xa980>
  40e9f8:	mov	x0, x19
  40e9fc:	bl	40ec78 <ferror@plt+0xabf8>
  40ea00:	cbz	x21, 40ea1c <ferror@plt+0xa99c>
  40ea04:	mov	w2, #0x1                   	// #1
  40ea08:	mov	x0, x19
  40ea0c:	mov	x1, x21
  40ea10:	bl	40e4ec <ferror@plt+0xa46c>
  40ea14:	mov	x0, x21
  40ea18:	bl	42bb84 <ferror@plt+0x27b04>
  40ea1c:	ldp	x20, x19, [sp, #32]
  40ea20:	ldp	x22, x21, [sp, #16]
  40ea24:	ldp	x29, x30, [sp], #48
  40ea28:	ret
  40ea2c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ea30:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ea34:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ea38:	add	x0, x0, #0xb6
  40ea3c:	add	x1, x1, #0x8a3
  40ea40:	add	x2, x2, #0x8de
  40ea44:	bl	413114 <ferror@plt+0xf094>
  40ea48:	b	40ea1c <ferror@plt+0xa99c>
  40ea4c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ea50:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ea54:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ea58:	add	x0, x0, #0xb6
  40ea5c:	add	x1, x1, #0x8a3
  40ea60:	add	x2, x2, #0x8d8
  40ea64:	bl	413114 <ferror@plt+0xf094>
  40ea68:	b	40ea1c <ferror@plt+0xa99c>
  40ea6c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ea70:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ea74:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ea78:	add	x0, x0, #0xb6
  40ea7c:	add	x1, x1, #0x8a3
  40ea80:	add	x2, x2, #0x820
  40ea84:	bl	413114 <ferror@plt+0xf094>
  40ea88:	b	40ea1c <ferror@plt+0xa99c>
  40ea8c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ea90:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ea94:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ea98:	add	x0, x0, #0xb6
  40ea9c:	add	x1, x1, #0x8a3
  40eaa0:	add	x2, x2, #0x8ed
  40eaa4:	bl	413114 <ferror@plt+0xf094>
  40eaa8:	b	40ea1c <ferror@plt+0xa99c>
  40eaac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40eab0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40eab4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40eab8:	add	x0, x0, #0xb6
  40eabc:	add	x1, x1, #0x8a3
  40eac0:	add	x2, x2, #0x90e
  40eac4:	bl	413114 <ferror@plt+0xf094>
  40eac8:	b	40ea1c <ferror@plt+0xa99c>
  40eacc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ead0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ead4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ead8:	add	x0, x0, #0xb6
  40eadc:	add	x1, x1, #0x8a3
  40eae0:	add	x2, x2, #0x92c
  40eae4:	bl	413114 <ferror@plt+0xf094>
  40eae8:	b	40ea1c <ferror@plt+0xa99c>
  40eaec:	stp	x29, x30, [sp, #-32]!
  40eaf0:	stp	x20, x19, [sp, #16]
  40eaf4:	mov	x19, x0
  40eaf8:	mov	x29, sp
  40eafc:	cbz	x0, 40eb44 <ferror@plt+0xaac4>
  40eb00:	ldr	x20, [x19, #32]
  40eb04:	cbz	x20, 40eb28 <ferror@plt+0xaaa8>
  40eb08:	mov	x0, x20
  40eb0c:	bl	42bad4 <ferror@plt+0x27a54>
  40eb10:	ldr	w8, [x19, #24]
  40eb14:	mov	x0, x20
  40eb18:	add	w8, w8, #0x1
  40eb1c:	str	w8, [x19, #24]
  40eb20:	bl	42bb84 <ferror@plt+0x27b04>
  40eb24:	b	40eb34 <ferror@plt+0xaab4>
  40eb28:	ldr	w8, [x19, #24]
  40eb2c:	add	w8, w8, #0x1
  40eb30:	str	w8, [x19, #24]
  40eb34:	mov	x0, x19
  40eb38:	ldp	x20, x19, [sp, #16]
  40eb3c:	ldp	x29, x30, [sp], #32
  40eb40:	ret
  40eb44:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40eb48:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40eb4c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40eb50:	add	x0, x0, #0xb6
  40eb54:	add	x1, x1, #0xc70
  40eb58:	add	x2, x2, #0x8de
  40eb5c:	bl	413114 <ferror@plt+0xf094>
  40eb60:	b	40eb34 <ferror@plt+0xaab4>
  40eb64:	stp	x29, x30, [sp, #-48]!
  40eb68:	stp	x22, x21, [sp, #16]
  40eb6c:	stp	x20, x19, [sp, #32]
  40eb70:	ldr	x8, [x0, #88]
  40eb74:	mov	w19, w2
  40eb78:	mov	x21, x0
  40eb7c:	mov	x20, x1
  40eb80:	ldr	x8, [x8, #8]
  40eb84:	mov	x29, sp
  40eb88:	cbz	x8, 40eb98 <ferror@plt+0xab18>
  40eb8c:	ldr	w8, [x8, #40]
  40eb90:	cmp	w8, w19
  40eb94:	b.ne	40ec58 <ferror@plt+0xabd8>  // b.any
  40eb98:	cbz	x20, 40ec20 <ferror@plt+0xaba0>
  40eb9c:	ldr	x1, [x21, #32]
  40eba0:	mov	x0, x21
  40eba4:	bl	411e98 <ferror@plt+0xde18>
  40eba8:	ldr	x1, [x21, #32]
  40ebac:	mov	x0, x21
  40ebb0:	str	w19, [x21, #40]
  40ebb4:	bl	411cc0 <ferror@plt+0xdc40>
  40ebb8:	ldrb	w8, [x21, #44]
  40ebbc:	tbnz	w8, #6, 40ec24 <ferror@plt+0xaba4>
  40ebc0:	ldr	x22, [x21, #56]
  40ebc4:	cbz	x22, 40ebec <ferror@plt+0xab6c>
  40ebc8:	ldr	x1, [x22]
  40ebcc:	mov	x0, x20
  40ebd0:	bl	40e8cc <ferror@plt+0xa84c>
  40ebd4:	ldr	x2, [x22]
  40ebd8:	mov	x0, x20
  40ebdc:	mov	w1, w19
  40ebe0:	bl	40dfdc <ferror@plt+0x9f5c>
  40ebe4:	ldr	x22, [x22, #8]
  40ebe8:	cbnz	x22, 40ebc8 <ferror@plt+0xab48>
  40ebec:	ldr	x8, [x21, #88]
  40ebf0:	ldr	x22, [x8, #24]
  40ebf4:	cbz	x22, 40ec24 <ferror@plt+0xaba4>
  40ebf8:	ldr	x1, [x22]
  40ebfc:	mov	x0, x20
  40ec00:	bl	40e8cc <ferror@plt+0xa84c>
  40ec04:	ldr	x2, [x22]
  40ec08:	mov	x0, x20
  40ec0c:	mov	w1, w19
  40ec10:	bl	40dfdc <ferror@plt+0x9f5c>
  40ec14:	ldr	x22, [x22, #8]
  40ec18:	cbnz	x22, 40ebf8 <ferror@plt+0xab78>
  40ec1c:	b	40ec24 <ferror@plt+0xaba4>
  40ec20:	str	w19, [x21, #40]
  40ec24:	ldr	x8, [x21, #88]
  40ec28:	ldr	x21, [x8]
  40ec2c:	cbz	x21, 40ec48 <ferror@plt+0xabc8>
  40ec30:	ldr	x0, [x21]
  40ec34:	mov	x1, x20
  40ec38:	mov	w2, w19
  40ec3c:	bl	40eb64 <ferror@plt+0xaae4>
  40ec40:	ldr	x21, [x21, #8]
  40ec44:	cbnz	x21, 40ec30 <ferror@plt+0xabb0>
  40ec48:	ldp	x20, x19, [sp, #32]
  40ec4c:	ldp	x22, x21, [sp, #16]
  40ec50:	ldp	x29, x30, [sp], #48
  40ec54:	ret
  40ec58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ec5c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  40ec60:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  40ec64:	add	x0, x0, #0xb6
  40ec68:	add	x1, x1, #0x59c
  40ec6c:	add	x2, x2, #0x5e1
  40ec70:	bl	413114 <ferror@plt+0xf094>
  40ec74:	b	40ec48 <ferror@plt+0xabc8>
  40ec78:	stp	x29, x30, [sp, #-32]!
  40ec7c:	stp	x20, x19, [sp, #16]
  40ec80:	ldr	w8, [x0, #44]
  40ec84:	mov	x29, sp
  40ec88:	tbnz	w8, #6, 40ed08 <ferror@plt+0xac88>
  40ec8c:	ldr	x9, [x0, #32]
  40ec90:	mov	x19, x0
  40ec94:	orr	w8, w8, #0x40
  40ec98:	str	w8, [x0, #44]
  40ec9c:	cbz	x9, 40ecdc <ferror@plt+0xac5c>
  40eca0:	ldr	x20, [x19, #56]
  40eca4:	cbz	x20, 40ecbc <ferror@plt+0xac3c>
  40eca8:	ldr	x0, [x19, #32]
  40ecac:	ldr	x1, [x20]
  40ecb0:	bl	40e8cc <ferror@plt+0xa84c>
  40ecb4:	ldr	x20, [x20, #8]
  40ecb8:	cbnz	x20, 40eca8 <ferror@plt+0xac28>
  40ecbc:	ldr	x8, [x19, #88]
  40ecc0:	ldr	x20, [x8, #24]
  40ecc4:	cbz	x20, 40ecdc <ferror@plt+0xac5c>
  40ecc8:	ldr	x0, [x19, #32]
  40eccc:	ldr	x1, [x20]
  40ecd0:	bl	40e8cc <ferror@plt+0xa84c>
  40ecd4:	ldr	x20, [x20, #8]
  40ecd8:	cbnz	x20, 40ecc8 <ferror@plt+0xac48>
  40ecdc:	ldr	x8, [x19, #88]
  40ece0:	cbz	x8, 40ecfc <ferror@plt+0xac7c>
  40ece4:	ldr	x19, [x8]
  40ece8:	cbz	x19, 40ecfc <ferror@plt+0xac7c>
  40ecec:	ldr	x0, [x19]
  40ecf0:	bl	40ec78 <ferror@plt+0xabf8>
  40ecf4:	ldr	x19, [x19, #8]
  40ecf8:	cbnz	x19, 40ecec <ferror@plt+0xac6c>
  40ecfc:	ldp	x20, x19, [sp, #16]
  40ed00:	ldp	x29, x30, [sp], #32
  40ed04:	ret
  40ed08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ed0c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  40ed10:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  40ed14:	add	x0, x0, #0xb6
  40ed18:	add	x1, x1, #0x715
  40ed1c:	add	x2, x2, #0x732
  40ed20:	bl	413114 <ferror@plt+0xf094>
  40ed24:	b	40ecfc <ferror@plt+0xac7c>
  40ed28:	stp	x29, x30, [sp, #-32]!
  40ed2c:	stp	x20, x19, [sp, #16]
  40ed30:	mov	x29, sp
  40ed34:	cbz	x0, 40eda0 <ferror@plt+0xad20>
  40ed38:	mov	x19, x1
  40ed3c:	cbz	x1, 40edc0 <ferror@plt+0xad40>
  40ed40:	ldr	x8, [x19, #88]
  40ed44:	ldr	x8, [x8, #8]
  40ed48:	cmp	x8, x0
  40ed4c:	b.ne	40ede0 <ferror@plt+0xad60>  // b.any
  40ed50:	ldrb	w8, [x0, #44]
  40ed54:	tbz	w8, #0, 40ee00 <ferror@plt+0xad80>
  40ed58:	ldrb	w8, [x19, #44]
  40ed5c:	tbz	w8, #0, 40ee20 <ferror@plt+0xada0>
  40ed60:	ldr	x20, [x0, #32]
  40ed64:	cbz	x20, 40ed88 <ferror@plt+0xad08>
  40ed68:	mov	x0, x20
  40ed6c:	bl	42bad4 <ferror@plt+0x27a54>
  40ed70:	mov	x0, x19
  40ed74:	mov	x1, x20
  40ed78:	bl	40ee40 <ferror@plt+0xadc0>
  40ed7c:	mov	x0, x20
  40ed80:	bl	42bb84 <ferror@plt+0x27b04>
  40ed84:	b	40ed94 <ferror@plt+0xad14>
  40ed88:	mov	x0, x19
  40ed8c:	mov	x1, x20
  40ed90:	bl	40ee40 <ferror@plt+0xadc0>
  40ed94:	ldp	x20, x19, [sp, #16]
  40ed98:	ldp	x29, x30, [sp], #32
  40ed9c:	ret
  40eda0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40eda4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40eda8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40edac:	add	x0, x0, #0xb6
  40edb0:	add	x1, x1, #0x956
  40edb4:	add	x2, x2, #0x8de
  40edb8:	bl	413114 <ferror@plt+0xf094>
  40edbc:	b	40ed94 <ferror@plt+0xad14>
  40edc0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40edc4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40edc8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40edcc:	add	x0, x0, #0xb6
  40edd0:	add	x1, x1, #0x956
  40edd4:	add	x2, x2, #0x8d8
  40edd8:	bl	413114 <ferror@plt+0xf094>
  40eddc:	b	40ed94 <ferror@plt+0xad14>
  40ede0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ede4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ede8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40edec:	add	x0, x0, #0xb6
  40edf0:	add	x1, x1, #0x956
  40edf4:	add	x2, x2, #0x98e
  40edf8:	bl	413114 <ferror@plt+0xf094>
  40edfc:	b	40ed94 <ferror@plt+0xad14>
  40ee00:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ee04:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ee08:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ee0c:	add	x0, x0, #0xb6
  40ee10:	add	x1, x1, #0x956
  40ee14:	add	x2, x2, #0x820
  40ee18:	bl	413114 <ferror@plt+0xf094>
  40ee1c:	b	40ed94 <ferror@plt+0xad14>
  40ee20:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ee24:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ee28:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ee2c:	add	x0, x0, #0xb6
  40ee30:	add	x1, x1, #0x956
  40ee34:	add	x2, x2, #0x8ed
  40ee38:	bl	413114 <ferror@plt+0xf094>
  40ee3c:	b	40ed94 <ferror@plt+0xad14>
  40ee40:	stp	x29, x30, [sp, #-48]!
  40ee44:	stp	x20, x19, [sp, #32]
  40ee48:	ldr	x8, [x0, #88]
  40ee4c:	str	x21, [sp, #16]
  40ee50:	mov	x19, x0
  40ee54:	mov	x20, x1
  40ee58:	ldr	x21, [x8, #8]
  40ee5c:	mov	x1, x19
  40ee60:	mov	x29, sp
  40ee64:	ldr	x8, [x21, #88]
  40ee68:	ldr	x0, [x8]
  40ee6c:	bl	41c5d0 <ferror@plt+0x18550>
  40ee70:	ldr	x8, [x21, #88]
  40ee74:	mov	w2, #0x1                   	// #1
  40ee78:	mov	x1, x20
  40ee7c:	str	x0, [x8]
  40ee80:	ldr	x8, [x19, #88]
  40ee84:	mov	x0, x19
  40ee88:	str	xzr, [x8, #8]
  40ee8c:	bl	40dd8c <ferror@plt+0x9d0c>
  40ee90:	mov	w2, #0x1                   	// #1
  40ee94:	mov	x0, x19
  40ee98:	mov	x1, x20
  40ee9c:	bl	40f510 <ferror@plt+0xb490>
  40eea0:	ldp	x20, x19, [sp, #32]
  40eea4:	ldr	x21, [sp, #16]
  40eea8:	ldp	x29, x30, [sp], #48
  40eeac:	ret
  40eeb0:	stp	x29, x30, [sp, #-64]!
  40eeb4:	stp	x24, x23, [sp, #16]
  40eeb8:	stp	x22, x21, [sp, #32]
  40eebc:	stp	x20, x19, [sp, #48]
  40eec0:	mov	x29, sp
  40eec4:	cbz	x0, 40ef24 <ferror@plt+0xaea4>
  40eec8:	mov	x19, x2
  40eecc:	mov	x21, x1
  40eed0:	mov	x20, x0
  40eed4:	cbz	x1, 40eedc <ferror@plt+0xae5c>
  40eed8:	cbz	x19, 40ef44 <ferror@plt+0xaec4>
  40eedc:	ldr	x22, [x20, #32]
  40eee0:	cbz	x22, 40eeec <ferror@plt+0xae6c>
  40eee4:	mov	x0, x22
  40eee8:	bl	42bad4 <ferror@plt+0x27a54>
  40eeec:	ldp	x23, x24, [x20]
  40eef0:	stp	x21, x19, [x20]
  40eef4:	cbz	x22, 40ef00 <ferror@plt+0xae80>
  40eef8:	mov	x0, x22
  40eefc:	bl	42bb84 <ferror@plt+0x27b04>
  40ef00:	cbz	x24, 40ef10 <ferror@plt+0xae90>
  40ef04:	ldr	x8, [x24, #8]
  40ef08:	mov	x0, x23
  40ef0c:	blr	x8
  40ef10:	ldp	x20, x19, [sp, #48]
  40ef14:	ldp	x22, x21, [sp, #32]
  40ef18:	ldp	x24, x23, [sp, #16]
  40ef1c:	ldp	x29, x30, [sp], #64
  40ef20:	ret
  40ef24:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ef28:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ef2c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ef30:	add	x0, x0, #0xb6
  40ef34:	add	x1, x1, #0x9ba
  40ef38:	add	x2, x2, #0x8de
  40ef3c:	bl	413114 <ferror@plt+0xf094>
  40ef40:	b	40ef10 <ferror@plt+0xae90>
  40ef44:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ef48:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ef4c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40ef50:	add	x0, x0, #0xb6
  40ef54:	add	x1, x1, #0x9ba
  40ef58:	add	x2, x2, #0xa0b
  40ef5c:	bl	413114 <ferror@plt+0xf094>
  40ef60:	b	40ef10 <ferror@plt+0xae90>
  40ef64:	stp	x29, x30, [sp, #-48]!
  40ef68:	stp	x22, x21, [sp, #16]
  40ef6c:	stp	x20, x19, [sp, #32]
  40ef70:	mov	x29, sp
  40ef74:	cbz	x0, 40efc4 <ferror@plt+0xaf44>
  40ef78:	mov	x19, x0
  40ef7c:	mov	w0, #0x20                  	// #32
  40ef80:	mov	x20, x3
  40ef84:	mov	x21, x2
  40ef88:	mov	x22, x1
  40ef8c:	bl	412328 <ferror@plt+0xe2a8>
  40ef90:	mov	w8, #0x1                   	// #1
  40ef94:	adrp	x2, 489000 <ferror@plt+0x84f80>
  40ef98:	mov	x1, x0
  40ef9c:	stp	x22, x21, [x0, #8]
  40efa0:	str	w8, [x0]
  40efa4:	str	x20, [x0, #24]
  40efa8:	add	x2, x2, #0x6c0
  40efac:	mov	x0, x19
  40efb0:	bl	40eeb0 <ferror@plt+0xae30>
  40efb4:	ldp	x20, x19, [sp, #32]
  40efb8:	ldp	x22, x21, [sp, #16]
  40efbc:	ldp	x29, x30, [sp], #48
  40efc0:	ret
  40efc4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40efc8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40efcc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40efd0:	add	x0, x0, #0xb6
  40efd4:	add	x1, x1, #0xa3b
  40efd8:	add	x2, x2, #0x8de
  40efdc:	bl	413114 <ferror@plt+0xf094>
  40efe0:	b	40efb4 <ferror@plt+0xaf34>
  40efe4:	stp	x29, x30, [sp, #-16]!
  40efe8:	mov	x29, sp
  40efec:	cbz	x0, 40f010 <ferror@plt+0xaf90>
  40eff0:	ldr	x8, [x0, #32]
  40eff4:	cbnz	x8, 40f02c <ferror@plt+0xafac>
  40eff8:	ldr	w8, [x0, #24]
  40effc:	cbz	w8, 40f048 <ferror@plt+0xafc8>
  40f000:	cbz	x1, 40f064 <ferror@plt+0xafe4>
  40f004:	str	x1, [x0, #16]
  40f008:	ldp	x29, x30, [sp], #16
  40f00c:	ret
  40f010:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f014:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f018:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f01c:	add	x0, x0, #0xb6
  40f020:	add	x1, x1, #0xa88
  40f024:	add	x2, x2, #0x8de
  40f028:	b	40f07c <ferror@plt+0xaffc>
  40f02c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f030:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f034:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f038:	add	x0, x0, #0xb6
  40f03c:	add	x1, x1, #0xa88
  40f040:	add	x2, x2, #0x914
  40f044:	b	40f07c <ferror@plt+0xaffc>
  40f048:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f04c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f050:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f054:	add	x0, x0, #0xb6
  40f058:	add	x1, x1, #0xa88
  40f05c:	add	x2, x2, #0xabb
  40f060:	b	40f07c <ferror@plt+0xaffc>
  40f064:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f068:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f06c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f070:	add	x0, x0, #0xb6
  40f074:	add	x1, x1, #0xa88
  40f078:	add	x2, x2, #0x71e
  40f07c:	bl	413114 <ferror@plt+0xf094>
  40f080:	ldp	x29, x30, [sp], #16
  40f084:	ret
  40f088:	stp	x29, x30, [sp, #-48]!
  40f08c:	str	x21, [sp, #16]
  40f090:	stp	x20, x19, [sp, #32]
  40f094:	mov	x29, sp
  40f098:	cbz	x0, 40f0f0 <ferror@plt+0xb070>
  40f09c:	ldr	x21, [x0, #32]
  40f0a0:	mov	w20, w1
  40f0a4:	mov	x19, x0
  40f0a8:	cbz	x21, 40f0d0 <ferror@plt+0xb050>
  40f0ac:	mov	x0, x21
  40f0b0:	bl	42bad4 <ferror@plt+0x27a54>
  40f0b4:	mov	x0, x19
  40f0b8:	mov	x1, x21
  40f0bc:	mov	w2, w20
  40f0c0:	bl	40eb64 <ferror@plt+0xaae4>
  40f0c4:	ldr	x0, [x19, #32]
  40f0c8:	bl	42bb84 <ferror@plt+0x27b04>
  40f0cc:	b	40f0e0 <ferror@plt+0xb060>
  40f0d0:	mov	x0, x19
  40f0d4:	mov	x1, x21
  40f0d8:	mov	w2, w20
  40f0dc:	bl	40eb64 <ferror@plt+0xaae4>
  40f0e0:	ldp	x20, x19, [sp, #32]
  40f0e4:	ldr	x21, [sp, #16]
  40f0e8:	ldp	x29, x30, [sp], #48
  40f0ec:	ret
  40f0f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f0f4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f0f8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f0fc:	add	x0, x0, #0xb6
  40f100:	add	x1, x1, #0xad1
  40f104:	add	x2, x2, #0x8de
  40f108:	bl	413114 <ferror@plt+0xf094>
  40f10c:	b	40f0e0 <ferror@plt+0xb060>
  40f110:	stp	x29, x30, [sp, #-16]!
  40f114:	mov	x29, sp
  40f118:	cbz	x0, 40f128 <ferror@plt+0xb0a8>
  40f11c:	ldr	w0, [x0, #40]
  40f120:	ldp	x29, x30, [sp], #16
  40f124:	ret
  40f128:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f12c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f130:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f134:	add	x0, x0, #0xb6
  40f138:	add	x1, x1, #0xafd
  40f13c:	add	x2, x2, #0x8de
  40f140:	bl	413114 <ferror@plt+0xf094>
  40f144:	mov	w0, wzr
  40f148:	ldp	x29, x30, [sp], #16
  40f14c:	ret
  40f150:	stp	x29, x30, [sp, #-48]!
  40f154:	str	x21, [sp, #16]
  40f158:	stp	x20, x19, [sp, #32]
  40f15c:	mov	x29, sp
  40f160:	cbz	x0, 40f1cc <ferror@plt+0xb14c>
  40f164:	ldr	w8, [x0, #24]
  40f168:	mov	x20, x0
  40f16c:	cbz	w8, 40f1ec <ferror@plt+0xb16c>
  40f170:	ldr	x8, [x20, #88]
  40f174:	mov	x19, x1
  40f178:	ldr	x9, [x8, #16]
  40f17c:	cmp	x9, x1
  40f180:	b.eq	40f1bc <ferror@plt+0xb13c>  // b.none
  40f184:	ldr	x21, [x20, #32]
  40f188:	cbz	x21, 40f1b8 <ferror@plt+0xb138>
  40f18c:	mov	x0, x21
  40f190:	bl	42bad4 <ferror@plt+0x27a54>
  40f194:	ldr	x8, [x20, #88]
  40f198:	str	x19, [x8, #16]
  40f19c:	ldrb	w8, [x20, #44]
  40f1a0:	tbnz	w8, #6, 40f1ac <ferror@plt+0xb12c>
  40f1a4:	ldr	x0, [x21, #136]
  40f1a8:	bl	42b00c <ferror@plt+0x26f8c>
  40f1ac:	mov	x0, x21
  40f1b0:	bl	42bb84 <ferror@plt+0x27b04>
  40f1b4:	b	40f1bc <ferror@plt+0xb13c>
  40f1b8:	str	x19, [x8, #16]
  40f1bc:	ldp	x20, x19, [sp, #32]
  40f1c0:	ldr	x21, [sp, #16]
  40f1c4:	ldp	x29, x30, [sp], #48
  40f1c8:	ret
  40f1cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f1d0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f1d4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f1d8:	add	x0, x0, #0xb6
  40f1dc:	add	x1, x1, #0xb23
  40f1e0:	add	x2, x2, #0x8de
  40f1e4:	bl	413114 <ferror@plt+0xf094>
  40f1e8:	b	40f1bc <ferror@plt+0xb13c>
  40f1ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f1f0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f1f4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f1f8:	add	x0, x0, #0xb6
  40f1fc:	add	x1, x1, #0xb23
  40f200:	add	x2, x2, #0xabb
  40f204:	bl	413114 <ferror@plt+0xf094>
  40f208:	b	40f1bc <ferror@plt+0xb13c>
  40f20c:	stp	x29, x30, [sp, #-16]!
  40f210:	mov	x29, sp
  40f214:	cbz	x0, 40f228 <ferror@plt+0xb1a8>
  40f218:	ldr	x8, [x0, #88]
  40f21c:	ldr	x0, [x8, #16]
  40f220:	ldp	x29, x30, [sp], #16
  40f224:	ret
  40f228:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f22c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f230:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f234:	add	x0, x0, #0xb6
  40f238:	add	x1, x1, #0xb53
  40f23c:	add	x2, x2, #0x8de
  40f240:	bl	413114 <ferror@plt+0xf094>
  40f244:	mov	x0, #0xffffffffffffffff    	// #-1
  40f248:	ldp	x29, x30, [sp], #16
  40f24c:	ret
  40f250:	stp	x29, x30, [sp, #-48]!
  40f254:	str	x21, [sp, #16]
  40f258:	stp	x20, x19, [sp, #32]
  40f25c:	mov	x29, sp
  40f260:	cbz	x0, 40f2c8 <ferror@plt+0xb248>
  40f264:	ldr	x21, [x0, #32]
  40f268:	mov	w20, w1
  40f26c:	mov	x19, x0
  40f270:	cbz	x21, 40f2a0 <ferror@plt+0xb220>
  40f274:	mov	x0, x21
  40f278:	bl	42bad4 <ferror@plt+0x27a54>
  40f27c:	ldr	w8, [x19, #44]
  40f280:	cmp	w20, #0x0
  40f284:	mov	x0, x21
  40f288:	and	w9, w8, #0xffffffdf
  40f28c:	orr	w8, w8, #0x20
  40f290:	csel	w8, w9, w8, eq  // eq = none
  40f294:	str	w8, [x19, #44]
  40f298:	bl	42bb84 <ferror@plt+0x27b04>
  40f29c:	b	40f2b8 <ferror@plt+0xb238>
  40f2a0:	ldr	w8, [x19, #44]
  40f2a4:	cmp	w20, #0x0
  40f2a8:	and	w9, w8, #0xffffffdf
  40f2ac:	orr	w8, w8, #0x20
  40f2b0:	csel	w8, w9, w8, eq  // eq = none
  40f2b4:	str	w8, [x19, #44]
  40f2b8:	ldp	x20, x19, [sp, #32]
  40f2bc:	ldr	x21, [sp, #16]
  40f2c0:	ldp	x29, x30, [sp], #48
  40f2c4:	ret
  40f2c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f2cc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f2d0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f2d4:	add	x0, x0, #0xb6
  40f2d8:	add	x1, x1, #0xb7d
  40f2dc:	add	x2, x2, #0x8de
  40f2e0:	bl	413114 <ferror@plt+0xf094>
  40f2e4:	b	40f2b8 <ferror@plt+0xb238>
  40f2e8:	stp	x29, x30, [sp, #-16]!
  40f2ec:	mov	x29, sp
  40f2f0:	cbz	x0, 40f304 <ferror@plt+0xb284>
  40f2f4:	ldr	w8, [x0, #44]
  40f2f8:	ubfx	w0, w8, #5, #1
  40f2fc:	ldp	x29, x30, [sp], #16
  40f300:	ret
  40f304:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f308:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f30c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f310:	add	x0, x0, #0xb6
  40f314:	add	x1, x1, #0xbb0
  40f318:	add	x2, x2, #0x8de
  40f31c:	bl	413114 <ferror@plt+0xf094>
  40f320:	mov	w0, wzr
  40f324:	ldp	x29, x30, [sp], #16
  40f328:	ret
  40f32c:	stp	x29, x30, [sp, #-32]!
  40f330:	stp	x20, x19, [sp, #16]
  40f334:	mov	x29, sp
  40f338:	cbz	x0, 40f364 <ferror@plt+0xb2e4>
  40f33c:	mov	x19, x0
  40f340:	ldr	x0, [x0, #80]
  40f344:	mov	x20, x1
  40f348:	bl	41249c <ferror@plt+0xe41c>
  40f34c:	mov	x0, x20
  40f350:	bl	41cea8 <ferror@plt+0x18e28>
  40f354:	str	x0, [x19, #80]
  40f358:	ldp	x20, x19, [sp, #16]
  40f35c:	ldp	x29, x30, [sp], #32
  40f360:	ret
  40f364:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f368:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f36c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f370:	add	x0, x0, #0xb6
  40f374:	add	x1, x1, #0xbdd
  40f378:	add	x2, x2, #0x8de
  40f37c:	bl	413114 <ferror@plt+0xf094>
  40f380:	b	40f358 <ferror@plt+0xb2d8>
  40f384:	stp	x29, x30, [sp, #-16]!
  40f388:	mov	x29, sp
  40f38c:	cbz	x0, 40f39c <ferror@plt+0xb31c>
  40f390:	ldr	x0, [x0, #80]
  40f394:	ldp	x29, x30, [sp], #16
  40f398:	ret
  40f39c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f3a0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f3a4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f3a8:	add	x0, x0, #0xb6
  40f3ac:	add	x1, x1, #0xc0d
  40f3b0:	add	x2, x2, #0x8de
  40f3b4:	bl	413114 <ferror@plt+0xf094>
  40f3b8:	mov	x0, xzr
  40f3bc:	ldp	x29, x30, [sp], #16
  40f3c0:	ret
  40f3c4:	stp	x29, x30, [sp, #-32]!
  40f3c8:	str	x19, [sp, #16]
  40f3cc:	mov	x29, sp
  40f3d0:	cbz	w0, 40f3fc <ferror@plt+0xb37c>
  40f3d4:	mov	x19, x1
  40f3d8:	mov	w1, w0
  40f3dc:	mov	x0, xzr
  40f3e0:	bl	40f41c <ferror@plt+0xb39c>
  40f3e4:	cbz	x0, 40f3f0 <ferror@plt+0xb370>
  40f3e8:	mov	x1, x19
  40f3ec:	bl	40f32c <ferror@plt+0xb2ac>
  40f3f0:	ldr	x19, [sp, #16]
  40f3f4:	ldp	x29, x30, [sp], #32
  40f3f8:	ret
  40f3fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f400:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f404:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f408:	add	x0, x0, #0xb6
  40f40c:	add	x1, x1, #0xc36
  40f410:	add	x2, x2, #0xc68
  40f414:	bl	413114 <ferror@plt+0xf094>
  40f418:	b	40f3f0 <ferror@plt+0xb370>
  40f41c:	sub	sp, sp, #0x50
  40f420:	stp	x29, x30, [sp, #48]
  40f424:	stp	x20, x19, [sp, #64]
  40f428:	add	x29, sp, #0x30
  40f42c:	cbz	w1, 40f4a8 <ferror@plt+0xb428>
  40f430:	mov	w20, w1
  40f434:	mov	x19, x0
  40f438:	cbnz	x0, 40f444 <ferror@plt+0xb3c4>
  40f43c:	bl	40e098 <ferror@plt+0xa018>
  40f440:	mov	x19, x0
  40f444:	mov	x0, x19
  40f448:	bl	42bad4 <ferror@plt+0x27a54>
  40f44c:	add	x0, sp, #0x10
  40f450:	mov	x1, x19
  40f454:	mov	w2, wzr
  40f458:	bl	40dca8 <ferror@plt+0x9c28>
  40f45c:	add	x0, sp, #0x10
  40f460:	add	x1, sp, #0x8
  40f464:	bl	40dcb8 <ferror@plt+0x9c38>
  40f468:	cbz	w0, 40f484 <ferror@plt+0xb404>
  40f46c:	ldr	x8, [sp, #8]
  40f470:	ldrb	w9, [x8, #44]
  40f474:	tbz	w9, #0, 40f45c <ferror@plt+0xb3dc>
  40f478:	ldr	w8, [x8, #48]
  40f47c:	cmp	w8, w20
  40f480:	b.ne	40f45c <ferror@plt+0xb3dc>  // b.any
  40f484:	add	x0, sp, #0x10
  40f488:	bl	40f6a4 <ferror@plt+0xb624>
  40f48c:	mov	x0, x19
  40f490:	bl	42bb84 <ferror@plt+0x27b04>
  40f494:	ldr	x0, [sp, #8]
  40f498:	ldp	x20, x19, [sp, #64]
  40f49c:	ldp	x29, x30, [sp, #48]
  40f4a0:	add	sp, sp, #0x50
  40f4a4:	ret
  40f4a8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f4ac:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f4b0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f4b4:	add	x0, x0, #0xb6
  40f4b8:	add	x1, x1, #0xcb0
  40f4bc:	add	x2, x2, #0xcf1
  40f4c0:	bl	413114 <ferror@plt+0xf094>
  40f4c4:	mov	x0, xzr
  40f4c8:	b	40f498 <ferror@plt+0xb418>
  40f4cc:	stp	x29, x30, [sp, #-16]!
  40f4d0:	mov	x29, sp
  40f4d4:	cbz	x0, 40f4ec <ferror@plt+0xb46c>
  40f4d8:	ldr	x1, [x0, #32]
  40f4dc:	mov	w2, wzr
  40f4e0:	bl	40f510 <ferror@plt+0xb490>
  40f4e4:	ldp	x29, x30, [sp], #16
  40f4e8:	ret
  40f4ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f4f0:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f4f4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f4f8:	add	x0, x0, #0xb6
  40f4fc:	add	x1, x1, #0xc91
  40f500:	add	x2, x2, #0x8de
  40f504:	bl	413114 <ferror@plt+0xf094>
  40f508:	ldp	x29, x30, [sp], #16
  40f50c:	ret
  40f510:	stp	x29, x30, [sp, #-80]!
  40f514:	str	x25, [sp, #16]
  40f518:	stp	x24, x23, [sp, #32]
  40f51c:	stp	x22, x21, [sp, #48]
  40f520:	stp	x20, x19, [sp, #64]
  40f524:	mov	x29, sp
  40f528:	cbz	x0, 40f684 <ferror@plt+0xb604>
  40f52c:	cmp	w2, #0x0
  40f530:	cset	w8, eq  // eq = none
  40f534:	cmp	x1, #0x0
  40f538:	cset	w9, ne  // ne = any
  40f53c:	and	w24, w9, w8
  40f540:	mov	w20, w2
  40f544:	mov	x19, x1
  40f548:	mov	x22, x0
  40f54c:	cmp	w24, #0x1
  40f550:	b.ne	40f55c <ferror@plt+0xb4dc>  // b.any
  40f554:	mov	x0, x19
  40f558:	bl	42bad4 <ferror@plt+0x27a54>
  40f55c:	ldr	w8, [x22, #24]
  40f560:	subs	w8, w8, #0x1
  40f564:	str	w8, [x22, #24]
  40f568:	b.eq	40f5a8 <ferror@plt+0xb528>  // b.none
  40f56c:	mov	x25, xzr
  40f570:	mov	x21, xzr
  40f574:	cbz	w24, 40f580 <ferror@plt+0xb500>
  40f578:	mov	x0, x19
  40f57c:	bl	42bb84 <ferror@plt+0x27b04>
  40f580:	cbz	x25, 40f614 <ferror@plt+0xb594>
  40f584:	cbz	w20, 40f608 <ferror@plt+0xb588>
  40f588:	mov	x0, x19
  40f58c:	bl	42bb84 <ferror@plt+0x27b04>
  40f590:	ldr	x8, [x25, #8]
  40f594:	mov	x0, x21
  40f598:	blr	x8
  40f59c:	mov	x0, x19
  40f5a0:	bl	42bad4 <ferror@plt+0x27a54>
  40f5a4:	b	40f614 <ferror@plt+0xb594>
  40f5a8:	ldp	x21, x25, [x22]
  40f5ac:	stp	xzr, xzr, [x22]
  40f5b0:	cbz	x19, 40f5d4 <ferror@plt+0xb554>
  40f5b4:	ldrb	w8, [x22, #44]
  40f5b8:	tbz	w8, #0, 40f5c8 <ferror@plt+0xb548>
  40f5bc:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  40f5c0:	add	x0, x0, #0x6cb
  40f5c4:	bl	410280 <ferror@plt+0xc200>
  40f5c8:	mov	x0, x22
  40f5cc:	mov	x1, x19
  40f5d0:	bl	411e98 <ferror@plt+0xde18>
  40f5d4:	ldr	x8, [x22, #16]
  40f5d8:	ldr	x8, [x8, #24]
  40f5dc:	cbz	x8, 40f634 <ferror@plt+0xb5b4>
  40f5e0:	cbz	x19, 40f62c <ferror@plt+0xb5ac>
  40f5e4:	mov	x0, x19
  40f5e8:	bl	42bb84 <ferror@plt+0x27b04>
  40f5ec:	ldr	x8, [x22, #16]
  40f5f0:	mov	x0, x22
  40f5f4:	ldr	x8, [x8, #24]
  40f5f8:	blr	x8
  40f5fc:	mov	x0, x19
  40f600:	bl	42bad4 <ferror@plt+0x27a54>
  40f604:	b	40f634 <ferror@plt+0xb5b4>
  40f608:	ldr	x8, [x25, #8]
  40f60c:	mov	x0, x21
  40f610:	blr	x8
  40f614:	ldp	x20, x19, [sp, #64]
  40f618:	ldp	x22, x21, [sp, #48]
  40f61c:	ldp	x24, x23, [sp, #32]
  40f620:	ldr	x25, [sp, #16]
  40f624:	ldp	x29, x30, [sp], #80
  40f628:	ret
  40f62c:	mov	x0, x22
  40f630:	blr	x8
  40f634:	ldr	x0, [x22, #80]
  40f638:	bl	41249c <ferror@plt+0xe41c>
  40f63c:	ldr	x0, [x22, #56]
  40f640:	adrp	x23, 412000 <ferror@plt+0xdf80>
  40f644:	add	x23, x23, #0x49c
  40f648:	str	xzr, [x22, #80]
  40f64c:	bl	41c2dc <ferror@plt+0x1825c>
  40f650:	ldr	x8, [x22, #88]
  40f654:	str	xzr, [x22, #56]
  40f658:	mov	x1, x23
  40f65c:	ldr	x0, [x8, #24]
  40f660:	bl	41c318 <ferror@plt+0x18298>
  40f664:	ldr	x1, [x22, #88]
  40f668:	mov	w0, #0x20                  	// #32
  40f66c:	bl	41ad98 <ferror@plt+0x16d18>
  40f670:	mov	x0, x22
  40f674:	str	xzr, [x22, #88]
  40f678:	bl	41249c <ferror@plt+0xe41c>
  40f67c:	cbnz	w24, 40f578 <ferror@plt+0xb4f8>
  40f680:	b	40f580 <ferror@plt+0xb500>
  40f684:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f688:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  40f68c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f690:	add	x0, x0, #0xb6
  40f694:	add	x1, x1, #0x689
  40f698:	add	x2, x2, #0x8de
  40f69c:	bl	413114 <ferror@plt+0xf094>
  40f6a0:	b	40f614 <ferror@plt+0xb594>
  40f6a4:	stp	x29, x30, [sp, #-32]!
  40f6a8:	str	x19, [sp, #16]
  40f6ac:	mov	x19, x0
  40f6b0:	ldr	x0, [x0, #24]
  40f6b4:	mov	x29, sp
  40f6b8:	cbz	x0, 40f6ec <ferror@plt+0xb66c>
  40f6bc:	ldr	w8, [x19, #8]
  40f6c0:	cbz	w8, 40f6ec <ferror@plt+0xb66c>
  40f6c4:	ldr	w8, [x0, #24]
  40f6c8:	cmp	w8, #0x2
  40f6cc:	b.cc	40f6dc <ferror@plt+0xb65c>  // b.lo, b.ul, b.last
  40f6d0:	sub	w8, w8, #0x1
  40f6d4:	str	w8, [x0, #24]
  40f6d8:	b	40f6e8 <ferror@plt+0xb668>
  40f6dc:	ldr	x1, [x19]
  40f6e0:	mov	w2, #0x1                   	// #1
  40f6e4:	bl	40f510 <ferror@plt+0xb490>
  40f6e8:	str	xzr, [x19, #24]
  40f6ec:	ldr	x19, [sp, #16]
  40f6f0:	ldp	x29, x30, [sp], #32
  40f6f4:	ret
  40f6f8:	sub	sp, sp, #0x60
  40f6fc:	stp	x29, x30, [sp, #48]
  40f700:	str	x21, [sp, #64]
  40f704:	stp	x20, x19, [sp, #80]
  40f708:	add	x29, sp, #0x30
  40f70c:	cbz	x1, 40f7b8 <ferror@plt+0xb738>
  40f710:	mov	x20, x2
  40f714:	mov	x21, x1
  40f718:	mov	x19, x0
  40f71c:	cbnz	x0, 40f728 <ferror@plt+0xb6a8>
  40f720:	bl	40e098 <ferror@plt+0xa018>
  40f724:	mov	x19, x0
  40f728:	mov	x0, x19
  40f72c:	bl	42bad4 <ferror@plt+0x27a54>
  40f730:	add	x0, sp, #0x10
  40f734:	mov	x1, x19
  40f738:	mov	w2, wzr
  40f73c:	bl	40dca8 <ferror@plt+0x9c28>
  40f740:	add	x0, sp, #0x10
  40f744:	add	x1, x29, #0x18
  40f748:	bl	40dcb8 <ferror@plt+0x9c38>
  40f74c:	cbz	w0, 40f790 <ferror@plt+0xb710>
  40f750:	ldr	x1, [x29, #24]
  40f754:	ldrb	w8, [x1, #44]
  40f758:	tbz	w8, #0, 40f740 <ferror@plt+0xb6c0>
  40f75c:	ldr	x8, [x1, #16]
  40f760:	cmp	x8, x21
  40f764:	b.ne	40f740 <ferror@plt+0xb6c0>  // b.any
  40f768:	ldr	x8, [x1, #8]
  40f76c:	cbz	x8, 40f740 <ferror@plt+0xb6c0>
  40f770:	ldp	x0, x8, [x1]
  40f774:	add	x2, sp, #0x8
  40f778:	mov	x3, sp
  40f77c:	ldr	x8, [x8, #16]
  40f780:	blr	x8
  40f784:	ldr	x8, [sp]
  40f788:	cmp	x8, x20
  40f78c:	b.ne	40f740 <ferror@plt+0xb6c0>  // b.any
  40f790:	add	x0, sp, #0x10
  40f794:	bl	40f6a4 <ferror@plt+0xb624>
  40f798:	mov	x0, x19
  40f79c:	bl	42bb84 <ferror@plt+0x27b04>
  40f7a0:	ldr	x0, [x29, #24]
  40f7a4:	ldp	x20, x19, [sp, #80]
  40f7a8:	ldr	x21, [sp, #64]
  40f7ac:	ldp	x29, x30, [sp, #48]
  40f7b0:	add	sp, sp, #0x60
  40f7b4:	ret
  40f7b8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f7bc:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f7c0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f7c4:	add	x0, x0, #0xb6
  40f7c8:	add	x1, x1, #0xcff
  40f7cc:	add	x2, x2, #0x71e
  40f7d0:	bl	413114 <ferror@plt+0xf094>
  40f7d4:	mov	x0, xzr
  40f7d8:	b	40f7a4 <ferror@plt+0xb724>
  40f7dc:	sub	sp, sp, #0x60
  40f7e0:	stp	x20, x19, [sp, #80]
  40f7e4:	mov	x20, x1
  40f7e8:	mov	x19, x0
  40f7ec:	stp	x29, x30, [sp, #64]
  40f7f0:	add	x29, sp, #0x40
  40f7f4:	cbnz	x0, 40f800 <ferror@plt+0xb780>
  40f7f8:	bl	40e098 <ferror@plt+0xa018>
  40f7fc:	mov	x19, x0
  40f800:	mov	x0, x19
  40f804:	bl	42bad4 <ferror@plt+0x27a54>
  40f808:	add	x0, sp, #0x20
  40f80c:	mov	x1, x19
  40f810:	mov	w2, wzr
  40f814:	bl	40dca8 <ferror@plt+0x9c28>
  40f818:	add	x0, sp, #0x20
  40f81c:	add	x1, sp, #0x18
  40f820:	bl	40dcb8 <ferror@plt+0x9c38>
  40f824:	cbz	w0, 40f860 <ferror@plt+0xb7e0>
  40f828:	ldr	x1, [sp, #24]
  40f82c:	ldrb	w8, [x1, #44]
  40f830:	tbz	w8, #0, 40f818 <ferror@plt+0xb798>
  40f834:	ldr	x8, [x1, #8]
  40f838:	cbz	x8, 40f818 <ferror@plt+0xb798>
  40f83c:	str	xzr, [sp, #8]
  40f840:	ldp	x0, x8, [x1]
  40f844:	add	x2, sp, #0x10
  40f848:	add	x3, sp, #0x8
  40f84c:	ldr	x8, [x8, #16]
  40f850:	blr	x8
  40f854:	ldr	x8, [sp, #8]
  40f858:	cmp	x8, x20
  40f85c:	b.ne	40f818 <ferror@plt+0xb798>  // b.any
  40f860:	add	x0, sp, #0x20
  40f864:	bl	40f6a4 <ferror@plt+0xb624>
  40f868:	mov	x0, x19
  40f86c:	bl	42bb84 <ferror@plt+0x27b04>
  40f870:	ldr	x0, [sp, #24]
  40f874:	ldp	x20, x19, [sp, #80]
  40f878:	ldp	x29, x30, [sp, #64]
  40f87c:	add	sp, sp, #0x60
  40f880:	ret
  40f884:	stp	x29, x30, [sp, #-32]!
  40f888:	str	x19, [sp, #16]
  40f88c:	mov	x29, sp
  40f890:	cbz	w0, 40f8c4 <ferror@plt+0xb844>
  40f894:	mov	w1, w0
  40f898:	mov	x0, xzr
  40f89c:	bl	40f41c <ferror@plt+0xb39c>
  40f8a0:	mov	x19, x0
  40f8a4:	cbz	x0, 40f8b0 <ferror@plt+0xb830>
  40f8a8:	mov	x0, x19
  40f8ac:	bl	40e5d4 <ferror@plt+0xa554>
  40f8b0:	cmp	x19, #0x0
  40f8b4:	cset	w0, ne  // ne = any
  40f8b8:	ldr	x19, [sp, #16]
  40f8bc:	ldp	x29, x30, [sp], #32
  40f8c0:	ret
  40f8c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f8c8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f8cc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f8d0:	add	x0, x0, #0xb6
  40f8d4:	add	x1, x1, #0xd60
  40f8d8:	add	x2, x2, #0xc68
  40f8dc:	bl	413114 <ferror@plt+0xf094>
  40f8e0:	mov	w0, wzr
  40f8e4:	b	40f8b8 <ferror@plt+0xb838>
  40f8e8:	stp	x29, x30, [sp, #-16]!
  40f8ec:	mov	x1, x0
  40f8f0:	mov	x0, xzr
  40f8f4:	mov	x29, sp
  40f8f8:	bl	40f7dc <ferror@plt+0xb75c>
  40f8fc:	cbz	x0, 40f908 <ferror@plt+0xb888>
  40f900:	bl	40e5d4 <ferror@plt+0xa554>
  40f904:	mov	w0, #0x1                   	// #1
  40f908:	ldp	x29, x30, [sp], #16
  40f90c:	ret
  40f910:	stp	x29, x30, [sp, #-16]!
  40f914:	mov	x29, sp
  40f918:	cbz	x0, 40f940 <ferror@plt+0xb8c0>
  40f91c:	mov	x2, x1
  40f920:	mov	x1, x0
  40f924:	mov	x0, xzr
  40f928:	bl	40f6f8 <ferror@plt+0xb678>
  40f92c:	cbz	x0, 40f938 <ferror@plt+0xb8b8>
  40f930:	bl	40e5d4 <ferror@plt+0xa554>
  40f934:	mov	w0, #0x1                   	// #1
  40f938:	ldp	x29, x30, [sp], #16
  40f93c:	ret
  40f940:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40f944:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40f948:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40f94c:	add	x0, x0, #0xb6
  40f950:	add	x1, x1, #0xd80
  40f954:	add	x2, x2, #0x71e
  40f958:	bl	413114 <ferror@plt+0xf094>
  40f95c:	mov	w0, wzr
  40f960:	ldp	x29, x30, [sp], #16
  40f964:	ret
  40f968:	stp	x29, x30, [sp, #-48]!
  40f96c:	stp	x22, x21, [sp, #16]
  40f970:	stp	x20, x19, [sp, #32]
  40f974:	mov	x29, sp
  40f978:	cbz	x0, 40fa20 <ferror@plt+0xb9a0>
  40f97c:	ldrb	w8, [x0, #44]
  40f980:	mov	x20, x0
  40f984:	tbz	w8, #0, 40fa3c <ferror@plt+0xb9bc>
  40f988:	mov	w0, #0x8                   	// #8
  40f98c:	mov	w21, w2
  40f990:	mov	w22, w1
  40f994:	bl	412328 <ferror@plt+0xe2a8>
  40f998:	str	w22, [x0]
  40f99c:	strh	w21, [x0, #4]
  40f9a0:	strh	wzr, [x0, #6]
  40f9a4:	ldr	x21, [x20, #32]
  40f9a8:	mov	x19, x0
  40f9ac:	cbz	x21, 40f9f4 <ferror@plt+0xb974>
  40f9b0:	mov	x0, x21
  40f9b4:	bl	42bad4 <ferror@plt+0x27a54>
  40f9b8:	ldr	x8, [x20, #88]
  40f9bc:	mov	x1, x19
  40f9c0:	ldr	x0, [x8, #24]
  40f9c4:	bl	41c3f8 <ferror@plt+0x18378>
  40f9c8:	ldr	x8, [x20, #88]
  40f9cc:	str	x0, [x8, #24]
  40f9d0:	ldrb	w8, [x20, #44]
  40f9d4:	tbnz	w8, #6, 40f9e8 <ferror@plt+0xb968>
  40f9d8:	ldr	w1, [x20, #40]
  40f9dc:	mov	x0, x21
  40f9e0:	mov	x2, x19
  40f9e4:	bl	40dfdc <ferror@plt+0x9f5c>
  40f9e8:	mov	x0, x21
  40f9ec:	bl	42bb84 <ferror@plt+0x27b04>
  40f9f0:	b	40fa0c <ferror@plt+0xb98c>
  40f9f4:	ldr	x8, [x20, #88]
  40f9f8:	mov	x1, x19
  40f9fc:	ldr	x0, [x8, #24]
  40fa00:	bl	41c3f8 <ferror@plt+0x18378>
  40fa04:	ldr	x8, [x20, #88]
  40fa08:	str	x0, [x8, #24]
  40fa0c:	mov	x0, x19
  40fa10:	ldp	x20, x19, [sp, #32]
  40fa14:	ldp	x22, x21, [sp, #16]
  40fa18:	ldp	x29, x30, [sp], #48
  40fa1c:	ret
  40fa20:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fa24:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fa28:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fa2c:	add	x0, x0, #0xb6
  40fa30:	add	x1, x1, #0xdc6
  40fa34:	add	x2, x2, #0x8de
  40fa38:	b	40fa54 <ferror@plt+0xb9d4>
  40fa3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fa40:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fa44:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fa48:	add	x0, x0, #0xb6
  40fa4c:	add	x1, x1, #0xdc6
  40fa50:	add	x2, x2, #0x820
  40fa54:	bl	413114 <ferror@plt+0xf094>
  40fa58:	mov	x19, xzr
  40fa5c:	b	40fa0c <ferror@plt+0xb98c>
  40fa60:	stp	x29, x30, [sp, #-48]!
  40fa64:	str	x21, [sp, #16]
  40fa68:	stp	x20, x19, [sp, #32]
  40fa6c:	mov	x29, sp
  40fa70:	cbz	x0, 40fab0 <ferror@plt+0xba30>
  40fa74:	ldr	x8, [x0, #88]
  40fa78:	mov	x21, x0
  40fa7c:	mov	w19, w2
  40fa80:	mov	x20, x1
  40fa84:	ldr	x0, [x8, #24]
  40fa88:	bl	41c8d8 <ferror@plt+0x18858>
  40fa8c:	cbz	x0, 40fad0 <ferror@plt+0xba50>
  40fa90:	ldr	x0, [x21, #32]
  40fa94:	strh	w19, [x20, #4]
  40fa98:	cbz	x0, 40faa0 <ferror@plt+0xba20>
  40fa9c:	bl	40faf0 <ferror@plt+0xba70>
  40faa0:	ldp	x20, x19, [sp, #32]
  40faa4:	ldr	x21, [sp, #16]
  40faa8:	ldp	x29, x30, [sp], #48
  40faac:	ret
  40fab0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fab4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fab8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fabc:	add	x0, x0, #0xb6
  40fac0:	add	x1, x1, #0xe03
  40fac4:	add	x2, x2, #0x8de
  40fac8:	bl	413114 <ferror@plt+0xf094>
  40facc:	b	40faa0 <ferror@plt+0xba20>
  40fad0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fad4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fad8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fadc:	add	x0, x0, #0xb6
  40fae0:	add	x1, x1, #0xe03
  40fae4:	add	x2, x2, #0xe43
  40fae8:	bl	413114 <ferror@plt+0xf094>
  40faec:	b	40faa0 <ferror@plt+0xba20>
  40faf0:	stp	x29, x30, [sp, #-16]!
  40faf4:	mov	x29, sp
  40faf8:	cbnz	x0, 40fb00 <ferror@plt+0xba80>
  40fafc:	bl	40e098 <ferror@plt+0xa018>
  40fb00:	dmb	ish
  40fb04:	ldr	w8, [x0, #48]
  40fb08:	cmp	w8, #0x0
  40fb0c:	b.le	40fb20 <ferror@plt+0xbaa0>
  40fb10:	ldr	x0, [x0, #136]
  40fb14:	bl	42b00c <ferror@plt+0x26f8c>
  40fb18:	ldp	x29, x30, [sp], #16
  40fb1c:	ret
  40fb20:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fb24:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  40fb28:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fb2c:	add	x0, x0, #0xb6
  40fb30:	add	x1, x1, #0x358
  40fb34:	add	x2, x2, #0x5f0
  40fb38:	bl	413114 <ferror@plt+0xf094>
  40fb3c:	ldp	x29, x30, [sp], #16
  40fb40:	ret
  40fb44:	stp	x29, x30, [sp, #-48]!
  40fb48:	str	x21, [sp, #16]
  40fb4c:	stp	x20, x19, [sp, #32]
  40fb50:	mov	x29, sp
  40fb54:	cbz	x0, 40fbe8 <ferror@plt+0xbb68>
  40fb58:	ldr	x8, [x0, #88]
  40fb5c:	mov	x20, x0
  40fb60:	mov	x19, x1
  40fb64:	ldr	x0, [x8, #24]
  40fb68:	bl	41c8d8 <ferror@plt+0x18858>
  40fb6c:	cbz	x0, 40fc08 <ferror@plt+0xbb88>
  40fb70:	ldr	x21, [x20, #32]
  40fb74:	cbz	x21, 40fbb8 <ferror@plt+0xbb38>
  40fb78:	mov	x0, x21
  40fb7c:	bl	42bad4 <ferror@plt+0x27a54>
  40fb80:	ldr	x8, [x20, #88]
  40fb84:	mov	x1, x19
  40fb88:	ldr	x0, [x8, #24]
  40fb8c:	bl	41c5d0 <ferror@plt+0x18550>
  40fb90:	ldr	x8, [x20, #88]
  40fb94:	str	x0, [x8, #24]
  40fb98:	ldrb	w8, [x20, #44]
  40fb9c:	tbnz	w8, #6, 40fbac <ferror@plt+0xbb2c>
  40fba0:	mov	x0, x21
  40fba4:	mov	x1, x19
  40fba8:	bl	40e8cc <ferror@plt+0xa84c>
  40fbac:	mov	x0, x21
  40fbb0:	bl	42bb84 <ferror@plt+0x27b04>
  40fbb4:	b	40fbd0 <ferror@plt+0xbb50>
  40fbb8:	ldr	x8, [x20, #88]
  40fbbc:	mov	x1, x19
  40fbc0:	ldr	x0, [x8, #24]
  40fbc4:	bl	41c5d0 <ferror@plt+0x18550>
  40fbc8:	ldr	x8, [x20, #88]
  40fbcc:	str	x0, [x8, #24]
  40fbd0:	mov	x0, x19
  40fbd4:	bl	41249c <ferror@plt+0xe41c>
  40fbd8:	ldp	x20, x19, [sp, #32]
  40fbdc:	ldr	x21, [sp, #16]
  40fbe0:	ldp	x29, x30, [sp], #48
  40fbe4:	ret
  40fbe8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fbec:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fbf0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fbf4:	add	x0, x0, #0xb6
  40fbf8:	add	x1, x1, #0xe69
  40fbfc:	add	x2, x2, #0x8de
  40fc00:	bl	413114 <ferror@plt+0xf094>
  40fc04:	b	40fbd8 <ferror@plt+0xbb58>
  40fc08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fc0c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fc10:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fc14:	add	x0, x0, #0xb6
  40fc18:	add	x1, x1, #0xe69
  40fc1c:	add	x2, x2, #0xe43
  40fc20:	bl	413114 <ferror@plt+0xf094>
  40fc24:	b	40fbd8 <ferror@plt+0xbb58>
  40fc28:	stp	x29, x30, [sp, #-32]!
  40fc2c:	str	x19, [sp, #16]
  40fc30:	mov	x29, sp
  40fc34:	cbz	x0, 40fc5c <ferror@plt+0xbbdc>
  40fc38:	ldr	x8, [x0, #88]
  40fc3c:	mov	x19, x1
  40fc40:	ldr	x0, [x8, #24]
  40fc44:	bl	41c8d8 <ferror@plt+0x18858>
  40fc48:	cbz	x0, 40fc78 <ferror@plt+0xbbf8>
  40fc4c:	ldrh	w0, [x19, #6]
  40fc50:	ldr	x19, [sp, #16]
  40fc54:	ldp	x29, x30, [sp], #32
  40fc58:	ret
  40fc5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fc60:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fc64:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fc68:	add	x0, x0, #0xb6
  40fc6c:	add	x1, x1, #0xe9b
  40fc70:	add	x2, x2, #0x8de
  40fc74:	b	40fc90 <ferror@plt+0xbc10>
  40fc78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fc7c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fc80:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fc84:	add	x0, x0, #0xb6
  40fc88:	add	x1, x1, #0xe9b
  40fc8c:	add	x2, x2, #0xe43
  40fc90:	bl	413114 <ferror@plt+0xf094>
  40fc94:	mov	w0, wzr
  40fc98:	b	40fc50 <ferror@plt+0xbbd0>
  40fc9c:	sub	sp, sp, #0x30
  40fca0:	stp	x29, x30, [sp, #16]
  40fca4:	str	x19, [sp, #32]
  40fca8:	add	x29, sp, #0x10
  40fcac:	cbz	x0, 40fce0 <ferror@plt+0xbc60>
  40fcb0:	mov	x19, x0
  40fcb4:	mov	x0, sp
  40fcb8:	mov	x1, xzr
  40fcbc:	bl	403980 <gettimeofday@plt>
  40fcc0:	ldr	x8, [sp]
  40fcc4:	str	x8, [x19]
  40fcc8:	ldr	x8, [sp, #8]
  40fccc:	str	x8, [x19, #8]
  40fcd0:	ldr	x19, [sp, #32]
  40fcd4:	ldp	x29, x30, [sp, #16]
  40fcd8:	add	sp, sp, #0x30
  40fcdc:	ret
  40fce0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fce4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fce8:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  40fcec:	add	x0, x0, #0xb6
  40fcf0:	add	x1, x1, #0xed4
  40fcf4:	add	x2, x2, #0xef8
  40fcf8:	bl	413114 <ferror@plt+0xf094>
  40fcfc:	b	40fcd0 <ferror@plt+0xbc50>
  40fd00:	sub	sp, sp, #0x20
  40fd04:	mov	x0, sp
  40fd08:	stp	x29, x30, [sp, #16]
  40fd0c:	add	x29, sp, #0x10
  40fd10:	bl	40fc9c <ferror@plt+0xbc1c>
  40fd14:	ldp	x8, x9, [sp]
  40fd18:	ldp	x29, x30, [sp, #16]
  40fd1c:	mov	w10, #0x4240                	// #16960
  40fd20:	movk	w10, #0xf, lsl #16
  40fd24:	madd	x0, x8, x10, x9
  40fd28:	add	sp, sp, #0x20
  40fd2c:	ret
  40fd30:	sub	sp, sp, #0x20
  40fd34:	mov	x1, sp
  40fd38:	mov	w0, #0x1                   	// #1
  40fd3c:	stp	x29, x30, [sp, #16]
  40fd40:	add	x29, sp, #0x10
  40fd44:	bl	403720 <clock_gettime@plt>
  40fd48:	ldr	x8, [sp]
  40fd4c:	mov	x9, #0x5fff                	// #24575
  40fd50:	movk	x9, #0x758a, lsl #16
  40fd54:	mov	x10, #0xbfff                	// #49151
  40fd58:	movk	x9, #0x20ce, lsl #32
  40fd5c:	movk	x10, #0xeb14, lsl #16
  40fd60:	movk	x9, #0x461, lsl #48
  40fd64:	movk	x10, #0x419c, lsl #32
  40fd68:	add	x9, x8, x9
  40fd6c:	movk	x10, #0x8c2, lsl #48
  40fd70:	cmp	x9, x10
  40fd74:	b.cs	40fdb0 <ferror@plt+0xbd30>  // b.hs, b.nlast
  40fd78:	ldr	x9, [sp, #8]
  40fd7c:	mov	x11, #0xf7cf                	// #63439
  40fd80:	movk	x11, #0xe353, lsl #16
  40fd84:	movk	x11, #0x9ba5, lsl #32
  40fd88:	movk	x11, #0x20c4, lsl #48
  40fd8c:	smulh	x9, x9, x11
  40fd90:	ldp	x29, x30, [sp, #16]
  40fd94:	mov	w10, #0x4240                	// #16960
  40fd98:	asr	x11, x9, #7
  40fd9c:	movk	w10, #0xf, lsl #16
  40fda0:	add	x9, x11, x9, lsr #63
  40fda4:	madd	x0, x8, x10, x9
  40fda8:	add	sp, sp, #0x20
  40fdac:	ret
  40fdb0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40fdb4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40fdb8:	adrp	x3, 43a000 <ferror@plt+0x35f80>
  40fdbc:	adrp	x4, 43a000 <ferror@plt+0x35f80>
  40fdc0:	add	x0, x0, #0xb6
  40fdc4:	add	x1, x1, #0xf07
  40fdc8:	add	x3, x3, #0xf0f
  40fdcc:	add	x4, x4, #0xf24
  40fdd0:	mov	w2, #0xa0d                 	// #2573
  40fdd4:	bl	422680 <ferror@plt+0x1e600>
  40fdd8:	stp	x29, x30, [sp, #-16]!
  40fddc:	mov	x29, sp
  40fde0:	bl	40fdf0 <ferror@plt+0xbd70>
  40fde4:	ldr	w0, [x0]
  40fde8:	ldp	x29, x30, [sp], #16
  40fdec:	ret
  40fdf0:	stp	x29, x30, [sp, #-32]!
  40fdf4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40fdf8:	add	x0, x0, #0x6d8
  40fdfc:	str	x19, [sp, #16]
  40fe00:	mov	x29, sp
  40fe04:	bl	42c14c <ferror@plt+0x280cc>
  40fe08:	mov	x19, x0
  40fe0c:	cbnz	x0, 40fe2c <ferror@plt+0xbdac>
  40fe10:	mov	w0, #0x10                  	// #16
  40fe14:	bl	41ad14 <ferror@plt+0x16c94>
  40fe18:	mov	x19, x0
  40fe1c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  40fe20:	add	x0, x0, #0x6d8
  40fe24:	mov	x1, x19
  40fe28:	bl	42c1bc <ferror@plt+0x2813c>
  40fe2c:	mov	x0, x19
  40fe30:	ldr	x19, [sp, #16]
  40fe34:	ldp	x29, x30, [sp], #32
  40fe38:	ret
  40fe3c:	stp	x29, x30, [sp, #-16]!
  40fe40:	mov	x29, sp
  40fe44:	bl	40fdf0 <ferror@plt+0xbd70>
  40fe48:	ldr	x8, [x0, #8]
  40fe4c:	cbz	x8, 40fe5c <ferror@plt+0xbddc>
  40fe50:	ldr	x0, [x8]
  40fe54:	ldp	x29, x30, [sp], #16
  40fe58:	ret
  40fe5c:	mov	x0, xzr
  40fe60:	ldp	x29, x30, [sp], #16
  40fe64:	ret
  40fe68:	ldr	w8, [x0, #44]
  40fe6c:	mvn	w8, w8
  40fe70:	and	w0, w8, #0x1
  40fe74:	ret
  40fe78:	sub	sp, sp, #0x40
  40fe7c:	stp	x29, x30, [sp, #16]
  40fe80:	stp	x22, x21, [sp, #32]
  40fe84:	stp	x20, x19, [sp, #48]
  40fe88:	add	x29, sp, #0x10
  40fe8c:	mov	x19, x2
  40fe90:	mov	x22, x1
  40fe94:	mov	x20, x0
  40fe98:	bl	4249c4 <ferror@plt+0x20944>
  40fe9c:	mov	x21, x0
  40fea0:	cbnz	x20, 40feac <ferror@plt+0xbe2c>
  40fea4:	bl	40e098 <ferror@plt+0xa018>
  40fea8:	mov	x20, x0
  40feac:	cmp	x20, x19
  40feb0:	b.eq	40febc <ferror@plt+0xbe3c>  // b.none
  40feb4:	mov	x0, x20
  40feb8:	bl	42bad4 <ferror@plt+0x27a54>
  40febc:	ldr	x8, [x20, #24]
  40fec0:	cbz	x8, 40ff24 <ferror@plt+0xbea4>
  40fec4:	cmp	x8, x21
  40fec8:	b.eq	40ff24 <ferror@plt+0xbea4>  // b.none
  40fecc:	stp	x22, x19, [sp]
  40fed0:	ldr	x0, [x20, #40]
  40fed4:	mov	x1, sp
  40fed8:	bl	41c384 <ferror@plt+0x18304>
  40fedc:	cmp	x20, x19
  40fee0:	str	x0, [x20, #40]
  40fee4:	b.eq	40ff08 <ferror@plt+0xbe88>  // b.none
  40fee8:	mov	x0, x20
  40feec:	bl	42bb84 <ferror@plt+0x27b04>
  40fef0:	mov	x0, x22
  40fef4:	mov	x1, x19
  40fef8:	bl	42bfc8 <ferror@plt+0x27f48>
  40fefc:	mov	x0, x20
  40ff00:	bl	42bad4 <ferror@plt+0x27a54>
  40ff04:	b	40ff14 <ferror@plt+0xbe94>
  40ff08:	mov	x0, x22
  40ff0c:	mov	x1, x19
  40ff10:	bl	42bfc8 <ferror@plt+0x27f48>
  40ff14:	ldr	x0, [x20, #40]
  40ff18:	mov	x1, sp
  40ff1c:	bl	41c5d0 <ferror@plt+0x18550>
  40ff20:	str	x0, [x20, #40]
  40ff24:	ldr	x8, [x20, #24]
  40ff28:	cbnz	x8, 40ff38 <ferror@plt+0xbeb8>
  40ff2c:	ldr	w8, [x20, #32]
  40ff30:	str	x21, [x20, #24]
  40ff34:	cbnz	w8, 40ff8c <ferror@plt+0xbf0c>
  40ff38:	ldr	x8, [x20, #24]
  40ff3c:	cmp	x8, x21
  40ff40:	b.eq	40ff70 <ferror@plt+0xbef0>  // b.none
  40ff44:	mov	w21, wzr
  40ff48:	cmp	x20, x19
  40ff4c:	b.eq	40ff58 <ferror@plt+0xbed8>  // b.none
  40ff50:	mov	x0, x20
  40ff54:	bl	42bb84 <ferror@plt+0x27b04>
  40ff58:	mov	w0, w21
  40ff5c:	ldp	x20, x19, [sp, #48]
  40ff60:	ldp	x22, x21, [sp, #32]
  40ff64:	ldp	x29, x30, [sp, #16]
  40ff68:	add	sp, sp, #0x40
  40ff6c:	ret
  40ff70:	ldr	w8, [x20, #32]
  40ff74:	mov	w21, #0x1                   	// #1
  40ff78:	add	w8, w8, #0x1
  40ff7c:	str	w8, [x20, #32]
  40ff80:	cmp	x20, x19
  40ff84:	b.ne	40ff50 <ferror@plt+0xbed0>  // b.any
  40ff88:	b	40ff58 <ferror@plt+0xbed8>
  40ff8c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  40ff90:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  40ff94:	adrp	x3, 43a000 <ferror@plt+0x35f80>
  40ff98:	adrp	x4, 43a000 <ferror@plt+0x35f80>
  40ff9c:	add	x0, x0, #0xb6
  40ffa0:	add	x1, x1, #0xf07
  40ffa4:	add	x3, x3, #0xfbf
  40ffa8:	add	x4, x4, #0xfa5
  40ffac:	mov	w2, #0xca8                 	// #3240
  40ffb0:	bl	422680 <ferror@plt+0x1e600>
  40ffb4:	sub	sp, sp, #0x90
  40ffb8:	stp	x20, x19, [sp, #128]
  40ffbc:	mov	x19, x1
  40ffc0:	mov	x20, x0
  40ffc4:	stp	x29, x30, [sp, #48]
  40ffc8:	stp	x28, x27, [sp, #64]
  40ffcc:	stp	x26, x25, [sp, #80]
  40ffd0:	stp	x24, x23, [sp, #96]
  40ffd4:	stp	x22, x21, [sp, #112]
  40ffd8:	add	x29, sp, #0x30
  40ffdc:	cbnz	x0, 40ffe8 <ferror@plt+0xbf68>
  40ffe0:	bl	40e098 <ferror@plt+0xa018>
  40ffe4:	mov	x20, x0
  40ffe8:	mov	x0, x20
  40ffec:	bl	42bad4 <ferror@plt+0x27a54>
  40fff0:	ldr	w8, [x20, #88]
  40fff4:	str	wzr, [x20, #176]
  40fff8:	cbz	w8, 410018 <ferror@plt+0xbf98>
  40fffc:	adrp	x0, 43a000 <ferror@plt+0x35f80>
  410000:	add	x0, x0, #0xfd3
  410004:	bl	410280 <ferror@plt+0xc200>
  410008:	mov	x0, x20
  41000c:	bl	42bb84 <ferror@plt+0x27b04>
  410010:	mov	w0, wzr
  410014:	b	410260 <ferror@plt+0xc1e0>
  410018:	ldr	x0, [x20, #56]
  41001c:	ldr	w8, [x0, #8]
  410020:	cbz	w8, 410070 <ferror@plt+0xbff0>
  410024:	mov	x21, xzr
  410028:	b	41004c <ferror@plt+0xbfcc>
  41002c:	mov	w2, #0x1                   	// #1
  410030:	mov	x1, x20
  410034:	bl	40f510 <ferror@plt+0xb490>
  410038:	ldr	x0, [x20, #56]
  41003c:	add	x21, x21, #0x1
  410040:	ldr	w8, [x0, #8]
  410044:	cmp	x21, x8
  410048:	b.cs	410070 <ferror@plt+0xbff0>  // b.hs, b.nlast
  41004c:	ldr	x8, [x0]
  410050:	ldr	x0, [x8, x21, lsl #3]
  410054:	cbz	x0, 410038 <ferror@plt+0xbfb8>
  410058:	ldr	w8, [x0, #24]
  41005c:	cmp	w8, #0x2
  410060:	b.cc	41002c <ferror@plt+0xbfac>  // b.lo, b.ul, b.last
  410064:	sub	w8, w8, #0x1
  410068:	str	w8, [x0, #24]
  41006c:	b	410038 <ferror@plt+0xbfb8>
  410070:	mov	w1, wzr
  410074:	bl	42f6dc <ferror@plt+0x2b65c>
  410078:	mov	w25, #0xffffffff            	// #-1
  41007c:	add	x0, sp, #0x8
  410080:	mov	w2, #0x1                   	// #1
  410084:	mov	x1, x20
  410088:	str	w25, [x20, #64]
  41008c:	mov	w26, #0x1                   	// #1
  410090:	bl	40dca8 <ferror@plt+0x9c28>
  410094:	mov	x28, #0xf7cf                	// #63439
  410098:	movk	x28, #0xe353, lsl #16
  41009c:	movk	x28, #0x9ba5, lsl #32
  4100a0:	mov	w23, wzr
  4100a4:	mov	w24, #0x7fffffff            	// #2147483647
  4100a8:	mov	w27, #0x41                  	// #65
  4100ac:	movk	x28, #0x20c4, lsl #48
  4100b0:	b	4100bc <ferror@plt+0xc03c>
  4100b4:	mov	w8, wzr
  4100b8:	cbnz	w8, 410240 <ferror@plt+0xc1c0>
  4100bc:	add	x0, sp, #0x8
  4100c0:	sub	x1, x29, #0x8
  4100c4:	bl	40dcb8 <ferror@plt+0x9c38>
  4100c8:	cbz	w0, 410240 <ferror@plt+0xc1c0>
  4100cc:	ldur	x21, [x29, #-8]
  4100d0:	str	w25, [sp, #4]
  4100d4:	ldr	w8, [x21, #44]
  4100d8:	and	w9, w8, w27
  4100dc:	cmp	w9, #0x1
  4100e0:	b.ne	4100b4 <ferror@plt+0xc034>  // b.any
  4100e4:	cmp	w23, #0x1
  4100e8:	b.lt	410100 <ferror@plt+0xc080>  // b.tstop
  4100ec:	ldr	w9, [x21, #40]
  4100f0:	cmp	w9, w24
  4100f4:	b.le	410100 <ferror@plt+0xc080>
  4100f8:	mov	w8, #0x1                   	// #1
  4100fc:	b	4100b8 <ferror@plt+0xc038>
  410100:	tbnz	w8, #4, 410170 <ferror@plt+0xc0f0>
  410104:	ldr	x8, [x21, #16]
  410108:	ldr	x22, [x8]
  41010c:	cbz	x22, 4101b0 <ferror@plt+0xc130>
  410110:	ldr	w8, [x20, #88]
  410114:	mov	x0, x20
  410118:	add	w8, w8, #0x1
  41011c:	str	w8, [x20, #88]
  410120:	bl	42bb84 <ferror@plt+0x27b04>
  410124:	add	x1, sp, #0x4
  410128:	mov	x0, x21
  41012c:	blr	x22
  410130:	mov	w22, w0
  410134:	mov	x0, x20
  410138:	bl	42bad4 <ferror@plt+0x27a54>
  41013c:	ldr	w8, [x20, #88]
  410140:	sub	w8, w8, #0x1
  410144:	str	w8, [x20, #88]
  410148:	cbz	w22, 4101b8 <ferror@plt+0xc138>
  41014c:	cbz	w22, 410170 <ferror@plt+0xc0f0>
  410150:	ldur	x8, [x29, #-8]
  410154:	cbz	x8, 410170 <ferror@plt+0xc0f0>
  410158:	ldr	w9, [x8, #44]
  41015c:	ldr	x10, [x8, #88]
  410160:	orr	w9, w9, #0x10
  410164:	str	w9, [x8, #44]
  410168:	ldr	x8, [x10, #8]
  41016c:	cbnz	x8, 410158 <ferror@plt+0xc0d8>
  410170:	ldrb	w8, [x21, #44]
  410174:	tbz	w8, #4, 410184 <ferror@plt+0xc104>
  410178:	ldr	w24, [x21, #40]
  41017c:	add	w23, w23, #0x1
  410180:	str	wzr, [x20, #64]
  410184:	ldr	w9, [sp, #4]
  410188:	tbnz	w9, #31, 4100b4 <ferror@plt+0xc034>
  41018c:	ldr	w10, [x20, #64]
  410190:	tbnz	w10, #31, 4101a4 <ferror@plt+0xc124>
  410194:	cmp	w10, w9
  410198:	mov	w8, wzr
  41019c:	csel	w9, w10, w9, lt  // lt = tstop
  4101a0:	b	4101a8 <ferror@plt+0xc128>
  4101a4:	mov	w8, wzr
  4101a8:	str	w9, [x20, #64]
  4101ac:	b	4100b8 <ferror@plt+0xc038>
  4101b0:	str	w25, [sp, #4]
  4101b4:	cbnz	w22, 41014c <ferror@plt+0xc0cc>
  4101b8:	ldr	x8, [x21, #88]
  4101bc:	ldr	x8, [x8, #16]
  4101c0:	cmn	x8, #0x1
  4101c4:	b.eq	410214 <ferror@plt+0xc194>  // b.none
  4101c8:	ldr	w8, [x20, #176]
  4101cc:	cbnz	w8, 4101dc <ferror@plt+0xc15c>
  4101d0:	bl	40fd30 <ferror@plt+0xbcb0>
  4101d4:	str	x0, [x20, #168]
  4101d8:	str	w26, [x20, #176]
  4101dc:	ldr	x8, [x21, #88]
  4101e0:	ldr	x9, [x20, #168]
  4101e4:	ldr	x8, [x8, #16]
  4101e8:	subs	x8, x8, x9
  4101ec:	b.le	410220 <ferror@plt+0xc1a0>
  4101f0:	add	x8, x8, #0x3e7
  4101f4:	ldr	w9, [sp, #4]
  4101f8:	smulh	x8, x8, x28
  4101fc:	lsr	x10, x8, #63
  410200:	lsr	x8, x8, #7
  410204:	add	w8, w8, w10
  410208:	tbnz	w9, #31, 410230 <ferror@plt+0xc1b0>
  41020c:	cmp	w9, w8
  410210:	b.gt	410230 <ferror@plt+0xc1b0>
  410214:	mov	w22, wzr
  410218:	cbnz	w22, 410150 <ferror@plt+0xc0d0>
  41021c:	b	410170 <ferror@plt+0xc0f0>
  410220:	str	wzr, [sp, #4]
  410224:	mov	w22, #0x1                   	// #1
  410228:	cbnz	w22, 410150 <ferror@plt+0xc0d0>
  41022c:	b	410170 <ferror@plt+0xc0f0>
  410230:	mov	w22, wzr
  410234:	str	w8, [sp, #4]
  410238:	cbnz	w22, 410150 <ferror@plt+0xc0d0>
  41023c:	b	410170 <ferror@plt+0xc0f0>
  410240:	add	x0, sp, #0x8
  410244:	bl	40f6a4 <ferror@plt+0xb624>
  410248:	mov	x0, x20
  41024c:	bl	42bb84 <ferror@plt+0x27b04>
  410250:	cbz	x19, 410258 <ferror@plt+0xc1d8>
  410254:	str	w24, [x19]
  410258:	cmp	w23, #0x0
  41025c:	cset	w0, gt
  410260:	ldp	x20, x19, [sp, #128]
  410264:	ldp	x22, x21, [sp, #112]
  410268:	ldp	x24, x23, [sp, #96]
  41026c:	ldp	x26, x25, [sp, #80]
  410270:	ldp	x28, x27, [sp, #64]
  410274:	ldp	x29, x30, [sp, #48]
  410278:	add	sp, sp, #0x90
  41027c:	ret
  410280:	sub	sp, sp, #0x120
  410284:	stp	x29, x30, [sp, #256]
  410288:	add	x29, sp, #0x100
  41028c:	mov	x9, #0xffffffffffffffc8    	// #-56
  410290:	mov	x10, sp
  410294:	sub	x11, x29, #0x78
  410298:	movk	x9, #0xff80, lsl #32
  41029c:	add	x12, x29, #0x20
  4102a0:	add	x10, x10, #0x80
  4102a4:	add	x11, x11, #0x38
  4102a8:	stp	x10, x9, [x29, #-16]
  4102ac:	stp	x12, x11, [x29, #-32]
  4102b0:	stp	x1, x2, [x29, #-120]
  4102b4:	stp	x3, x4, [x29, #-104]
  4102b8:	stp	x5, x6, [x29, #-88]
  4102bc:	stur	x7, [x29, #-72]
  4102c0:	stp	q0, q1, [sp]
  4102c4:	ldp	q0, q1, [x29, #-32]
  4102c8:	mov	x8, x0
  4102cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4102d0:	add	x0, x0, #0xb6
  4102d4:	sub	x3, x29, #0x40
  4102d8:	mov	w1, #0x10                  	// #16
  4102dc:	mov	x2, x8
  4102e0:	str	x28, [sp, #272]
  4102e4:	stp	q2, q3, [sp, #32]
  4102e8:	stp	q4, q5, [sp, #64]
  4102ec:	stp	q6, q7, [sp, #96]
  4102f0:	stp	q0, q1, [x29, #-64]
  4102f4:	bl	41336c <ferror@plt+0xf2ec>
  4102f8:	ldr	x28, [sp, #272]
  4102fc:	ldp	x29, x30, [sp, #256]
  410300:	add	sp, sp, #0x120
  410304:	ret
  410308:	stp	x29, x30, [sp, #-64]!
  41030c:	stp	x24, x23, [sp, #16]
  410310:	stp	x22, x21, [sp, #32]
  410314:	stp	x20, x19, [sp, #48]
  410318:	mov	x29, sp
  41031c:	mov	w24, w4
  410320:	mov	x23, x3
  410324:	mov	x20, x2
  410328:	mov	w22, w1
  41032c:	mov	x19, x0
  410330:	bl	42bad4 <ferror@plt+0x27a54>
  410334:	ldr	x8, [x19, #96]
  410338:	cbz	x8, 410390 <ferror@plt+0xc310>
  41033c:	mov	x21, xzr
  410340:	sxtw	x9, w24
  410344:	add	x10, x23, #0x4
  410348:	b	41035c <ferror@plt+0xc2dc>
  41034c:	ldr	x8, [x8, #16]
  410350:	add	x21, x21, #0x1
  410354:	add	x10, x10, #0x8
  410358:	cbz	x8, 410394 <ferror@plt+0xc314>
  41035c:	ldr	w11, [x8, #24]
  410360:	cmp	w11, w22
  410364:	b.gt	410394 <ferror@plt+0xc314>
  410368:	cmp	x21, x9
  41036c:	b.ge	41034c <ferror@plt+0xc2cc>  // b.tcont
  410370:	ldr	x11, [x8]
  410374:	ldr	w12, [x11]
  410378:	stur	w12, [x10, #-4]
  41037c:	ldrh	w11, [x11, #4]
  410380:	strh	wzr, [x10, #2]
  410384:	and	w11, w11, #0xffffffc7
  410388:	strh	w11, [x10]
  41038c:	b	41034c <ferror@plt+0xc2cc>
  410390:	mov	w21, wzr
  410394:	str	wzr, [x19, #152]
  410398:	cbz	x20, 4103ac <ferror@plt+0xc32c>
  41039c:	ldr	w8, [x19, #64]
  4103a0:	str	w8, [x20]
  4103a4:	cbz	w8, 4103ac <ferror@plt+0xc32c>
  4103a8:	str	wzr, [x19, #176]
  4103ac:	mov	x0, x19
  4103b0:	bl	42bb84 <ferror@plt+0x27b04>
  4103b4:	mov	w0, w21
  4103b8:	ldp	x20, x19, [sp, #48]
  4103bc:	ldp	x22, x21, [sp, #32]
  4103c0:	ldp	x24, x23, [sp, #16]
  4103c4:	ldp	x29, x30, [sp], #64
  4103c8:	ret
  4103cc:	sub	sp, sp, #0x70
  4103d0:	stp	x29, x30, [sp, #32]
  4103d4:	str	x25, [sp, #48]
  4103d8:	stp	x24, x23, [sp, #64]
  4103dc:	stp	x22, x21, [sp, #80]
  4103e0:	stp	x20, x19, [sp, #96]
  4103e4:	add	x29, sp, #0x20
  4103e8:	mov	w22, w3
  4103ec:	mov	x21, x2
  4103f0:	mov	w20, w1
  4103f4:	mov	x19, x0
  4103f8:	bl	42bad4 <ferror@plt+0x27a54>
  4103fc:	ldr	w8, [x19, #88]
  410400:	cbz	w8, 410414 <ferror@plt+0xc394>
  410404:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  410408:	add	x0, x0, #0x33
  41040c:	bl	410280 <ferror@plt+0xc200>
  410410:	b	41042c <ferror@plt+0xc3ac>
  410414:	ldrh	w8, [x19, #150]
  410418:	cbz	w8, 410424 <ferror@plt+0xc3a4>
  41041c:	ldr	x0, [x19, #136]
  410420:	bl	42afd0 <ferror@plt+0x26f50>
  410424:	ldr	w8, [x19, #152]
  410428:	cbz	w8, 410454 <ferror@plt+0xc3d4>
  41042c:	mov	x0, x19
  410430:	bl	42bb84 <ferror@plt+0x27b04>
  410434:	mov	w0, wzr
  410438:	ldp	x20, x19, [sp, #96]
  41043c:	ldp	x22, x21, [sp, #80]
  410440:	ldp	x24, x23, [sp, #64]
  410444:	ldr	x25, [sp, #48]
  410448:	ldp	x29, x30, [sp, #32]
  41044c:	add	sp, sp, #0x70
  410450:	ret
  410454:	cmp	w22, #0x1
  410458:	b.lt	410498 <ferror@plt+0xc418>  // b.tstop
  41045c:	add	x10, x19, #0x60
  410460:	mov	w8, w22
  410464:	add	x9, x21, #0x6
  410468:	b	41047c <ferror@plt+0xc3fc>
  41046c:	add	x10, x10, #0x10
  410470:	subs	x8, x8, #0x1
  410474:	add	x9, x9, #0x8
  410478:	b.eq	410498 <ferror@plt+0xc418>  // b.none
  41047c:	ldr	x10, [x10]
  410480:	ldr	x11, [x10]
  410484:	ldrh	w12, [x11, #4]
  410488:	cbz	w12, 41046c <ferror@plt+0xc3ec>
  41048c:	ldrh	w12, [x9]
  410490:	strh	w12, [x11, #6]
  410494:	b	41046c <ferror@plt+0xc3ec>
  410498:	mov	x0, sp
  41049c:	mov	w2, #0x1                   	// #1
  4104a0:	mov	x1, x19
  4104a4:	mov	w24, #0x1                   	// #1
  4104a8:	bl	40dca8 <ferror@plt+0x9c28>
  4104ac:	mov	w23, wzr
  4104b0:	mov	w25, #0x41                  	// #65
  4104b4:	b	4104c0 <ferror@plt+0xc440>
  4104b8:	ldrb	w8, [x21, #44]
  4104bc:	tbnz	w8, #4, 4105e8 <ferror@plt+0xc568>
  4104c0:	mov	x0, sp
  4104c4:	add	x1, x29, #0x18
  4104c8:	bl	40dcb8 <ferror@plt+0x9c38>
  4104cc:	cbz	w0, 41060c <ferror@plt+0xc58c>
  4104d0:	ldr	x21, [x29, #24]
  4104d4:	ldr	w8, [x21, #44]
  4104d8:	and	w9, w8, w25
  4104dc:	cmp	w9, #0x1
  4104e0:	b.ne	4104c0 <ferror@plt+0xc440>  // b.any
  4104e4:	cmp	w23, #0x1
  4104e8:	b.lt	4104f8 <ferror@plt+0xc478>  // b.tstop
  4104ec:	ldr	w9, [x21, #40]
  4104f0:	cmp	w9, w20
  4104f4:	b.gt	41060c <ferror@plt+0xc58c>
  4104f8:	tbnz	w8, #4, 4104b8 <ferror@plt+0xc438>
  4104fc:	ldr	x8, [x21, #16]
  410500:	ldr	x22, [x8, #8]
  410504:	cbz	x22, 41053c <ferror@plt+0xc4bc>
  410508:	ldr	w8, [x19, #88]
  41050c:	mov	x0, x19
  410510:	add	w8, w8, #0x1
  410514:	str	w8, [x19, #88]
  410518:	bl	42bb84 <ferror@plt+0x27b04>
  41051c:	mov	x0, x21
  410520:	blr	x22
  410524:	mov	w22, w0
  410528:	mov	x0, x19
  41052c:	bl	42bad4 <ferror@plt+0x27a54>
  410530:	ldr	w8, [x19, #88]
  410534:	sub	w8, w8, #0x1
  410538:	str	w8, [x19, #88]
  41053c:	cbz	w22, 4105a4 <ferror@plt+0xc524>
  410540:	cbnz	w22, 41057c <ferror@plt+0xc4fc>
  410544:	ldr	x8, [x21, #88]
  410548:	ldr	x8, [x8, #16]
  41054c:	cmn	x8, #0x1
  410550:	b.eq	4105d4 <ferror@plt+0xc554>  // b.none
  410554:	ldr	w8, [x19, #176]
  410558:	cbnz	w8, 410568 <ferror@plt+0xc4e8>
  41055c:	bl	40fd30 <ferror@plt+0xbcb0>
  410560:	str	x0, [x19, #168]
  410564:	str	w24, [x19, #176]
  410568:	ldr	x8, [x21, #88]
  41056c:	ldr	x9, [x19, #168]
  410570:	ldr	x8, [x8, #16]
  410574:	cmp	x8, x9
  410578:	cset	w22, le
  41057c:	cbz	w22, 4104b8 <ferror@plt+0xc438>
  410580:	ldr	x8, [x29, #24]
  410584:	cbz	x8, 4104b8 <ferror@plt+0xc438>
  410588:	ldr	w9, [x8, #44]
  41058c:	ldr	x10, [x8, #88]
  410590:	orr	w9, w9, #0x10
  410594:	str	w9, [x8, #44]
  410598:	ldr	x8, [x10, #8]
  41059c:	cbnz	x8, 410588 <ferror@plt+0xc508>
  4105a0:	b	4104b8 <ferror@plt+0xc438>
  4105a4:	ldr	x8, [x21, #88]
  4105a8:	ldr	x8, [x8, #24]
  4105ac:	cbz	x8, 4105e0 <ferror@plt+0xc560>
  4105b0:	mov	w22, wzr
  4105b4:	ldr	x9, [x8]
  4105b8:	ldrh	w9, [x9, #6]
  4105bc:	cmp	w9, #0x0
  4105c0:	csinc	w22, w22, wzr, eq  // eq = none
  4105c4:	cbnz	w9, 410540 <ferror@plt+0xc4c0>
  4105c8:	ldr	x8, [x8, #8]
  4105cc:	cbnz	x8, 4105b4 <ferror@plt+0xc534>
  4105d0:	b	410540 <ferror@plt+0xc4c0>
  4105d4:	mov	w22, wzr
  4105d8:	cbnz	w22, 410580 <ferror@plt+0xc500>
  4105dc:	b	4104b8 <ferror@plt+0xc438>
  4105e0:	mov	w22, wzr
  4105e4:	b	410540 <ferror@plt+0xc4c0>
  4105e8:	ldr	w8, [x21, #24]
  4105ec:	add	w8, w8, #0x1
  4105f0:	str	w8, [x21, #24]
  4105f4:	ldr	x0, [x19, #56]
  4105f8:	ldr	x1, [x29, #24]
  4105fc:	bl	42fb58 <ferror@plt+0x2bad8>
  410600:	ldr	w20, [x21, #40]
  410604:	add	w23, w23, #0x1
  410608:	b	4104c0 <ferror@plt+0xc440>
  41060c:	mov	x0, sp
  410610:	bl	40f6a4 <ferror@plt+0xb624>
  410614:	mov	x0, x19
  410618:	bl	42bb84 <ferror@plt+0x27b04>
  41061c:	cmp	w23, #0x0
  410620:	cset	w0, gt
  410624:	b	410438 <ferror@plt+0xc3b8>
  410628:	stp	x29, x30, [sp, #-32]!
  41062c:	str	x19, [sp, #16]
  410630:	mov	x29, sp
  410634:	mov	x19, x0
  410638:	bl	42bad4 <ferror@plt+0x27a54>
  41063c:	ldr	x8, [x19, #56]
  410640:	ldr	w8, [x8, #8]
  410644:	cbz	w8, 410650 <ferror@plt+0xc5d0>
  410648:	mov	x0, x19
  41064c:	bl	410664 <ferror@plt+0xc5e4>
  410650:	mov	x0, x19
  410654:	bl	42bb84 <ferror@plt+0x27b04>
  410658:	ldr	x19, [sp, #16]
  41065c:	ldp	x29, x30, [sp], #32
  410660:	ret
  410664:	sub	sp, sp, #0x80
  410668:	stp	x29, x30, [sp, #32]
  41066c:	stp	x28, x27, [sp, #48]
  410670:	stp	x26, x25, [sp, #64]
  410674:	stp	x24, x23, [sp, #80]
  410678:	stp	x22, x21, [sp, #96]
  41067c:	stp	x20, x19, [sp, #112]
  410680:	add	x29, sp, #0x20
  410684:	mov	x19, x0
  410688:	bl	40fdf0 <ferror@plt+0xbd70>
  41068c:	ldr	x8, [x19, #56]
  410690:	ldr	w9, [x8, #8]
  410694:	cbz	w9, 410824 <ferror@plt+0xc7a4>
  410698:	mov	x20, x0
  41069c:	mov	w24, wzr
  4106a0:	mov	x25, sp
  4106a4:	mov	w26, #0x41                  	// #65
  4106a8:	b	4106d0 <ferror@plt+0xc650>
  4106ac:	mov	w2, #0x1                   	// #1
  4106b0:	mov	x0, x21
  4106b4:	mov	x1, x19
  4106b8:	bl	40f510 <ferror@plt+0xb490>
  4106bc:	ldr	x8, [x19, #56]
  4106c0:	add	w24, w24, #0x1
  4106c4:	ldr	w9, [x8, #8]
  4106c8:	cmp	w24, w9
  4106cc:	b.cs	410824 <ferror@plt+0xc7a4>  // b.hs, b.nlast
  4106d0:	ldr	x8, [x8]
  4106d4:	mov	w9, w24
  4106d8:	lsl	x9, x9, #3
  4106dc:	ldr	x21, [x8, x9]
  4106e0:	str	xzr, [x8, x9]
  4106e4:	cbz	x21, 410850 <ferror@plt+0xc7d0>
  4106e8:	ldr	w8, [x21, #44]
  4106ec:	and	w9, w8, #0xffffffef
  4106f0:	str	w9, [x21, #44]
  4106f4:	tbz	w8, #0, 41080c <ferror@plt+0xc78c>
  4106f8:	stur	xzr, [x29, #-8]
  4106fc:	str	xzr, [sp, #16]
  410700:	ldp	x27, x8, [x21, #8]
  410704:	ldr	x22, [x21]
  410708:	ldr	x23, [x8, #16]
  41070c:	cbz	x27, 41071c <ferror@plt+0xc69c>
  410710:	ldr	x8, [x27]
  410714:	mov	x0, x22
  410718:	blr	x8
  41071c:	ldrb	w8, [x21, #44]
  410720:	tbnz	w8, #5, 41072c <ferror@plt+0xc6ac>
  410724:	mov	x0, x21
  410728:	bl	40ec78 <ferror@plt+0xabf8>
  41072c:	ldr	w28, [x21, #44]
  410730:	orr	w8, w28, #0x2
  410734:	str	w8, [x21, #44]
  410738:	cbz	x27, 410754 <ferror@plt+0xc6d4>
  41073c:	ldr	x8, [x27, #16]
  410740:	add	x2, sp, #0x10
  410744:	sub	x3, x29, #0x8
  410748:	mov	x0, x22
  41074c:	mov	x1, x21
  410750:	blr	x8
  410754:	mov	x0, x19
  410758:	bl	42bb84 <ferror@plt+0x27b04>
  41075c:	ldr	w8, [x20]
  410760:	mov	x0, x21
  410764:	add	w8, w8, #0x1
  410768:	str	w8, [x20]
  41076c:	ldr	x8, [x20, #8]
  410770:	stp	x21, x8, [sp]
  410774:	str	x25, [x20, #8]
  410778:	ldr	x1, [sp, #16]
  41077c:	ldur	x2, [x29, #-8]
  410780:	blr	x23
  410784:	ldr	x8, [x20, #8]
  410788:	cmp	x8, x25
  41078c:	b.ne	410878 <ferror@plt+0xc7f8>  // b.any
  410790:	ldr	x8, [sp, #8]
  410794:	ldr	w9, [x20]
  410798:	mov	w23, w0
  41079c:	str	x8, [x20, #8]
  4107a0:	sub	w8, w9, #0x1
  4107a4:	str	w8, [x20]
  4107a8:	cbz	x27, 4107b8 <ferror@plt+0xc738>
  4107ac:	ldr	x8, [x27, #8]
  4107b0:	mov	x0, x22
  4107b4:	blr	x8
  4107b8:	mov	x0, x19
  4107bc:	bl	42bad4 <ferror@plt+0x27a54>
  4107c0:	tbnz	w28, #1, 4107d0 <ferror@plt+0xc750>
  4107c4:	ldr	w8, [x21, #44]
  4107c8:	and	w8, w8, #0xfffffffd
  4107cc:	str	w8, [x21, #44]
  4107d0:	ldr	w8, [x21, #44]
  4107d4:	bics	wzr, w26, w8
  4107d8:	b.ne	4107e4 <ferror@plt+0xc764>  // b.any
  4107dc:	mov	x0, x21
  4107e0:	bl	411f7c <ferror@plt+0xdefc>
  4107e4:	cbnz	w23, 41080c <ferror@plt+0xc78c>
  4107e8:	ldrb	w8, [x21, #44]
  4107ec:	tbz	w8, #0, 41080c <ferror@plt+0xc78c>
  4107f0:	ldr	x8, [x21, #32]
  4107f4:	cmp	x8, x19
  4107f8:	b.ne	4108a0 <ferror@plt+0xc820>  // b.any
  4107fc:	mov	w2, #0x1                   	// #1
  410800:	mov	x0, x21
  410804:	mov	x1, x19
  410808:	bl	40dd8c <ferror@plt+0x9d0c>
  41080c:	ldr	w8, [x21, #24]
  410810:	cmp	w8, #0x2
  410814:	b.cc	4106ac <ferror@plt+0xc62c>  // b.lo, b.ul, b.last
  410818:	sub	w8, w8, #0x1
  41081c:	str	w8, [x21, #24]
  410820:	b	4106bc <ferror@plt+0xc63c>
  410824:	mov	x0, x8
  410828:	mov	w1, wzr
  41082c:	bl	42f6dc <ferror@plt+0x2b65c>
  410830:	ldp	x20, x19, [sp, #112]
  410834:	ldp	x22, x21, [sp, #96]
  410838:	ldp	x24, x23, [sp, #80]
  41083c:	ldp	x26, x25, [sp, #64]
  410840:	ldp	x28, x27, [sp, #48]
  410844:	ldp	x29, x30, [sp, #32]
  410848:	add	sp, sp, #0x80
  41084c:	ret
  410850:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410854:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  410858:	adrp	x3, 43b000 <ferror@plt+0x36f80>
  41085c:	adrp	x4, 43a000 <ferror@plt+0x35f80>
  410860:	add	x0, x0, #0xb6
  410864:	add	x1, x1, #0xf07
  410868:	add	x3, x3, #0x74b
  41086c:	add	x4, x4, #0x9b3
  410870:	mov	w2, #0xbc9                 	// #3017
  410874:	bl	422680 <ferror@plt+0x1e600>
  410878:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41087c:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  410880:	adrp	x3, 43b000 <ferror@plt+0x36f80>
  410884:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  410888:	add	x0, x0, #0xb6
  41088c:	add	x1, x1, #0xf07
  410890:	add	x3, x3, #0x74b
  410894:	add	x4, x4, #0x75b
  410898:	mov	w2, #0xbfd                 	// #3069
  41089c:	bl	422680 <ferror@plt+0x1e600>
  4108a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4108a4:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  4108a8:	adrp	x3, 43b000 <ferror@plt+0x36f80>
  4108ac:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  4108b0:	add	x0, x0, #0xb6
  4108b4:	add	x1, x1, #0xf07
  4108b8:	add	x3, x3, #0x74b
  4108bc:	add	x4, x4, #0x790
  4108c0:	mov	w2, #0xc11                 	// #3089
  4108c4:	bl	422680 <ferror@plt+0x1e600>
  4108c8:	stp	x29, x30, [sp, #-32]!
  4108cc:	stp	x20, x19, [sp, #16]
  4108d0:	mov	x19, x0
  4108d4:	mov	x29, sp
  4108d8:	cbnz	x0, 4108e4 <ferror@plt+0xc864>
  4108dc:	bl	40e098 <ferror@plt+0xa018>
  4108e0:	mov	x19, x0
  4108e4:	mov	x0, x19
  4108e8:	bl	42bad4 <ferror@plt+0x27a54>
  4108ec:	bl	4249c4 <ferror@plt+0x20944>
  4108f0:	mov	x0, x19
  4108f4:	mov	w1, wzr
  4108f8:	mov	w2, wzr
  4108fc:	bl	41091c <ferror@plt+0xc89c>
  410900:	mov	w20, w0
  410904:	mov	x0, x19
  410908:	bl	42bb84 <ferror@plt+0x27b04>
  41090c:	mov	w0, w20
  410910:	ldp	x20, x19, [sp, #16]
  410914:	ldp	x29, x30, [sp], #32
  410918:	ret
  41091c:	sub	sp, sp, #0x50
  410920:	stp	x29, x30, [sp, #16]
  410924:	stp	x24, x23, [sp, #32]
  410928:	stp	x22, x21, [sp, #48]
  41092c:	stp	x20, x19, [sp, #64]
  410930:	add	x29, sp, #0x10
  410934:	mov	w20, w2
  410938:	mov	w21, w1
  41093c:	mov	x19, x0
  410940:	bl	42bb84 <ferror@plt+0x27b04>
  410944:	mov	x0, x19
  410948:	bl	40e17c <ferror@plt+0xa0fc>
  41094c:	mov	w22, w0
  410950:	mov	x0, x19
  410954:	bl	42bad4 <ferror@plt+0x27a54>
  410958:	cbz	w22, 410a7c <ferror@plt+0xc9fc>
  41095c:	ldr	x8, [x19, #120]
  410960:	cbnz	x8, 410978 <ferror@plt+0xc8f8>
  410964:	ldr	w0, [x19, #112]
  410968:	mov	w1, #0x8                   	// #8
  41096c:	str	w0, [x19, #128]
  410970:	bl	4125b0 <ferror@plt+0xe530>
  410974:	str	x0, [x19, #120]
  410978:	ldr	w24, [x19, #128]
  41097c:	ldr	x22, [x19, #120]
  410980:	mov	x0, x19
  410984:	bl	42bb84 <ferror@plt+0x27b04>
  410988:	sub	x1, x29, #0x4
  41098c:	mov	x0, x19
  410990:	bl	40ffb4 <ferror@plt+0xbf34>
  410994:	ldur	w1, [x29, #-4]
  410998:	add	x2, sp, #0x8
  41099c:	mov	x0, x19
  4109a0:	mov	x3, x22
  4109a4:	mov	w4, w24
  4109a8:	bl	410308 <ferror@plt+0xc288>
  4109ac:	mov	w23, w0
  4109b0:	cmp	w0, w24
  4109b4:	b.le	410a10 <ferror@plt+0xc990>
  4109b8:	mov	x0, x19
  4109bc:	mov	w24, w23
  4109c0:	bl	42bad4 <ferror@plt+0x27a54>
  4109c4:	mov	x0, x22
  4109c8:	bl	41249c <ferror@plt+0xe41c>
  4109cc:	sxtw	x0, w24
  4109d0:	mov	w1, #0x8                   	// #8
  4109d4:	str	w23, [x19, #128]
  4109d8:	bl	4125b0 <ferror@plt+0xe530>
  4109dc:	mov	x22, x0
  4109e0:	str	x0, [x19, #120]
  4109e4:	mov	x0, x19
  4109e8:	bl	42bb84 <ferror@plt+0x27b04>
  4109ec:	ldur	w1, [x29, #-4]
  4109f0:	add	x2, sp, #0x8
  4109f4:	mov	x0, x19
  4109f8:	mov	x3, x22
  4109fc:	mov	w4, w23
  410a00:	bl	410308 <ferror@plt+0xc288>
  410a04:	mov	w23, w0
  410a08:	cmp	w0, w24
  410a0c:	b.gt	4109b8 <ferror@plt+0xc938>
  410a10:	cbnz	w21, 410a18 <ferror@plt+0xc998>
  410a14:	str	wzr, [sp, #8]
  410a18:	ldr	w1, [sp, #8]
  410a1c:	mov	x0, x19
  410a20:	mov	x2, x22
  410a24:	mov	w3, w23
  410a28:	bl	412050 <ferror@plt+0xdfd0>
  410a2c:	ldur	w1, [x29, #-4]
  410a30:	mov	x0, x19
  410a34:	mov	x2, x22
  410a38:	mov	w3, w23
  410a3c:	bl	4103cc <ferror@plt+0xc34c>
  410a40:	mov	w21, w0
  410a44:	cbz	w20, 410a50 <ferror@plt+0xc9d0>
  410a48:	mov	x0, x19
  410a4c:	bl	410628 <ferror@plt+0xc5a8>
  410a50:	mov	x0, x19
  410a54:	bl	40e2c4 <ferror@plt+0xa244>
  410a58:	mov	x0, x19
  410a5c:	bl	42bad4 <ferror@plt+0x27a54>
  410a60:	mov	w0, w21
  410a64:	ldp	x20, x19, [sp, #64]
  410a68:	ldp	x22, x21, [sp, #48]
  410a6c:	ldp	x24, x23, [sp, #32]
  410a70:	ldp	x29, x30, [sp, #16]
  410a74:	add	sp, sp, #0x50
  410a78:	ret
  410a7c:	cbz	w21, 410a60 <ferror@plt+0xc9e0>
  410a80:	add	x1, x19, #0x8
  410a84:	mov	x0, x19
  410a88:	mov	x2, x19
  410a8c:	bl	40fe78 <ferror@plt+0xbdf8>
  410a90:	cbnz	w0, 41095c <ferror@plt+0xc8dc>
  410a94:	mov	w21, wzr
  410a98:	b	410a60 <ferror@plt+0xc9e0>
  410a9c:	stp	x29, x30, [sp, #-32]!
  410aa0:	stp	x20, x19, [sp, #16]
  410aa4:	mov	w19, w1
  410aa8:	mov	x20, x0
  410aac:	mov	x29, sp
  410ab0:	cbnz	x0, 410abc <ferror@plt+0xca3c>
  410ab4:	bl	40e098 <ferror@plt+0xa018>
  410ab8:	mov	x20, x0
  410abc:	mov	x0, x20
  410ac0:	bl	42bad4 <ferror@plt+0x27a54>
  410ac4:	bl	4249c4 <ferror@plt+0x20944>
  410ac8:	mov	w2, #0x1                   	// #1
  410acc:	mov	x0, x20
  410ad0:	mov	w1, w19
  410ad4:	bl	41091c <ferror@plt+0xc89c>
  410ad8:	mov	w19, w0
  410adc:	mov	x0, x20
  410ae0:	bl	42bb84 <ferror@plt+0x27b04>
  410ae4:	mov	w0, w19
  410ae8:	ldp	x20, x19, [sp, #16]
  410aec:	ldp	x29, x30, [sp], #32
  410af0:	ret
  410af4:	stp	x29, x30, [sp, #-32]!
  410af8:	stp	x20, x19, [sp, #16]
  410afc:	mov	w19, w1
  410b00:	mov	x20, x0
  410b04:	mov	x29, sp
  410b08:	cbnz	x0, 410b14 <ferror@plt+0xca94>
  410b0c:	bl	40e098 <ferror@plt+0xa018>
  410b10:	mov	x20, x0
  410b14:	mov	x0, x20
  410b18:	bl	40dac4 <ferror@plt+0x9a44>
  410b1c:	mov	w0, #0x10                  	// #16
  410b20:	bl	4123ec <ferror@plt+0xe36c>
  410b24:	str	x20, [x0]
  410b28:	cmp	w19, #0x0
  410b2c:	ldp	x20, x19, [sp, #16]
  410b30:	mov	w8, #0x1                   	// #1
  410b34:	cset	w9, ne  // ne = any
  410b38:	stp	w9, w8, [x0, #8]
  410b3c:	ldp	x29, x30, [sp], #32
  410b40:	ret
  410b44:	stp	x29, x30, [sp, #-16]!
  410b48:	mov	x29, sp
  410b4c:	cbz	x0, 410b7c <ferror@plt+0xcafc>
  410b50:	dmb	ish
  410b54:	mov	x8, x0
  410b58:	ldr	w9, [x8, #12]!
  410b5c:	cmp	w9, #0x1
  410b60:	b.lt	410b88 <ferror@plt+0xcb08>  // b.tstop
  410b64:	ldaxr	w9, [x8]
  410b68:	add	w9, w9, #0x1
  410b6c:	stlxr	w10, w9, [x8]
  410b70:	cbnz	w10, 410b64 <ferror@plt+0xcae4>
  410b74:	ldp	x29, x30, [sp], #16
  410b78:	ret
  410b7c:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410b80:	add	x2, x2, #0xb9
  410b84:	b	410b90 <ferror@plt+0xcb10>
  410b88:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410b8c:	add	x2, x2, #0xc6
  410b90:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410b94:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410b98:	add	x0, x0, #0xb6
  410b9c:	add	x1, x1, #0x91
  410ba0:	bl	413114 <ferror@plt+0xf094>
  410ba4:	mov	x0, xzr
  410ba8:	ldp	x29, x30, [sp], #16
  410bac:	ret
  410bb0:	stp	x29, x30, [sp, #-32]!
  410bb4:	str	x19, [sp, #16]
  410bb8:	mov	x29, sp
  410bbc:	cbz	x0, 410c08 <ferror@plt+0xcb88>
  410bc0:	dmb	ish
  410bc4:	mov	x8, x0
  410bc8:	ldr	w9, [x8, #12]!
  410bcc:	mov	x19, x0
  410bd0:	cmp	w9, #0x1
  410bd4:	b.lt	410c28 <ferror@plt+0xcba8>  // b.tstop
  410bd8:	ldaxr	w9, [x8]
  410bdc:	subs	w9, w9, #0x1
  410be0:	stlxr	w10, w9, [x8]
  410be4:	cbnz	w10, 410bd8 <ferror@plt+0xcb58>
  410be8:	b.ne	410bfc <ferror@plt+0xcb7c>  // b.any
  410bec:	ldr	x0, [x19]
  410bf0:	bl	40db30 <ferror@plt+0x9ab0>
  410bf4:	mov	x0, x19
  410bf8:	bl	41249c <ferror@plt+0xe41c>
  410bfc:	ldr	x19, [sp, #16]
  410c00:	ldp	x29, x30, [sp], #32
  410c04:	ret
  410c08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410c0c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410c10:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410c14:	add	x0, x0, #0xb6
  410c18:	add	x1, x1, #0xee
  410c1c:	add	x2, x2, #0xb9
  410c20:	bl	413114 <ferror@plt+0xf094>
  410c24:	b	410bfc <ferror@plt+0xcb7c>
  410c28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410c2c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410c30:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410c34:	add	x0, x0, #0xb6
  410c38:	add	x1, x1, #0xee
  410c3c:	add	x2, x2, #0xc6
  410c40:	bl	413114 <ferror@plt+0xf094>
  410c44:	b	410bfc <ferror@plt+0xcb7c>
  410c48:	stp	x29, x30, [sp, #-48]!
  410c4c:	str	x21, [sp, #16]
  410c50:	stp	x20, x19, [sp, #32]
  410c54:	mov	x29, sp
  410c58:	mov	x19, x0
  410c5c:	bl	4249c4 <ferror@plt+0x20944>
  410c60:	cbz	x19, 410d84 <ferror@plt+0xcd04>
  410c64:	dmb	ish
  410c68:	mov	x21, x19
  410c6c:	ldr	w8, [x21, #12]!
  410c70:	cmp	w8, #0x0
  410c74:	b.le	410da4 <ferror@plt+0xcd24>
  410c78:	ldr	x0, [x19]
  410c7c:	bl	40e17c <ferror@plt+0xa0fc>
  410c80:	ldr	x8, [x19]
  410c84:	mov	w20, w0
  410c88:	mov	x0, x8
  410c8c:	bl	42bad4 <ferror@plt+0x27a54>
  410c90:	cbnz	w20, 410cf8 <ferror@plt+0xcc78>
  410c94:	ldaxr	w8, [x21]
  410c98:	add	w8, w8, #0x1
  410c9c:	stlxr	w9, w8, [x21]
  410ca0:	cbnz	w9, 410c94 <ferror@plt+0xcc14>
  410ca4:	ldr	w8, [x19, #8]
  410ca8:	cbnz	w8, 410cb4 <ferror@plt+0xcc34>
  410cac:	mov	w8, #0x1                   	// #1
  410cb0:	str	w8, [x19, #8]
  410cb4:	ldr	w9, [x19, #8]
  410cb8:	cmp	w9, #0x0
  410cbc:	cset	w8, ne  // ne = any
  410cc0:	cbz	w9, 410d50 <ferror@plt+0xccd0>
  410cc4:	ldr	x0, [x19]
  410cc8:	add	x1, x0, #0x8
  410ccc:	mov	x2, x0
  410cd0:	bl	40fe78 <ferror@plt+0xbdf8>
  410cd4:	ldr	w9, [x19, #8]
  410cd8:	cmp	w9, #0x0
  410cdc:	cset	w8, ne  // ne = any
  410ce0:	cmp	w0, #0x0
  410ce4:	cset	w20, ne  // ne = any
  410ce8:	cbz	w9, 410cf0 <ferror@plt+0xcc70>
  410cec:	cbz	w0, 410cc4 <ferror@plt+0xcc44>
  410cf0:	tbz	w8, #0, 410d58 <ferror@plt+0xccd8>
  410cf4:	tbz	w20, #0, 410dc4 <ferror@plt+0xcd44>
  410cf8:	ldr	x8, [x19]
  410cfc:	ldr	w8, [x8, #88]
  410d00:	cbz	w8, 410d14 <ferror@plt+0xcc94>
  410d04:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  410d08:	add	x0, x0, #0x152
  410d0c:	bl	410280 <ferror@plt+0xc200>
  410d10:	b	410d74 <ferror@plt+0xccf4>
  410d14:	ldaxr	w8, [x21]
  410d18:	add	w8, w8, #0x1
  410d1c:	stlxr	w9, w8, [x21]
  410d20:	cbnz	w9, 410d14 <ferror@plt+0xcc94>
  410d24:	ldr	x0, [x19]
  410d28:	mov	w8, #0x1                   	// #1
  410d2c:	str	w8, [x19, #8]
  410d30:	mov	w1, #0x1                   	// #1
  410d34:	mov	w2, #0x1                   	// #1
  410d38:	bl	41091c <ferror@plt+0xc89c>
  410d3c:	ldr	w8, [x19, #8]
  410d40:	ldr	x0, [x19]
  410d44:	cbnz	w8, 410d30 <ferror@plt+0xccb0>
  410d48:	bl	42bb84 <ferror@plt+0x27b04>
  410d4c:	b	410d64 <ferror@plt+0xcce4>
  410d50:	mov	w20, wzr
  410d54:	tbnz	w8, #0, 410cf4 <ferror@plt+0xcc74>
  410d58:	ldr	x0, [x19]
  410d5c:	bl	42bb84 <ferror@plt+0x27b04>
  410d60:	cbz	w20, 410d6c <ferror@plt+0xccec>
  410d64:	ldr	x0, [x19]
  410d68:	bl	40e2c4 <ferror@plt+0xa244>
  410d6c:	mov	x0, x19
  410d70:	bl	410bb0 <ferror@plt+0xcb30>
  410d74:	ldp	x20, x19, [sp, #32]
  410d78:	ldr	x21, [sp, #16]
  410d7c:	ldp	x29, x30, [sp], #48
  410d80:	ret
  410d84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410d88:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410d8c:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410d90:	add	x0, x0, #0xb6
  410d94:	add	x1, x1, #0x112
  410d98:	add	x2, x2, #0xb9
  410d9c:	bl	413114 <ferror@plt+0xf094>
  410da0:	b	410d74 <ferror@plt+0xccf4>
  410da4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410da8:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410dac:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410db0:	add	x0, x0, #0xb6
  410db4:	add	x1, x1, #0x112
  410db8:	add	x2, x2, #0xc6
  410dbc:	bl	413114 <ferror@plt+0xf094>
  410dc0:	b	410d74 <ferror@plt+0xccf4>
  410dc4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410dc8:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  410dcc:	adrp	x3, 43b000 <ferror@plt+0x36f80>
  410dd0:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  410dd4:	add	x0, x0, #0xb6
  410dd8:	add	x1, x1, #0xf07
  410ddc:	add	x3, x3, #0x134
  410de0:	add	x4, x4, #0x144
  410de4:	mov	w2, #0xf34                 	// #3892
  410de8:	bl	422680 <ferror@plt+0x1e600>
  410dec:	stp	x29, x30, [sp, #-32]!
  410df0:	str	x19, [sp, #16]
  410df4:	mov	x29, sp
  410df8:	cbz	x0, 410e48 <ferror@plt+0xcdc8>
  410dfc:	dmb	ish
  410e00:	ldr	w8, [x0, #12]
  410e04:	mov	x19, x0
  410e08:	cmp	w8, #0x0
  410e0c:	b.le	410e68 <ferror@plt+0xcde8>
  410e10:	ldr	x0, [x19]
  410e14:	bl	42bad4 <ferror@plt+0x27a54>
  410e18:	ldr	x8, [x19]
  410e1c:	str	wzr, [x19, #8]
  410e20:	ldr	x0, [x8, #136]
  410e24:	bl	42b00c <ferror@plt+0x26f8c>
  410e28:	ldr	x8, [x19]
  410e2c:	add	x0, x8, #0x8
  410e30:	bl	42c088 <ferror@plt+0x28008>
  410e34:	ldr	x0, [x19]
  410e38:	bl	42bb84 <ferror@plt+0x27b04>
  410e3c:	ldr	x19, [sp, #16]
  410e40:	ldp	x29, x30, [sp], #32
  410e44:	ret
  410e48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410e4c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410e50:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410e54:	add	x0, x0, #0xb6
  410e58:	add	x1, x1, #0x1c4
  410e5c:	add	x2, x2, #0xb9
  410e60:	bl	413114 <ferror@plt+0xf094>
  410e64:	b	410e3c <ferror@plt+0xcdbc>
  410e68:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410e6c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410e70:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410e74:	add	x0, x0, #0xb6
  410e78:	add	x1, x1, #0x1c4
  410e7c:	add	x2, x2, #0xc6
  410e80:	bl	413114 <ferror@plt+0xf094>
  410e84:	b	410e3c <ferror@plt+0xcdbc>
  410e88:	stp	x29, x30, [sp, #-16]!
  410e8c:	mov	x29, sp
  410e90:	cbz	x0, 410eb0 <ferror@plt+0xce30>
  410e94:	dmb	ish
  410e98:	ldr	w8, [x0, #12]
  410e9c:	cmp	w8, #0x0
  410ea0:	b.le	410ecc <ferror@plt+0xce4c>
  410ea4:	ldr	w0, [x0, #8]
  410ea8:	ldp	x29, x30, [sp], #16
  410eac:	ret
  410eb0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410eb4:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410eb8:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410ebc:	add	x0, x0, #0xb6
  410ec0:	add	x1, x1, #0x1e7
  410ec4:	add	x2, x2, #0xb9
  410ec8:	b	410ee4 <ferror@plt+0xce64>
  410ecc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410ed0:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410ed4:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410ed8:	add	x0, x0, #0xb6
  410edc:	add	x1, x1, #0x1e7
  410ee0:	add	x2, x2, #0xc6
  410ee4:	bl	413114 <ferror@plt+0xf094>
  410ee8:	mov	w0, wzr
  410eec:	ldp	x29, x30, [sp], #16
  410ef0:	ret
  410ef4:	stp	x29, x30, [sp, #-16]!
  410ef8:	mov	x29, sp
  410efc:	cbz	x0, 410f1c <ferror@plt+0xce9c>
  410f00:	dmb	ish
  410f04:	ldr	w8, [x0, #12]
  410f08:	cmp	w8, #0x0
  410f0c:	b.le	410f38 <ferror@plt+0xceb8>
  410f10:	ldr	x0, [x0]
  410f14:	ldp	x29, x30, [sp], #16
  410f18:	ret
  410f1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410f20:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410f24:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410f28:	add	x0, x0, #0xb6
  410f2c:	add	x1, x1, #0x214
  410f30:	add	x2, x2, #0xb9
  410f34:	b	410f50 <ferror@plt+0xced0>
  410f38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410f3c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410f40:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  410f44:	add	x0, x0, #0xb6
  410f48:	add	x1, x1, #0x214
  410f4c:	add	x2, x2, #0xc6
  410f50:	bl	413114 <ferror@plt+0xf094>
  410f54:	mov	x0, xzr
  410f58:	ldp	x29, x30, [sp], #16
  410f5c:	ret
  410f60:	stp	x29, x30, [sp, #-48]!
  410f64:	str	x21, [sp, #16]
  410f68:	stp	x20, x19, [sp, #32]
  410f6c:	mov	w20, w2
  410f70:	mov	x19, x1
  410f74:	mov	x21, x0
  410f78:	mov	x29, sp
  410f7c:	cbnz	x0, 410f88 <ferror@plt+0xcf08>
  410f80:	bl	40e098 <ferror@plt+0xa018>
  410f84:	mov	x21, x0
  410f88:	dmb	ish
  410f8c:	ldr	w8, [x21, #48]
  410f90:	cmp	w8, #0x0
  410f94:	b.le	410fcc <ferror@plt+0xcf4c>
  410f98:	cbz	x19, 410fec <ferror@plt+0xcf6c>
  410f9c:	mov	x0, x21
  410fa0:	bl	42bad4 <ferror@plt+0x27a54>
  410fa4:	mov	x0, x21
  410fa8:	mov	w1, w20
  410fac:	mov	x2, x19
  410fb0:	bl	40dfdc <ferror@plt+0x9f5c>
  410fb4:	mov	x0, x21
  410fb8:	bl	42bb84 <ferror@plt+0x27b04>
  410fbc:	ldp	x20, x19, [sp, #32]
  410fc0:	ldr	x21, [sp, #16]
  410fc4:	ldp	x29, x30, [sp], #48
  410fc8:	ret
  410fcc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410fd0:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410fd4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  410fd8:	add	x0, x0, #0xb6
  410fdc:	add	x1, x1, #0x247
  410fe0:	add	x2, x2, #0x5f0
  410fe4:	bl	413114 <ferror@plt+0xf094>
  410fe8:	b	410fbc <ferror@plt+0xcf3c>
  410fec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  410ff0:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  410ff4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  410ff8:	add	x0, x0, #0xb6
  410ffc:	add	x1, x1, #0x247
  411000:	add	x2, x2, #0x306
  411004:	bl	413114 <ferror@plt+0xf094>
  411008:	b	410fbc <ferror@plt+0xcf3c>
  41100c:	stp	x29, x30, [sp, #-32]!
  411010:	stp	x20, x19, [sp, #16]
  411014:	mov	x19, x1
  411018:	mov	x20, x0
  41101c:	mov	x29, sp
  411020:	cbnz	x0, 41102c <ferror@plt+0xcfac>
  411024:	bl	40e098 <ferror@plt+0xa018>
  411028:	mov	x20, x0
  41102c:	dmb	ish
  411030:	ldr	w8, [x20, #48]
  411034:	cmp	w8, #0x0
  411038:	b.le	411068 <ferror@plt+0xcfe8>
  41103c:	cbz	x19, 411088 <ferror@plt+0xd008>
  411040:	mov	x0, x20
  411044:	bl	42bad4 <ferror@plt+0x27a54>
  411048:	mov	x0, x20
  41104c:	mov	x1, x19
  411050:	bl	40e8cc <ferror@plt+0xa84c>
  411054:	mov	x0, x20
  411058:	bl	42bb84 <ferror@plt+0x27b04>
  41105c:	ldp	x20, x19, [sp, #16]
  411060:	ldp	x29, x30, [sp], #32
  411064:	ret
  411068:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41106c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411070:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  411074:	add	x0, x0, #0xb6
  411078:	add	x1, x1, #0x285
  41107c:	add	x2, x2, #0x5f0
  411080:	bl	413114 <ferror@plt+0xf094>
  411084:	b	41105c <ferror@plt+0xcfdc>
  411088:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41108c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411090:	adrp	x2, 476000 <ferror@plt+0x71f80>
  411094:	add	x0, x0, #0xb6
  411098:	add	x1, x1, #0x285
  41109c:	add	x2, x2, #0x306
  4110a0:	bl	413114 <ferror@plt+0xf094>
  4110a4:	b	41105c <ferror@plt+0xcfdc>
  4110a8:	stp	x29, x30, [sp, #-16]!
  4110ac:	mov	x0, x1
  4110b0:	mov	x29, sp
  4110b4:	bl	40fc9c <ferror@plt+0xbc1c>
  4110b8:	ldp	x29, x30, [sp], #16
  4110bc:	ret
  4110c0:	stp	x29, x30, [sp, #-32]!
  4110c4:	stp	x20, x19, [sp, #16]
  4110c8:	ldr	x19, [x0, #32]
  4110cc:	mov	x29, sp
  4110d0:	cbz	x19, 411110 <ferror@plt+0xd090>
  4110d4:	mov	x0, x19
  4110d8:	bl	42bad4 <ferror@plt+0x27a54>
  4110dc:	ldr	w8, [x19, #176]
  4110e0:	cbnz	w8, 4110f4 <ferror@plt+0xd074>
  4110e4:	bl	40fd30 <ferror@plt+0xbcb0>
  4110e8:	mov	w8, #0x1                   	// #1
  4110ec:	str	x0, [x19, #168]
  4110f0:	str	w8, [x19, #176]
  4110f4:	ldr	x20, [x19, #168]
  4110f8:	mov	x0, x19
  4110fc:	bl	42bb84 <ferror@plt+0x27b04>
  411100:	mov	x0, x20
  411104:	ldp	x20, x19, [sp, #16]
  411108:	ldp	x29, x30, [sp], #32
  41110c:	ret
  411110:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411114:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411118:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  41111c:	add	x0, x0, #0xb6
  411120:	add	x1, x1, #0x2c0
  411124:	add	x2, x2, #0x7bf
  411128:	bl	413114 <ferror@plt+0xf094>
  41112c:	mov	x20, xzr
  411130:	b	411100 <ferror@plt+0xd080>
  411134:	stp	x29, x30, [sp, #-32]!
  411138:	stp	x20, x19, [sp, #16]
  41113c:	mov	x19, x1
  411140:	mov	x20, x0
  411144:	mov	x29, sp
  411148:	cbnz	x0, 411154 <ferror@plt+0xd0d4>
  41114c:	bl	40e098 <ferror@plt+0xa018>
  411150:	mov	x20, x0
  411154:	dmb	ish
  411158:	ldr	w8, [x20, #48]
  41115c:	cmp	w8, #0x0
  411160:	b.le	411194 <ferror@plt+0xd114>
  411164:	mov	x0, x20
  411168:	bl	42bad4 <ferror@plt+0x27a54>
  41116c:	adrp	x8, 417000 <ferror@plt+0x12f80>
  411170:	add	x8, x8, #0xe84
  411174:	cmp	x19, #0x0
  411178:	csel	x8, x8, x19, eq  // eq = none
  41117c:	mov	x0, x20
  411180:	str	x8, [x20, #160]
  411184:	bl	42bb84 <ferror@plt+0x27b04>
  411188:	ldp	x20, x19, [sp, #16]
  41118c:	ldp	x29, x30, [sp], #32
  411190:	ret
  411194:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411198:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  41119c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  4111a0:	add	x0, x0, #0xb6
  4111a4:	add	x1, x1, #0x2e4
  4111a8:	add	x2, x2, #0x5f0
  4111ac:	bl	413114 <ferror@plt+0xf094>
  4111b0:	b	411188 <ferror@plt+0xd108>
  4111b4:	stp	x29, x30, [sp, #-32]!
  4111b8:	stp	x20, x19, [sp, #16]
  4111bc:	mov	x19, x0
  4111c0:	mov	x29, sp
  4111c4:	cbnz	x0, 4111d0 <ferror@plt+0xd150>
  4111c8:	bl	40e098 <ferror@plt+0xa018>
  4111cc:	mov	x19, x0
  4111d0:	dmb	ish
  4111d4:	ldr	w8, [x19, #48]
  4111d8:	cmp	w8, #0x0
  4111dc:	b.le	411204 <ferror@plt+0xd184>
  4111e0:	mov	x0, x19
  4111e4:	bl	42bad4 <ferror@plt+0x27a54>
  4111e8:	ldr	x20, [x19, #160]
  4111ec:	mov	x0, x19
  4111f0:	bl	42bb84 <ferror@plt+0x27b04>
  4111f4:	mov	x0, x20
  4111f8:	ldp	x20, x19, [sp, #16]
  4111fc:	ldp	x29, x30, [sp], #32
  411200:	ret
  411204:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411208:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  41120c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  411210:	add	x0, x0, #0xb6
  411214:	add	x1, x1, #0x321
  411218:	add	x2, x2, #0x5f0
  41121c:	bl	413114 <ferror@plt+0xf094>
  411220:	mov	x20, xzr
  411224:	b	4111f4 <ferror@plt+0xd174>
  411228:	stp	x29, x30, [sp, #-32]!
  41122c:	stp	x20, x19, [sp, #16]
  411230:	mov	x19, x0
  411234:	mov	x29, sp
  411238:	cbnz	x0, 411244 <ferror@plt+0xd1c4>
  41123c:	bl	40e098 <ferror@plt+0xa018>
  411240:	mov	x19, x0
  411244:	mov	x0, x19
  411248:	bl	42bad4 <ferror@plt+0x27a54>
  41124c:	ldr	x20, [x19, #24]
  411250:	bl	4249c4 <ferror@plt+0x20944>
  411254:	cmp	x20, x0
  411258:	mov	x0, x19
  41125c:	cset	w20, eq  // eq = none
  411260:	bl	42bb84 <ferror@plt+0x27b04>
  411264:	mov	w0, w20
  411268:	ldp	x20, x19, [sp, #16]
  41126c:	ldp	x29, x30, [sp], #32
  411270:	ret
  411274:	stp	x29, x30, [sp, #-32]!
  411278:	stp	x20, x19, [sp, #16]
  41127c:	mov	w19, w0
  411280:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411284:	add	x0, x0, #0x610
  411288:	mov	w1, #0x68                  	// #104
  41128c:	mov	x29, sp
  411290:	bl	40e3a8 <ferror@plt+0xa328>
  411294:	mov	x20, x0
  411298:	str	w19, [x0, #96]
  41129c:	bl	40fd30 <ferror@plt+0xbcb0>
  4112a0:	mov	x1, x0
  4112a4:	mov	x0, x20
  4112a8:	bl	4112bc <ferror@plt+0xd23c>
  4112ac:	mov	x0, x20
  4112b0:	ldp	x20, x19, [sp, #16]
  4112b4:	ldp	x29, x30, [sp], #32
  4112b8:	ret
  4112bc:	stp	x29, x30, [sp, #-64]!
  4112c0:	str	x23, [sp, #16]
  4112c4:	stp	x22, x21, [sp, #32]
  4112c8:	stp	x20, x19, [sp, #48]
  4112cc:	ldp	w8, w9, [x0, #96]
  4112d0:	mov	w10, #0x3e8                 	// #1000
  4112d4:	mov	x19, x0
  4112d8:	mov	x29, sp
  4112dc:	madd	x20, x8, x10, x1
  4112e0:	cbz	w9, 4113b8 <ferror@plt+0xd338>
  4112e4:	adrp	x23, 489000 <ferror@plt+0x84f80>
  4112e8:	ldr	w8, [x23, #1784]
  4112ec:	cmn	w8, #0x1
  4112f0:	b.ne	41136c <ferror@plt+0xd2ec>  // b.any
  4112f4:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  4112f8:	add	x0, x0, #0x837
  4112fc:	bl	409104 <ferror@plt+0x5084>
  411300:	mov	x21, x0
  411304:	cbz	x0, 411350 <ferror@plt+0xd2d0>
  411308:	cbz	x21, 411364 <ferror@plt+0xd2e4>
  41130c:	mov	x0, x21
  411310:	bl	40cb2c <ferror@plt+0x8aac>
  411314:	mov	w22, w0
  411318:	mov	x0, x21
  41131c:	bl	40cb2c <ferror@plt+0x8aac>
  411320:	cmp	w22, #0x0
  411324:	mov	w8, #0xde83                	// #56963
  411328:	movk	w8, #0x431b, lsl #16
  41132c:	cneg	w9, w0, lt  // lt = tstop
  411330:	smull	x8, w9, w8
  411334:	lsr	x10, x8, #63
  411338:	asr	x8, x8, #50
  41133c:	add	w8, w8, w10
  411340:	mov	w10, #0x4240                	// #16960
  411344:	movk	w10, #0xf, lsl #16
  411348:	msub	w8, w8, w10, w9
  41134c:	b	411368 <ferror@plt+0xd2e8>
  411350:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  411354:	add	x0, x0, #0x850
  411358:	bl	409104 <ferror@plt+0x5084>
  41135c:	mov	x21, x0
  411360:	cbnz	x21, 41130c <ferror@plt+0xd28c>
  411364:	mov	w8, wzr
  411368:	str	w8, [x23, #1784]
  41136c:	ldrsw	x8, [x23, #1784]
  411370:	mov	x9, #0x34db                	// #13531
  411374:	movk	x9, #0xd7b6, lsl #16
  411378:	movk	x9, #0xde82, lsl #32
  41137c:	movk	x9, #0x431b, lsl #48
  411380:	sub	x12, x20, x8
  411384:	smulh	x9, x12, x9
  411388:	mov	w10, #0x4240                	// #16960
  41138c:	asr	x14, x9, #18
  411390:	movk	w10, #0xf, lsl #16
  411394:	mov	w11, #0xd08f                	// #53391
  411398:	add	x9, x14, x9, lsr #63
  41139c:	movk	w11, #0x3, lsl #16
  4113a0:	msub	x9, x9, x10, x12
  4113a4:	add	x13, x12, x10
  4113a8:	cmp	x9, x11
  4113ac:	csel	x10, x13, x12, gt
  4113b0:	sub	x8, x8, x9
  4113b4:	add	x20, x8, x10
  4113b8:	mov	x0, x19
  4113bc:	mov	x1, x20
  4113c0:	bl	40f150 <ferror@plt+0xb0d0>
  4113c4:	ldp	x20, x19, [sp, #48]
  4113c8:	ldp	x22, x21, [sp, #32]
  4113cc:	ldr	x23, [sp, #16]
  4113d0:	ldp	x29, x30, [sp], #64
  4113d4:	ret
  4113d8:	stp	x29, x30, [sp, #-32]!
  4113dc:	stp	x20, x19, [sp, #16]
  4113e0:	mov	w19, w0
  4113e4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4113e8:	add	x0, x0, #0x610
  4113ec:	mov	w1, #0x68                  	// #104
  4113f0:	mov	x29, sp
  4113f4:	bl	40e3a8 <ferror@plt+0xa328>
  4113f8:	mov	w8, #0x3e8                 	// #1000
  4113fc:	mov	w9, #0x1                   	// #1
  411400:	mul	w8, w19, w8
  411404:	mov	x20, x0
  411408:	stp	w8, w9, [x0, #96]
  41140c:	bl	40fd30 <ferror@plt+0xbcb0>
  411410:	mov	x1, x0
  411414:	mov	x0, x20
  411418:	bl	4112bc <ferror@plt+0xd23c>
  41141c:	mov	x0, x20
  411420:	ldp	x20, x19, [sp, #16]
  411424:	ldp	x29, x30, [sp], #32
  411428:	ret
  41142c:	stp	x29, x30, [sp, #-64]!
  411430:	str	x23, [sp, #16]
  411434:	stp	x22, x21, [sp, #32]
  411438:	stp	x20, x19, [sp, #48]
  41143c:	mov	x29, sp
  411440:	cbz	x2, 4114b4 <ferror@plt+0xd434>
  411444:	mov	w23, w0
  411448:	mov	w0, w1
  41144c:	mov	x20, x4
  411450:	mov	x21, x3
  411454:	mov	x22, x2
  411458:	bl	411274 <ferror@plt+0xd1f4>
  41145c:	mov	x19, x0
  411460:	cbz	w23, 411470 <ferror@plt+0xd3f0>
  411464:	mov	x0, x19
  411468:	mov	w1, w23
  41146c:	bl	40f088 <ferror@plt+0xb008>
  411470:	mov	x0, x19
  411474:	mov	x1, x22
  411478:	mov	x2, x21
  41147c:	mov	x3, x20
  411480:	bl	40ef64 <ferror@plt+0xaee4>
  411484:	mov	x0, x19
  411488:	mov	x1, xzr
  41148c:	bl	40e448 <ferror@plt+0xa3c8>
  411490:	mov	w20, w0
  411494:	mov	x0, x19
  411498:	bl	40f4cc <ferror@plt+0xb44c>
  41149c:	mov	w0, w20
  4114a0:	ldp	x20, x19, [sp, #48]
  4114a4:	ldp	x22, x21, [sp, #32]
  4114a8:	ldr	x23, [sp, #16]
  4114ac:	ldp	x29, x30, [sp], #64
  4114b0:	ret
  4114b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4114b8:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4114bc:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  4114c0:	add	x0, x0, #0xb6
  4114c4:	add	x1, x1, #0x383
  4114c8:	add	x2, x2, #0x3d0
  4114cc:	bl	413114 <ferror@plt+0xf094>
  4114d0:	mov	w20, wzr
  4114d4:	b	41149c <ferror@plt+0xd41c>
  4114d8:	stp	x29, x30, [sp, #-16]!
  4114dc:	mov	x3, x2
  4114e0:	mov	x2, x1
  4114e4:	mov	w1, w0
  4114e8:	mov	w0, wzr
  4114ec:	mov	x4, xzr
  4114f0:	mov	x29, sp
  4114f4:	bl	41142c <ferror@plt+0xd3ac>
  4114f8:	ldp	x29, x30, [sp], #16
  4114fc:	ret
  411500:	stp	x29, x30, [sp, #-64]!
  411504:	str	x23, [sp, #16]
  411508:	stp	x22, x21, [sp, #32]
  41150c:	stp	x20, x19, [sp, #48]
  411510:	mov	x29, sp
  411514:	cbz	x2, 411588 <ferror@plt+0xd508>
  411518:	mov	w23, w0
  41151c:	mov	w0, w1
  411520:	mov	x20, x4
  411524:	mov	x21, x3
  411528:	mov	x22, x2
  41152c:	bl	4113d8 <ferror@plt+0xd358>
  411530:	mov	x19, x0
  411534:	cbz	w23, 411544 <ferror@plt+0xd4c4>
  411538:	mov	x0, x19
  41153c:	mov	w1, w23
  411540:	bl	40f088 <ferror@plt+0xb008>
  411544:	mov	x0, x19
  411548:	mov	x1, x22
  41154c:	mov	x2, x21
  411550:	mov	x3, x20
  411554:	bl	40ef64 <ferror@plt+0xaee4>
  411558:	mov	x0, x19
  41155c:	mov	x1, xzr
  411560:	bl	40e448 <ferror@plt+0xa3c8>
  411564:	mov	w20, w0
  411568:	mov	x0, x19
  41156c:	bl	40f4cc <ferror@plt+0xb44c>
  411570:	mov	w0, w20
  411574:	ldp	x20, x19, [sp, #48]
  411578:	ldp	x22, x21, [sp, #32]
  41157c:	ldr	x23, [sp, #16]
  411580:	ldp	x29, x30, [sp], #64
  411584:	ret
  411588:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41158c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411590:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  411594:	add	x0, x0, #0xb6
  411598:	add	x1, x1, #0x3e1
  41159c:	add	x2, x2, #0x3d0
  4115a0:	bl	413114 <ferror@plt+0xf094>
  4115a4:	mov	w20, wzr
  4115a8:	b	411570 <ferror@plt+0xd4f0>
  4115ac:	stp	x29, x30, [sp, #-16]!
  4115b0:	mov	x3, x2
  4115b4:	mov	x2, x1
  4115b8:	mov	x29, sp
  4115bc:	cbz	x1, 4115d8 <ferror@plt+0xd558>
  4115c0:	mov	w1, w0
  4115c4:	mov	w0, wzr
  4115c8:	mov	x4, xzr
  4115cc:	bl	411500 <ferror@plt+0xd480>
  4115d0:	ldp	x29, x30, [sp], #16
  4115d4:	ret
  4115d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4115dc:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4115e0:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  4115e4:	add	x0, x0, #0xb6
  4115e8:	add	x1, x1, #0x438
  4115ec:	add	x2, x2, #0x3d0
  4115f0:	bl	413114 <ferror@plt+0xf094>
  4115f4:	mov	w0, wzr
  4115f8:	ldp	x29, x30, [sp], #16
  4115fc:	ret
  411600:	stp	x29, x30, [sp, #-48]!
  411604:	stp	x20, x19, [sp, #32]
  411608:	mov	w20, w0
  41160c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411610:	add	x0, x0, #0x5e0
  411614:	mov	w1, #0x68                  	// #104
  411618:	str	x21, [sp, #16]
  41161c:	mov	x29, sp
  411620:	bl	40e3a8 <ferror@plt+0xa328>
  411624:	mov	x19, x0
  411628:	stp	w20, wzr, [x0, #96]
  41162c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411630:	add	x0, x0, #0xa28
  411634:	bl	42bad4 <ferror@plt+0x27a54>
  411638:	mov	w0, w20
  41163c:	bl	41168c <ferror@plt+0xd60c>
  411640:	adrp	x21, 489000 <ferror@plt+0x84f80>
  411644:	ldr	x0, [x21, #2608]
  411648:	mov	x1, x19
  41164c:	bl	41c3f8 <ferror@plt+0x18378>
  411650:	adrp	x8, 489000 <ferror@plt+0x84f80>
  411654:	str	x0, [x21, #2608]
  411658:	add	x8, x8, #0xa38
  41165c:	ldr	w8, [x8, w20, sxtw #2]
  411660:	cbz	w8, 41166c <ferror@plt+0xd5ec>
  411664:	mov	w8, #0x1                   	// #1
  411668:	str	w8, [x19, #100]
  41166c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411670:	add	x0, x0, #0xa28
  411674:	bl	42bb84 <ferror@plt+0x27b04>
  411678:	mov	x0, x19
  41167c:	ldp	x20, x19, [sp, #32]
  411680:	ldr	x21, [sp, #16]
  411684:	ldp	x29, x30, [sp], #48
  411688:	ret
  41168c:	sub	sp, sp, #0xc0
  411690:	stp	x29, x30, [sp, #160]
  411694:	str	x19, [sp, #176]
  411698:	add	x29, sp, #0xa0
  41169c:	mov	w19, w0
  4116a0:	bl	411ad4 <ferror@plt+0xda54>
  4116a4:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4116a8:	sbfiz	x8, x19, #2, #32
  4116ac:	add	x9, x9, #0xb58
  4116b0:	ldr	w10, [x9, x8]
  4116b4:	add	w10, w10, #0x1
  4116b8:	str	w10, [x9, x8]
  4116bc:	ldr	w8, [x9, x8]
  4116c0:	cmp	w8, #0x1
  4116c4:	b.ne	4116fc <ferror@plt+0xd67c>  // b.any
  4116c8:	adrp	x8, 412000 <ferror@plt+0xdf80>
  4116cc:	add	x9, sp, #0x8
  4116d0:	add	x8, x8, #0xd8
  4116d4:	add	x0, x9, #0x8
  4116d8:	str	x8, [sp, #8]
  4116dc:	bl	4038e0 <sigemptyset@plt>
  4116e0:	mov	w8, #0x1                   	// #1
  4116e4:	movk	w8, #0x1000, lsl #16
  4116e8:	add	x1, sp, #0x8
  4116ec:	mov	w0, w19
  4116f0:	mov	x2, xzr
  4116f4:	str	w8, [sp, #144]
  4116f8:	bl	403ac0 <sigaction@plt>
  4116fc:	ldr	x19, [sp, #176]
  411700:	ldp	x29, x30, [sp, #160]
  411704:	add	sp, sp, #0xc0
  411708:	ret
  41170c:	stp	x29, x30, [sp, #-48]!
  411710:	stp	x20, x19, [sp, #32]
  411714:	mov	w20, w0
  411718:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41171c:	add	x0, x0, #0x640
  411720:	mov	w1, #0x70                  	// #112
  411724:	str	x21, [sp, #16]
  411728:	mov	x29, sp
  41172c:	bl	40e3a8 <ferror@plt+0xa328>
  411730:	mov	x19, x0
  411734:	str	w20, [x0, #96]
  411738:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41173c:	add	x0, x0, #0xa28
  411740:	bl	42bad4 <ferror@plt+0x27a54>
  411744:	mov	w0, #0x11                  	// #17
  411748:	bl	41168c <ferror@plt+0xd60c>
  41174c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  411750:	ldr	x0, [x21, #2880]
  411754:	mov	x1, x19
  411758:	bl	41c3f8 <ferror@plt+0x18378>
  41175c:	str	x0, [x21, #2880]
  411760:	add	x1, x19, #0x64
  411764:	mov	w2, #0x1                   	// #1
  411768:	mov	w0, w20
  41176c:	mov	w21, #0x1                   	// #1
  411770:	bl	404000 <waitpid@plt>
  411774:	cmp	w0, #0x1
  411778:	b.lt	411780 <ferror@plt+0xd700>  // b.tstop
  41177c:	str	w21, [x19, #104]
  411780:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411784:	add	x0, x0, #0xa28
  411788:	bl	42bb84 <ferror@plt+0x27b04>
  41178c:	mov	x0, x19
  411790:	ldp	x20, x19, [sp, #32]
  411794:	ldr	x21, [sp, #16]
  411798:	ldp	x29, x30, [sp], #48
  41179c:	ret
  4117a0:	stp	x29, x30, [sp, #-64]!
  4117a4:	str	x23, [sp, #16]
  4117a8:	stp	x22, x21, [sp, #32]
  4117ac:	stp	x20, x19, [sp, #48]
  4117b0:	mov	x29, sp
  4117b4:	cbz	x2, 411828 <ferror@plt+0xd7a8>
  4117b8:	mov	w23, w0
  4117bc:	mov	w0, w1
  4117c0:	mov	x20, x4
  4117c4:	mov	x21, x3
  4117c8:	mov	x22, x2
  4117cc:	bl	41170c <ferror@plt+0xd68c>
  4117d0:	mov	x19, x0
  4117d4:	cbz	w23, 4117e4 <ferror@plt+0xd764>
  4117d8:	mov	x0, x19
  4117dc:	mov	w1, w23
  4117e0:	bl	40f088 <ferror@plt+0xb008>
  4117e4:	mov	x0, x19
  4117e8:	mov	x1, x22
  4117ec:	mov	x2, x21
  4117f0:	mov	x3, x20
  4117f4:	bl	40ef64 <ferror@plt+0xaee4>
  4117f8:	mov	x0, x19
  4117fc:	mov	x1, xzr
  411800:	bl	40e448 <ferror@plt+0xa3c8>
  411804:	mov	w20, w0
  411808:	mov	x0, x19
  41180c:	bl	40f4cc <ferror@plt+0xb44c>
  411810:	mov	w0, w20
  411814:	ldp	x20, x19, [sp, #48]
  411818:	ldp	x22, x21, [sp, #32]
  41181c:	ldr	x23, [sp, #16]
  411820:	ldp	x29, x30, [sp], #64
  411824:	ret
  411828:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41182c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411830:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  411834:	add	x0, x0, #0xb6
  411838:	add	x1, x1, #0x472
  41183c:	add	x2, x2, #0x3d0
  411840:	bl	413114 <ferror@plt+0xf094>
  411844:	mov	w20, wzr
  411848:	b	411810 <ferror@plt+0xd790>
  41184c:	stp	x29, x30, [sp, #-16]!
  411850:	mov	x3, x2
  411854:	mov	x2, x1
  411858:	mov	w1, w0
  41185c:	mov	w0, wzr
  411860:	mov	x4, xzr
  411864:	mov	x29, sp
  411868:	bl	4117a0 <ferror@plt+0xd720>
  41186c:	ldp	x29, x30, [sp], #16
  411870:	ret
  411874:	stp	x29, x30, [sp, #-32]!
  411878:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41187c:	add	x0, x0, #0x670
  411880:	mov	w1, #0x60                  	// #96
  411884:	str	x19, [sp, #16]
  411888:	mov	x29, sp
  41188c:	bl	40e3a8 <ferror@plt+0xa328>
  411890:	mov	w1, #0xc8                  	// #200
  411894:	mov	x19, x0
  411898:	bl	40f088 <ferror@plt+0xb008>
  41189c:	mov	x0, x19
  4118a0:	ldr	x19, [sp, #16]
  4118a4:	ldp	x29, x30, [sp], #32
  4118a8:	ret
  4118ac:	stp	x29, x30, [sp, #-64]!
  4118b0:	str	x23, [sp, #16]
  4118b4:	stp	x22, x21, [sp, #32]
  4118b8:	stp	x20, x19, [sp, #48]
  4118bc:	mov	x29, sp
  4118c0:	cbz	x1, 411934 <ferror@plt+0xd8b4>
  4118c4:	mov	x19, x3
  4118c8:	mov	x21, x2
  4118cc:	mov	x22, x1
  4118d0:	mov	w23, w0
  4118d4:	bl	411874 <ferror@plt+0xd7f4>
  4118d8:	cmp	w23, #0xc8
  4118dc:	mov	x20, x0
  4118e0:	b.eq	4118f0 <ferror@plt+0xd870>  // b.none
  4118e4:	mov	x0, x20
  4118e8:	mov	w1, w23
  4118ec:	bl	40f088 <ferror@plt+0xb008>
  4118f0:	mov	x0, x20
  4118f4:	mov	x1, x22
  4118f8:	mov	x2, x21
  4118fc:	mov	x3, x19
  411900:	bl	40ef64 <ferror@plt+0xaee4>
  411904:	mov	x0, x20
  411908:	mov	x1, xzr
  41190c:	bl	40e448 <ferror@plt+0xa3c8>
  411910:	mov	w19, w0
  411914:	mov	x0, x20
  411918:	bl	40f4cc <ferror@plt+0xb44c>
  41191c:	mov	w0, w19
  411920:	ldp	x20, x19, [sp, #48]
  411924:	ldp	x22, x21, [sp, #32]
  411928:	ldr	x23, [sp, #16]
  41192c:	ldp	x29, x30, [sp], #64
  411930:	ret
  411934:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411938:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  41193c:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  411940:	add	x0, x0, #0xb6
  411944:	add	x1, x1, #0x4c6
  411948:	add	x2, x2, #0x3d0
  41194c:	bl	413114 <ferror@plt+0xf094>
  411950:	mov	w19, wzr
  411954:	b	41191c <ferror@plt+0xd89c>
  411958:	stp	x29, x30, [sp, #-16]!
  41195c:	mov	x2, x1
  411960:	mov	x1, x0
  411964:	mov	w0, #0xc8                  	// #200
  411968:	mov	x3, xzr
  41196c:	mov	x29, sp
  411970:	bl	4118ac <ferror@plt+0xd82c>
  411974:	ldp	x29, x30, [sp], #16
  411978:	ret
  41197c:	stp	x29, x30, [sp, #-16]!
  411980:	mov	x1, x0
  411984:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411988:	add	x0, x0, #0x670
  41198c:	mov	x29, sp
  411990:	bl	40f910 <ferror@plt+0xb890>
  411994:	ldp	x29, x30, [sp], #16
  411998:	ret
  41199c:	stp	x29, x30, [sp, #-16]!
  4119a0:	mov	x3, x2
  4119a4:	mov	x2, x1
  4119a8:	mov	w1, wzr
  4119ac:	mov	x4, xzr
  4119b0:	mov	x29, sp
  4119b4:	bl	4119c0 <ferror@plt+0xd940>
  4119b8:	ldp	x29, x30, [sp], #16
  4119bc:	ret
  4119c0:	stp	x29, x30, [sp, #-64]!
  4119c4:	stp	x24, x23, [sp, #16]
  4119c8:	stp	x22, x21, [sp, #32]
  4119cc:	stp	x20, x19, [sp, #48]
  4119d0:	mov	x29, sp
  4119d4:	cbz	x2, 411ab4 <ferror@plt+0xda34>
  4119d8:	mov	x19, x4
  4119dc:	mov	x20, x3
  4119e0:	mov	x21, x2
  4119e4:	mov	w23, w1
  4119e8:	mov	x22, x0
  4119ec:	cbnz	x0, 4119f8 <ferror@plt+0xd978>
  4119f0:	bl	40e098 <ferror@plt+0xa018>
  4119f4:	mov	x22, x0
  4119f8:	mov	x0, x22
  4119fc:	bl	411228 <ferror@plt+0xd1a8>
  411a00:	cbz	w0, 411a20 <ferror@plt+0xd9a0>
  411a04:	mov	x0, x20
  411a08:	blr	x21
  411a0c:	cbnz	w0, 411a04 <ferror@plt+0xd984>
  411a10:	cbz	x19, 411aa0 <ferror@plt+0xda20>
  411a14:	mov	x0, x20
  411a18:	blr	x19
  411a1c:	b	411aa0 <ferror@plt+0xda20>
  411a20:	bl	40e364 <ferror@plt+0xa2e4>
  411a24:	cbz	x0, 411a34 <ferror@plt+0xd9b4>
  411a28:	cmp	x0, x22
  411a2c:	b.ne	411a68 <ferror@plt+0xd9e8>  // b.any
  411a30:	b	411a40 <ferror@plt+0xd9c0>
  411a34:	bl	40e098 <ferror@plt+0xa018>
  411a38:	cmp	x0, x22
  411a3c:	b.ne	411a68 <ferror@plt+0xd9e8>  // b.any
  411a40:	mov	x0, x22
  411a44:	bl	40e17c <ferror@plt+0xa0fc>
  411a48:	cbz	w0, 411a68 <ferror@plt+0xd9e8>
  411a4c:	mov	x0, x20
  411a50:	blr	x21
  411a54:	cbnz	w0, 411a4c <ferror@plt+0xd9cc>
  411a58:	mov	x0, x22
  411a5c:	bl	40e2c4 <ferror@plt+0xa244>
  411a60:	cbnz	x19, 411a14 <ferror@plt+0xd994>
  411a64:	b	411aa0 <ferror@plt+0xda20>
  411a68:	bl	411874 <ferror@plt+0xd7f4>
  411a6c:	mov	w1, w23
  411a70:	mov	x24, x0
  411a74:	bl	40f088 <ferror@plt+0xb008>
  411a78:	mov	x0, x24
  411a7c:	mov	x1, x21
  411a80:	mov	x2, x20
  411a84:	mov	x3, x19
  411a88:	bl	40ef64 <ferror@plt+0xaee4>
  411a8c:	mov	x0, x24
  411a90:	mov	x1, x22
  411a94:	bl	40e448 <ferror@plt+0xa3c8>
  411a98:	mov	x0, x24
  411a9c:	bl	40f4cc <ferror@plt+0xb44c>
  411aa0:	ldp	x20, x19, [sp, #48]
  411aa4:	ldp	x22, x21, [sp, #32]
  411aa8:	ldp	x24, x23, [sp, #16]
  411aac:	ldp	x29, x30, [sp], #64
  411ab0:	ret
  411ab4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411ab8:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411abc:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  411ac0:	add	x0, x0, #0xb6
  411ac4:	add	x1, x1, #0x509
  411ac8:	add	x2, x2, #0x3d0
  411acc:	bl	413114 <ferror@plt+0xf094>
  411ad0:	b	411aa0 <ferror@plt+0xda20>
  411ad4:	sub	sp, sp, #0x120
  411ad8:	stp	x29, x30, [sp, #256]
  411adc:	stp	x28, x19, [sp, #272]
  411ae0:	dmb	ish
  411ae4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  411ae8:	ldr	x8, [x8, #2888]
  411aec:	adrp	x19, 489000 <ferror@plt+0x84f80>
  411af0:	add	x29, sp, #0x100
  411af4:	cbnz	x8, 411b60 <ferror@plt+0xdae0>
  411af8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411afc:	add	x0, x0, #0xb48
  411b00:	bl	42453c <ferror@plt+0x204bc>
  411b04:	cbz	w0, 411b60 <ferror@plt+0xdae0>
  411b08:	mov	x0, sp
  411b0c:	bl	4037b0 <sigfillset@plt>
  411b10:	mov	x1, sp
  411b14:	add	x2, sp, #0x80
  411b18:	mov	w0, #0x2                   	// #2
  411b1c:	bl	403550 <pthread_sigmask@plt>
  411b20:	bl	40dee8 <ferror@plt+0x9e68>
  411b24:	str	x0, [x19, #2896]
  411b28:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  411b2c:	adrp	x1, 411000 <ferror@plt+0xcf80>
  411b30:	add	x0, x0, #0x566
  411b34:	add	x1, x1, #0xb74
  411b38:	mov	x2, xzr
  411b3c:	bl	4247bc <ferror@plt+0x2073c>
  411b40:	add	x1, sp, #0x80
  411b44:	mov	w0, #0x2                   	// #2
  411b48:	mov	x2, xzr
  411b4c:	bl	403550 <pthread_sigmask@plt>
  411b50:	adrp	x0, 489000 <ferror@plt+0x84f80>
  411b54:	add	x0, x0, #0xb48
  411b58:	mov	w1, #0x1                   	// #1
  411b5c:	bl	4245e4 <ferror@plt+0x20564>
  411b60:	ldr	x0, [x19, #2896]
  411b64:	ldp	x28, x19, [sp, #272]
  411b68:	ldp	x29, x30, [sp, #256]
  411b6c:	add	sp, sp, #0x120
  411b70:	ret
  411b74:	stp	x29, x30, [sp, #-32]!
  411b78:	stp	x20, x19, [sp, #16]
  411b7c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  411b80:	adrp	x20, 489000 <ferror@plt+0x84f80>
  411b84:	mov	x29, sp
  411b88:	ldr	x0, [x19, #2896]
  411b8c:	mov	w1, #0x1                   	// #1
  411b90:	bl	410a9c <ferror@plt+0xca1c>
  411b94:	ldr	w8, [x20, #3164]
  411b98:	cbz	w8, 411b88 <ferror@plt+0xdb08>
  411b9c:	bl	412174 <ferror@plt+0xe0f4>
  411ba0:	b	411b88 <ferror@plt+0xdb08>
  411ba4:	stp	x29, x30, [sp, #-16]!
  411ba8:	adrp	x1, 411000 <ferror@plt+0xcf80>
  411bac:	add	x1, x1, #0xbc0
  411bb0:	mov	x29, sp
  411bb4:	bl	418308 <ferror@plt+0x14288>
  411bb8:	ldp	x29, x30, [sp], #16
  411bbc:	ret
  411bc0:	stp	x29, x30, [sp, #-32]!
  411bc4:	str	x19, [sp, #16]
  411bc8:	mov	x29, sp
  411bcc:	mov	x19, x0
  411bd0:	bl	40e2c4 <ferror@plt+0xa244>
  411bd4:	cbz	x19, 411be0 <ferror@plt+0xdb60>
  411bd8:	mov	x0, x19
  411bdc:	bl	40db30 <ferror@plt+0x9ab0>
  411be0:	ldr	x19, [sp, #16]
  411be4:	ldp	x29, x30, [sp], #32
  411be8:	ret
  411bec:	sub	sp, sp, #0x60
  411bf0:	stp	x29, x30, [sp, #48]
  411bf4:	stp	x22, x21, [sp, #64]
  411bf8:	stp	x20, x19, [sp, #80]
  411bfc:	ldr	w21, [x0, #68]
  411c00:	mov	x20, x0
  411c04:	mov	x19, x1
  411c08:	add	x29, sp, #0x30
  411c0c:	cmn	w21, #0x1
  411c10:	b.ne	411c1c <ferror@plt+0xdb9c>  // b.any
  411c14:	ldr	x8, [x20, #72]
  411c18:	cbz	x8, 411c74 <ferror@plt+0xdbf4>
  411c1c:	ldr	x8, [x20, #72]
  411c20:	cbz	x8, 411c54 <ferror@plt+0xdbd4>
  411c24:	bl	419ba4 <ferror@plt+0x15b24>
  411c28:	cbz	w0, 411c24 <ferror@plt+0xdba4>
  411c2c:	mov	w21, w0
  411c30:	ldr	x0, [x20, #72]
  411c34:	mov	w22, w21
  411c38:	mov	x1, x22
  411c3c:	bl	40c404 <ferror@plt+0x8384>
  411c40:	cbnz	w0, 411c24 <ferror@plt+0xdba4>
  411c44:	ldr	x0, [x20, #72]
  411c48:	mov	x1, x22
  411c4c:	bl	40c3e8 <ferror@plt+0x8368>
  411c50:	b	411c5c <ferror@plt+0xdbdc>
  411c54:	add	w8, w21, #0x1
  411c58:	str	w8, [x20, #68]
  411c5c:	str	w21, [x19, #48]
  411c60:	ldp	x20, x19, [sp, #80]
  411c64:	ldp	x22, x21, [sp, #64]
  411c68:	ldp	x29, x30, [sp, #48]
  411c6c:	add	sp, sp, #0x60
  411c70:	ret
  411c74:	mov	x0, xzr
  411c78:	mov	x1, xzr
  411c7c:	bl	40b898 <ferror@plt+0x7818>
  411c80:	str	x0, [x20, #72]
  411c84:	add	x0, sp, #0x10
  411c88:	mov	x1, x20
  411c8c:	mov	w2, wzr
  411c90:	bl	40dca8 <ferror@plt+0x9c28>
  411c94:	add	x0, sp, #0x10
  411c98:	add	x1, sp, #0x8
  411c9c:	bl	40dcb8 <ferror@plt+0x9c38>
  411ca0:	cbz	w0, 411cb8 <ferror@plt+0xdc38>
  411ca4:	ldr	x8, [sp, #8]
  411ca8:	ldr	x0, [x20, #72]
  411cac:	ldr	w1, [x8, #48]
  411cb0:	bl	40c3e8 <ferror@plt+0x8368>
  411cb4:	b	411c94 <ferror@plt+0xdc14>
  411cb8:	mov	w21, #0xffffffff            	// #-1
  411cbc:	b	411c5c <ferror@plt+0xdbdc>
  411cc0:	stp	x29, x30, [sp, #-32]!
  411cc4:	ldr	w8, [x0, #40]
  411cc8:	str	x19, [sp, #16]
  411ccc:	mov	x19, x0
  411cd0:	mov	x0, x1
  411cd4:	mov	w2, #0x1                   	// #1
  411cd8:	mov	w1, w8
  411cdc:	mov	x29, sp
  411ce0:	bl	411d68 <ferror@plt+0xdce8>
  411ce4:	ldr	x8, [x19, #88]
  411ce8:	ldr	x8, [x8, #8]
  411cec:	cbz	x8, 411d00 <ferror@plt+0xdc80>
  411cf0:	ldr	x9, [x0]
  411cf4:	cbz	x9, 411d40 <ferror@plt+0xdcc0>
  411cf8:	add	x9, x8, #0x40
  411cfc:	b	411d04 <ferror@plt+0xdc84>
  411d00:	add	x9, x0, #0x8
  411d04:	ldr	x9, [x9]
  411d08:	add	x10, x0, #0x8
  411d0c:	add	x11, x8, #0x40
  411d10:	cmp	x8, #0x0
  411d14:	str	x8, [x19, #72]
  411d18:	csel	x8, x10, x11, eq  // eq = none
  411d1c:	str	x19, [x8]
  411d20:	add	x8, x9, #0x48
  411d24:	cmp	x9, #0x0
  411d28:	csel	x8, x0, x8, eq  // eq = none
  411d2c:	str	x9, [x19, #64]
  411d30:	str	x19, [x8]
  411d34:	ldr	x19, [sp, #16]
  411d38:	ldp	x29, x30, [sp], #32
  411d3c:	ret
  411d40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411d44:	adrp	x1, 43a000 <ferror@plt+0x35f80>
  411d48:	adrp	x3, 43b000 <ferror@plt+0x36f80>
  411d4c:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  411d50:	add	x0, x0, #0xb6
  411d54:	add	x1, x1, #0xf07
  411d58:	add	x3, x3, #0x56c
  411d5c:	add	x4, x4, #0x582
  411d60:	mov	w2, #0x3e9                 	// #1001
  411d64:	bl	422680 <ferror@plt+0x1e600>
  411d68:	stp	x29, x30, [sp, #-48]!
  411d6c:	stp	x22, x21, [sp, #16]
  411d70:	stp	x20, x19, [sp, #32]
  411d74:	ldr	x8, [x0, #80]
  411d78:	mov	x19, x0
  411d7c:	mov	w22, w1
  411d80:	mov	x29, sp
  411d84:	cbz	x8, 411db0 <ferror@plt+0xdd30>
  411d88:	ldr	x20, [x8]
  411d8c:	mov	x21, x8
  411d90:	ldr	w8, [x20, #16]
  411d94:	cmp	w8, w22
  411d98:	b.eq	411e1c <ferror@plt+0xdd9c>  // b.none
  411d9c:	b.gt	411ddc <ferror@plt+0xdd5c>
  411da0:	ldr	x8, [x21, #8]
  411da4:	cbnz	x8, 411d88 <ferror@plt+0xdd08>
  411da8:	cbnz	w2, 411db8 <ferror@plt+0xdd38>
  411dac:	b	411e04 <ferror@plt+0xdd84>
  411db0:	mov	x21, xzr
  411db4:	cbz	w2, 411e04 <ferror@plt+0xdd84>
  411db8:	mov	w0, #0x18                  	// #24
  411dbc:	bl	41ad14 <ferror@plt+0x16c94>
  411dc0:	mov	x20, x0
  411dc4:	str	w22, [x0, #16]
  411dc8:	cbz	x21, 411e0c <ferror@plt+0xdd8c>
  411dcc:	mov	x0, x21
  411dd0:	mov	x1, x20
  411dd4:	bl	40ce8c <ferror@plt+0x8e0c>
  411dd8:	b	411e1c <ferror@plt+0xdd9c>
  411ddc:	cbz	w2, 411e04 <ferror@plt+0xdd84>
  411de0:	mov	w0, #0x18                  	// #24
  411de4:	bl	41ad14 <ferror@plt+0x16c94>
  411de8:	str	w22, [x0, #16]
  411dec:	mov	x20, x0
  411df0:	ldr	x0, [x19, #80]
  411df4:	mov	x1, x21
  411df8:	mov	x2, x20
  411dfc:	bl	40d008 <ferror@plt+0x8f88>
  411e00:	b	411e18 <ferror@plt+0xdd98>
  411e04:	mov	x20, xzr
  411e08:	b	411e1c <ferror@plt+0xdd9c>
  411e0c:	mov	x0, xzr
  411e10:	mov	x1, x20
  411e14:	bl	40ce8c <ferror@plt+0x8e0c>
  411e18:	str	x0, [x19, #80]
  411e1c:	mov	x0, x20
  411e20:	ldp	x20, x19, [sp, #32]
  411e24:	ldp	x22, x21, [sp, #16]
  411e28:	ldp	x29, x30, [sp], #48
  411e2c:	ret
  411e30:	ldr	w8, [x0]
  411e34:	add	w8, w8, #0x1
  411e38:	str	w8, [x0]
  411e3c:	ret
  411e40:	stp	x29, x30, [sp, #-32]!
  411e44:	ldr	w8, [x0]
  411e48:	str	x19, [sp, #16]
  411e4c:	mov	x29, sp
  411e50:	subs	w8, w8, #0x1
  411e54:	str	w8, [x0]
  411e58:	b.ne	411e78 <ferror@plt+0xddf8>  // b.any
  411e5c:	ldr	x8, [x0, #24]
  411e60:	mov	x19, x0
  411e64:	cbz	x8, 411e70 <ferror@plt+0xddf0>
  411e68:	ldr	x0, [x19, #16]
  411e6c:	blr	x8
  411e70:	mov	x0, x19
  411e74:	bl	41249c <ferror@plt+0xe41c>
  411e78:	ldr	x19, [sp, #16]
  411e7c:	ldp	x29, x30, [sp], #32
  411e80:	ret
  411e84:	ldr	x8, [x0, #8]
  411e88:	str	x8, [x2]
  411e8c:	ldr	x8, [x0, #16]
  411e90:	str	x8, [x3]
  411e94:	ret
  411e98:	stp	x29, x30, [sp, #-48]!
  411e9c:	stp	x20, x19, [sp, #32]
  411ea0:	ldr	w8, [x0, #40]
  411ea4:	mov	x19, x0
  411ea8:	mov	x20, x1
  411eac:	mov	x0, x1
  411eb0:	mov	w1, w8
  411eb4:	mov	w2, wzr
  411eb8:	str	x21, [sp, #16]
  411ebc:	mov	x29, sp
  411ec0:	bl	411d68 <ferror@plt+0xdce8>
  411ec4:	cbz	x0, 411f40 <ferror@plt+0xdec0>
  411ec8:	ldp	x8, x9, [x19, #64]
  411ecc:	mov	x21, x0
  411ed0:	add	x10, x8, #0x48
  411ed4:	cmp	x8, #0x0
  411ed8:	csel	x8, x0, x10, eq  // eq = none
  411edc:	str	x9, [x8]
  411ee0:	ldp	x10, x8, [x19, #64]
  411ee4:	add	x9, x0, #0x8
  411ee8:	add	x11, x8, #0x40
  411eec:	cmp	x8, #0x0
  411ef0:	csel	x8, x9, x11, eq  // eq = none
  411ef4:	str	x10, [x8]
  411ef8:	stp	xzr, xzr, [x19, #64]
  411efc:	ldr	x8, [x0]
  411f00:	cbnz	x8, 411f20 <ferror@plt+0xdea0>
  411f04:	ldr	x0, [x20, #80]
  411f08:	mov	x1, x21
  411f0c:	bl	40d138 <ferror@plt+0x90b8>
  411f10:	str	x0, [x20, #80]
  411f14:	mov	w0, #0x18                  	// #24
  411f18:	mov	x1, x21
  411f1c:	bl	41ad98 <ferror@plt+0x16d18>
  411f20:	ldr	x0, [x20, #72]
  411f24:	cbz	x0, 411f30 <ferror@plt+0xdeb0>
  411f28:	ldr	w1, [x19, #48]
  411f2c:	bl	40c460 <ferror@plt+0x83e0>
  411f30:	ldp	x20, x19, [sp, #32]
  411f34:	ldr	x21, [sp, #16]
  411f38:	ldp	x29, x30, [sp], #48
  411f3c:	ret
  411f40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  411f44:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  411f48:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  411f4c:	add	x0, x0, #0xb6
  411f50:	add	x1, x1, #0x63a
  411f54:	add	x2, x2, #0x675
  411f58:	bl	413114 <ferror@plt+0xf094>
  411f5c:	b	411f30 <ferror@plt+0xdeb0>
  411f60:	stp	x29, x30, [sp, #-16]!
  411f64:	mov	x1, x0
  411f68:	mov	w0, #0x10                  	// #16
  411f6c:	mov	x29, sp
  411f70:	bl	41ad98 <ferror@plt+0x16d18>
  411f74:	ldp	x29, x30, [sp], #16
  411f78:	ret
  411f7c:	stp	x29, x30, [sp, #-32]!
  411f80:	stp	x20, x19, [sp, #16]
  411f84:	ldr	w8, [x0, #44]
  411f88:	mov	x29, sp
  411f8c:	tbz	w8, #6, 412010 <ferror@plt+0xdf90>
  411f90:	tbz	w8, #0, 412030 <ferror@plt+0xdfb0>
  411f94:	ldr	x20, [x0, #56]
  411f98:	mov	x19, x0
  411f9c:	and	w8, w8, #0xffffffbf
  411fa0:	str	w8, [x0, #44]
  411fa4:	cbz	x20, 411fc0 <ferror@plt+0xdf40>
  411fa8:	ldr	x0, [x19, #32]
  411fac:	ldr	w1, [x19, #40]
  411fb0:	ldr	x2, [x20]
  411fb4:	bl	40dfdc <ferror@plt+0x9f5c>
  411fb8:	ldr	x20, [x20, #8]
  411fbc:	cbnz	x20, 411fa8 <ferror@plt+0xdf28>
  411fc0:	ldr	x8, [x19, #88]
  411fc4:	ldr	x20, [x8, #24]
  411fc8:	cbz	x20, 411fe4 <ferror@plt+0xdf64>
  411fcc:	ldr	x0, [x19, #32]
  411fd0:	ldr	w1, [x19, #40]
  411fd4:	ldr	x2, [x20]
  411fd8:	bl	40dfdc <ferror@plt+0x9f5c>
  411fdc:	ldr	x20, [x20, #8]
  411fe0:	cbnz	x20, 411fcc <ferror@plt+0xdf4c>
  411fe4:	ldr	x8, [x19, #88]
  411fe8:	cbz	x8, 412004 <ferror@plt+0xdf84>
  411fec:	ldr	x19, [x8]
  411ff0:	cbz	x19, 412004 <ferror@plt+0xdf84>
  411ff4:	ldr	x0, [x19]
  411ff8:	bl	411f7c <ferror@plt+0xdefc>
  411ffc:	ldr	x19, [x19, #8]
  412000:	cbnz	x19, 411ff4 <ferror@plt+0xdf74>
  412004:	ldp	x20, x19, [sp, #16]
  412008:	ldp	x29, x30, [sp], #32
  41200c:	ret
  412010:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  412014:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  412018:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  41201c:	add	x0, x0, #0xb6
  412020:	add	x1, x1, #0x7ab
  412024:	add	x2, x2, #0x733
  412028:	bl	413114 <ferror@plt+0xf094>
  41202c:	b	412004 <ferror@plt+0xdf84>
  412030:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  412034:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  412038:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  41203c:	add	x0, x0, #0xb6
  412040:	add	x1, x1, #0x7ab
  412044:	add	x2, x2, #0x820
  412048:	bl	413114 <ferror@plt+0xf094>
  41204c:	b	412004 <ferror@plt+0xdf84>
  412050:	stp	x29, x30, [sp, #-64]!
  412054:	orr	w8, w3, w1
  412058:	str	x23, [sp, #16]
  41205c:	stp	x22, x21, [sp, #32]
  412060:	stp	x20, x19, [sp, #48]
  412064:	mov	x29, sp
  412068:	cbz	w8, 4120c4 <ferror@plt+0xe044>
  41206c:	mov	w19, w3
  412070:	mov	x21, x2
  412074:	mov	w20, w1
  412078:	mov	x22, x0
  41207c:	bl	42bad4 <ferror@plt+0x27a54>
  412080:	ldr	x23, [x22, #160]
  412084:	mov	x0, x22
  412088:	bl	42bb84 <ferror@plt+0x27b04>
  41208c:	mov	x0, x21
  412090:	mov	w1, w19
  412094:	mov	w2, w20
  412098:	blr	x23
  41209c:	tbz	w0, #31, 4120c4 <ferror@plt+0xe044>
  4120a0:	bl	403f80 <__errno_location@plt>
  4120a4:	ldr	w0, [x0]
  4120a8:	cmp	w0, #0x4
  4120ac:	b.eq	4120c4 <ferror@plt+0xe044>  // b.none
  4120b0:	bl	41d518 <ferror@plt+0x19498>
  4120b4:	mov	x1, x0
  4120b8:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  4120bc:	add	x0, x0, #0x7ca
  4120c0:	bl	410280 <ferror@plt+0xc200>
  4120c4:	ldp	x20, x19, [sp, #48]
  4120c8:	ldp	x22, x21, [sp, #32]
  4120cc:	ldr	x23, [sp, #16]
  4120d0:	ldp	x29, x30, [sp], #64
  4120d4:	ret
  4120d8:	stp	x29, x30, [sp, #-16]!
  4120dc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4120e0:	add	x8, x8, #0xa38
  4120e4:	mov	w9, #0x1                   	// #1
  4120e8:	adrp	x10, 489000 <ferror@plt+0x84f80>
  4120ec:	str	w9, [x8, w0, sxtw #2]
  4120f0:	str	w9, [x10, #3164]
  4120f4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4120f8:	ldr	x8, [x8, #2896]
  4120fc:	mov	x29, sp
  412100:	ldr	x0, [x8, #136]
  412104:	bl	42b00c <ferror@plt+0x26f8c>
  412108:	ldp	x29, x30, [sp], #16
  41210c:	ret
  412110:	sub	sp, sp, #0xc0
  412114:	str	x19, [sp, #176]
  412118:	mov	w19, w0
  41211c:	adrp	x9, 489000 <ferror@plt+0x84f80>
  412120:	stp	x29, x30, [sp, #160]
  412124:	sbfiz	x8, x19, #2, #32
  412128:	add	x9, x9, #0xb58
  41212c:	ldr	w10, [x9, x8]
  412130:	add	x29, sp, #0xa0
  412134:	sub	w10, w10, #0x1
  412138:	str	w10, [x9, x8]
  41213c:	ldr	w8, [x9, x8]
  412140:	cbnz	w8, 412164 <ferror@plt+0xe0e4>
  412144:	add	x8, sp, #0x8
  412148:	add	x0, x8, #0x8
  41214c:	str	xzr, [sp, #8]
  412150:	bl	4038e0 <sigemptyset@plt>
  412154:	add	x1, sp, #0x8
  412158:	mov	w0, w19
  41215c:	mov	x2, xzr
  412160:	bl	403ac0 <sigaction@plt>
  412164:	ldr	x19, [sp, #176]
  412168:	ldp	x29, x30, [sp, #160]
  41216c:	add	sp, sp, #0xc0
  412170:	ret
  412174:	stp	x29, x30, [sp, #-80]!
  412178:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41217c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412180:	add	x0, x0, #0xa28
  412184:	str	x25, [sp, #16]
  412188:	stp	x24, x23, [sp, #32]
  41218c:	stp	x22, x21, [sp, #48]
  412190:	stp	x20, x19, [sp, #64]
  412194:	mov	x29, sp
  412198:	str	wzr, [x8, #3164]
  41219c:	bl	42bad4 <ferror@plt+0x27a54>
  4121a0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4121a4:	ldr	w8, [x8, #2684]
  4121a8:	cbz	w8, 412250 <ferror@plt+0xe1d0>
  4121ac:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4121b0:	ldr	x23, [x8, #2880]
  4121b4:	cbz	x23, 412250 <ferror@plt+0xe1d0>
  4121b8:	adrp	x19, 43b000 <ferror@plt+0x36f80>
  4121bc:	mov	w24, #0x1                   	// #1
  4121c0:	add	x19, x19, #0x954
  4121c4:	mov	x25, #0x100000000           	// #4294967296
  4121c8:	b	4121d4 <ferror@plt+0xe154>
  4121cc:	ldr	x23, [x23, #8]
  4121d0:	cbz	x23, 412250 <ferror@plt+0xe1d0>
  4121d4:	ldr	x20, [x23]
  4121d8:	ldr	w8, [x20, #104]
  4121dc:	cbnz	w8, 4121cc <ferror@plt+0xe14c>
  4121e0:	add	x21, x20, #0x64
  4121e4:	ldr	w0, [x20, #96]
  4121e8:	mov	w2, #0x1                   	// #1
  4121ec:	mov	x1, x21
  4121f0:	bl	404000 <waitpid@plt>
  4121f4:	mov	w22, w0
  4121f8:	cmp	w0, #0x1
  4121fc:	b.lt	412208 <ferror@plt+0xe188>  // b.tstop
  412200:	str	w24, [x20, #104]
  412204:	b	41222c <ferror@plt+0xe1ac>
  412208:	cmn	w22, #0x1
  41220c:	b.ne	4121cc <ferror@plt+0xe14c>  // b.any
  412210:	bl	403f80 <__errno_location@plt>
  412214:	ldr	w8, [x0]
  412218:	cmp	w8, #0xa
  41221c:	b.ne	412234 <ferror@plt+0xe1b4>  // b.any
  412220:	mov	x0, x19
  412224:	bl	410280 <ferror@plt+0xc200>
  412228:	stur	x25, [x20, #100]
  41222c:	mov	x0, x20
  412230:	bl	4122e4 <ferror@plt+0xe264>
  412234:	cmn	w22, #0x1
  412238:	b.ne	4121cc <ferror@plt+0xe14c>  // b.any
  41223c:	bl	403f80 <__errno_location@plt>
  412240:	ldr	w8, [x0]
  412244:	cmp	w8, #0x4
  412248:	b.eq	4121e4 <ferror@plt+0xe164>  // b.none
  41224c:	b	4121cc <ferror@plt+0xe14c>
  412250:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412254:	ldr	x20, [x8, #2608]
  412258:	adrp	x19, 489000 <ferror@plt+0x84f80>
  41225c:	add	x19, x19, #0xa38
  412260:	cbz	x20, 412298 <ferror@plt+0xe218>
  412264:	mov	w21, #0x1                   	// #1
  412268:	b	412274 <ferror@plt+0xe1f4>
  41226c:	ldr	x20, [x20, #8]
  412270:	cbz	x20, 412298 <ferror@plt+0xe218>
  412274:	ldr	x0, [x20]
  412278:	ldr	w8, [x0, #100]
  41227c:	cbnz	w8, 41226c <ferror@plt+0xe1ec>
  412280:	ldrsw	x8, [x0, #96]
  412284:	ldr	w8, [x19, x8, lsl #2]
  412288:	cbz	w8, 41226c <ferror@plt+0xe1ec>
  41228c:	str	w21, [x0, #100]
  412290:	bl	4122e4 <ferror@plt+0xe264>
  412294:	b	41226c <ferror@plt+0xe1ec>
  412298:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41229c:	movi	v0.2d, #0x0
  4122a0:	add	x0, x0, #0xa28
  4122a4:	str	wzr, [x19, #256]
  4122a8:	stp	q0, q0, [x19, #224]
  4122ac:	stp	q0, q0, [x19, #192]
  4122b0:	stp	q0, q0, [x19, #160]
  4122b4:	stp	q0, q0, [x19, #128]
  4122b8:	stp	q0, q0, [x19, #96]
  4122bc:	stp	q0, q0, [x19, #64]
  4122c0:	stp	q0, q0, [x19, #32]
  4122c4:	stp	q0, q0, [x19]
  4122c8:	bl	42bb84 <ferror@plt+0x27b04>
  4122cc:	ldp	x20, x19, [sp, #64]
  4122d0:	ldp	x22, x21, [sp, #48]
  4122d4:	ldp	x24, x23, [sp, #32]
  4122d8:	ldr	x25, [sp, #16]
  4122dc:	ldp	x29, x30, [sp], #80
  4122e0:	ret
  4122e4:	stp	x29, x30, [sp, #-32]!
  4122e8:	str	x19, [sp, #16]
  4122ec:	mov	x19, x0
  4122f0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4122f4:	add	x0, x0, #0xa00
  4122f8:	mov	x29, sp
  4122fc:	bl	42bad4 <ferror@plt+0x27a54>
  412300:	ldr	x8, [x19, #32]
  412304:	cbz	x8, 412310 <ferror@plt+0xe290>
  412308:	ldr	x0, [x8, #136]
  41230c:	bl	42b00c <ferror@plt+0x26f8c>
  412310:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412314:	add	x0, x0, #0xa00
  412318:	bl	42bb84 <ferror@plt+0x27b04>
  41231c:	ldr	x19, [sp, #16]
  412320:	ldp	x29, x30, [sp], #32
  412324:	ret
  412328:	stp	x29, x30, [sp, #-32]!
  41232c:	str	x19, [sp, #16]
  412330:	mov	x29, sp
  412334:	cbz	x0, 41234c <ferror@plt+0xe2cc>
  412338:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41233c:	ldr	x8, [x8, #1848]
  412340:	mov	x19, x0
  412344:	blr	x8
  412348:	cbz	x0, 412358 <ferror@plt+0xe2d8>
  41234c:	ldr	x19, [sp, #16]
  412350:	ldp	x29, x30, [sp], #32
  412354:	ret
  412358:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  41235c:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  412360:	add	x0, x0, #0xaa7
  412364:	add	x1, x1, #0xac8
  412368:	mov	x2, x19
  41236c:	bl	412370 <ferror@plt+0xe2f0>
  412370:	sub	sp, sp, #0x120
  412374:	stp	x29, x30, [sp, #256]
  412378:	add	x29, sp, #0x100
  41237c:	mov	x9, #0xffffffffffffffc8    	// #-56
  412380:	mov	x10, sp
  412384:	sub	x11, x29, #0x78
  412388:	movk	x9, #0xff80, lsl #32
  41238c:	add	x12, x29, #0x20
  412390:	add	x10, x10, #0x80
  412394:	add	x11, x11, #0x38
  412398:	stp	x10, x9, [x29, #-16]
  41239c:	stp	x12, x11, [x29, #-32]
  4123a0:	stp	x1, x2, [x29, #-120]
  4123a4:	stp	x3, x4, [x29, #-104]
  4123a8:	stp	x5, x6, [x29, #-88]
  4123ac:	stur	x7, [x29, #-72]
  4123b0:	stp	q0, q1, [sp]
  4123b4:	ldp	q0, q1, [x29, #-32]
  4123b8:	mov	x8, x0
  4123bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4123c0:	add	x0, x0, #0xb6
  4123c4:	sub	x3, x29, #0x40
  4123c8:	mov	w1, #0x4                   	// #4
  4123cc:	mov	x2, x8
  4123d0:	str	x28, [sp, #272]
  4123d4:	stp	q2, q3, [sp, #32]
  4123d8:	stp	q4, q5, [sp, #64]
  4123dc:	stp	q6, q7, [sp, #96]
  4123e0:	stp	q0, q1, [x29, #-64]
  4123e4:	bl	41336c <ferror@plt+0xf2ec>
  4123e8:	b	4123e8 <ferror@plt+0xe368>
  4123ec:	stp	x29, x30, [sp, #-32]!
  4123f0:	str	x19, [sp, #16]
  4123f4:	mov	x29, sp
  4123f8:	cbz	x0, 412418 <ferror@plt+0xe398>
  4123fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412400:	ldr	x8, [x8, #1872]
  412404:	mov	x19, x0
  412408:	mov	w0, #0x1                   	// #1
  41240c:	mov	x1, x19
  412410:	blr	x8
  412414:	cbz	x0, 412424 <ferror@plt+0xe3a4>
  412418:	ldr	x19, [sp, #16]
  41241c:	ldp	x29, x30, [sp], #32
  412420:	ret
  412424:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412428:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  41242c:	add	x0, x0, #0xaa7
  412430:	add	x1, x1, #0xad3
  412434:	mov	x2, x19
  412438:	bl	412370 <ferror@plt+0xe2f0>
  41243c:	stp	x29, x30, [sp, #-32]!
  412440:	str	x19, [sp, #16]
  412444:	mov	x29, sp
  412448:	cbz	x1, 41246c <ferror@plt+0xe3ec>
  41244c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412450:	ldr	x8, [x8, #1856]
  412454:	mov	x19, x1
  412458:	blr	x8
  41245c:	cbz	x0, 412484 <ferror@plt+0xe404>
  412460:	ldr	x19, [sp, #16]
  412464:	ldp	x29, x30, [sp], #32
  412468:	ret
  41246c:	cbz	x0, 412460 <ferror@plt+0xe3e0>
  412470:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412474:	ldr	x8, [x8, #1864]
  412478:	blr	x8
  41247c:	mov	x0, xzr
  412480:	b	412460 <ferror@plt+0xe3e0>
  412484:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412488:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  41248c:	add	x0, x0, #0xaa7
  412490:	add	x1, x1, #0xade
  412494:	mov	x2, x19
  412498:	bl	412370 <ferror@plt+0xe2f0>
  41249c:	cbz	x0, 4124b8 <ferror@plt+0xe438>
  4124a0:	stp	x29, x30, [sp, #-16]!
  4124a4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4124a8:	ldr	x8, [x8, #1864]
  4124ac:	mov	x29, sp
  4124b0:	blr	x8
  4124b4:	ldp	x29, x30, [sp], #16
  4124b8:	ret
  4124bc:	stp	x29, x30, [sp, #-16]!
  4124c0:	mov	x29, sp
  4124c4:	b	4124cc <ferror@plt+0xe44c>
  4124c8:	clrex
  4124cc:	dmb	ish
  4124d0:	ldr	x8, [x0]
  4124d4:	ldaxr	x9, [x0]
  4124d8:	cmp	x9, x8
  4124dc:	b.ne	4124c8 <ferror@plt+0xe448>  // b.any
  4124e0:	stlxr	w9, xzr, [x0]
  4124e4:	cbnz	w9, 4124d4 <ferror@plt+0xe454>
  4124e8:	cbz	x8, 4124f4 <ferror@plt+0xe474>
  4124ec:	mov	x0, x8
  4124f0:	blr	x1
  4124f4:	ldp	x29, x30, [sp], #16
  4124f8:	ret
  4124fc:	cbz	x0, 412518 <ferror@plt+0xe498>
  412500:	stp	x29, x30, [sp, #-16]!
  412504:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412508:	ldr	x8, [x8, #1880]
  41250c:	mov	x29, sp
  412510:	blr	x8
  412514:	ldp	x29, x30, [sp], #16
  412518:	ret
  41251c:	stp	x29, x30, [sp, #-32]!
  412520:	stp	x20, x19, [sp, #16]
  412524:	mov	x19, x0
  412528:	mov	x29, sp
  41252c:	cbz	x0, 412568 <ferror@plt+0xe4e8>
  412530:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412534:	ldr	x8, [x8, #1880]
  412538:	mov	x0, x19
  41253c:	blr	x8
  412540:	mov	x20, x0
  412544:	cbz	x20, 412558 <ferror@plt+0xe4d8>
  412548:	mov	x0, x20
  41254c:	mov	w1, wzr
  412550:	mov	x2, x19
  412554:	bl	403950 <memset@plt>
  412558:	mov	x0, x20
  41255c:	ldp	x20, x19, [sp, #16]
  412560:	ldp	x29, x30, [sp], #32
  412564:	ret
  412568:	mov	x20, xzr
  41256c:	cbnz	x20, 412548 <ferror@plt+0xe4c8>
  412570:	b	412558 <ferror@plt+0xe4d8>
  412574:	stp	x29, x30, [sp, #-16]!
  412578:	mov	x29, sp
  41257c:	cbz	x1, 412594 <ferror@plt+0xe514>
  412580:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412584:	ldr	x8, [x8, #1888]
  412588:	blr	x8
  41258c:	ldp	x29, x30, [sp], #16
  412590:	ret
  412594:	cbz	x0, 4125a8 <ferror@plt+0xe528>
  412598:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41259c:	ldr	x8, [x8, #1864]
  4125a0:	blr	x8
  4125a4:	mov	x0, xzr
  4125a8:	ldp	x29, x30, [sp], #16
  4125ac:	ret
  4125b0:	stp	x29, x30, [sp, #-16]!
  4125b4:	mov	x3, x1
  4125b8:	mov	x2, x0
  4125bc:	mov	x29, sp
  4125c0:	cbz	x1, 4125cc <ferror@plt+0xe54c>
  4125c4:	umulh	x8, x3, x2
  4125c8:	cbnz	x8, 4125dc <ferror@plt+0xe55c>
  4125cc:	mul	x0, x3, x2
  4125d0:	bl	412328 <ferror@plt+0xe2a8>
  4125d4:	ldp	x29, x30, [sp], #16
  4125d8:	ret
  4125dc:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  4125e0:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4125e4:	add	x0, x0, #0xae9
  4125e8:	add	x1, x1, #0xb0f
  4125ec:	bl	412370 <ferror@plt+0xe2f0>
  4125f0:	stp	x29, x30, [sp, #-16]!
  4125f4:	mov	x3, x1
  4125f8:	mov	x2, x0
  4125fc:	mov	x29, sp
  412600:	cbz	x1, 41260c <ferror@plt+0xe58c>
  412604:	umulh	x8, x3, x2
  412608:	cbnz	x8, 41261c <ferror@plt+0xe59c>
  41260c:	mul	x0, x3, x2
  412610:	bl	4123ec <ferror@plt+0xe36c>
  412614:	ldp	x29, x30, [sp], #16
  412618:	ret
  41261c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412620:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  412624:	add	x0, x0, #0xae9
  412628:	add	x1, x1, #0xb1a
  41262c:	bl	412370 <ferror@plt+0xe2f0>
  412630:	stp	x29, x30, [sp, #-16]!
  412634:	mov	x3, x2
  412638:	mov	x2, x1
  41263c:	mov	x29, sp
  412640:	cbz	x3, 41264c <ferror@plt+0xe5cc>
  412644:	umulh	x8, x3, x2
  412648:	cbnz	x8, 41265c <ferror@plt+0xe5dc>
  41264c:	mul	x1, x3, x2
  412650:	bl	41243c <ferror@plt+0xe3bc>
  412654:	ldp	x29, x30, [sp], #16
  412658:	ret
  41265c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412660:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  412664:	add	x0, x0, #0xae9
  412668:	add	x1, x1, #0xb25
  41266c:	bl	412370 <ferror@plt+0xe2f0>
  412670:	cbz	x1, 412680 <ferror@plt+0xe600>
  412674:	umulh	x8, x1, x0
  412678:	cmp	xzr, x8
  41267c:	b.ne	412698 <ferror@plt+0xe618>  // b.any
  412680:	stp	x29, x30, [sp, #-16]!
  412684:	mul	x0, x1, x0
  412688:	mov	x29, sp
  41268c:	bl	4124fc <ferror@plt+0xe47c>
  412690:	ldp	x29, x30, [sp], #16
  412694:	ret
  412698:	mov	x0, xzr
  41269c:	ret
  4126a0:	cbz	x1, 4126b0 <ferror@plt+0xe630>
  4126a4:	umulh	x8, x1, x0
  4126a8:	cmp	xzr, x8
  4126ac:	b.ne	4126c8 <ferror@plt+0xe648>  // b.any
  4126b0:	stp	x29, x30, [sp, #-16]!
  4126b4:	mul	x0, x1, x0
  4126b8:	mov	x29, sp
  4126bc:	bl	41251c <ferror@plt+0xe49c>
  4126c0:	ldp	x29, x30, [sp], #16
  4126c4:	ret
  4126c8:	mov	x0, xzr
  4126cc:	ret
  4126d0:	cbz	x2, 4126e0 <ferror@plt+0xe660>
  4126d4:	umulh	x8, x2, x1
  4126d8:	cmp	xzr, x8
  4126dc:	b.ne	4126f8 <ferror@plt+0xe678>  // b.any
  4126e0:	stp	x29, x30, [sp, #-16]!
  4126e4:	mul	x1, x2, x1
  4126e8:	mov	x29, sp
  4126ec:	bl	412574 <ferror@plt+0xe4f4>
  4126f0:	ldp	x29, x30, [sp], #16
  4126f4:	ret
  4126f8:	mov	x0, xzr
  4126fc:	ret
  412700:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412704:	ldrb	w8, [x8, #3168]
  412708:	mvn	w8, w8
  41270c:	and	w0, w8, #0x1
  412710:	ret
  412714:	stp	x29, x30, [sp, #-16]!
  412718:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41271c:	ldrb	w9, [x8, #3168]
  412720:	mov	x29, sp
  412724:	tbz	w9, #0, 412734 <ferror@plt+0xe6b4>
  412728:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  41272c:	add	x0, x0, #0xb80
  412730:	b	4127c8 <ferror@plt+0xe748>
  412734:	ldr	x9, [x0]
  412738:	cbz	x9, 4127c0 <ferror@plt+0xe740>
  41273c:	ldr	x10, [x0, #8]
  412740:	cbz	x10, 4127c0 <ferror@plt+0xe740>
  412744:	ldr	x10, [x0, #16]
  412748:	cbz	x10, 4127c0 <ferror@plt+0xe740>
  41274c:	adrp	x10, 489000 <ferror@plt+0x84f80>
  412750:	str	x9, [x10, #1848]
  412754:	ldr	x10, [x0, #8]
  412758:	adrp	x11, 489000 <ferror@plt+0x84f80>
  41275c:	adrp	x12, 489000 <ferror@plt+0x84f80>
  412760:	str	x10, [x11, #1856]
  412764:	ldr	x11, [x0, #16]
  412768:	str	x11, [x12, #1864]
  41276c:	ldr	x11, [x0, #24]
  412770:	adrp	x12, 412000 <ferror@plt+0xdf80>
  412774:	add	x12, x12, #0x7d4
  412778:	cmp	x11, #0x0
  41277c:	csel	x11, x12, x11, eq  // eq = none
  412780:	adrp	x12, 489000 <ferror@plt+0x84f80>
  412784:	str	x11, [x12, #1872]
  412788:	ldr	x11, [x0, #32]
  41278c:	adrp	x12, 489000 <ferror@plt+0x84f80>
  412790:	cmp	x11, #0x0
  412794:	csel	x9, x9, x11, eq  // eq = none
  412798:	str	x9, [x12, #1880]
  41279c:	ldr	x9, [x0, #40]
  4127a0:	adrp	x11, 489000 <ferror@plt+0x84f80>
  4127a4:	mov	w12, #0x1                   	// #1
  4127a8:	strb	w12, [x8, #3168]
  4127ac:	cmp	x9, #0x0
  4127b0:	csel	x9, x10, x9, eq  // eq = none
  4127b4:	str	x9, [x11, #1888]
  4127b8:	ldp	x29, x30, [sp], #16
  4127bc:	ret
  4127c0:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  4127c4:	add	x0, x0, #0xb30
  4127c8:	bl	41281c <ferror@plt+0xe79c>
  4127cc:	ldp	x29, x30, [sp], #16
  4127d0:	ret
  4127d4:	stp	x29, x30, [sp, #-32]!
  4127d8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4127dc:	ldr	x8, [x8, #1848]
  4127e0:	stp	x20, x19, [sp, #16]
  4127e4:	mul	x19, x1, x0
  4127e8:	mov	x0, x19
  4127ec:	mov	x29, sp
  4127f0:	blr	x8
  4127f4:	mov	x20, x0
  4127f8:	cbz	x0, 41280c <ferror@plt+0xe78c>
  4127fc:	mov	x0, x20
  412800:	mov	w1, wzr
  412804:	mov	x2, x19
  412808:	bl	403950 <memset@plt>
  41280c:	mov	x0, x20
  412810:	ldp	x20, x19, [sp, #16]
  412814:	ldp	x29, x30, [sp], #32
  412818:	ret
  41281c:	sub	sp, sp, #0x120
  412820:	stp	x29, x30, [sp, #256]
  412824:	add	x29, sp, #0x100
  412828:	mov	x9, #0xffffffffffffffc8    	// #-56
  41282c:	mov	x10, sp
  412830:	sub	x11, x29, #0x78
  412834:	movk	x9, #0xff80, lsl #32
  412838:	add	x12, x29, #0x20
  41283c:	add	x10, x10, #0x80
  412840:	add	x11, x11, #0x38
  412844:	stp	x10, x9, [x29, #-16]
  412848:	stp	x12, x11, [x29, #-32]
  41284c:	stp	x1, x2, [x29, #-120]
  412850:	stp	x3, x4, [x29, #-104]
  412854:	stp	x5, x6, [x29, #-88]
  412858:	stur	x7, [x29, #-72]
  41285c:	stp	q0, q1, [sp]
  412860:	ldp	q0, q1, [x29, #-32]
  412864:	mov	x8, x0
  412868:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41286c:	add	x0, x0, #0xb6
  412870:	sub	x3, x29, #0x40
  412874:	mov	w1, #0x10                  	// #16
  412878:	mov	x2, x8
  41287c:	str	x28, [sp, #272]
  412880:	stp	q2, q3, [sp, #32]
  412884:	stp	q4, q5, [sp, #64]
  412888:	stp	q6, q7, [sp, #96]
  41288c:	stp	q0, q1, [x29, #-64]
  412890:	bl	41336c <ferror@plt+0xf2ec>
  412894:	ldr	x28, [sp, #272]
  412898:	ldp	x29, x30, [sp, #256]
  41289c:	add	sp, sp, #0x120
  4128a0:	ret
  4128a4:	stp	x29, x30, [sp, #-48]!
  4128a8:	stp	x28, x21, [sp, #16]
  4128ac:	stp	x20, x19, [sp, #32]
  4128b0:	mov	x29, sp
  4128b4:	sub	sp, sp, #0x20, lsl #12
  4128b8:	sub	sp, sp, #0x20
  4128bc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4128c0:	add	x0, x0, #0xc68
  4128c4:	bl	42bad4 <ferror@plt+0x27a54>
  4128c8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4128cc:	ldr	x1, [x8, #3208]
  4128d0:	cbz	x1, 41297c <ferror@plt+0xe8fc>
  4128d4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4128d8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4128dc:	adrp	x10, 489000 <ferror@plt+0x84f80>
  4128e0:	ldr	x19, [x8, #3184]
  4128e4:	ldr	x20, [x9, #3192]
  4128e8:	ldr	x21, [x10, #3200]
  4128ec:	mov	w2, #0x20                  	// #32
  4128f0:	mov	x0, sp
  4128f4:	movk	w2, #0x2, lsl #16
  4128f8:	bl	403520 <memcpy@plt>
  4128fc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412900:	add	x0, x0, #0xc68
  412904:	bl	42bb84 <ferror@plt+0x27b04>
  412908:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  41290c:	add	x0, x0, #0xbc5
  412910:	bl	414300 <ferror@plt+0x10280>
  412914:	mov	x0, sp
  412918:	mov	w1, #0x1                   	// #1
  41291c:	bl	4129a0 <ferror@plt+0xe920>
  412920:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412924:	add	x0, x0, #0xbf6
  412928:	bl	414300 <ferror@plt+0x10280>
  41292c:	mov	x0, sp
  412930:	mov	w1, wzr
  412934:	bl	4129a0 <ferror@plt+0xe920>
  412938:	ucvtf	d0, x20
  41293c:	ucvtf	d1, x19
  412940:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  412944:	ucvtf	d2, x21
  412948:	fdiv	d0, d0, d1
  41294c:	fmov	d3, x8
  412950:	fdiv	d1, d2, d1
  412954:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412958:	fmul	d0, d0, d3
  41295c:	fmul	d1, d1, d3
  412960:	sub	x4, x19, x21
  412964:	add	x0, x0, #0xc24
  412968:	mov	x1, x19
  41296c:	mov	x2, x20
  412970:	mov	x3, x21
  412974:	bl	414300 <ferror@plt+0x10280>
  412978:	b	412988 <ferror@plt+0xe908>
  41297c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412980:	add	x0, x0, #0xc68
  412984:	bl	42bb84 <ferror@plt+0x27b04>
  412988:	add	sp, sp, #0x20, lsl #12
  41298c:	add	sp, sp, #0x20
  412990:	ldp	x20, x19, [sp, #32]
  412994:	ldp	x28, x21, [sp, #16]
  412998:	ldp	x29, x30, [sp], #48
  41299c:	ret
  4129a0:	sub	sp, sp, #0x70
  4129a4:	add	w8, w1, w1, lsl #12
  4129a8:	stp	x26, x25, [sp, #48]
  4129ac:	mov	w11, #0x1001                	// #4097
  4129b0:	mov	w9, #0x3003                	// #12291
  4129b4:	mov	w10, #0x2002                	// #8194
  4129b8:	lsl	w26, w8, #2
  4129bc:	stp	x29, x30, [sp, #16]
  4129c0:	stp	x22, x21, [sp, #80]
  4129c4:	stp	x20, x19, [sp, #96]
  4129c8:	add	x29, sp, #0x10
  4129cc:	mov	x19, x0
  4129d0:	mov	x20, xzr
  4129d4:	mov	w12, #0x1                   	// #1
  4129d8:	add	x21, x26, x11
  4129dc:	add	x22, x26, x9
  4129e0:	add	x25, x26, x10
  4129e4:	stp	x28, x27, [sp, #32]
  4129e8:	stp	x24, x23, [sp, #64]
  4129ec:	stur	w12, [x29, #-4]
  4129f0:	b	412a24 <ferror@plt+0xe9a4>
  4129f4:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  4129f8:	add	x0, x0, #0xde4
  4129fc:	mov	w1, w20
  412a00:	mov	x2, x24
  412a04:	mov	x3, x28
  412a08:	mov	x4, x27
  412a0c:	mov	x5, x23
  412a10:	bl	414300 <ferror@plt+0x10280>
  412a14:	add	x20, x20, #0x1
  412a18:	mov	w8, #0x1001                	// #4097
  412a1c:	cmp	x20, x8
  412a20:	b.eq	412ad8 <ferror@plt+0xea58>  // b.none
  412a24:	add	w8, w21, w20
  412a28:	add	w9, w22, w20
  412a2c:	add	w10, w26, w20
  412a30:	ldr	w24, [x19, w8, uxtw #2]
  412a34:	ldr	w27, [x19, w9, uxtw #2]
  412a38:	ldr	w28, [x19, w10, uxtw #2]
  412a3c:	add	w8, w25, w20
  412a40:	ldr	w23, [x19, w8, uxtw #2]
  412a44:	orr	w8, w27, w24
  412a48:	orr	w8, w8, w28
  412a4c:	orr	w8, w8, w23
  412a50:	cbz	w8, 412a14 <ferror@plt+0xe994>
  412a54:	ldur	w8, [x29, #-4]
  412a58:	cbnz	w8, 412a68 <ferror@plt+0xe9e8>
  412a5c:	cmp	x20, #0xfff
  412a60:	b.hi	4129f4 <ferror@plt+0xe974>  // b.pmore
  412a64:	b	412aa4 <ferror@plt+0xea24>
  412a68:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412a6c:	add	x0, x0, #0xc82
  412a70:	bl	414300 <ferror@plt+0x10280>
  412a74:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412a78:	add	x0, x0, #0xccf
  412a7c:	bl	414300 <ferror@plt+0x10280>
  412a80:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412a84:	add	x0, x0, #0xd1c
  412a88:	bl	414300 <ferror@plt+0x10280>
  412a8c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412a90:	add	x0, x0, #0xd69
  412a94:	bl	414300 <ferror@plt+0x10280>
  412a98:	stur	wzr, [x29, #-4]
  412a9c:	cmp	x20, #0xfff
  412aa0:	b.hi	4129f4 <ferror@plt+0xe974>  // b.pmore
  412aa4:	add	x8, x27, x24
  412aa8:	sub	x8, x8, x28
  412aac:	sub	x8, x8, x23
  412ab0:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412ab4:	mul	x6, x8, x20
  412ab8:	add	x0, x0, #0xdb6
  412abc:	mov	w1, w20
  412ac0:	mov	x2, x24
  412ac4:	mov	x3, x28
  412ac8:	mov	x4, x27
  412acc:	mov	x5, x23
  412ad0:	bl	414300 <ferror@plt+0x10280>
  412ad4:	b	412a14 <ferror@plt+0xe994>
  412ad8:	ldur	w8, [x29, #-4]
  412adc:	cbz	w8, 412aec <ferror@plt+0xea6c>
  412ae0:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412ae4:	add	x0, x0, #0xe1a
  412ae8:	bl	414300 <ferror@plt+0x10280>
  412aec:	ldp	x20, x19, [sp, #96]
  412af0:	ldp	x22, x21, [sp, #80]
  412af4:	ldp	x24, x23, [sp, #64]
  412af8:	ldp	x26, x25, [sp, #48]
  412afc:	ldp	x28, x27, [sp, #32]
  412b00:	ldp	x29, x30, [sp, #16]
  412b04:	add	sp, sp, #0x70
  412b08:	ret
  412b0c:	stp	x29, x30, [sp, #-32]!
  412b10:	str	x19, [sp, #16]
  412b14:	mov	x29, sp
  412b18:	bl	412c3c <ferror@plt+0xebbc>
  412b1c:	mov	x19, x0
  412b20:	cbnz	x0, 412b28 <ferror@plt+0xeaa8>
  412b24:	bl	4128a4 <ferror@plt+0xe824>
  412b28:	mov	x0, x19
  412b2c:	ldr	x19, [sp, #16]
  412b30:	ldp	x29, x30, [sp], #32
  412b34:	ret
  412b38:	stp	x29, x30, [sp, #-32]!
  412b3c:	str	x19, [sp, #16]
  412b40:	mov	x29, sp
  412b44:	bl	412c98 <ferror@plt+0xec18>
  412b48:	mov	x19, x0
  412b4c:	cbnz	x0, 412b54 <ferror@plt+0xead4>
  412b50:	bl	4128a4 <ferror@plt+0xe824>
  412b54:	mov	x0, x19
  412b58:	ldr	x19, [sp, #16]
  412b5c:	ldp	x29, x30, [sp], #32
  412b60:	ret
  412b64:	stp	x29, x30, [sp, #-32]!
  412b68:	ldur	x2, [x0, #-16]
  412b6c:	str	x19, [sp, #16]
  412b70:	mov	x19, x0
  412b74:	mov	x29, sp
  412b78:	cbz	x2, 412ba0 <ferror@plt+0xeb20>
  412b7c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412b80:	add	x0, x0, #0xe29
  412b84:	mov	x1, x19
  412b88:	bl	41281c <ferror@plt+0xe79c>
  412b8c:	ldur	x1, [x19, #-8]
  412b90:	mov	w0, wzr
  412b94:	mov	w2, wzr
  412b98:	bl	412d44 <ferror@plt+0xecc4>
  412b9c:	b	412bc0 <ferror@plt+0xeb40>
  412ba0:	ldur	x1, [x19, #-8]
  412ba4:	mov	w2, #0x1                   	// #1
  412ba8:	mov	w0, wzr
  412bac:	bl	412d44 <ferror@plt+0xecc4>
  412bb0:	ldur	x2, [x19, #-8]
  412bb4:	mov	w1, #0xaa                  	// #170
  412bb8:	mov	x0, x19
  412bbc:	bl	403950 <memset@plt>
  412bc0:	ldur	x8, [x19, #-16]
  412bc4:	add	x8, x8, #0x1
  412bc8:	stur	x8, [x19, #-16]
  412bcc:	ldr	x19, [sp, #16]
  412bd0:	ldp	x29, x30, [sp], #32
  412bd4:	ret
  412bd8:	stp	x29, x30, [sp, #-32]!
  412bdc:	stp	x20, x19, [sp, #16]
  412be0:	mul	x19, x1, x0
  412be4:	add	x1, x19, #0x10
  412be8:	mov	w0, #0x1                   	// #1
  412bec:	mov	x29, sp
  412bf0:	bl	4039c0 <calloc@plt>
  412bf4:	cbz	x0, 412c18 <ferror@plt+0xeb98>
  412bf8:	mov	x20, x0
  412bfc:	stp	xzr, x19, [x0]
  412c00:	mov	w0, #0x5                   	// #5
  412c04:	mov	w2, #0x1                   	// #1
  412c08:	mov	x1, x19
  412c0c:	bl	412d44 <ferror@plt+0xecc4>
  412c10:	add	x0, x20, #0x10
  412c14:	b	412c30 <ferror@plt+0xebb0>
  412c18:	mov	w0, #0x5                   	// #5
  412c1c:	mov	x1, x19
  412c20:	mov	w2, wzr
  412c24:	bl	412d44 <ferror@plt+0xecc4>
  412c28:	bl	4128a4 <ferror@plt+0xe824>
  412c2c:	mov	x0, xzr
  412c30:	ldp	x20, x19, [sp, #16]
  412c34:	ldp	x29, x30, [sp], #32
  412c38:	ret
  412c3c:	stp	x29, x30, [sp, #-32]!
  412c40:	stp	x20, x19, [sp, #16]
  412c44:	mov	x19, x0
  412c48:	add	x0, x0, #0x10
  412c4c:	mov	x29, sp
  412c50:	bl	403860 <malloc@plt>
  412c54:	cbz	x0, 412c78 <ferror@plt+0xebf8>
  412c58:	mov	x20, x0
  412c5c:	stp	xzr, x19, [x0]
  412c60:	mov	w0, #0x1                   	// #1
  412c64:	mov	w2, #0x1                   	// #1
  412c68:	mov	x1, x19
  412c6c:	bl	412d44 <ferror@plt+0xecc4>
  412c70:	add	x0, x20, #0x10
  412c74:	b	412c8c <ferror@plt+0xec0c>
  412c78:	mov	w0, #0x1                   	// #1
  412c7c:	mov	x1, x19
  412c80:	mov	w2, wzr
  412c84:	bl	412d44 <ferror@plt+0xecc4>
  412c88:	mov	x0, xzr
  412c8c:	ldp	x20, x19, [sp, #16]
  412c90:	ldp	x29, x30, [sp], #32
  412c94:	ret
  412c98:	stp	x29, x30, [sp, #-48]!
  412c9c:	stp	x20, x19, [sp, #32]
  412ca0:	mov	x19, x1
  412ca4:	mov	x20, x0
  412ca8:	sub	x8, x0, #0x10
  412cac:	str	x21, [sp, #16]
  412cb0:	mov	x29, sp
  412cb4:	cbz	x0, 412cd8 <ferror@plt+0xec58>
  412cb8:	ldr	x3, [x8]
  412cbc:	cbz	x3, 412cd8 <ferror@plt+0xec58>
  412cc0:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  412cc4:	add	x0, x0, #0xe5b
  412cc8:	mov	x1, x20
  412ccc:	mov	x2, x19
  412cd0:	bl	41281c <ferror@plt+0xe79c>
  412cd4:	b	412d20 <ferror@plt+0xeca0>
  412cd8:	cmp	x20, #0x0
  412cdc:	csel	x0, x8, xzr, ne  // ne = any
  412ce0:	add	x1, x19, #0x10
  412ce4:	bl	403a50 <realloc@plt>
  412ce8:	cbz	x0, 412d20 <ferror@plt+0xeca0>
  412cec:	mov	x21, x0
  412cf0:	cbz	x20, 412d04 <ferror@plt+0xec84>
  412cf4:	ldr	x1, [x21, #8]
  412cf8:	mov	w0, #0x2                   	// #2
  412cfc:	mov	w2, #0x1                   	// #1
  412d00:	bl	412d44 <ferror@plt+0xecc4>
  412d04:	mov	w0, #0x3                   	// #3
  412d08:	mov	w2, #0x1                   	// #1
  412d0c:	mov	x1, x19
  412d10:	stp	xzr, x19, [x21]
  412d14:	bl	412d44 <ferror@plt+0xecc4>
  412d18:	add	x0, x21, #0x10
  412d1c:	b	412d34 <ferror@plt+0xecb4>
  412d20:	mov	w0, #0x3                   	// #3
  412d24:	mov	x1, x19
  412d28:	mov	w2, wzr
  412d2c:	bl	412d44 <ferror@plt+0xecc4>
  412d30:	mov	x0, xzr
  412d34:	ldp	x20, x19, [sp, #32]
  412d38:	ldr	x21, [sp, #16]
  412d3c:	ldp	x29, x30, [sp], #48
  412d40:	ret
  412d44:	stp	x29, x30, [sp, #-48]!
  412d48:	stp	x20, x19, [sp, #32]
  412d4c:	mov	w20, w0
  412d50:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412d54:	add	x0, x0, #0xc68
  412d58:	stp	x22, x21, [sp, #16]
  412d5c:	mov	x29, sp
  412d60:	mov	w21, w2
  412d64:	mov	x19, x1
  412d68:	bl	42bad4 <ferror@plt+0x27a54>
  412d6c:	adrp	x22, 489000 <ferror@plt+0x84f80>
  412d70:	ldr	x8, [x22, #3208]
  412d74:	cbnz	x8, 412d8c <ferror@plt+0xed0c>
  412d78:	mov	w0, #0x8008                	// #32776
  412d7c:	mov	w1, #0x4                   	// #4
  412d80:	bl	4039c0 <calloc@plt>
  412d84:	str	x0, [x22, #3208]
  412d88:	cbz	x0, 412e04 <ferror@plt+0xed84>
  412d8c:	cmp	w21, #0x0
  412d90:	and	w9, w20, #0x3
  412d94:	cset	w10, ne  // ne = any
  412d98:	bfi	w9, w10, #2, #1
  412d9c:	ldr	x8, [x22, #3208]
  412da0:	bfi	w9, w9, #12, #3
  412da4:	add	w10, w9, #0x1, lsl #12
  412da8:	add	x9, x9, x19
  412dac:	cmp	x19, #0x1, lsl #12
  412db0:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  412db4:	lsl	x9, x9, #2
  412db8:	ldr	w10, [x8, x9]
  412dbc:	add	w10, w10, #0x1
  412dc0:	str	w10, [x8, x9]
  412dc4:	cbz	w21, 412e04 <ferror@plt+0xed84>
  412dc8:	tbnz	w20, #0, 412de0 <ferror@plt+0xed60>
  412dcc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412dd0:	ldr	x9, [x8, #3200]
  412dd4:	add	x9, x9, x19
  412dd8:	str	x9, [x8, #3200]
  412ddc:	b	412e04 <ferror@plt+0xed84>
  412de0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412de4:	ldr	x9, [x8, #3184]
  412de8:	add	x9, x9, x19
  412dec:	str	x9, [x8, #3184]
  412df0:	tbz	w20, #2, 412e04 <ferror@plt+0xed84>
  412df4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412df8:	ldr	x9, [x8, #3192]
  412dfc:	add	x9, x9, x19
  412e00:	str	x9, [x8, #3192]
  412e04:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412e08:	add	x0, x0, #0xc68
  412e0c:	bl	42bb84 <ferror@plt+0x27b04>
  412e10:	ldp	x20, x19, [sp, #32]
  412e14:	ldp	x22, x21, [sp, #16]
  412e18:	ldp	x29, x30, [sp], #48
  412e1c:	ret
  412e20:	stp	x29, x30, [sp, #-16]!
  412e24:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412e28:	ldrb	w8, [x8, #3216]
  412e2c:	mov	x29, sp
  412e30:	cmp	w8, #0x1
  412e34:	b.ne	412e40 <ferror@plt+0xedc0>  // b.any
  412e38:	mov	w0, #0x1                   	// #1
  412e3c:	bl	403560 <_exit@plt>
  412e40:	bl	403b30 <abort@plt>
  412e44:	stp	x29, x30, [sp, #-48]!
  412e48:	stp	x20, x19, [sp, #32]
  412e4c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  412e50:	mov	w8, #0xf9                  	// #249
  412e54:	add	x19, x19, #0xc98
  412e58:	and	w8, w0, w8
  412e5c:	mov	x0, x19
  412e60:	str	x21, [sp, #16]
  412e64:	mov	x29, sp
  412e68:	orr	w21, w8, #0x4
  412e6c:	bl	42bad4 <ferror@plt+0x27a54>
  412e70:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412e74:	ldr	w20, [x8, #2308]
  412e78:	mov	x0, x19
  412e7c:	str	w21, [x8, #2308]
  412e80:	bl	42bb84 <ferror@plt+0x27b04>
  412e84:	mov	w0, w20
  412e88:	ldp	x20, x19, [sp, #32]
  412e8c:	ldr	x21, [sp, #16]
  412e90:	ldp	x29, x30, [sp], #48
  412e94:	ret
  412e98:	stp	x29, x30, [sp, #-32]!
  412e9c:	adrp	x8, 478000 <ferror@plt+0x73f80>
  412ea0:	add	x8, x8, #0x5bf
  412ea4:	cmp	x0, #0x0
  412ea8:	stp	x20, x19, [sp, #16]
  412eac:	csel	x19, x8, x0, eq  // eq = none
  412eb0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412eb4:	and	w9, w1, #0xfffffff9
  412eb8:	add	x0, x0, #0xc98
  412ebc:	mov	x29, sp
  412ec0:	orr	w20, w9, #0x4
  412ec4:	bl	42bad4 <ferror@plt+0x27a54>
  412ec8:	mov	x0, x19
  412ecc:	bl	412f04 <ferror@plt+0xee84>
  412ed0:	cbnz	x0, 412edc <ferror@plt+0xee5c>
  412ed4:	mov	x0, x19
  412ed8:	bl	412f48 <ferror@plt+0xeec8>
  412edc:	ldr	w19, [x0, #8]
  412ee0:	str	w20, [x0, #8]
  412ee4:	bl	412f98 <ferror@plt+0xef18>
  412ee8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  412eec:	add	x0, x0, #0xc98
  412ef0:	bl	42bb84 <ferror@plt+0x27b04>
  412ef4:	mov	w0, w19
  412ef8:	ldp	x20, x19, [sp, #16]
  412efc:	ldp	x29, x30, [sp], #32
  412f00:	ret
  412f04:	stp	x29, x30, [sp, #-32]!
  412f08:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412f0c:	stp	x20, x19, [sp, #16]
  412f10:	ldr	x19, [x8, #3320]
  412f14:	mov	x29, sp
  412f18:	cbz	x19, 412f38 <ferror@plt+0xeeb8>
  412f1c:	mov	x20, x0
  412f20:	ldr	x0, [x19]
  412f24:	mov	x1, x20
  412f28:	bl	403bc0 <strcmp@plt>
  412f2c:	cbz	w0, 412f38 <ferror@plt+0xeeb8>
  412f30:	ldr	x19, [x19, #24]
  412f34:	cbnz	x19, 412f20 <ferror@plt+0xeea0>
  412f38:	mov	x0, x19
  412f3c:	ldp	x20, x19, [sp, #16]
  412f40:	ldp	x29, x30, [sp], #32
  412f44:	ret
  412f48:	stp	x29, x30, [sp, #-32]!
  412f4c:	stp	x20, x19, [sp, #16]
  412f50:	mov	x19, x0
  412f54:	mov	w0, #0x20                  	// #32
  412f58:	mov	x29, sp
  412f5c:	bl	412328 <ferror@plt+0xe2a8>
  412f60:	mov	x20, x0
  412f64:	mov	x0, x19
  412f68:	bl	41cea8 <ferror@plt+0x18e28>
  412f6c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412f70:	ldr	x9, [x8, #3320]
  412f74:	mov	w10, #0x5                   	// #5
  412f78:	str	x0, [x20]
  412f7c:	str	w10, [x20, #8]
  412f80:	stp	xzr, x9, [x20, #16]
  412f84:	str	x20, [x8, #3320]
  412f88:	mov	x0, x20
  412f8c:	ldp	x20, x19, [sp, #16]
  412f90:	ldp	x29, x30, [sp], #32
  412f94:	ret
  412f98:	stp	x29, x30, [sp, #-32]!
  412f9c:	ldr	w8, [x0, #8]
  412fa0:	str	x19, [sp, #16]
  412fa4:	mov	x29, sp
  412fa8:	cmp	w8, #0x5
  412fac:	b.ne	413018 <ferror@plt+0xef98>  // b.any
  412fb0:	ldr	x8, [x0, #16]
  412fb4:	mov	x19, x0
  412fb8:	cbnz	x8, 413018 <ferror@plt+0xef98>
  412fbc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  412fc0:	ldr	x8, [x8, #3320]
  412fc4:	cbz	x8, 413018 <ferror@plt+0xef98>
  412fc8:	cmp	x8, x19
  412fcc:	b.eq	412fe8 <ferror@plt+0xef68>  // b.none
  412fd0:	mov	x9, x8
  412fd4:	ldr	x8, [x8, #24]
  412fd8:	cbz	x8, 413018 <ferror@plt+0xef98>
  412fdc:	cmp	x8, x19
  412fe0:	b.ne	412fd0 <ferror@plt+0xef50>  // b.any
  412fe4:	b	412fec <ferror@plt+0xef6c>
  412fe8:	mov	x9, xzr
  412fec:	ldr	x8, [x19, #24]
  412ff0:	adrp	x11, 489000 <ferror@plt+0x84f80>
  412ff4:	add	x10, x9, #0x18
  412ff8:	add	x11, x11, #0xcf8
  412ffc:	cmp	x9, #0x0
  413000:	csel	x9, x11, x10, eq  // eq = none
  413004:	str	x8, [x9]
  413008:	ldr	x0, [x19]
  41300c:	bl	41249c <ferror@plt+0xe41c>
  413010:	mov	x0, x19
  413014:	bl	41249c <ferror@plt+0xe41c>
  413018:	ldr	x19, [sp, #16]
  41301c:	ldp	x29, x30, [sp], #32
  413020:	ret
  413024:	stp	x29, x30, [sp, #-64]!
  413028:	cmp	w1, #0x3
  41302c:	str	x23, [sp, #16]
  413030:	stp	x22, x21, [sp, #32]
  413034:	stp	x20, x19, [sp, #48]
  413038:	mov	x29, sp
  41303c:	b.ls	4130d4 <ferror@plt+0xf054>  // b.plast
  413040:	mov	x21, x2
  413044:	cbz	x2, 4130f0 <ferror@plt+0xf070>
  413048:	adrp	x8, 478000 <ferror@plt+0x73f80>
  41304c:	add	x8, x8, #0x5bf
  413050:	cmp	x0, #0x0
  413054:	csel	x23, x8, x0, eq  // eq = none
  413058:	mov	w0, #0x20                  	// #32
  41305c:	mov	x19, x3
  413060:	mov	w20, w1
  413064:	bl	412328 <ferror@plt+0xe2a8>
  413068:	mov	x22, x0
  41306c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  413070:	add	x0, x0, #0xc98
  413074:	bl	42bad4 <ferror@plt+0x27a54>
  413078:	mov	x0, x23
  41307c:	bl	412f04 <ferror@plt+0xee84>
  413080:	cbnz	x0, 41308c <ferror@plt+0xf00c>
  413084:	mov	x0, x23
  413088:	bl	412f48 <ferror@plt+0xeec8>
  41308c:	adrp	x23, 489000 <ferror@plt+0x84f80>
  413090:	ldr	w8, [x23, #3232]
  413094:	stp	x21, x19, [x22, #8]
  413098:	add	w8, w8, #0x1
  41309c:	str	w8, [x23, #3232]
  4130a0:	stp	w8, w20, [x22]
  4130a4:	ldr	x8, [x0, #16]
  4130a8:	str	x8, [x22, #24]
  4130ac:	str	x22, [x0, #16]
  4130b0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4130b4:	add	x0, x0, #0xc98
  4130b8:	bl	42bb84 <ferror@plt+0x27b04>
  4130bc:	ldr	w0, [x23, #3232]
  4130c0:	ldp	x20, x19, [sp, #48]
  4130c4:	ldp	x22, x21, [sp, #32]
  4130c8:	ldr	x23, [sp, #16]
  4130cc:	ldp	x29, x30, [sp], #64
  4130d0:	ret
  4130d4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4130d8:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4130dc:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  4130e0:	add	x0, x0, #0xb6
  4130e4:	add	x1, x1, #0xeb2
  4130e8:	add	x2, x2, #0xefd
  4130ec:	b	413108 <ferror@plt+0xf088>
  4130f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4130f4:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4130f8:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  4130fc:	add	x0, x0, #0xb6
  413100:	add	x1, x1, #0xeb2
  413104:	add	x2, x2, #0xf22
  413108:	bl	413114 <ferror@plt+0xf094>
  41310c:	mov	w0, wzr
  413110:	b	4130c0 <ferror@plt+0xf040>
  413114:	stp	x29, x30, [sp, #-16]!
  413118:	mov	x4, x2
  41311c:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  413120:	mov	x3, x1
  413124:	add	x2, x2, #0xfde
  413128:	mov	w1, #0x8                   	// #8
  41312c:	mov	x29, sp
  413130:	bl	413b5c <ferror@plt+0xfadc>
  413134:	ldp	x29, x30, [sp], #16
  413138:	ret
  41313c:	stp	x29, x30, [sp, #-48]!
  413140:	stp	x22, x21, [sp, #16]
  413144:	adrp	x21, 489000 <ferror@plt+0x84f80>
  413148:	add	x21, x21, #0xc98
  41314c:	stp	x20, x19, [sp, #32]
  413150:	mov	x20, x0
  413154:	mov	x0, x21
  413158:	mov	x29, sp
  41315c:	mov	x19, x1
  413160:	bl	42bad4 <ferror@plt+0x27a54>
  413164:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413168:	ldr	x22, [x8, #1896]
  41316c:	str	x20, [x8, #1896]
  413170:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413174:	mov	x0, x21
  413178:	str	x19, [x8, #3240]
  41317c:	bl	42bb84 <ferror@plt+0x27b04>
  413180:	mov	x0, x22
  413184:	ldp	x20, x19, [sp, #32]
  413188:	ldp	x22, x21, [sp, #16]
  41318c:	ldp	x29, x30, [sp], #48
  413190:	ret
  413194:	stp	x29, x30, [sp, #-48]!
  413198:	str	x21, [sp, #16]
  41319c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  4131a0:	add	x21, x21, #0xc98
  4131a4:	stp	x20, x19, [sp, #32]
  4131a8:	mov	x20, x0
  4131ac:	mov	x0, x21
  4131b0:	mov	x29, sp
  4131b4:	mov	x19, x1
  4131b8:	bl	42bad4 <ferror@plt+0x27a54>
  4131bc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4131c0:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4131c4:	mov	x0, x21
  4131c8:	str	x20, [x8, #3248]
  4131cc:	str	x19, [x9, #3256]
  4131d0:	bl	42bb84 <ferror@plt+0x27b04>
  4131d4:	ldp	x20, x19, [sp, #32]
  4131d8:	ldr	x21, [sp, #16]
  4131dc:	ldp	x29, x30, [sp], #48
  4131e0:	ret
  4131e4:	stp	x29, x30, [sp, #-48]!
  4131e8:	str	x21, [sp, #16]
  4131ec:	stp	x20, x19, [sp, #32]
  4131f0:	mov	x29, sp
  4131f4:	cbz	w1, 4132c4 <ferror@plt+0xf244>
  4131f8:	adrp	x8, 478000 <ferror@plt+0x73f80>
  4131fc:	add	x8, x8, #0x5bf
  413200:	cmp	x0, #0x0
  413204:	csel	x20, x8, x0, eq  // eq = none
  413208:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41320c:	add	x0, x0, #0xc98
  413210:	mov	w19, w1
  413214:	bl	42bad4 <ferror@plt+0x27a54>
  413218:	mov	x0, x20
  41321c:	bl	412f04 <ferror@plt+0xee84>
  413220:	cbz	x0, 413294 <ferror@plt+0xf214>
  413224:	mov	x8, x0
  413228:	ldr	x21, [x8, #16]!
  41322c:	cbz	x21, 413294 <ferror@plt+0xf214>
  413230:	ldr	w9, [x21]
  413234:	cmp	w9, w19
  413238:	b.ne	413244 <ferror@plt+0xf1c4>  // b.any
  41323c:	mov	x10, xzr
  413240:	b	413264 <ferror@plt+0xf1e4>
  413244:	mov	x9, x21
  413248:	ldr	x21, [x9, #24]
  41324c:	cbz	x21, 413294 <ferror@plt+0xf214>
  413250:	ldr	w10, [x21]
  413254:	cmp	w10, w19
  413258:	mov	x10, x9
  41325c:	mov	x9, x21
  413260:	b.ne	413248 <ferror@plt+0xf1c8>  // b.any
  413264:	ldr	x9, [x21, #24]
  413268:	add	x11, x10, #0x18
  41326c:	cmp	x10, #0x0
  413270:	csel	x8, x8, x11, eq  // eq = none
  413274:	str	x9, [x8]
  413278:	bl	412f98 <ferror@plt+0xef18>
  41327c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  413280:	add	x0, x0, #0xc98
  413284:	bl	42bb84 <ferror@plt+0x27b04>
  413288:	mov	x0, x21
  41328c:	bl	41249c <ferror@plt+0xe41c>
  413290:	b	4132b4 <ferror@plt+0xf234>
  413294:	adrp	x0, 489000 <ferror@plt+0x84f80>
  413298:	add	x0, x0, #0xc98
  41329c:	bl	42bb84 <ferror@plt+0x27b04>
  4132a0:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4132a4:	add	x1, x1, #0xfaa
  4132a8:	mov	w2, w19
  4132ac:	mov	x3, x20
  4132b0:	bl	4132e4 <ferror@plt+0xf264>
  4132b4:	ldp	x20, x19, [sp, #32]
  4132b8:	ldr	x21, [sp, #16]
  4132bc:	ldp	x29, x30, [sp], #48
  4132c0:	ret
  4132c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4132c8:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  4132cc:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  4132d0:	add	x0, x0, #0xb6
  4132d4:	add	x1, x1, #0xf33
  4132d8:	add	x2, x2, #0xf63
  4132dc:	bl	413114 <ferror@plt+0xf094>
  4132e0:	b	4132b4 <ferror@plt+0xf234>
  4132e4:	sub	sp, sp, #0x120
  4132e8:	stp	x29, x30, [sp, #256]
  4132ec:	add	x29, sp, #0x100
  4132f0:	mov	x8, #0xffffffffffffffc8    	// #-56
  4132f4:	mov	x9, sp
  4132f8:	sub	x10, x29, #0x78
  4132fc:	movk	x8, #0xff80, lsl #32
  413300:	add	x11, x29, #0x20
  413304:	add	x9, x9, #0x80
  413308:	add	x10, x10, #0x38
  41330c:	stp	x9, x8, [x29, #-16]
  413310:	stp	x11, x10, [x29, #-32]
  413314:	stp	x1, x2, [x29, #-120]
  413318:	stp	x3, x4, [x29, #-104]
  41331c:	stp	x5, x6, [x29, #-88]
  413320:	stur	x7, [x29, #-72]
  413324:	stp	q0, q1, [sp]
  413328:	ldp	q0, q1, [x29, #-32]
  41332c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  413330:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  413334:	add	x0, x0, #0xb6
  413338:	add	x2, x2, #0xf72
  41333c:	sub	x3, x29, #0x40
  413340:	mov	w1, #0x10                  	// #16
  413344:	str	x28, [sp, #272]
  413348:	stp	q2, q3, [sp, #32]
  41334c:	stp	q4, q5, [sp, #64]
  413350:	stp	q6, q7, [sp, #96]
  413354:	stp	q0, q1, [x29, #-64]
  413358:	bl	41336c <ferror@plt+0xf2ec>
  41335c:	ldr	x28, [sp, #272]
  413360:	ldp	x29, x30, [sp, #256]
  413364:	add	sp, sp, #0x120
  413368:	ret
  41336c:	sub	sp, sp, #0xc0
  413370:	stp	x22, x21, [sp, #160]
  413374:	ands	w21, w1, #0xfffffffc
  413378:	stp	x29, x30, [sp, #96]
  41337c:	stp	x28, x27, [sp, #112]
  413380:	stp	x26, x25, [sp, #128]
  413384:	stp	x24, x23, [sp, #144]
  413388:	stp	x20, x19, [sp, #176]
  41338c:	add	x29, sp, #0x60
  413390:	str	x0, [sp, #24]
  413394:	b.eq	413604 <ferror@plt+0xf584>  // b.none
  413398:	ldp	q1, q0, [x3]
  41339c:	mov	w23, w1
  4133a0:	add	x1, sp, #0x20
  4133a4:	mov	x0, x2
  4133a8:	stp	q1, q0, [sp, #32]
  4133ac:	bl	41d030 <ferror@plt+0x18fb0>
  4133b0:	adrp	x19, 489000 <ferror@plt+0x84f80>
  4133b4:	ldr	x1, [x19, #3264]
  4133b8:	str	x0, [sp, #16]
  4133bc:	cbz	x1, 413474 <ferror@plt+0xf3f4>
  4133c0:	ldr	x22, [x1]
  4133c4:	mov	x0, x1
  4133c8:	bl	41c72c <ferror@plt+0x186ac>
  4133cc:	str	x0, [x19, #3264]
  4133d0:	ldr	x0, [x22]
  4133d4:	ldr	x1, [sp, #24]
  4133d8:	bl	421e88 <ferror@plt+0x1de08>
  4133dc:	cbnz	w0, 413428 <ferror@plt+0xf3a8>
  4133e0:	ldr	w8, [x22, #8]
  4133e4:	bics	wzr, w8, w21
  4133e8:	b.ne	413428 <ferror@plt+0xf3a8>  // b.any
  4133ec:	ldr	x0, [x22, #16]
  4133f0:	ldr	x1, [sp, #16]
  4133f4:	bl	417de8 <ferror@plt+0x13d68>
  4133f8:	cbz	w0, 413428 <ferror@plt+0xf3a8>
  4133fc:	ldr	x0, [x22]
  413400:	bl	41249c <ferror@plt+0xe41c>
  413404:	ldr	x0, [x22, #16]
  413408:	bl	41249c <ferror@plt+0xe41c>
  41340c:	mov	x0, x22
  413410:	bl	41249c <ferror@plt+0xe41c>
  413414:	ldr	x0, [sp, #16]
  413418:	bl	41249c <ferror@plt+0xe41c>
  41341c:	mov	w8, wzr
  413420:	cbnz	w8, 413474 <ferror@plt+0xf3f4>
  413424:	b	413604 <ferror@plt+0xf584>
  413428:	ldr	w1, [x22, #8]
  41342c:	add	x0, sp, #0x20
  413430:	bl	41362c <ferror@plt+0xf5ac>
  413434:	ldr	x2, [x22, #16]
  413438:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  41343c:	add	x0, x0, #0xfba
  413440:	add	x1, sp, #0x20
  413444:	bl	41d06c <ferror@plt+0x18fec>
  413448:	mov	x22, x0
  41344c:	ldr	x0, [sp, #24]
  413450:	mov	w1, w21
  413454:	mov	x2, x22
  413458:	mov	x3, xzr
  41345c:	bl	4137b4 <ferror@plt+0xf734>
  413460:	mov	x0, x22
  413464:	bl	41249c <ferror@plt+0xe41c>
  413468:	orr	w21, w21, #0x2
  41346c:	mov	w8, #0x1                   	// #1
  413470:	cbz	w8, 413604 <ferror@plt+0xf584>
  413474:	sxtw	x21, w21
  413478:	mov	w1, #0xffffffff            	// #-1
  41347c:	mov	x0, x21
  413480:	bl	4139e0 <ferror@plt+0xf960>
  413484:	tbnz	w0, #31, 4135fc <ferror@plt+0xf57c>
  413488:	ldr	x9, [sp, #24]
  41348c:	and	w8, w23, #0x2
  413490:	str	w8, [sp, #12]
  413494:	adrp	x8, 478000 <ferror@plt+0x73f80>
  413498:	and	w20, w23, #0x1
  41349c:	add	x8, x8, #0x5bf
  4134a0:	cmp	x9, #0x0
  4134a4:	adrp	x23, 489000 <ferror@plt+0x84f80>
  4134a8:	adrp	x24, 489000 <ferror@plt+0x84f80>
  4134ac:	mov	w22, w0
  4134b0:	add	x23, x23, #0xc98
  4134b4:	add	x24, x24, #0xcc8
  4134b8:	csel	x25, x8, x9, eq  // eq = none
  4134bc:	b	4134e0 <ferror@plt+0xf460>
  4134c0:	and	x1, x26, #0xffffffff
  4134c4:	mov	x0, x24
  4134c8:	bl	42c1bc <ferror@plt+0x2813c>
  4134cc:	mov	x0, x21
  4134d0:	mov	w1, w22
  4134d4:	bl	4139e0 <ferror@plt+0xf960>
  4134d8:	mov	w22, w0
  4134dc:	tbnz	w0, #31, 4135fc <ferror@plt+0xf57c>
  4134e0:	mov	w8, #0x1                   	// #1
  4134e4:	lsl	w8, w8, w22
  4134e8:	tst	w8, w21
  4134ec:	b.eq	4134cc <ferror@plt+0xf44c>  // b.none
  4134f0:	ldr	w9, [sp, #12]
  4134f4:	mov	x0, x23
  4134f8:	str	xzr, [sp, #32]
  4134fc:	orr	w19, w8, w9
  413500:	bl	42bad4 <ferror@plt+0x27a54>
  413504:	mov	x0, x24
  413508:	bl	42c14c <ferror@plt+0x280cc>
  41350c:	mov	x26, x0
  413510:	mov	x0, x25
  413514:	bl	412f04 <ferror@plt+0xee84>
  413518:	cmp	w26, #0x0
  41351c:	csinc	w8, w20, wzr, eq  // eq = none
  413520:	orr	w8, w19, w8
  413524:	cbz	x0, 413530 <ferror@plt+0xf4b0>
  413528:	ldr	w9, [x0, #8]
  41352c:	b	413534 <ferror@plt+0xf4b4>
  413530:	mov	w9, #0x5                   	// #5
  413534:	adrp	x10, 489000 <ferror@plt+0x84f80>
  413538:	ldr	w10, [x10, #2308]
  41353c:	adrp	x28, 413000 <ferror@plt+0xef80>
  413540:	add	x19, x26, #0x1
  413544:	add	x28, x28, #0xa0c
  413548:	orr	w9, w10, w9
  41354c:	orr	w10, w8, #0x2
  413550:	tst	w9, w8
  413554:	csel	w27, w8, w10, eq  // eq = none
  413558:	tbnz	w27, #0, 41356c <ferror@plt+0xf4ec>
  41355c:	add	x2, sp, #0x20
  413560:	mov	w1, w27
  413564:	bl	413b00 <ferror@plt+0xfa80>
  413568:	mov	x28, x0
  41356c:	mov	x0, x23
  413570:	bl	42bb84 <ferror@plt+0x27b04>
  413574:	and	x1, x19, #0xffffffff
  413578:	mov	x0, x24
  41357c:	bl	42c1bc <ferror@plt+0x2813c>
  413580:	ldp	x0, x3, [sp, #24]
  413584:	ldr	x2, [sp, #16]
  413588:	mov	w1, w27
  41358c:	blr	x28
  413590:	and	w8, w27, #0x6
  413594:	cmp	w8, #0x2
  413598:	b.ne	4135cc <ferror@plt+0xf54c>  // b.any
  41359c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4135a0:	ldr	x8, [x8, #3248]
  4135a4:	cbz	x8, 4135c4 <ferror@plt+0xf544>
  4135a8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4135ac:	ldr	x3, [x9, #3256]
  4135b0:	ldp	x2, x0, [sp, #16]
  4135b4:	mov	w1, w27
  4135b8:	blr	x8
  4135bc:	cmp	w0, #0x0
  4135c0:	cset	w8, eq  // eq = none
  4135c4:	cbz	w8, 4135d4 <ferror@plt+0xf554>
  4135c8:	b	4135e4 <ferror@plt+0xf564>
  4135cc:	mov	w8, wzr
  4135d0:	cbnz	w8, 4135e4 <ferror@plt+0xf564>
  4135d4:	tbz	w27, #1, 4135e4 <ferror@plt+0xf564>
  4135d8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4135dc:	ldrb	w9, [x9, #3216]
  4135e0:	cbnz	w9, 413624 <ferror@plt+0xf5a4>
  4135e4:	tbz	w27, #1, 4134c0 <ferror@plt+0xf440>
  4135e8:	cbnz	w8, 4134c0 <ferror@plt+0xf440>
  4135ec:	tbnz	w27, #0, 413628 <ferror@plt+0xf5a8>
  4135f0:	mov	w0, #0x5                   	// #5
  4135f4:	bl	4035d0 <raise@plt>
  4135f8:	b	4134c0 <ferror@plt+0xf440>
  4135fc:	ldr	x0, [sp, #16]
  413600:	bl	41249c <ferror@plt+0xe41c>
  413604:	ldp	x20, x19, [sp, #176]
  413608:	ldp	x22, x21, [sp, #160]
  41360c:	ldp	x24, x23, [sp, #144]
  413610:	ldp	x26, x25, [sp, #128]
  413614:	ldp	x28, x27, [sp, #112]
  413618:	ldp	x29, x30, [sp, #96]
  41361c:	add	sp, sp, #0xc0
  413620:	ret
  413624:	bl	412e20 <ferror@plt+0xeda0>
  413628:	bl	403b30 <abort@plt>
  41362c:	stp	x29, x30, [sp, #-48]!
  413630:	and	w8, w1, #0xfffffffc
  413634:	sub	w9, w8, #0x4
  413638:	stp	x20, x19, [sp, #32]
  41363c:	mov	w20, w1
  413640:	cmp	w9, #0x1c
  413644:	mov	x19, x0
  413648:	str	x21, [sp, #16]
  41364c:	mov	x29, sp
  413650:	b.hi	41368c <ferror@plt+0xf60c>  // b.pmore
  413654:	adrp	x10, 43b000 <ferror@plt+0x36f80>
  413658:	add	x10, x10, #0xe95
  41365c:	adr	x11, 41366c <ferror@plt+0xf5ec>
  413660:	ldrb	w12, [x10, x9]
  413664:	add	x11, x11, x12, lsl #2
  413668:	br	x11
  41366c:	mov	w9, #0x5245                	// #21061
  413670:	mov	w8, #0x52                  	// #82
  413674:	movk	w9, #0x4f52, lsl #16
  413678:	mov	w21, wzr
  41367c:	strh	w8, [x19, #4]
  413680:	str	w9, [x19]
  413684:	tbz	w20, #0, 41377c <ferror@plt+0xf6fc>
  413688:	b	413754 <ferror@plt+0xf6d4>
  41368c:	cmp	w8, #0x40
  413690:	b.eq	413730 <ferror@plt+0xf6b0>  // b.none
  413694:	cmp	w8, #0x80
  413698:	b.ne	4136b4 <ferror@plt+0xf634>  // b.any
  41369c:	mov	w9, #0x4544                	// #17732
  4136a0:	mov	w8, #0x47                  	// #71
  4136a4:	movk	w9, #0x5542, lsl #16
  4136a8:	strh	w8, [x19, #4]
  4136ac:	str	w9, [x19]
  4136b0:	b	41374c <ferror@plt+0xf6cc>
  4136b4:	cbz	w20, 413740 <ferror@plt+0xf6c0>
  4136b8:	mov	w9, #0x4f4c                	// #20300
  4136bc:	mov	x0, x19
  4136c0:	movk	w9, #0x2d47, lsl #16
  4136c4:	strb	wzr, [x0, #4]!
  4136c8:	sxtw	x1, w8
  4136cc:	mov	w2, #0x10                  	// #16
  4136d0:	str	w9, [x19]
  4136d4:	bl	413e58 <ferror@plt+0xfdd8>
  4136d8:	b	41374c <ferror@plt+0xf6cc>
  4136dc:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  4136e0:	add	x8, x8, #0x18a
  4136e4:	ldr	x8, [x8]
  4136e8:	mov	w21, wzr
  4136ec:	strb	wzr, [x19, #8]
  4136f0:	str	x8, [x19]
  4136f4:	tbz	w20, #0, 41377c <ferror@plt+0xf6fc>
  4136f8:	b	413754 <ferror@plt+0xf6d4>
  4136fc:	mov	x8, #0x4157                	// #16727
  413700:	movk	x8, #0x4e52, lsl #16
  413704:	movk	x8, #0x4e49, lsl #32
  413708:	movk	x8, #0x47, lsl #48
  41370c:	b	413720 <ferror@plt+0xf6a0>
  413710:	mov	x8, #0x654d                	// #25933
  413714:	movk	x8, #0x7373, lsl #16
  413718:	movk	x8, #0x6761, lsl #32
  41371c:	movk	x8, #0x65, lsl #48
  413720:	mov	w21, wzr
  413724:	str	x8, [x19]
  413728:	tbz	w20, #0, 41377c <ferror@plt+0xf6fc>
  41372c:	b	413754 <ferror@plt+0xf6d4>
  413730:	mov	w8, #0x4e49                	// #20041
  413734:	strb	wzr, [x19, #4]
  413738:	movk	w8, #0x4f46, lsl #16
  41373c:	b	413748 <ferror@plt+0xf6c8>
  413740:	mov	w8, #0x4f4c                	// #20300
  413744:	movk	w8, #0x47, lsl #16
  413748:	str	w8, [x19]
  41374c:	mov	w21, #0x1                   	// #1
  413750:	tbz	w20, #0, 41377c <ferror@plt+0xf6fc>
  413754:	mov	x0, x19
  413758:	bl	403590 <strlen@plt>
  41375c:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  413760:	add	x8, x8, #0x19d
  413764:	ldr	x8, [x8]
  413768:	mov	w10, #0x6465                	// #25701
  41376c:	add	x9, x19, x0
  413770:	movk	w10, #0x29, lsl #16
  413774:	str	x8, [x9]
  413778:	str	w10, [x9, #8]
  41377c:	tst	w20, #0x1c
  413780:	b.eq	413798 <ferror@plt+0xf718>  // b.none
  413784:	mov	x0, x19
  413788:	bl	403590 <strlen@plt>
  41378c:	mov	w8, #0x2a20                	// #10784
  413790:	movk	w8, #0x2a, lsl #16
  413794:	str	w8, [x19, x0]
  413798:	cmp	w21, #0x0
  41379c:	ldp	x20, x19, [sp, #32]
  4137a0:	ldr	x21, [sp, #16]
  4137a4:	mov	w8, #0x1                   	// #1
  4137a8:	cinc	w0, w8, eq  // eq = none
  4137ac:	ldp	x29, x30, [sp], #48
  4137b0:	ret
  4137b4:	sub	sp, sp, #0x80
  4137b8:	mov	w8, #0xffffff3c            	// #-196
  4137bc:	str	x23, [sp, #80]
  4137c0:	stp	x22, x21, [sp, #96]
  4137c4:	mov	x21, x2
  4137c8:	mov	w23, w1
  4137cc:	tst	w1, w8
  4137d0:	mov	x22, x0
  4137d4:	stp	x29, x30, [sp, #64]
  4137d8:	stp	x20, x19, [sp, #112]
  4137dc:	add	x29, sp, #0x40
  4137e0:	b.eq	4138d4 <ferror@plt+0xf854>  // b.none
  4137e4:	tbnz	w23, #0, 41391c <ferror@plt+0xf89c>
  4137e8:	add	x0, sp, #0x4
  4137ec:	mov	w1, w23
  4137f0:	bl	41362c <ferror@plt+0xf5ac>
  4137f4:	mov	w19, w0
  4137f8:	mov	x0, xzr
  4137fc:	bl	41f020 <ferror@plt+0x1afa0>
  413800:	tst	w23, #0x1c
  413804:	mov	x20, x0
  413808:	b.eq	41381c <ferror@plt+0xf79c>  // b.none
  41380c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413810:	add	x1, x1, #0x574
  413814:	mov	x0, x20
  413818:	bl	41f38c <ferror@plt+0x1b30c>
  41381c:	cbnz	x22, 413830 <ferror@plt+0xf7b0>
  413820:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413824:	add	x1, x1, #0x105
  413828:	mov	x0, x20
  41382c:	bl	41f38c <ferror@plt+0x1b30c>
  413830:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413834:	ldr	w8, [x8, #2304]
  413838:	bic	w8, w23, w8
  41383c:	tst	w8, #0xfffffffc
  413840:	b.ne	41386c <ferror@plt+0xf7ec>  // b.any
  413844:	bl	429f24 <ferror@plt+0x25ea4>
  413848:	mov	x23, x0
  41384c:	bl	403830 <getpid@plt>
  413850:	sxtw	x3, w0
  413854:	cbz	x23, 4139c4 <ferror@plt+0xf944>
  413858:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41385c:	add	x1, x1, #0x134
  413860:	mov	x0, x20
  413864:	mov	x2, x23
  413868:	bl	420394 <ferror@plt+0x1c314>
  41386c:	cbz	x22, 413888 <ferror@plt+0xf808>
  413870:	mov	x0, x20
  413874:	mov	x1, x22
  413878:	bl	41f38c <ferror@plt+0x1b30c>
  41387c:	mov	w1, #0x2d                  	// #45
  413880:	mov	x0, x20
  413884:	bl	413f5c <ferror@plt+0xfedc>
  413888:	add	x1, sp, #0x4
  41388c:	mov	x0, x20
  413890:	bl	41f38c <ferror@plt+0x1b30c>
  413894:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  413898:	add	x1, x1, #0x4c9
  41389c:	mov	x0, x20
  4138a0:	bl	41f38c <ferror@plt+0x1b30c>
  4138a4:	cbz	x21, 413930 <ferror@plt+0xf8b0>
  4138a8:	mov	x0, x21
  4138ac:	bl	41f020 <ferror@plt+0x1afa0>
  4138b0:	mov	x21, x0
  4138b4:	bl	413fa4 <ferror@plt+0xff24>
  4138b8:	add	x0, x29, #0x18
  4138bc:	bl	430650 <ferror@plt+0x2c5d0>
  4138c0:	ldr	x1, [x21]
  4138c4:	cbz	w0, 413944 <ferror@plt+0xf8c4>
  4138c8:	mov	x0, x20
  4138cc:	bl	41f38c <ferror@plt+0x1b30c>
  4138d0:	b	41396c <ferror@plt+0xf8ec>
  4138d4:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4138d8:	add	x0, x0, #0x113
  4138dc:	bl	409104 <ferror@plt+0x5084>
  4138e0:	tst	w23, #0xc0
  4138e4:	b.eq	4139ac <ferror@plt+0xf92c>  // b.none
  4138e8:	mov	x19, x0
  4138ec:	cbz	x0, 4139ac <ferror@plt+0xf92c>
  4138f0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4138f4:	add	x1, x1, #0x58e
  4138f8:	mov	x0, x19
  4138fc:	bl	403bc0 <strcmp@plt>
  413900:	cbz	w0, 4137e4 <ferror@plt+0xf764>
  413904:	cbz	x22, 4139ac <ferror@plt+0xf92c>
  413908:	mov	x0, x19
  41390c:	mov	x1, x22
  413910:	bl	403ed0 <strstr@plt>
  413914:	cbnz	x0, 4137e4 <ferror@plt+0xf764>
  413918:	b	4139ac <ferror@plt+0xf92c>
  41391c:	mov	x0, x22
  413920:	mov	w1, w23
  413924:	mov	x2, x21
  413928:	bl	413a0c <ferror@plt+0xf98c>
  41392c:	b	4139ac <ferror@plt+0xf92c>
  413930:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413934:	add	x1, x1, #0xf5
  413938:	mov	x0, x20
  41393c:	bl	41f38c <ferror@plt+0x1b30c>
  413940:	b	413978 <ferror@plt+0xf8f8>
  413944:	ldr	x8, [x29, #24]
  413948:	mov	x0, x1
  41394c:	mov	x1, x8
  413950:	bl	414134 <ferror@plt+0x100b4>
  413954:	mov	x22, x0
  413958:	mov	x0, x20
  41395c:	mov	x1, x22
  413960:	bl	41f38c <ferror@plt+0x1b30c>
  413964:	mov	x0, x22
  413968:	bl	41249c <ferror@plt+0xe41c>
  41396c:	mov	w1, #0x1                   	// #1
  413970:	mov	x0, x21
  413974:	bl	41f170 <ferror@plt+0x1b0f0>
  413978:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41397c:	add	x1, x1, #0x574
  413980:	mov	x0, x20
  413984:	bl	41f38c <ferror@plt+0x1b30c>
  413988:	mov	x0, x20
  41398c:	mov	w1, wzr
  413990:	bl	41f170 <ferror@plt+0x1b0f0>
  413994:	mov	x20, x0
  413998:	mov	w0, w19
  41399c:	mov	x1, x20
  4139a0:	bl	413f0c <ferror@plt+0xfe8c>
  4139a4:	mov	x0, x20
  4139a8:	bl	41249c <ferror@plt+0xe41c>
  4139ac:	ldp	x20, x19, [sp, #112]
  4139b0:	ldp	x22, x21, [sp, #96]
  4139b4:	ldr	x23, [sp, #80]
  4139b8:	ldp	x29, x30, [sp, #64]
  4139bc:	add	sp, sp, #0x80
  4139c0:	ret
  4139c4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4139c8:	add	x1, x1, #0x124
  4139cc:	mov	x0, x20
  4139d0:	mov	x2, x3
  4139d4:	bl	420394 <ferror@plt+0x1c314>
  4139d8:	cbnz	x22, 413870 <ferror@plt+0xf7f0>
  4139dc:	b	413888 <ferror@plt+0xf808>
  4139e0:	cmp	w1, #0x40
  4139e4:	mov	w9, #0x40                  	// #64
  4139e8:	mov	x8, x0
  4139ec:	csel	w0, w1, w9, cc  // cc = lo, ul, last
  4139f0:	subs	x0, x0, #0x1
  4139f4:	b.lt	413a04 <ferror@plt+0xf984>  // b.tstop
  4139f8:	lsr	x9, x8, x0
  4139fc:	tbz	w9, #0, 4139f0 <ferror@plt+0xf970>
  413a00:	ret
  413a04:	mov	w0, #0xffffffff            	// #-1
  413a08:	ret
  413a0c:	sub	sp, sp, #0x90
  413a10:	str	x21, [sp, #112]
  413a14:	mov	x21, x0
  413a18:	add	x0, sp, #0x24
  413a1c:	stp	x29, x30, [sp, #96]
  413a20:	stp	x20, x19, [sp, #128]
  413a24:	add	x29, sp, #0x60
  413a28:	mov	x20, x2
  413a2c:	bl	41362c <ferror@plt+0xf5ac>
  413a30:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  413a34:	add	x8, x8, #0xf5
  413a38:	cmp	x20, #0x0
  413a3c:	mov	w19, w0
  413a40:	csel	x20, x8, x20, eq  // eq = none
  413a44:	bl	403830 <getpid@plt>
  413a48:	sxtw	x1, w0
  413a4c:	add	x0, sp, #0x8
  413a50:	mov	w2, #0xa                   	// #10
  413a54:	bl	413e58 <ferror@plt+0xfdd8>
  413a58:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  413a5c:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  413a60:	add	x8, x8, #0x104
  413a64:	add	x9, x9, #0x574
  413a68:	cmp	x21, #0x0
  413a6c:	csel	x1, x9, x8, ne  // ne = any
  413a70:	mov	w0, w19
  413a74:	bl	413f0c <ferror@plt+0xfe8c>
  413a78:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413a7c:	add	x1, x1, #0x109
  413a80:	mov	w0, w19
  413a84:	bl	413f0c <ferror@plt+0xfe8c>
  413a88:	add	x1, sp, #0x8
  413a8c:	mov	w0, w19
  413a90:	bl	413f0c <ferror@plt+0xfe8c>
  413a94:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  413a98:	add	x1, x1, #0x4c8
  413a9c:	mov	w0, w19
  413aa0:	bl	413f0c <ferror@plt+0xfe8c>
  413aa4:	cbz	x21, 413ac4 <ferror@plt+0xfa44>
  413aa8:	mov	w0, w19
  413aac:	mov	x1, x21
  413ab0:	bl	413f0c <ferror@plt+0xfe8c>
  413ab4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413ab8:	add	x1, x1, #0xb1a
  413abc:	mov	w0, w19
  413ac0:	bl	413f0c <ferror@plt+0xfe8c>
  413ac4:	add	x1, sp, #0x24
  413ac8:	mov	w0, w19
  413acc:	bl	413f0c <ferror@plt+0xfe8c>
  413ad0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  413ad4:	add	x1, x1, #0x4c9
  413ad8:	mov	w0, w19
  413adc:	bl	413f0c <ferror@plt+0xfe8c>
  413ae0:	mov	w0, w19
  413ae4:	mov	x1, x20
  413ae8:	bl	413f0c <ferror@plt+0xfe8c>
  413aec:	ldp	x20, x19, [sp, #128]
  413af0:	ldr	x21, [sp, #112]
  413af4:	ldp	x29, x30, [sp, #96]
  413af8:	add	sp, sp, #0x90
  413afc:	ret
  413b00:	cbz	x0, 413b2c <ferror@plt+0xfaac>
  413b04:	cbz	w1, 413b2c <ferror@plt+0xfaac>
  413b08:	ldr	x8, [x0, #16]
  413b0c:	cbz	x8, 413b24 <ferror@plt+0xfaa4>
  413b10:	ldr	w9, [x8, #4]
  413b14:	bics	wzr, w1, w9
  413b18:	b.eq	413b44 <ferror@plt+0xfac4>  // b.none
  413b1c:	ldr	x8, [x8, #24]
  413b20:	cbnz	x8, 413b10 <ferror@plt+0xfa90>
  413b24:	mov	w8, #0x1                   	// #1
  413b28:	cbz	w8, 413b40 <ferror@plt+0xfac0>
  413b2c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413b30:	ldr	x8, [x8, #3240]
  413b34:	str	x8, [x2]
  413b38:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413b3c:	ldr	x0, [x8, #1896]
  413b40:	ret
  413b44:	ldr	x9, [x8, #16]
  413b48:	str	x9, [x2]
  413b4c:	ldr	x0, [x8, #8]
  413b50:	mov	w8, wzr
  413b54:	cbnz	w8, 413b2c <ferror@plt+0xfaac>
  413b58:	b	413b40 <ferror@plt+0xfac0>
  413b5c:	sub	sp, sp, #0x100
  413b60:	stp	x29, x30, [sp, #240]
  413b64:	add	x29, sp, #0xf0
  413b68:	mov	x8, #0xffffffffffffffd8    	// #-40
  413b6c:	mov	x9, sp
  413b70:	sub	x10, x29, #0x68
  413b74:	movk	x8, #0xff80, lsl #32
  413b78:	add	x11, x29, #0x10
  413b7c:	add	x9, x9, #0x80
  413b80:	add	x10, x10, #0x28
  413b84:	stp	x9, x8, [x29, #-16]
  413b88:	stp	x11, x10, [x29, #-32]
  413b8c:	stp	x3, x4, [x29, #-104]
  413b90:	stp	x5, x6, [x29, #-88]
  413b94:	stur	x7, [x29, #-72]
  413b98:	stp	q1, q2, [sp, #16]
  413b9c:	str	q0, [sp]
  413ba0:	ldp	q0, q1, [x29, #-32]
  413ba4:	sub	x3, x29, #0x40
  413ba8:	stp	q3, q4, [sp, #48]
  413bac:	stp	q5, q6, [sp, #80]
  413bb0:	str	q7, [sp, #112]
  413bb4:	stp	q0, q1, [x29, #-64]
  413bb8:	bl	41336c <ferror@plt+0xf2ec>
  413bbc:	ldp	x29, x30, [sp, #240]
  413bc0:	add	sp, sp, #0x100
  413bc4:	ret
  413bc8:	sub	sp, sp, #0x70
  413bcc:	stp	x20, x19, [sp, #96]
  413bd0:	mov	x20, x3
  413bd4:	mov	w3, w2
  413bd8:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  413bdc:	stp	x22, x21, [sp, #80]
  413be0:	mov	x21, x1
  413be4:	mov	x19, x0
  413be8:	add	x2, x2, #0xff8
  413bec:	add	x0, sp, #0x20
  413bf0:	mov	w1, #0x20                  	// #32
  413bf4:	stp	x29, x30, [sp, #64]
  413bf8:	add	x29, sp, #0x40
  413bfc:	mov	x22, x4
  413c00:	bl	42b32c <ferror@plt+0x272ac>
  413c04:	ldrb	w8, [x20]
  413c08:	adrp	x9, 43b000 <ferror@plt+0x36f80>
  413c0c:	adrp	x10, 478000 <ferror@plt+0x73f80>
  413c10:	add	x9, x9, #0xffc
  413c14:	add	x10, x10, #0x5bf
  413c18:	cmp	w8, #0x0
  413c1c:	csel	x6, x10, x9, eq  // eq = none
  413c20:	cbz	x22, 413c5c <ferror@plt+0xfbdc>
  413c24:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  413c28:	add	x8, x8, #0xa8d
  413c2c:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  413c30:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  413c34:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  413c38:	adrp	x7, 43b000 <ferror@plt+0x36f80>
  413c3c:	add	x0, x0, #0x15
  413c40:	add	x2, x2, #0xffc
  413c44:	add	x4, x4, #0xffb
  413c48:	add	x7, x7, #0xffe
  413c4c:	stp	x22, x8, [sp]
  413c50:	add	x3, sp, #0x20
  413c54:	str	xzr, [sp, #16]
  413c58:	b	413c8c <ferror@plt+0xfc0c>
  413c5c:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  413c60:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  413c64:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  413c68:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  413c6c:	adrp	x7, 43c000 <ferror@plt+0x37f80>
  413c70:	add	x8, x8, #0x17
  413c74:	add	x0, x0, #0x15
  413c78:	add	x2, x2, #0xffc
  413c7c:	add	x4, x4, #0xffb
  413c80:	add	x7, x7, #0x107
  413c84:	add	x3, sp, #0x20
  413c88:	stp	x8, xzr, [sp]
  413c8c:	mov	x1, x21
  413c90:	mov	x5, x20
  413c94:	bl	41d0e0 <ferror@plt+0x19060>
  413c98:	mov	x20, x0
  413c9c:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  413ca0:	add	x2, x2, #0x1c
  413ca4:	mov	w1, #0x10                  	// #16
  413ca8:	mov	x0, x19
  413cac:	mov	x3, x20
  413cb0:	bl	413b5c <ferror@plt+0xfadc>
  413cb4:	mov	x0, x20
  413cb8:	bl	41249c <ferror@plt+0xe41c>
  413cbc:	ldp	x20, x19, [sp, #96]
  413cc0:	ldp	x22, x21, [sp, #80]
  413cc4:	ldp	x29, x30, [sp, #64]
  413cc8:	add	sp, sp, #0x70
  413ccc:	ret
  413cd0:	stp	x29, x30, [sp, #-16]!
  413cd4:	mov	x6, x4
  413cd8:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  413cdc:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  413ce0:	add	x8, x8, #0x32
  413ce4:	add	x9, x9, #0x60
  413ce8:	cmp	x6, #0x0
  413cec:	mov	x5, x3
  413cf0:	mov	w4, w2
  413cf4:	mov	x3, x1
  413cf8:	csel	x2, x9, x8, eq  // eq = none
  413cfc:	mov	w1, #0x4                   	// #4
  413d00:	mov	x29, sp
  413d04:	bl	413b5c <ferror@plt+0xfadc>
  413d08:	bl	412e20 <ferror@plt+0xeda0>
  413d0c:	stp	x29, x30, [sp, #-48]!
  413d10:	stp	x22, x21, [sp, #16]
  413d14:	stp	x20, x19, [sp, #32]
  413d18:	mov	x29, sp
  413d1c:	cbz	w1, 413d80 <ferror@plt+0xfd00>
  413d20:	mov	x19, x2
  413d24:	cbz	x2, 413da0 <ferror@plt+0xfd20>
  413d28:	mov	x21, x0
  413d2c:	mov	w0, #0x18                  	// #24
  413d30:	mov	w20, w1
  413d34:	bl	412328 <ferror@plt+0xe2a8>
  413d38:	mov	x22, x0
  413d3c:	mov	x0, x21
  413d40:	bl	41cea8 <ferror@plt+0x18e28>
  413d44:	str	x0, [x22]
  413d48:	mov	x0, x19
  413d4c:	str	w20, [x22, #8]
  413d50:	bl	41cea8 <ferror@plt+0x18e28>
  413d54:	adrp	x19, 489000 <ferror@plt+0x84f80>
  413d58:	ldr	x8, [x19, #3264]
  413d5c:	str	x0, [x22, #16]
  413d60:	mov	x1, x22
  413d64:	mov	x0, x8
  413d68:	bl	41c384 <ferror@plt+0x18304>
  413d6c:	str	x0, [x19, #3264]
  413d70:	ldp	x20, x19, [sp, #32]
  413d74:	ldp	x22, x21, [sp, #16]
  413d78:	ldp	x29, x30, [sp], #48
  413d7c:	ret
  413d80:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  413d84:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413d88:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  413d8c:	add	x0, x0, #0xb6
  413d90:	add	x1, x1, #0x8d
  413d94:	add	x2, x2, #0xd6
  413d98:	bl	413114 <ferror@plt+0xf094>
  413d9c:	b	413d70 <ferror@plt+0xfcf0>
  413da0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  413da4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  413da8:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  413dac:	add	x0, x0, #0xb6
  413db0:	add	x1, x1, #0x8d
  413db4:	add	x2, x2, #0xe5
  413db8:	bl	413114 <ferror@plt+0xf094>
  413dbc:	b	413d70 <ferror@plt+0xfcf0>
  413dc0:	sub	sp, sp, #0x80
  413dc4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  413dc8:	ldr	x9, [x8, #3264]
  413dcc:	stp	x29, x30, [sp, #64]
  413dd0:	str	x23, [sp, #80]
  413dd4:	stp	x22, x21, [sp, #96]
  413dd8:	stp	x20, x19, [sp, #112]
  413ddc:	add	x29, sp, #0x40
  413de0:	cbz	x9, 413e40 <ferror@plt+0xfdc0>
  413de4:	ldr	x8, [x8, #3264]
  413de8:	mov	x21, x1
  413dec:	mov	x22, x0
  413df0:	add	x0, sp, #0x4
  413df4:	ldr	x23, [x8]
  413df8:	mov	x19, x3
  413dfc:	mov	w20, w2
  413e00:	ldr	w1, [x23, #8]
  413e04:	bl	41362c <ferror@plt+0xf5ac>
  413e08:	ldr	x2, [x23, #16]
  413e0c:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  413e10:	add	x0, x0, #0xfba
  413e14:	add	x1, sp, #0x4
  413e18:	bl	41d06c <ferror@plt+0x18fec>
  413e1c:	mov	x23, x0
  413e20:	mov	x0, x22
  413e24:	mov	x1, x21
  413e28:	mov	w2, w20
  413e2c:	mov	x3, x19
  413e30:	mov	x4, x23
  413e34:	bl	422570 <ferror@plt+0x1e4f0>
  413e38:	mov	x0, x23
  413e3c:	bl	41249c <ferror@plt+0xe41c>
  413e40:	ldp	x20, x19, [sp, #112]
  413e44:	ldp	x22, x21, [sp, #96]
  413e48:	ldr	x23, [sp, #80]
  413e4c:	ldp	x29, x30, [sp, #64]
  413e50:	add	sp, sp, #0x80
  413e54:	ret
  413e58:	cmp	w2, #0x10
  413e5c:	b.eq	413e68 <ferror@plt+0xfde8>  // b.none
  413e60:	cmp	w2, #0xa
  413e64:	b.ne	413f04 <ferror@plt+0xfe84>  // b.any
  413e68:	cbz	x1, 413e88 <ferror@plt+0xfe08>
  413e6c:	cmp	w2, #0x8
  413e70:	b.eq	413e98 <ferror@plt+0xfe18>  // b.none
  413e74:	cmp	w2, #0x10
  413e78:	b.ne	413ea0 <ferror@plt+0xfe20>  // b.any
  413e7c:	mov	w8, #0x7830                	// #30768
  413e80:	strh	w8, [x0], #2
  413e84:	b	413ea0 <ferror@plt+0xfe20>
  413e88:	mov	w8, #0x30                  	// #48
  413e8c:	strb	w8, [x0], #1
  413e90:	strb	wzr, [x0]
  413e94:	ret
  413e98:	mov	w8, #0x30                  	// #48
  413e9c:	strb	w8, [x0], #1
  413ea0:	mov	x8, xzr
  413ea4:	mov	w9, w2
  413ea8:	mov	x10, x1
  413eac:	cmp	x10, x9
  413eb0:	udiv	x10, x10, x9
  413eb4:	add	x8, x8, #0x1
  413eb8:	b.cs	413eac <ferror@plt+0xfe2c>  // b.hs, b.nlast
  413ebc:	sub	w10, w8, #0x1
  413ec0:	cmp	w10, #0x17
  413ec4:	b.hi	413f04 <ferror@plt+0xfe84>  // b.pmore
  413ec8:	add	x11, x0, x8
  413ecc:	mov	w10, #0x57                  	// #87
  413ed0:	sub	x11, x11, #0x1
  413ed4:	mov	w12, #0x30                  	// #48
  413ed8:	udiv	x13, x1, x9
  413edc:	msub	x14, x13, x9, x1
  413ee0:	and	x15, x14, #0xfe
  413ee4:	cmp	x15, #0xa
  413ee8:	csel	w15, w12, w10, cc  // cc = lo, ul, last
  413eec:	add	w14, w15, w14
  413ef0:	cmp	x1, x9
  413ef4:	strb	w14, [x11], #-1
  413ef8:	mov	x1, x13
  413efc:	b.cs	413ed8 <ferror@plt+0xfe58>  // b.hs, b.nlast
  413f00:	add	x0, x0, x8
  413f04:	strb	wzr, [x0]
  413f08:	ret
  413f0c:	stp	x29, x30, [sp, #-32]!
  413f10:	stp	x20, x19, [sp, #16]
  413f14:	mov	x19, x1
  413f18:	mov	w20, w0
  413f1c:	mov	x29, sp
  413f20:	mov	x0, x19
  413f24:	bl	403590 <strlen@plt>
  413f28:	mov	x2, x0
  413f2c:	mov	w0, w20
  413f30:	mov	x1, x19
  413f34:	bl	403b10 <write@plt>
  413f38:	cmn	w0, #0x1
  413f3c:	b.ne	413f50 <ferror@plt+0xfed0>  // b.any
  413f40:	bl	403f80 <__errno_location@plt>
  413f44:	ldr	w8, [x0]
  413f48:	cmp	w8, #0x4
  413f4c:	b.eq	413f20 <ferror@plt+0xfea0>  // b.none
  413f50:	ldp	x20, x19, [sp, #16]
  413f54:	ldp	x29, x30, [sp], #32
  413f58:	ret
  413f5c:	stp	x29, x30, [sp, #-16]!
  413f60:	ldp	x8, x10, [x0, #8]
  413f64:	mov	w2, w1
  413f68:	mov	x29, sp
  413f6c:	add	x9, x8, #0x1
  413f70:	cmp	x9, x10
  413f74:	b.cs	413f94 <ferror@plt+0xff14>  // b.hs, b.nlast
  413f78:	ldr	x10, [x0]
  413f7c:	str	x9, [x0, #8]
  413f80:	strb	w2, [x10, x8]
  413f84:	ldp	x8, x9, [x0]
  413f88:	strb	wzr, [x8, x9]
  413f8c:	ldp	x29, x30, [sp], #16
  413f90:	ret
  413f94:	mov	x1, #0xffffffffffffffff    	// #-1
  413f98:	bl	41f8a8 <ferror@plt+0x1b828>
  413f9c:	ldp	x29, x30, [sp], #16
  413fa0:	ret
  413fa4:	stp	x29, x30, [sp, #-80]!
  413fa8:	stp	x24, x23, [sp, #32]
  413fac:	stp	x22, x21, [sp, #48]
  413fb0:	stp	x20, x19, [sp, #64]
  413fb4:	ldr	x8, [x0, #8]
  413fb8:	str	x25, [sp, #16]
  413fbc:	mov	x29, sp
  413fc0:	cmp	x8, #0x1
  413fc4:	b.lt	41411c <ferror@plt+0x1009c>  // b.tstop
  413fc8:	ldr	x23, [x0]
  413fcc:	adrp	x8, 456000 <ferror@plt+0x51f80>
  413fd0:	ldr	x24, [x8, #3912]
  413fd4:	adrp	x20, 43c000 <ferror@plt+0x37f80>
  413fd8:	adrp	x21, 43c000 <ferror@plt+0x37f80>
  413fdc:	mov	x19, x0
  413fe0:	add	x20, x20, #0x1a9
  413fe4:	add	x21, x21, #0x1b0
  413fe8:	mov	x22, x23
  413fec:	b	41404c <ferror@plt+0xffcc>
  413ff0:	ldrb	w1, [x22]
  413ff4:	mov	x0, x20
  413ff8:	sub	x25, x22, x23
  413ffc:	bl	41d06c <ferror@plt+0x18fec>
  414000:	and	x22, x25, #0xffffffff
  414004:	mov	x23, x0
  414008:	mov	w2, #0x1                   	// #1
  41400c:	mov	x0, x19
  414010:	mov	x1, x22
  414014:	bl	41fee4 <ferror@plt+0x1be64>
  414018:	mov	x0, x19
  41401c:	mov	x1, x22
  414020:	mov	x2, x23
  414024:	bl	41fcc4 <ferror@plt+0x1bc44>
  414028:	ldr	x8, [x19]
  41402c:	add	w9, w25, #0x4
  414030:	mov	x0, x23
  414034:	add	x22, x8, x9
  414038:	bl	41249c <ferror@plt+0xe41c>
  41403c:	ldp	x23, x8, [x19]
  414040:	add	x8, x23, x8
  414044:	cmp	x22, x8
  414048:	b.cs	41411c <ferror@plt+0x1009c>  // b.hs, b.nlast
  41404c:	mov	x1, #0xffffffffffffffff    	// #-1
  414050:	mov	x0, x22
  414054:	bl	427640 <ferror@plt+0x235c0>
  414058:	cmn	w0, #0x2
  41405c:	b.cs	413ff0 <ferror@plt+0xff70>  // b.hs, b.nlast
  414060:	mov	w1, w0
  414064:	cmp	w0, #0xd
  414068:	b.ne	4140d0 <ferror@plt+0x10050>  // b.any
  41406c:	ldrb	w8, [x22, #1]
  414070:	cmp	w8, #0xa
  414074:	cset	w8, eq  // eq = none
  414078:	tbnz	w8, #0, 41410c <ferror@plt+0x1008c>
  41407c:	ldr	x8, [x19]
  414080:	mov	x0, x21
  414084:	sub	x25, x22, x8
  414088:	bl	41d06c <ferror@plt+0x18fec>
  41408c:	ldrb	w8, [x22]
  414090:	and	x22, x25, #0xffffffff
  414094:	mov	x23, x0
  414098:	mov	x0, x19
  41409c:	ldrb	w2, [x24, x8]
  4140a0:	mov	x1, x22
  4140a4:	bl	41fee4 <ferror@plt+0x1be64>
  4140a8:	mov	x0, x19
  4140ac:	mov	x1, x22
  4140b0:	mov	x2, x23
  4140b4:	bl	41fcc4 <ferror@plt+0x1bc44>
  4140b8:	mov	x0, x23
  4140bc:	bl	41249c <ferror@plt+0xe41c>
  4140c0:	ldr	x8, [x19]
  4140c4:	add	w9, w25, #0x6
  4140c8:	add	x22, x8, x9
  4140cc:	b	41403c <ferror@plt+0xffbc>
  4140d0:	cmp	w1, #0x20
  4140d4:	sub	w8, w1, #0x9
  4140d8:	cset	w9, cc  // cc = lo, ul, last
  4140dc:	cmp	w8, #0x1
  4140e0:	cset	w10, hi  // hi = pmore
  4140e4:	cmp	w1, #0x7f
  4140e8:	mov	w8, #0x1                   	// #1
  4140ec:	b.eq	414104 <ferror@plt+0x10084>  // b.none
  4140f0:	and	w9, w9, w10
  4140f4:	tbnz	w9, #0, 414104 <ferror@plt+0x10084>
  4140f8:	and	w8, w1, #0xffffffe0
  4140fc:	cmp	w8, #0x80
  414100:	cset	w8, eq  // eq = none
  414104:	eor	w8, w8, #0x1
  414108:	tbz	w8, #0, 41407c <ferror@plt+0xfffc>
  41410c:	ldrb	w8, [x22]
  414110:	ldrb	w8, [x24, x8]
  414114:	add	x22, x22, x8
  414118:	b	41403c <ferror@plt+0xffbc>
  41411c:	ldp	x20, x19, [sp, #64]
  414120:	ldp	x22, x21, [sp, #48]
  414124:	ldp	x24, x23, [sp, #32]
  414128:	ldr	x25, [sp, #16]
  41412c:	ldp	x29, x30, [sp], #80
  414130:	ret
  414134:	stp	x29, x30, [sp, #-64]!
  414138:	stp	x20, x19, [sp, #48]
  41413c:	mov	x19, x1
  414140:	mov	x1, #0xffffffffffffffff    	// #-1
  414144:	mov	x2, xzr
  414148:	str	x23, [sp, #16]
  41414c:	stp	x22, x21, [sp, #32]
  414150:	mov	x29, sp
  414154:	mov	x20, x0
  414158:	bl	428410 <ferror@plt+0x24390>
  41415c:	cbz	w0, 4141b4 <ferror@plt+0x10134>
  414160:	adrp	x3, 457000 <ferror@plt+0x52f80>
  414164:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  414168:	add	x3, x3, #0x3e
  41416c:	add	x4, x4, #0x9ec
  414170:	add	x7, x29, #0x18
  414174:	mov	x1, #0xffffffffffffffff    	// #-1
  414178:	mov	x0, x20
  41417c:	mov	x2, x19
  414180:	mov	x5, xzr
  414184:	mov	x6, xzr
  414188:	str	xzr, [x29, #24]
  41418c:	bl	431520 <ferror@plt+0x2d4a0>
  414190:	cbnz	x0, 414278 <ferror@plt+0x101f8>
  414194:	adrp	x8, 489000 <ferror@plt+0x84f80>
  414198:	ldrb	w9, [x8, #3328]
  41419c:	tbz	w9, #0, 41428c <ferror@plt+0x1020c>
  4141a0:	ldr	x0, [x29, #24]
  4141a4:	bl	409530 <ferror@plt+0x54b0>
  4141a8:	mov	x0, x20
  4141ac:	bl	41cea8 <ferror@plt+0x18e28>
  4141b0:	b	414278 <ferror@plt+0x101f8>
  4141b4:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4141b8:	add	x0, x0, #0x1b7
  4141bc:	bl	41f020 <ferror@plt+0x1afa0>
  4141c0:	ldrb	w1, [x20]
  4141c4:	mov	x19, x0
  4141c8:	cbz	w1, 41426c <ferror@plt+0x101ec>
  4141cc:	add	x21, x20, #0x1
  4141d0:	adrp	x20, 43c000 <ferror@plt+0x37f80>
  4141d4:	add	x20, x20, #0x1a9
  4141d8:	mov	w22, #0x1                   	// #1
  4141dc:	mov	w23, #0x2600                	// #9728
  4141e0:	b	4141fc <ferror@plt+0x1017c>
  4141e4:	and	w2, w1, #0xff
  4141e8:	mov	x0, x19
  4141ec:	mov	x1, x20
  4141f0:	bl	420394 <ferror@plt+0x1c314>
  4141f4:	ldrb	w1, [x21], #1
  4141f8:	cbz	w1, 41426c <ferror@plt+0x101ec>
  4141fc:	and	w8, w1, #0xff
  414200:	cmp	w8, #0x1f
  414204:	b.ls	414214 <ferror@plt+0x10194>  // b.plast
  414208:	cmp	w8, #0x7f
  41420c:	b.eq	4141e4 <ferror@plt+0x10164>  // b.none
  414210:	b	414228 <ferror@plt+0x101a8>
  414214:	cmp	w8, #0xd
  414218:	b.hi	4141e4 <ferror@plt+0x10164>  // b.pmore
  41421c:	lsl	w8, w22, w8
  414220:	tst	w8, w23
  414224:	b.eq	4141e4 <ferror@plt+0x10164>  // b.none
  414228:	sxtb	w8, w1
  41422c:	tbz	w8, #31, 41423c <ferror@plt+0x101bc>
  414230:	and	w9, w1, #0xff
  414234:	cmp	w9, #0xa0
  414238:	b.cc	4141e4 <ferror@plt+0x10164>  // b.lo, b.ul, b.last
  41423c:	and	w9, w1, #0xff
  414240:	cmp	w9, #0xd
  414244:	b.ne	414258 <ferror@plt+0x101d8>  // b.any
  414248:	ldrb	w8, [x21]
  41424c:	cmp	w8, #0xa
  414250:	b.ne	4141e4 <ferror@plt+0x10164>  // b.any
  414254:	b	41425c <ferror@plt+0x101dc>
  414258:	tbnz	w8, #31, 4141e4 <ferror@plt+0x10164>
  41425c:	mov	x0, x19
  414260:	bl	413f5c <ferror@plt+0xfedc>
  414264:	ldrb	w1, [x21], #1
  414268:	cbnz	w1, 4141fc <ferror@plt+0x1017c>
  41426c:	mov	x0, x19
  414270:	mov	w1, wzr
  414274:	bl	41f170 <ferror@plt+0x1b0f0>
  414278:	ldp	x20, x19, [sp, #48]
  41427c:	ldp	x22, x21, [sp, #32]
  414280:	ldr	x23, [sp, #16]
  414284:	ldp	x29, x30, [sp], #64
  414288:	ret
  41428c:	ldr	x10, [x29, #24]
  414290:	mov	w9, #0x1                   	// #1
  414294:	strb	w9, [x8, #3328]
  414298:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41429c:	ldr	x0, [x8, #2312]
  4142a0:	ldr	x2, [x10, #8]
  4142a4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4142a8:	add	x1, x1, #0x1c8
  4142ac:	bl	404040 <fprintf@plt>
  4142b0:	b	4141a0 <ferror@plt+0x10120>
  4142b4:	stp	x29, x30, [sp, #-48]!
  4142b8:	stp	x20, x19, [sp, #32]
  4142bc:	adrp	x20, 489000 <ferror@plt+0x84f80>
  4142c0:	add	x20, x20, #0xc98
  4142c4:	mov	x19, x0
  4142c8:	mov	x0, x20
  4142cc:	str	x21, [sp, #16]
  4142d0:	mov	x29, sp
  4142d4:	bl	42bad4 <ferror@plt+0x27a54>
  4142d8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4142dc:	ldr	x21, [x8, #3304]
  4142e0:	mov	x0, x20
  4142e4:	str	x19, [x8, #3304]
  4142e8:	bl	42bb84 <ferror@plt+0x27b04>
  4142ec:	mov	x0, x21
  4142f0:	ldp	x20, x19, [sp, #32]
  4142f4:	ldr	x21, [sp, #16]
  4142f8:	ldp	x29, x30, [sp], #48
  4142fc:	ret
  414300:	sub	sp, sp, #0x130
  414304:	stp	x29, x30, [sp, #256]
  414308:	add	x29, sp, #0x100
  41430c:	stp	x28, x21, [sp, #272]
  414310:	stp	x20, x19, [sp, #288]
  414314:	stp	x1, x2, [x29, #-120]
  414318:	stp	x3, x4, [x29, #-104]
  41431c:	stp	x5, x6, [x29, #-88]
  414320:	stur	x7, [x29, #-72]
  414324:	stp	q0, q1, [sp]
  414328:	stp	q2, q3, [sp, #32]
  41432c:	stp	q4, q5, [sp, #64]
  414330:	stp	q6, q7, [sp, #96]
  414334:	cbz	x0, 414404 <ferror@plt+0x10384>
  414338:	mov	x8, #0xffffffffffffffc8    	// #-56
  41433c:	mov	x10, sp
  414340:	sub	x11, x29, #0x78
  414344:	movk	x8, #0xff80, lsl #32
  414348:	add	x9, x29, #0x30
  41434c:	add	x10, x10, #0x80
  414350:	add	x11, x11, #0x38
  414354:	stp	x10, x8, [x29, #-16]
  414358:	stp	x9, x11, [x29, #-32]
  41435c:	ldp	q0, q1, [x29, #-32]
  414360:	sub	x1, x29, #0x40
  414364:	stp	q0, q1, [x29, #-64]
  414368:	bl	41d030 <ferror@plt+0x18fb0>
  41436c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  414370:	add	x20, x20, #0xc98
  414374:	mov	x19, x0
  414378:	mov	x0, x20
  41437c:	bl	42bad4 <ferror@plt+0x27a54>
  414380:	adrp	x8, 489000 <ferror@plt+0x84f80>
  414384:	ldr	x21, [x8, #3304]
  414388:	mov	x0, x20
  41438c:	bl	42bb84 <ferror@plt+0x27b04>
  414390:	cbz	x21, 4143a0 <ferror@plt+0x10320>
  414394:	mov	x0, x19
  414398:	blr	x21
  41439c:	b	4143e8 <ferror@plt+0x10368>
  4143a0:	sub	x0, x29, #0x40
  4143a4:	bl	430650 <ferror@plt+0x2c5d0>
  4143a8:	adrp	x21, 489000 <ferror@plt+0x84f80>
  4143ac:	cbz	w0, 4143c0 <ferror@plt+0x10340>
  4143b0:	ldr	x1, [x21, #2320]
  4143b4:	mov	x0, x19
  4143b8:	bl	4035b0 <fputs@plt>
  4143bc:	b	4143e0 <ferror@plt+0x10360>
  4143c0:	ldur	x1, [x29, #-64]
  4143c4:	mov	x0, x19
  4143c8:	bl	414134 <ferror@plt+0x100b4>
  4143cc:	ldr	x1, [x21, #2320]
  4143d0:	mov	x20, x0
  4143d4:	bl	4035b0 <fputs@plt>
  4143d8:	mov	x0, x20
  4143dc:	bl	41249c <ferror@plt+0xe41c>
  4143e0:	ldr	x0, [x21, #2320]
  4143e4:	bl	403da0 <fflush@plt>
  4143e8:	mov	x0, x19
  4143ec:	bl	41249c <ferror@plt+0xe41c>
  4143f0:	ldp	x20, x19, [sp, #288]
  4143f4:	ldp	x28, x21, [sp, #272]
  4143f8:	ldp	x29, x30, [sp, #256]
  4143fc:	add	sp, sp, #0x130
  414400:	ret
  414404:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414408:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41440c:	adrp	x2, 438000 <ferror@plt+0x33f80>
  414410:	add	x0, x0, #0xb6
  414414:	add	x1, x1, #0x13f
  414418:	add	x2, x2, #0x192
  41441c:	bl	413114 <ferror@plt+0xf094>
  414420:	b	4143f0 <ferror@plt+0x10370>
  414424:	stp	x29, x30, [sp, #-48]!
  414428:	stp	x20, x19, [sp, #32]
  41442c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  414430:	add	x20, x20, #0xc98
  414434:	mov	x19, x0
  414438:	mov	x0, x20
  41443c:	str	x21, [sp, #16]
  414440:	mov	x29, sp
  414444:	bl	42bad4 <ferror@plt+0x27a54>
  414448:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41444c:	ldr	x21, [x8, #3312]
  414450:	mov	x0, x20
  414454:	str	x19, [x8, #3312]
  414458:	bl	42bb84 <ferror@plt+0x27b04>
  41445c:	mov	x0, x21
  414460:	ldp	x20, x19, [sp, #32]
  414464:	ldr	x21, [sp, #16]
  414468:	ldp	x29, x30, [sp], #48
  41446c:	ret
  414470:	sub	sp, sp, #0x130
  414474:	stp	x29, x30, [sp, #256]
  414478:	add	x29, sp, #0x100
  41447c:	stp	x28, x21, [sp, #272]
  414480:	stp	x20, x19, [sp, #288]
  414484:	stp	x1, x2, [x29, #-120]
  414488:	stp	x3, x4, [x29, #-104]
  41448c:	stp	x5, x6, [x29, #-88]
  414490:	stur	x7, [x29, #-72]
  414494:	stp	q0, q1, [sp]
  414498:	stp	q2, q3, [sp, #32]
  41449c:	stp	q4, q5, [sp, #64]
  4144a0:	stp	q6, q7, [sp, #96]
  4144a4:	cbz	x0, 414574 <ferror@plt+0x104f4>
  4144a8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4144ac:	mov	x10, sp
  4144b0:	sub	x11, x29, #0x78
  4144b4:	movk	x8, #0xff80, lsl #32
  4144b8:	add	x9, x29, #0x30
  4144bc:	add	x10, x10, #0x80
  4144c0:	add	x11, x11, #0x38
  4144c4:	stp	x10, x8, [x29, #-16]
  4144c8:	stp	x9, x11, [x29, #-32]
  4144cc:	ldp	q0, q1, [x29, #-32]
  4144d0:	sub	x1, x29, #0x40
  4144d4:	stp	q0, q1, [x29, #-64]
  4144d8:	bl	41d030 <ferror@plt+0x18fb0>
  4144dc:	adrp	x20, 489000 <ferror@plt+0x84f80>
  4144e0:	add	x20, x20, #0xc98
  4144e4:	mov	x19, x0
  4144e8:	mov	x0, x20
  4144ec:	bl	42bad4 <ferror@plt+0x27a54>
  4144f0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4144f4:	ldr	x21, [x8, #3312]
  4144f8:	mov	x0, x20
  4144fc:	bl	42bb84 <ferror@plt+0x27b04>
  414500:	cbz	x21, 414528 <ferror@plt+0x104a8>
  414504:	mov	x0, x19
  414508:	blr	x21
  41450c:	mov	x0, x19
  414510:	bl	41249c <ferror@plt+0xe41c>
  414514:	ldp	x20, x19, [sp, #288]
  414518:	ldp	x28, x21, [sp, #272]
  41451c:	ldp	x29, x30, [sp, #256]
  414520:	add	sp, sp, #0x130
  414524:	ret
  414528:	sub	x0, x29, #0x40
  41452c:	bl	430650 <ferror@plt+0x2c5d0>
  414530:	adrp	x21, 489000 <ferror@plt+0x84f80>
  414534:	cbnz	w0, 41455c <ferror@plt+0x104dc>
  414538:	ldur	x1, [x29, #-64]
  41453c:	mov	x0, x19
  414540:	bl	414134 <ferror@plt+0x100b4>
  414544:	ldr	x1, [x21, #2312]
  414548:	mov	x20, x0
  41454c:	bl	4035b0 <fputs@plt>
  414550:	mov	x0, x20
  414554:	bl	41249c <ferror@plt+0xe41c>
  414558:	b	414568 <ferror@plt+0x104e8>
  41455c:	ldr	x1, [x21, #2312]
  414560:	mov	x0, x19
  414564:	bl	4035b0 <fputs@plt>
  414568:	ldr	x0, [x21, #2312]
  41456c:	bl	403da0 <fflush@plt>
  414570:	b	41450c <ferror@plt+0x1048c>
  414574:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414578:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41457c:	adrp	x2, 438000 <ferror@plt+0x33f80>
  414580:	add	x0, x0, #0xb6
  414584:	add	x1, x1, #0x160
  414588:	add	x2, x2, #0x192
  41458c:	bl	413114 <ferror@plt+0xf094>
  414590:	b	414514 <ferror@plt+0x10494>
  414594:	sub	sp, sp, #0x40
  414598:	stp	x29, x30, [sp, #48]
  41459c:	ldp	q1, q0, [x1]
  4145a0:	add	x29, sp, #0x30
  4145a4:	mov	x2, x0
  4145a8:	sub	x0, x29, #0x4
  4145ac:	mov	x3, sp
  4145b0:	mov	w1, #0x1                   	// #1
  4145b4:	stp	q1, q0, [sp]
  4145b8:	bl	403ef0 <vsnprintf@plt>
  4145bc:	ldp	x29, x30, [sp, #48]
  4145c0:	add	w8, w0, #0x1
  4145c4:	sxtw	x0, w8
  4145c8:	add	sp, sp, #0x40
  4145cc:	ret
  4145d0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4145d4:	mov	w9, #0x1                   	// #1
  4145d8:	strb	w9, [x8, #3216]
  4145dc:	ret
  4145e0:	stp	x29, x30, [sp, #-32]!
  4145e4:	str	x19, [sp, #16]
  4145e8:	adrp	x19, 489000 <ferror@plt+0x84f80>
  4145ec:	ldr	w8, [x19, #3332]
  4145f0:	mov	x29, sp
  4145f4:	cbz	w8, 414608 <ferror@plt+0x10588>
  4145f8:	ldr	w0, [x19, #3332]
  4145fc:	ldr	x19, [sp, #16]
  414600:	ldp	x29, x30, [sp], #32
  414604:	ret
  414608:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  41460c:	add	x0, x0, #0x1fc
  414610:	bl	417fa4 <ferror@plt+0x13f24>
  414614:	str	w0, [x19, #3332]
  414618:	b	4145f8 <ferror@plt+0x10578>
  41461c:	stp	x29, x30, [sp, #-32]!
  414620:	stp	x20, x19, [sp, #16]
  414624:	mov	x19, x0
  414628:	mov	w0, #0x58                  	// #88
  41462c:	mov	x29, sp
  414630:	bl	4123ec <ferror@plt+0xe36c>
  414634:	mov	x20, x0
  414638:	mov	x0, x19
  41463c:	bl	41cea8 <ferror@plt+0x18e28>
  414640:	ldrb	w8, [x20, #56]
  414644:	str	x0, [x20, #8]
  414648:	mov	x0, x20
  41464c:	and	w8, w8, #0xfc
  414650:	orr	w8, w8, #0x1
  414654:	strb	w8, [x20, #56]
  414658:	ldp	x20, x19, [sp, #16]
  41465c:	ldp	x29, x30, [sp], #32
  414660:	ret
  414664:	stp	x29, x30, [sp, #-32]!
  414668:	str	x19, [sp, #16]
  41466c:	mov	x29, sp
  414670:	cbz	x0, 4146e8 <ferror@plt+0x10668>
  414674:	mov	x19, x0
  414678:	ldr	x0, [x0]
  41467c:	adrp	x1, 414000 <ferror@plt+0xff80>
  414680:	add	x1, x1, #0x708
  414684:	bl	40ce20 <ferror@plt+0x8da0>
  414688:	ldr	x0, [x19, #64]
  41468c:	cbz	x0, 414694 <ferror@plt+0x10614>
  414690:	bl	414708 <ferror@plt+0x10688>
  414694:	mov	x0, x19
  414698:	mov	w1, wzr
  41469c:	bl	414790 <ferror@plt+0x10710>
  4146a0:	mov	x0, x19
  4146a4:	mov	w1, wzr
  4146a8:	bl	414864 <ferror@plt+0x107e4>
  4146ac:	ldr	x0, [x19, #8]
  4146b0:	bl	41249c <ferror@plt+0xe41c>
  4146b4:	ldr	x0, [x19, #16]
  4146b8:	bl	41249c <ferror@plt+0xe41c>
  4146bc:	ldr	x0, [x19, #24]
  4146c0:	bl	41249c <ferror@plt+0xe41c>
  4146c4:	ldr	x8, [x19, #40]
  4146c8:	cbz	x8, 4146d4 <ferror@plt+0x10654>
  4146cc:	ldr	x0, [x19, #48]
  4146d0:	blr	x8
  4146d4:	mov	x0, x19
  4146d8:	bl	41249c <ferror@plt+0xe41c>
  4146dc:	ldr	x19, [sp, #16]
  4146e0:	ldp	x29, x30, [sp], #32
  4146e4:	ret
  4146e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4146ec:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4146f0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  4146f4:	add	x0, x0, #0xb6
  4146f8:	add	x1, x1, #0x219
  4146fc:	add	x2, x2, #0x7c7
  414700:	bl	413114 <ferror@plt+0xf094>
  414704:	b	4146dc <ferror@plt+0x1065c>
  414708:	stp	x29, x30, [sp, #-32]!
  41470c:	str	x19, [sp, #16]
  414710:	mov	x29, sp
  414714:	cbz	x0, 414770 <ferror@plt+0x106f0>
  414718:	mov	x19, x0
  41471c:	ldr	x0, [x0]
  414720:	bl	41249c <ferror@plt+0xe41c>
  414724:	ldr	x0, [x19, #8]
  414728:	bl	41249c <ferror@plt+0xe41c>
  41472c:	ldr	x0, [x19, #16]
  414730:	bl	41249c <ferror@plt+0xe41c>
  414734:	ldr	x0, [x19, #64]
  414738:	bl	41249c <ferror@plt+0xe41c>
  41473c:	ldr	x8, [x19, #24]
  414740:	cbz	x8, 41474c <ferror@plt+0x106cc>
  414744:	ldr	x0, [x19, #32]
  414748:	blr	x8
  41474c:	ldr	x8, [x19, #48]
  414750:	cbz	x8, 41475c <ferror@plt+0x106dc>
  414754:	ldr	x0, [x19, #56]
  414758:	blr	x8
  41475c:	mov	x0, x19
  414760:	bl	41249c <ferror@plt+0xe41c>
  414764:	ldr	x19, [sp, #16]
  414768:	ldp	x29, x30, [sp], #32
  41476c:	ret
  414770:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414774:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414778:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41477c:	add	x0, x0, #0xb6
  414780:	add	x1, x1, #0x635
  414784:	add	x2, x2, #0x39c
  414788:	bl	413114 <ferror@plt+0xf094>
  41478c:	b	414764 <ferror@plt+0x106e4>
  414790:	stp	x29, x30, [sp, #-64]!
  414794:	stp	x22, x21, [sp, #32]
  414798:	stp	x20, x19, [sp, #48]
  41479c:	ldr	x22, [x0, #72]
  4147a0:	mov	x19, x0
  4147a4:	str	x23, [sp, #16]
  4147a8:	mov	x29, sp
  4147ac:	cbz	x22, 414820 <ferror@plt+0x107a0>
  4147b0:	adrp	x23, 43c000 <ferror@plt+0x37f80>
  4147b4:	mov	w20, w1
  4147b8:	add	x23, x23, #0x1ea
  4147bc:	b	4147e0 <ferror@plt+0x10760>
  4147c0:	ldr	x0, [x21, #32]
  4147c4:	bl	41e6cc <ferror@plt+0x1a64c>
  4147c8:	ldp	x9, x8, [x21, #8]
  4147cc:	str	x8, [x9]
  4147d0:	mov	x0, x21
  4147d4:	bl	41249c <ferror@plt+0xe41c>
  4147d8:	ldr	x22, [x22, #8]
  4147dc:	cbz	x22, 414820 <ferror@plt+0x107a0>
  4147e0:	ldr	x21, [x22]
  4147e4:	cbz	w20, 4147d0 <ferror@plt+0x10750>
  4147e8:	ldr	w8, [x21]
  4147ec:	cmp	w8, #0x8
  4147f0:	b.hi	414840 <ferror@plt+0x107c0>  // b.pmore
  4147f4:	adr	x9, 4147c0 <ferror@plt+0x10740>
  4147f8:	ldrb	w10, [x23, x8]
  4147fc:	add	x9, x9, x10, lsl #2
  414800:	br	x9
  414804:	ldr	x0, [x21, #24]
  414808:	bl	41249c <ferror@plt+0xe41c>
  41480c:	b	4147c8 <ferror@plt+0x10748>
  414810:	ldr	w8, [x21, #16]
  414814:	ldr	x9, [x21, #8]
  414818:	str	w8, [x9]
  41481c:	b	4147d0 <ferror@plt+0x10750>
  414820:	ldr	x0, [x19, #72]
  414824:	bl	40cde4 <ferror@plt+0x8d64>
  414828:	str	xzr, [x19, #72]
  41482c:	ldp	x20, x19, [sp, #48]
  414830:	ldp	x22, x21, [sp, #32]
  414834:	ldr	x23, [sp, #16]
  414838:	ldp	x29, x30, [sp], #64
  41483c:	ret
  414840:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414844:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414848:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  41484c:	add	x0, x0, #0xb6
  414850:	add	x1, x1, #0xaea
  414854:	add	x3, x3, #0xaf4
  414858:	mov	w2, #0x659                 	// #1625
  41485c:	mov	x4, xzr
  414860:	bl	422680 <ferror@plt+0x1e600>
  414864:	stp	x29, x30, [sp, #-64]!
  414868:	stp	x22, x21, [sp, #32]
  41486c:	stp	x20, x19, [sp, #48]
  414870:	ldr	x22, [x0, #80]
  414874:	mov	x19, x0
  414878:	str	x23, [sp, #16]
  41487c:	mov	x29, sp
  414880:	cbz	x22, 4148d8 <ferror@plt+0x10858>
  414884:	mov	w20, w1
  414888:	mov	w23, #0x2d                  	// #45
  41488c:	b	4148ac <ferror@plt+0x1082c>
  414890:	str	xzr, [x8]
  414894:	ldr	x0, [x21, #8]
  414898:	bl	41249c <ferror@plt+0xe41c>
  41489c:	mov	x0, x21
  4148a0:	bl	41249c <ferror@plt+0xe41c>
  4148a4:	ldr	x22, [x22, #8]
  4148a8:	cbz	x22, 4148d8 <ferror@plt+0x10858>
  4148ac:	ldr	x21, [x22]
  4148b0:	cbz	w20, 414894 <ferror@plt+0x10814>
  4148b4:	ldp	x8, x9, [x21]
  4148b8:	cbz	x9, 414890 <ferror@plt+0x10810>
  4148bc:	ldr	x8, [x8]
  4148c0:	strb	w23, [x8]
  4148c4:	ldp	x8, x1, [x21]
  4148c8:	ldr	x8, [x8]
  4148cc:	add	x0, x8, #0x1
  4148d0:	bl	403dc0 <strcpy@plt>
  4148d4:	b	414894 <ferror@plt+0x10814>
  4148d8:	ldr	x0, [x19, #80]
  4148dc:	bl	40cde4 <ferror@plt+0x8d64>
  4148e0:	str	xzr, [x19, #80]
  4148e4:	ldp	x20, x19, [sp, #48]
  4148e8:	ldp	x22, x21, [sp, #32]
  4148ec:	ldr	x23, [sp, #16]
  4148f0:	ldp	x29, x30, [sp], #64
  4148f4:	ret
  4148f8:	stp	x29, x30, [sp, #-16]!
  4148fc:	mov	x29, sp
  414900:	cbz	x0, 414918 <ferror@plt+0x10898>
  414904:	ldrb	w8, [x0, #56]
  414908:	bfxil	w8, w1, #0, #1
  41490c:	strb	w8, [x0, #56]
  414910:	ldp	x29, x30, [sp], #16
  414914:	ret
  414918:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41491c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414920:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  414924:	add	x0, x0, #0xb6
  414928:	add	x1, x1, #0x246
  41492c:	add	x2, x2, #0x7c7
  414930:	bl	413114 <ferror@plt+0xf094>
  414934:	ldp	x29, x30, [sp], #16
  414938:	ret
  41493c:	stp	x29, x30, [sp, #-16]!
  414940:	mov	x29, sp
  414944:	cbz	x0, 414958 <ferror@plt+0x108d8>
  414948:	ldrb	w8, [x0, #56]
  41494c:	and	w0, w8, #0x1
  414950:	ldp	x29, x30, [sp], #16
  414954:	ret
  414958:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41495c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414960:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  414964:	add	x0, x0, #0xb6
  414968:	add	x1, x1, #0x289
  41496c:	add	x2, x2, #0x7c7
  414970:	bl	413114 <ferror@plt+0xf094>
  414974:	mov	w0, wzr
  414978:	ldp	x29, x30, [sp], #16
  41497c:	ret
  414980:	stp	x29, x30, [sp, #-16]!
  414984:	mov	x29, sp
  414988:	cbz	x0, 4149a8 <ferror@plt+0x10928>
  41498c:	ldrb	w8, [x0, #56]
  414990:	ubfiz	w9, w1, #1, #1
  414994:	and	w8, w8, #0xfffffffd
  414998:	orr	w8, w8, w9
  41499c:	strb	w8, [x0, #56]
  4149a0:	ldp	x29, x30, [sp], #16
  4149a4:	ret
  4149a8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4149ac:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4149b0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  4149b4:	add	x0, x0, #0xb6
  4149b8:	add	x1, x1, #0x2c6
  4149bc:	add	x2, x2, #0x7c7
  4149c0:	bl	413114 <ferror@plt+0xf094>
  4149c4:	ldp	x29, x30, [sp], #16
  4149c8:	ret
  4149cc:	stp	x29, x30, [sp, #-16]!
  4149d0:	mov	x29, sp
  4149d4:	cbz	x0, 4149e8 <ferror@plt+0x10968>
  4149d8:	ldrb	w8, [x0, #56]
  4149dc:	ubfx	w0, w8, #1, #1
  4149e0:	ldp	x29, x30, [sp], #16
  4149e4:	ret
  4149e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4149ec:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4149f0:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  4149f4:	add	x0, x0, #0xb6
  4149f8:	add	x1, x1, #0x313
  4149fc:	add	x2, x2, #0x7c7
  414a00:	bl	413114 <ferror@plt+0xf094>
  414a04:	mov	w0, wzr
  414a08:	ldp	x29, x30, [sp], #16
  414a0c:	ret
  414a10:	stp	x29, x30, [sp, #-64]!
  414a14:	str	x23, [sp, #16]
  414a18:	stp	x22, x21, [sp, #32]
  414a1c:	stp	x20, x19, [sp, #48]
  414a20:	mov	x29, sp
  414a24:	cbz	x0, 414acc <ferror@plt+0x10a4c>
  414a28:	mov	x20, x1
  414a2c:	cbz	x1, 414aec <ferror@plt+0x10a6c>
  414a30:	ldr	x8, [x20]
  414a34:	cbz	x8, 414b0c <ferror@plt+0x10a8c>
  414a38:	ldr	x8, [x20, #8]
  414a3c:	cbz	x8, 414b2c <ferror@plt+0x10aac>
  414a40:	ldr	x8, [x20, #16]
  414a44:	cbz	x8, 414b4c <ferror@plt+0x10acc>
  414a48:	ldr	x23, [x0]
  414a4c:	mov	x19, x0
  414a50:	cbz	x23, 414aa8 <ferror@plt+0x10a28>
  414a54:	adrp	x21, 43c000 <ferror@plt+0x37f80>
  414a58:	add	x21, x21, #0x3f9
  414a5c:	b	414a74 <ferror@plt+0x109f4>
  414a60:	mov	x0, x21
  414a64:	mov	x1, x22
  414a68:	bl	414b6c <ferror@plt+0x10aec>
  414a6c:	ldr	x23, [x23, #8]
  414a70:	cbz	x23, 414aa8 <ferror@plt+0x10a28>
  414a74:	ldr	x22, [x20]
  414a78:	ldr	x8, [x23]
  414a7c:	cbz	x22, 414a98 <ferror@plt+0x10a18>
  414a80:	ldr	x1, [x8]
  414a84:	cbz	x1, 414a6c <ferror@plt+0x109ec>
  414a88:	mov	x0, x22
  414a8c:	bl	403bc0 <strcmp@plt>
  414a90:	cbnz	w0, 414a6c <ferror@plt+0x109ec>
  414a94:	b	414a60 <ferror@plt+0x109e0>
  414a98:	ldr	x9, [x8]
  414a9c:	cbz	x9, 414a60 <ferror@plt+0x109e0>
  414aa0:	cbnz	x22, 414a80 <ferror@plt+0x10a00>
  414aa4:	b	414a6c <ferror@plt+0x109ec>
  414aa8:	ldr	x0, [x19]
  414aac:	mov	x1, x20
  414ab0:	bl	40ce8c <ferror@plt+0x8e0c>
  414ab4:	str	x0, [x19]
  414ab8:	ldp	x20, x19, [sp, #48]
  414abc:	ldp	x22, x21, [sp, #32]
  414ac0:	ldr	x23, [sp, #16]
  414ac4:	ldp	x29, x30, [sp], #64
  414ac8:	ret
  414acc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414ad0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414ad4:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  414ad8:	add	x0, x0, #0xb6
  414adc:	add	x1, x1, #0x35a
  414ae0:	add	x2, x2, #0x7c7
  414ae4:	bl	413114 <ferror@plt+0xf094>
  414ae8:	b	414ab8 <ferror@plt+0x10a38>
  414aec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414af0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414af4:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414af8:	add	x0, x0, #0xb6
  414afc:	add	x1, x1, #0x35a
  414b00:	add	x2, x2, #0x39c
  414b04:	bl	413114 <ferror@plt+0xf094>
  414b08:	b	414ab8 <ferror@plt+0x10a38>
  414b0c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414b10:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414b14:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414b18:	add	x0, x0, #0xb6
  414b1c:	add	x1, x1, #0x35a
  414b20:	add	x2, x2, #0x3aa
  414b24:	bl	413114 <ferror@plt+0xf094>
  414b28:	b	414ab8 <ferror@plt+0x10a38>
  414b2c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414b30:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414b34:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414b38:	add	x0, x0, #0xb6
  414b3c:	add	x1, x1, #0x35a
  414b40:	add	x2, x2, #0x3be
  414b44:	bl	413114 <ferror@plt+0xf094>
  414b48:	b	414ab8 <ferror@plt+0x10a38>
  414b4c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414b50:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414b54:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414b58:	add	x0, x0, #0xb6
  414b5c:	add	x1, x1, #0x35a
  414b60:	add	x2, x2, #0x3d9
  414b64:	bl	413114 <ferror@plt+0xf094>
  414b68:	b	414ab8 <ferror@plt+0x10a38>
  414b6c:	sub	sp, sp, #0x120
  414b70:	stp	x29, x30, [sp, #256]
  414b74:	add	x29, sp, #0x100
  414b78:	mov	x9, #0xffffffffffffffc8    	// #-56
  414b7c:	mov	x10, sp
  414b80:	sub	x11, x29, #0x78
  414b84:	movk	x9, #0xff80, lsl #32
  414b88:	add	x12, x29, #0x20
  414b8c:	add	x10, x10, #0x80
  414b90:	add	x11, x11, #0x38
  414b94:	stp	x10, x9, [x29, #-16]
  414b98:	stp	x12, x11, [x29, #-32]
  414b9c:	stp	x1, x2, [x29, #-120]
  414ba0:	stp	x3, x4, [x29, #-104]
  414ba4:	stp	x5, x6, [x29, #-88]
  414ba8:	stur	x7, [x29, #-72]
  414bac:	stp	q0, q1, [sp]
  414bb0:	ldp	q0, q1, [x29, #-32]
  414bb4:	mov	x8, x0
  414bb8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414bbc:	add	x0, x0, #0xb6
  414bc0:	sub	x3, x29, #0x40
  414bc4:	mov	w1, #0x10                  	// #16
  414bc8:	mov	x2, x8
  414bcc:	str	x28, [sp, #272]
  414bd0:	stp	q2, q3, [sp, #32]
  414bd4:	stp	q4, q5, [sp, #64]
  414bd8:	stp	q6, q7, [sp, #96]
  414bdc:	stp	q0, q1, [x29, #-64]
  414be0:	bl	41336c <ferror@plt+0xf2ec>
  414be4:	ldr	x28, [sp, #272]
  414be8:	ldp	x29, x30, [sp, #256]
  414bec:	add	sp, sp, #0x120
  414bf0:	ret
  414bf4:	stp	x29, x30, [sp, #-16]!
  414bf8:	mov	x29, sp
  414bfc:	cbz	x0, 414c2c <ferror@plt+0x10bac>
  414c00:	cbz	x1, 414c48 <ferror@plt+0x10bc8>
  414c04:	ldr	x8, [x0, #64]
  414c08:	cbz	x8, 414c20 <ferror@plt+0x10ba0>
  414c0c:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  414c10:	add	x0, x0, #0x47a
  414c14:	bl	414b6c <ferror@plt+0x10aec>
  414c18:	ldp	x29, x30, [sp], #16
  414c1c:	ret
  414c20:	str	x1, [x0, #64]
  414c24:	ldp	x29, x30, [sp], #16
  414c28:	ret
  414c2c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414c30:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414c34:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  414c38:	add	x0, x0, #0xb6
  414c3c:	add	x1, x1, #0x433
  414c40:	add	x2, x2, #0x7c7
  414c44:	b	414c60 <ferror@plt+0x10be0>
  414c48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414c4c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414c50:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414c54:	add	x0, x0, #0xb6
  414c58:	add	x1, x1, #0x433
  414c5c:	add	x2, x2, #0x39c
  414c60:	bl	413114 <ferror@plt+0xf094>
  414c64:	ldp	x29, x30, [sp], #16
  414c68:	ret
  414c6c:	stp	x29, x30, [sp, #-16]!
  414c70:	mov	x29, sp
  414c74:	cbz	x0, 414c84 <ferror@plt+0x10c04>
  414c78:	ldr	x0, [x0, #64]
  414c7c:	ldp	x29, x30, [sp], #16
  414c80:	ret
  414c84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414c88:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414c8c:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  414c90:	add	x0, x0, #0xb6
  414c94:	add	x1, x1, #0x4a7
  414c98:	add	x2, x2, #0x7c7
  414c9c:	bl	413114 <ferror@plt+0xf094>
  414ca0:	mov	x0, xzr
  414ca4:	ldp	x29, x30, [sp], #16
  414ca8:	ret
  414cac:	stp	x29, x30, [sp, #-48]!
  414cb0:	str	x21, [sp, #16]
  414cb4:	stp	x20, x19, [sp, #32]
  414cb8:	mov	x29, sp
  414cbc:	cbz	x1, 414d18 <ferror@plt+0x10c98>
  414cc0:	ldr	x8, [x0, #64]
  414cc4:	mov	x19, x2
  414cc8:	mov	x21, x1
  414ccc:	mov	x20, x0
  414cd0:	cbnz	x8, 414cf0 <ferror@plt+0x10c70>
  414cd4:	mov	x0, xzr
  414cd8:	mov	x1, xzr
  414cdc:	mov	x2, xzr
  414ce0:	mov	x3, xzr
  414ce4:	mov	x4, xzr
  414ce8:	bl	414d38 <ferror@plt+0x10cb8>
  414cec:	str	x0, [x20, #64]
  414cf0:	ldr	x0, [x20, #64]
  414cf4:	mov	x1, x21
  414cf8:	bl	414dac <ferror@plt+0x10d2c>
  414cfc:	ldr	x0, [x20, #64]
  414d00:	mov	x1, x19
  414d04:	bl	414f8c <ferror@plt+0x10f0c>
  414d08:	ldp	x20, x19, [sp, #32]
  414d0c:	ldr	x21, [sp, #16]
  414d10:	ldp	x29, x30, [sp], #48
  414d14:	ret
  414d18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414d1c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414d20:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414d24:	add	x0, x0, #0xb6
  414d28:	add	x1, x1, #0x4e7
  414d2c:	add	x2, x2, #0x545
  414d30:	bl	413114 <ferror@plt+0xf094>
  414d34:	b	414d08 <ferror@plt+0x10c88>
  414d38:	stp	x29, x30, [sp, #-64]!
  414d3c:	stp	x24, x23, [sp, #16]
  414d40:	mov	x23, x0
  414d44:	mov	w0, #0x68                  	// #104
  414d48:	stp	x22, x21, [sp, #32]
  414d4c:	stp	x20, x19, [sp, #48]
  414d50:	mov	x29, sp
  414d54:	mov	x19, x4
  414d58:	mov	x20, x3
  414d5c:	mov	x21, x2
  414d60:	mov	x22, x1
  414d64:	bl	4123ec <ferror@plt+0xe36c>
  414d68:	mov	x24, x0
  414d6c:	mov	x0, x23
  414d70:	bl	41cea8 <ferror@plt+0x18e28>
  414d74:	str	x0, [x24]
  414d78:	mov	x0, x22
  414d7c:	bl	41cea8 <ferror@plt+0x18e28>
  414d80:	str	x0, [x24, #8]
  414d84:	mov	x0, x21
  414d88:	bl	41cea8 <ferror@plt+0x18e28>
  414d8c:	stp	x19, x20, [x24, #24]
  414d90:	str	x0, [x24, #16]
  414d94:	mov	x0, x24
  414d98:	ldp	x20, x19, [sp, #48]
  414d9c:	ldp	x22, x21, [sp, #32]
  414da0:	ldp	x24, x23, [sp, #16]
  414da4:	ldp	x29, x30, [sp], #64
  414da8:	ret
  414dac:	stp	x29, x30, [sp, #-96]!
  414db0:	str	x27, [sp, #16]
  414db4:	stp	x26, x25, [sp, #32]
  414db8:	stp	x24, x23, [sp, #48]
  414dbc:	stp	x22, x21, [sp, #64]
  414dc0:	stp	x20, x19, [sp, #80]
  414dc4:	mov	x29, sp
  414dc8:	cbz	x1, 414f6c <ferror@plt+0x10eec>
  414dcc:	mov	x20, x1
  414dd0:	mov	x19, x0
  414dd4:	mov	w23, #0x1                   	// #1
  414dd8:	mov	x8, x1
  414ddc:	ldr	x9, [x8], #48
  414de0:	sub	x23, x23, #0x1
  414de4:	cbnz	x9, 414ddc <ferror@plt+0x10d5c>
  414de8:	ldr	w8, [x19, #72]
  414dec:	ldr	x0, [x19, #64]
  414df0:	mov	w2, #0x30                  	// #48
  414df4:	neg	w21, w23
  414df8:	sub	w8, w8, w23
  414dfc:	sxtw	x1, w8
  414e00:	mov	w22, #0x30                  	// #48
  414e04:	bl	412630 <ferror@plt+0xe5b0>
  414e08:	ldrsw	x8, [x19, #72]
  414e0c:	str	x0, [x19, #64]
  414e10:	umull	x2, w21, w22
  414e14:	mov	x1, x20
  414e18:	madd	x0, x8, x22, x0
  414e1c:	bl	403520 <memcpy@plt>
  414e20:	ldr	w8, [x19, #72]
  414e24:	cbz	w23, 414f48 <ferror@plt+0x10ec8>
  414e28:	sxtw	x24, w8
  414e2c:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  414e30:	ldr	x27, [x8, #3864]
  414e34:	mov	w25, #0x8                   	// #8
  414e38:	add	x8, x24, x24, lsl #1
  414e3c:	adrp	x20, 43c000 <ferror@plt+0x37f80>
  414e40:	adrp	x21, 43c000 <ferror@plt+0x37f80>
  414e44:	adrp	x22, 43c000 <ferror@plt+0x37f80>
  414e48:	neg	x26, x23
  414e4c:	bfi	x25, x8, #4, #60
  414e50:	add	x20, x20, #0x739
  414e54:	add	x21, x21, #0x6eb
  414e58:	add	x22, x22, #0x6a4
  414e5c:	b	414e78 <ferror@plt+0x10df8>
  414e60:	ldr	w8, [x19, #72]
  414e64:	add	x24, x24, #0x1
  414e68:	add	x25, x25, #0x30
  414e6c:	add	w9, w26, w8
  414e70:	cmp	x24, w9, sxtw
  414e74:	b.ge	414f40 <ferror@plt+0x10ec0>  // b.tcont
  414e78:	ldr	x8, [x19, #64]
  414e7c:	ldrb	w1, [x8, x25]
  414e80:	cbz	w1, 414eb4 <ferror@plt+0x10e34>
  414e84:	cmp	w1, #0x2d
  414e88:	b.eq	414e94 <ferror@plt+0x10e14>  // b.none
  414e8c:	ldrh	w9, [x27, w1, uxtw #1]
  414e90:	tbnz	w9, #6, 414eb4 <ferror@plt+0x10e34>
  414e94:	add	x8, x8, x25
  414e98:	ldr	x3, [x19]
  414e9c:	ldur	x4, [x8, #-8]
  414ea0:	mov	x0, x22
  414ea4:	mov	w2, w1
  414ea8:	bl	414b6c <ferror@plt+0x10aec>
  414eac:	ldr	x8, [x19, #64]
  414eb0:	strb	wzr, [x8, x25]
  414eb4:	ldr	x8, [x19, #64]
  414eb8:	add	x9, x8, x25
  414ebc:	ldr	w1, [x9, #8]
  414ec0:	cbz	w1, 414ef4 <ferror@plt+0x10e74>
  414ec4:	ldrb	w9, [x9, #4]
  414ec8:	tbz	w9, #2, 414ef4 <ferror@plt+0x10e74>
  414ecc:	add	x8, x8, x25
  414ed0:	ldr	x2, [x19]
  414ed4:	ldur	x3, [x8, #-8]
  414ed8:	mov	x0, x21
  414edc:	bl	414b6c <ferror@plt+0x10aec>
  414ee0:	ldr	x8, [x19, #64]
  414ee4:	add	x8, x8, x25
  414ee8:	ldr	w9, [x8, #4]
  414eec:	and	w9, w9, #0xfffffffb
  414ef0:	str	w9, [x8, #4]
  414ef4:	ldr	x8, [x19, #64]
  414ef8:	add	x9, x8, x25
  414efc:	ldr	w2, [x9, #8]
  414f00:	cmp	w2, #0x3
  414f04:	b.eq	414e60 <ferror@plt+0x10de0>  // b.none
  414f08:	ldr	w1, [x9, #4]
  414f0c:	tst	w1, #0x38
  414f10:	b.eq	414e60 <ferror@plt+0x10de0>  // b.none
  414f14:	add	x8, x8, x25
  414f18:	ldr	x3, [x19]
  414f1c:	ldur	x4, [x8, #-8]
  414f20:	mov	x0, x20
  414f24:	bl	414b6c <ferror@plt+0x10aec>
  414f28:	ldr	x8, [x19, #64]
  414f2c:	add	x8, x8, x25
  414f30:	ldr	w9, [x8, #4]
  414f34:	and	w9, w9, #0xffffffc7
  414f38:	str	w9, [x8, #4]
  414f3c:	b	414e60 <ferror@plt+0x10de0>
  414f40:	sub	w8, w8, w23
  414f44:	b	414f4c <ferror@plt+0x10ecc>
  414f48:	sub	x8, x8, x23
  414f4c:	str	w8, [x19, #72]
  414f50:	ldp	x20, x19, [sp, #80]
  414f54:	ldp	x22, x21, [sp, #64]
  414f58:	ldp	x24, x23, [sp, #48]
  414f5c:	ldp	x26, x25, [sp, #32]
  414f60:	ldr	x27, [sp, #16]
  414f64:	ldp	x29, x30, [sp], #96
  414f68:	ret
  414f6c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414f70:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414f74:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414f78:	add	x0, x0, #0xb6
  414f7c:	add	x1, x1, #0x65e
  414f80:	add	x2, x2, #0x545
  414f84:	bl	413114 <ferror@plt+0xf094>
  414f88:	b	414f50 <ferror@plt+0x10ed0>
  414f8c:	stp	x29, x30, [sp, #-32]!
  414f90:	str	x19, [sp, #16]
  414f94:	mov	x29, sp
  414f98:	cbz	x0, 414fd0 <ferror@plt+0x10f50>
  414f9c:	mov	x19, x0
  414fa0:	mov	x0, x1
  414fa4:	bl	41cea8 <ferror@plt+0x18e28>
  414fa8:	adrp	x1, 416000 <ferror@plt+0x11f80>
  414fac:	adrp	x3, 412000 <ferror@plt+0xdf80>
  414fb0:	mov	x2, x0
  414fb4:	add	x1, x1, #0xdac
  414fb8:	add	x3, x3, #0x49c
  414fbc:	mov	x0, x19
  414fc0:	bl	416d40 <ferror@plt+0x12cc0>
  414fc4:	ldr	x19, [sp, #16]
  414fc8:	ldp	x29, x30, [sp], #32
  414fcc:	ret
  414fd0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  414fd4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  414fd8:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  414fdc:	add	x0, x0, #0xb6
  414fe0:	add	x1, x1, #0x8a4
  414fe4:	add	x2, x2, #0x39c
  414fe8:	bl	413114 <ferror@plt+0xf094>
  414fec:	b	414fc4 <ferror@plt+0x10f44>
  414ff0:	stp	x29, x30, [sp, #-96]!
  414ff4:	stp	x28, x27, [sp, #16]
  414ff8:	stp	x26, x25, [sp, #32]
  414ffc:	stp	x24, x23, [sp, #48]
  415000:	stp	x22, x21, [sp, #64]
  415004:	stp	x20, x19, [sp, #80]
  415008:	mov	x29, sp
  41500c:	sub	sp, sp, #0x430
  415010:	mov	x27, x0
  415014:	mov	w0, #0x400                 	// #1024
  415018:	mov	x19, x2
  41501c:	mov	w28, w1
  415020:	bl	41ef88 <ferror@plt+0x1af08>
  415024:	ldr	x8, [x27, #64]
  415028:	mov	x26, x0
  41502c:	cbz	x8, 415064 <ferror@plt+0x10fe4>
  415030:	ldr	w9, [x8, #72]
  415034:	cmp	w9, #0x1
  415038:	b.lt	415064 <ferror@plt+0x10fe4>  // b.tstop
  41503c:	ldr	x9, [x8, #64]
  415040:	mov	x10, xzr
  415044:	ldr	x11, [x9]
  415048:	ldrb	w11, [x11]
  41504c:	cbz	w11, 415530 <ferror@plt+0x114b0>
  415050:	ldrsw	x11, [x8, #72]
  415054:	add	x10, x10, #0x1
  415058:	add	x9, x9, #0x30
  41505c:	cmp	x10, x11
  415060:	b.lt	415044 <ferror@plt+0x10fc4>  // b.tstop
  415064:	mov	x23, xzr
  415068:	bl	429f24 <ferror@plt+0x25ea4>
  41506c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415070:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  415074:	adrp	x4, 43c000 <ferror@plt+0x37f80>
  415078:	mov	x3, x0
  41507c:	add	x1, x1, #0x555
  415080:	add	x2, x2, #0x560
  415084:	add	x4, x4, #0x567
  415088:	mov	x0, x26
  41508c:	bl	420394 <ferror@plt+0x1c314>
  415090:	cbz	x23, 4150b0 <ferror@plt+0x11030>
  415094:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415098:	add	x1, x1, #0x107
  41509c:	mov	x0, x26
  4150a0:	bl	41f38c <ferror@plt+0x1b30c>
  4150a4:	mov	x0, x26
  4150a8:	mov	x1, x23
  4150ac:	bl	41f38c <ferror@plt+0x1b30c>
  4150b0:	ldr	x8, [x27, #8]
  4150b4:	cbz	x8, 4150f0 <ferror@plt+0x11070>
  4150b8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4150bc:	add	x1, x1, #0x107
  4150c0:	mov	x0, x26
  4150c4:	bl	41f38c <ferror@plt+0x1b30c>
  4150c8:	ldr	x9, [x27, #32]
  4150cc:	ldr	x8, [x27, #8]
  4150d0:	cbz	x9, 4150e4 <ferror@plt+0x11064>
  4150d4:	ldr	x1, [x27, #48]
  4150d8:	mov	x0, x8
  4150dc:	blr	x9
  4150e0:	mov	x8, x0
  4150e4:	mov	x0, x26
  4150e8:	mov	x1, x8
  4150ec:	bl	41f38c <ferror@plt+0x1b30c>
  4150f0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4150f4:	add	x1, x1, #0x573
  4150f8:	mov	x0, x26
  4150fc:	bl	41f38c <ferror@plt+0x1b30c>
  415100:	ldr	x8, [x27, #16]
  415104:	cbz	x8, 41513c <ferror@plt+0x110bc>
  415108:	ldr	x9, [x27, #32]
  41510c:	cbz	x9, 415120 <ferror@plt+0x110a0>
  415110:	ldr	x1, [x27, #48]
  415114:	mov	x0, x8
  415118:	blr	x9
  41511c:	mov	x8, x0
  415120:	mov	x0, x26
  415124:	mov	x1, x8
  415128:	bl	41f38c <ferror@plt+0x1b30c>
  41512c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415130:	add	x1, x1, #0x573
  415134:	mov	x0, x26
  415138:	bl	41f38c <ferror@plt+0x1b30c>
  41513c:	add	x0, sp, #0x28
  415140:	mov	w2, #0x400                 	// #1024
  415144:	mov	w1, wzr
  415148:	str	x19, [sp, #8]
  41514c:	bl	403950 <memset@plt>
  415150:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  415154:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  415158:	add	x0, x0, #0xb2c
  41515c:	add	x1, x1, #0xb10
  415160:	bl	40b898 <ferror@plt+0x7818>
  415164:	adrp	x3, 412000 <ferror@plt+0xdf80>
  415168:	mov	x24, x0
  41516c:	add	x3, x3, #0x49c
  415170:	mov	x0, xzr
  415174:	mov	x1, xzr
  415178:	mov	x2, xzr
  41517c:	bl	40b8b4 <ferror@plt+0x7834>
  415180:	ldr	x8, [x27, #64]
  415184:	str	x0, [sp, #32]
  415188:	cbz	x8, 4151f8 <ferror@plt+0x11178>
  41518c:	ldr	x8, [x27, #64]
  415190:	ldr	w9, [x8, #72]
  415194:	cmp	w9, #0x1
  415198:	b.lt	4151f8 <ferror@plt+0x11178>  // b.tstop
  41519c:	mov	x19, xzr
  4151a0:	mov	x20, xzr
  4151a4:	add	x21, sp, #0x28
  4151a8:	mov	w22, #0x1                   	// #1
  4151ac:	b	4151cc <ferror@plt+0x1114c>
  4151b0:	strb	wzr, [x25, #8]
  4151b4:	ldr	x8, [x27, #64]
  4151b8:	add	x20, x20, #0x1
  4151bc:	add	x19, x19, #0x30
  4151c0:	ldrsw	x9, [x8, #72]
  4151c4:	cmp	x20, x9
  4151c8:	b.ge	4151f8 <ferror@plt+0x11178>  // b.tcont
  4151cc:	ldr	x8, [x8, #64]
  4151d0:	mov	x0, x24
  4151d4:	add	x25, x8, x19
  4151d8:	ldr	x1, [x25]
  4151dc:	mov	x2, x25
  4151e0:	bl	40c334 <ferror@plt+0x82b4>
  4151e4:	ldrb	w8, [x25, #8]
  4151e8:	ldr	w9, [x21, x8, lsl #2]
  4151ec:	cbnz	w9, 4151b0 <ferror@plt+0x11130>
  4151f0:	str	w22, [x21, x8, lsl #2]
  4151f4:	b	4151b4 <ferror@plt+0x11134>
  4151f8:	stp	x26, x27, [sp, #16]
  4151fc:	ldr	x27, [x27]
  415200:	str	w28, [sp, #4]
  415204:	cbz	x27, 4152c8 <ferror@plt+0x11248>
  415208:	adrp	x25, 43c000 <ferror@plt+0x37f80>
  41520c:	add	x28, sp, #0x28
  415210:	mov	w22, #0x1                   	// #1
  415214:	add	x25, x25, #0x576
  415218:	b	415224 <ferror@plt+0x111a4>
  41521c:	ldr	x27, [x27, #8]
  415220:	cbz	x27, 4152c8 <ferror@plt+0x11248>
  415224:	ldr	x21, [x27]
  415228:	ldr	w8, [x21, #72]
  41522c:	cmp	w8, #0x1
  415230:	b.lt	41521c <ferror@plt+0x1119c>  // b.tstop
  415234:	mov	x20, xzr
  415238:	mov	x19, xzr
  41523c:	b	415258 <ferror@plt+0x111d8>
  415240:	str	w22, [x28, x9, lsl #2]
  415244:	ldrsw	x8, [x21, #72]
  415248:	add	x19, x19, #0x1
  41524c:	add	x20, x20, #0x30
  415250:	cmp	x19, x8
  415254:	b.ge	41521c <ferror@plt+0x1119c>  // b.tcont
  415258:	ldr	x23, [x21, #64]
  41525c:	mov	x0, x24
  415260:	ldr	x1, [x23, x20]
  415264:	bl	40c120 <ferror@plt+0x80a0>
  415268:	cbz	x0, 415298 <ferror@plt+0x11218>
  41526c:	add	x26, x23, x20
  415270:	ldrb	w8, [x26, #12]
  415274:	tbnz	w8, #6, 415298 <ferror@plt+0x11218>
  415278:	ldr	x1, [x21]
  41527c:	ldr	x2, [x26]
  415280:	mov	x0, x25
  415284:	bl	41d06c <ferror@plt+0x18fec>
  415288:	mov	x2, x0
  41528c:	ldr	x0, [sp, #32]
  415290:	mov	x1, x26
  415294:	b	4152a4 <ferror@plt+0x11224>
  415298:	add	x2, x23, x20
  41529c:	ldr	x1, [x2]
  4152a0:	mov	x0, x24
  4152a4:	bl	40c334 <ferror@plt+0x82b4>
  4152a8:	add	x8, x23, x20
  4152ac:	ldrb	w9, [x8, #8]
  4152b0:	ldr	w10, [x28, x9, lsl #2]
  4152b4:	cbz	w10, 415240 <ferror@plt+0x111c0>
  4152b8:	ldrb	w10, [x8, #12]
  4152bc:	tbnz	w10, #6, 415240 <ferror@plt+0x111c0>
  4152c0:	strb	wzr, [x8, #8]
  4152c4:	b	415244 <ferror@plt+0x111c4>
  4152c8:	mov	x0, x24
  4152cc:	bl	40c06c <ferror@plt+0x7fec>
  4152d0:	ldr	x27, [sp, #24]
  4152d4:	ldr	x22, [sp, #8]
  4152d8:	ldrb	w8, [x27, #56]
  4152dc:	ldr	x28, [x27]
  4152e0:	tbnz	w8, #0, 4152ec <ferror@plt+0x1126c>
  4152e4:	mov	w25, wzr
  4152e8:	b	415314 <ferror@plt+0x11294>
  4152ec:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4152f0:	add	x0, x0, #0x57c
  4152f4:	bl	4157a4 <ferror@plt+0x11724>
  4152f8:	mov	x25, x0
  4152fc:	cbz	x28, 415314 <ferror@plt+0x11294>
  415300:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  415304:	add	x0, x0, #0x587
  415308:	bl	4157a4 <ferror@plt+0x11724>
  41530c:	cmp	w25, w0
  415310:	csel	w25, w25, w0, gt
  415314:	ldr	x0, [x27, #64]
  415318:	cbz	x0, 41532c <ferror@plt+0x112ac>
  41531c:	ldr	x1, [sp, #32]
  415320:	bl	41582c <ferror@plt+0x117ac>
  415324:	cmp	w25, w0
  415328:	csel	w25, w25, w0, gt
  41532c:	cbz	x28, 415390 <ferror@plt+0x11310>
  415330:	adrp	x24, 43c000 <ferror@plt+0x37f80>
  415334:	add	x24, x24, #0x592
  415338:	b	415358 <ferror@plt+0x112d8>
  41533c:	ldr	x1, [sp, #32]
  415340:	mov	x0, x26
  415344:	bl	41582c <ferror@plt+0x117ac>
  415348:	ldr	x28, [x28, #8]
  41534c:	cmp	w25, w0
  415350:	csel	w25, w25, w0, gt
  415354:	cbz	x28, 415390 <ferror@plt+0x11310>
  415358:	ldrb	w8, [x27, #56]
  41535c:	ldr	x26, [x28]
  415360:	tbz	w8, #0, 41533c <ferror@plt+0x112bc>
  415364:	mov	x0, x24
  415368:	bl	4157a4 <ferror@plt+0x11724>
  41536c:	ldr	x8, [x26]
  415370:	mov	x27, x0
  415374:	mov	x0, x8
  415378:	bl	4157a4 <ferror@plt+0x11724>
  41537c:	add	w8, w0, w27
  415380:	ldr	x27, [sp, #24]
  415384:	cmp	w25, w8
  415388:	csel	w25, w25, w8, gt
  41538c:	b	41533c <ferror@plt+0x112bc>
  415390:	add	w24, w25, #0x4
  415394:	cbz	x22, 415448 <ferror@plt+0x113c8>
  415398:	mov	x0, x27
  41539c:	mov	x1, x22
  4153a0:	mov	w2, wzr
  4153a4:	bl	4159bc <ferror@plt+0x1193c>
  4153a8:	ldr	x23, [sp, #16]
  4153ac:	ldr	w28, [sp, #4]
  4153b0:	cbz	w0, 415570 <ferror@plt+0x114f0>
  4153b4:	ldr	x9, [x22, #40]
  4153b8:	ldr	x8, [x22, #8]
  4153bc:	cbz	x9, 4153d0 <ferror@plt+0x11350>
  4153c0:	ldr	x1, [x22, #56]
  4153c4:	mov	x0, x8
  4153c8:	blr	x9
  4153cc:	mov	x8, x0
  4153d0:	ldr	x21, [sp, #32]
  4153d4:	mov	x0, x23
  4153d8:	mov	x1, x8
  4153dc:	bl	41f38c <ferror@plt+0x1b30c>
  4153e0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4153e4:	add	x1, x1, #0x574
  4153e8:	mov	x0, x23
  4153ec:	bl	41f38c <ferror@plt+0x1b30c>
  4153f0:	ldr	w8, [x22, #72]
  4153f4:	cmp	w8, #0x1
  4153f8:	b.lt	415434 <ferror@plt+0x113b4>  // b.tstop
  4153fc:	mov	x19, xzr
  415400:	mov	x20, xzr
  415404:	ldr	x8, [x22, #64]
  415408:	mov	x0, x22
  41540c:	mov	w1, w24
  415410:	mov	x3, x23
  415414:	add	x2, x8, x19
  415418:	mov	x4, x21
  41541c:	bl	415a50 <ferror@plt+0x119d0>
  415420:	ldrsw	x8, [x22, #72]
  415424:	add	x20, x20, #0x1
  415428:	add	x19, x19, #0x30
  41542c:	cmp	x20, x8
  415430:	b.lt	415404 <ferror@plt+0x11384>  // b.tstop
  415434:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415438:	add	x1, x1, #0x574
  41543c:	mov	x0, x23
  415440:	bl	41f38c <ferror@plt+0x1b30c>
  415444:	b	415570 <ferror@plt+0x114f0>
  415448:	ldrb	w8, [x27, #56]
  41544c:	ldr	x23, [sp, #16]
  415450:	tbz	w8, #0, 415568 <ferror@plt+0x114e8>
  415454:	ldr	x22, [x27]
  415458:	mov	x0, x27
  41545c:	bl	415924 <ferror@plt+0x118a4>
  415460:	cmp	w0, #0x0
  415464:	mov	w8, #0x3f                  	// #63
  415468:	mov	w9, #0x68                  	// #104
  41546c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415470:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  415474:	adrp	x5, 43c000 <ferror@plt+0x37f80>
  415478:	adrp	x6, 43c000 <ferror@plt+0x37f80>
  41547c:	csel	w3, w9, w8, eq  // eq = none
  415480:	add	x1, x1, #0x59a
  415484:	add	x2, x2, #0x5af
  415488:	add	x5, x5, #0x582
  41548c:	add	x6, x6, #0x5bd
  415490:	mov	x0, x23
  415494:	mov	w4, w25
  415498:	bl	420394 <ferror@plt+0x1c314>
  41549c:	cbz	x22, 415550 <ferror@plt+0x114d0>
  4154a0:	ldr	x0, [sp, #16]
  4154a4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4154a8:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  4154ac:	adrp	x4, 43c000 <ferror@plt+0x37f80>
  4154b0:	add	x1, x1, #0x5cf
  4154b4:	add	x3, x3, #0x589
  4154b8:	add	x4, x4, #0x5dc
  4154bc:	mov	w2, w24
  4154c0:	bl	420394 <ferror@plt+0x1c314>
  4154c4:	adrp	x26, 43c000 <ferror@plt+0x37f80>
  4154c8:	sub	w25, w25, #0x1
  4154cc:	add	x26, x26, #0x5f2
  4154d0:	b	4154f4 <ferror@plt+0x11474>
  4154d4:	ldr	x0, [sp, #16]
  4154d8:	mov	x1, x26
  4154dc:	mov	w2, w25
  4154e0:	mov	x3, x27
  4154e4:	bl	420394 <ferror@plt+0x1c314>
  4154e8:	ldr	x27, [sp, #24]
  4154ec:	ldr	x22, [x22, #8]
  4154f0:	cbz	x22, 415550 <ferror@plt+0x114d0>
  4154f4:	ldr	x28, [x22]
  4154f8:	mov	x0, x27
  4154fc:	mov	w2, wzr
  415500:	mov	x1, x28
  415504:	bl	4159bc <ferror@plt+0x1193c>
  415508:	cbz	w0, 4154ec <ferror@plt+0x1146c>
  41550c:	ldr	x27, [x28]
  415510:	ldr	x8, [x28, #40]
  415514:	ldr	x4, [x28, #16]
  415518:	cbz	x8, 4154d4 <ferror@plt+0x11454>
  41551c:	ldr	x1, [x28, #56]
  415520:	mov	x0, x4
  415524:	blr	x8
  415528:	mov	x4, x0
  41552c:	b	4154d4 <ferror@plt+0x11454>
  415530:	ldr	x10, [x8, #40]
  415534:	ldr	x23, [x9, #40]
  415538:	cbz	x10, 415068 <ferror@plt+0x10fe8>
  41553c:	ldr	x1, [x8, #56]
  415540:	mov	x0, x23
  415544:	blr	x10
  415548:	mov	x23, x0
  41554c:	b	415068 <ferror@plt+0x10fe8>
  415550:	ldr	x23, [sp, #16]
  415554:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415558:	add	x1, x1, #0x574
  41555c:	mov	x0, x23
  415560:	bl	41f38c <ferror@plt+0x1b30c>
  415564:	ldr	x22, [sp, #8]
  415568:	ldr	w28, [sp, #4]
  41556c:	cbz	w28, 4156f8 <ferror@plt+0x11678>
  415570:	ldr	x25, [sp, #32]
  415574:	cbnz	w28, 41557c <ferror@plt+0x114fc>
  415578:	cbnz	x22, 415628 <ferror@plt+0x115a8>
  41557c:	ldr	x1, [x27, #64]
  415580:	mov	w2, #0x1                   	// #1
  415584:	mov	x0, x27
  415588:	bl	4159bc <ferror@plt+0x1193c>
  41558c:	cbnz	w0, 4155a0 <ferror@plt+0x11520>
  415590:	ldr	x1, [x27]
  415594:	mov	x0, x27
  415598:	bl	415b98 <ferror@plt+0x11b18>
  41559c:	cbz	w0, 415628 <ferror@plt+0x115a8>
  4155a0:	ldr	x22, [x27]
  4155a4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4155a8:	add	x1, x1, #0x604
  4155ac:	mov	x0, x23
  4155b0:	bl	41f38c <ferror@plt+0x1b30c>
  4155b4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4155b8:	add	x1, x1, #0x574
  4155bc:	mov	x0, x23
  4155c0:	bl	41f38c <ferror@plt+0x1b30c>
  4155c4:	ldr	x8, [x27, #64]
  4155c8:	cbz	x8, 415614 <ferror@plt+0x11594>
  4155cc:	ldr	x0, [x27, #64]
  4155d0:	ldr	w8, [x0, #72]
  4155d4:	cmp	w8, #0x1
  4155d8:	b.lt	415614 <ferror@plt+0x11594>  // b.tstop
  4155dc:	mov	x19, xzr
  4155e0:	mov	x20, xzr
  4155e4:	ldr	x8, [x0, #64]
  4155e8:	mov	w1, w24
  4155ec:	mov	x3, x23
  4155f0:	mov	x4, x25
  4155f4:	add	x2, x8, x19
  4155f8:	bl	415a50 <ferror@plt+0x119d0>
  4155fc:	ldr	x0, [x27, #64]
  415600:	add	x20, x20, #0x1
  415604:	add	x19, x19, #0x30
  415608:	ldrsw	x8, [x0, #72]
  41560c:	cmp	x20, x8
  415610:	b.lt	4155e4 <ferror@plt+0x11564>  // b.tstop
  415614:	cbnz	x22, 4156a0 <ferror@plt+0x11620>
  415618:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41561c:	add	x1, x1, #0x574
  415620:	mov	x0, x23
  415624:	bl	41f38c <ferror@plt+0x1b30c>
  415628:	ldr	x8, [x27, #24]
  41562c:	cbz	x8, 415664 <ferror@plt+0x115e4>
  415630:	ldr	x9, [x27, #32]
  415634:	cbz	x9, 415648 <ferror@plt+0x115c8>
  415638:	ldr	x1, [x27, #48]
  41563c:	mov	x0, x8
  415640:	blr	x9
  415644:	mov	x8, x0
  415648:	mov	x0, x23
  41564c:	mov	x1, x8
  415650:	bl	41f38c <ferror@plt+0x1b30c>
  415654:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415658:	add	x1, x1, #0x574
  41565c:	mov	x0, x23
  415660:	bl	41f38c <ferror@plt+0x1b30c>
  415664:	mov	x0, x25
  415668:	bl	40c06c <ferror@plt+0x7fec>
  41566c:	mov	x0, x23
  415670:	mov	w1, wzr
  415674:	bl	41f170 <ferror@plt+0x1b0f0>
  415678:	add	sp, sp, #0x430
  41567c:	ldp	x20, x19, [sp, #80]
  415680:	ldp	x22, x21, [sp, #64]
  415684:	ldp	x24, x23, [sp, #48]
  415688:	ldp	x26, x25, [sp, #32]
  41568c:	ldp	x28, x27, [sp, #16]
  415690:	ldp	x29, x30, [sp], #96
  415694:	ret
  415698:	ldr	x22, [x22, #8]
  41569c:	cbz	x22, 415618 <ferror@plt+0x11598>
  4156a0:	ldr	x21, [x22]
  4156a4:	ldr	w8, [x21, #72]
  4156a8:	cmp	w8, #0x1
  4156ac:	b.lt	415698 <ferror@plt+0x11618>  // b.tstop
  4156b0:	mov	x19, xzr
  4156b4:	mov	x20, xzr
  4156b8:	b	4156d0 <ferror@plt+0x11650>
  4156bc:	ldrsw	x8, [x21, #72]
  4156c0:	add	x20, x20, #0x1
  4156c4:	add	x19, x19, #0x30
  4156c8:	cmp	x20, x8
  4156cc:	b.ge	415698 <ferror@plt+0x11618>  // b.tcont
  4156d0:	ldr	x8, [x21, #64]
  4156d4:	add	x2, x8, x19
  4156d8:	ldrb	w8, [x2, #12]
  4156dc:	tbz	w8, #1, 4156bc <ferror@plt+0x1163c>
  4156e0:	mov	x0, x21
  4156e4:	mov	w1, w24
  4156e8:	mov	x3, x23
  4156ec:	mov	x4, x25
  4156f0:	bl	415a50 <ferror@plt+0x119d0>
  4156f4:	b	4156bc <ferror@plt+0x1163c>
  4156f8:	ldr	x21, [x27]
  4156fc:	cbz	x21, 415570 <ferror@plt+0x114f0>
  415700:	adrp	x25, 43c000 <ferror@plt+0x37f80>
  415704:	add	x25, x25, #0x574
  415708:	b	415720 <ferror@plt+0x116a0>
  41570c:	mov	x0, x23
  415710:	mov	x1, x25
  415714:	bl	41f38c <ferror@plt+0x1b30c>
  415718:	ldr	x21, [x21, #8]
  41571c:	cbz	x21, 415570 <ferror@plt+0x114f0>
  415720:	ldr	x26, [x21]
  415724:	mov	x0, x27
  415728:	mov	w2, wzr
  41572c:	mov	x1, x26
  415730:	bl	4159bc <ferror@plt+0x1193c>
  415734:	cbz	w0, 415718 <ferror@plt+0x11698>
  415738:	ldr	x1, [x26, #8]
  41573c:	mov	x0, x23
  415740:	bl	41f38c <ferror@plt+0x1b30c>
  415744:	mov	x0, x23
  415748:	mov	x1, x25
  41574c:	bl	41f38c <ferror@plt+0x1b30c>
  415750:	ldr	w8, [x26, #72]
  415754:	cmp	w8, #0x1
  415758:	b.lt	41570c <ferror@plt+0x1168c>  // b.tstop
  41575c:	mov	x19, xzr
  415760:	mov	x20, xzr
  415764:	b	41577c <ferror@plt+0x116fc>
  415768:	ldrsw	x8, [x26, #72]
  41576c:	add	x20, x20, #0x1
  415770:	add	x19, x19, #0x30
  415774:	cmp	x20, x8
  415778:	b.ge	41570c <ferror@plt+0x1168c>  // b.tcont
  41577c:	ldr	x8, [x26, #64]
  415780:	add	x2, x8, x19
  415784:	ldrb	w8, [x2, #12]
  415788:	tbnz	w8, #1, 415768 <ferror@plt+0x116e8>
  41578c:	ldr	x4, [sp, #32]
  415790:	mov	x0, x26
  415794:	mov	w1, w24
  415798:	mov	x3, x23
  41579c:	bl	415a50 <ferror@plt+0x119d0>
  4157a0:	b	415768 <ferror@plt+0x116e8>
  4157a4:	stp	x29, x30, [sp, #-48]!
  4157a8:	stp	x22, x21, [sp, #16]
  4157ac:	stp	x20, x19, [sp, #32]
  4157b0:	mov	x29, sp
  4157b4:	cbz	x0, 4157f8 <ferror@plt+0x11778>
  4157b8:	ldrb	w22, [x0]
  4157bc:	mov	x19, x0
  4157c0:	cbz	w22, 415814 <ferror@plt+0x11794>
  4157c4:	adrp	x8, 456000 <ferror@plt+0x51f80>
  4157c8:	ldr	x21, [x8, #3912]
  4157cc:	mov	x20, xzr
  4157d0:	mov	x0, x19
  4157d4:	bl	427334 <ferror@plt+0x232b4>
  4157d8:	bl	416fcc <ferror@plt+0x12f4c>
  4157dc:	and	x8, x22, #0xff
  4157e0:	ldrb	w8, [x21, x8]
  4157e4:	add	x20, x20, w0, sxtw
  4157e8:	add	x19, x19, x8
  4157ec:	ldrb	w22, [x19]
  4157f0:	cbnz	w22, 4157d0 <ferror@plt+0x11750>
  4157f4:	b	415818 <ferror@plt+0x11798>
  4157f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4157fc:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415800:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  415804:	add	x0, x0, #0xb6
  415808:	add	x1, x1, #0xaa7
  41580c:	add	x2, x2, #0xbc
  415810:	bl	413114 <ferror@plt+0xf094>
  415814:	mov	x20, xzr
  415818:	mov	x0, x20
  41581c:	ldp	x20, x19, [sp, #32]
  415820:	ldp	x22, x21, [sp, #16]
  415824:	ldp	x29, x30, [sp], #48
  415828:	ret
  41582c:	stp	x29, x30, [sp, #-80]!
  415830:	stp	x26, x25, [sp, #16]
  415834:	stp	x24, x23, [sp, #32]
  415838:	stp	x22, x21, [sp, #48]
  41583c:	stp	x20, x19, [sp, #64]
  415840:	ldr	w8, [x0, #72]
  415844:	mov	x29, sp
  415848:	cmp	w8, #0x1
  41584c:	b.lt	415904 <ferror@plt+0x11884>  // b.tstop
  415850:	mov	x19, x0
  415854:	mov	x20, x1
  415858:	mov	x23, xzr
  41585c:	mov	x24, xzr
  415860:	mov	w21, wzr
  415864:	b	415890 <ferror@plt+0x11810>
  415868:	bl	4157a4 <ferror@plt+0x11724>
  41586c:	add	w8, w25, w0
  415870:	add	w25, w8, #0x1
  415874:	cmp	w21, w25
  415878:	csel	w21, w21, w25, gt
  41587c:	ldrsw	x8, [x19, #72]
  415880:	add	x24, x24, #0x1
  415884:	add	x23, x23, #0x30
  415888:	cmp	x24, x8
  41588c:	b.ge	415908 <ferror@plt+0x11888>  // b.tcont
  415890:	ldr	x26, [x19, #64]
  415894:	add	x22, x26, x23
  415898:	ldrb	w8, [x22, #12]
  41589c:	tbnz	w8, #0, 41587c <ferror@plt+0x117fc>
  4158a0:	mov	x0, x20
  4158a4:	mov	x1, x22
  4158a8:	bl	40c120 <ferror@plt+0x80a0>
  4158ac:	cbnz	x0, 4158b4 <ferror@plt+0x11834>
  4158b0:	ldr	x0, [x26, x23]
  4158b4:	bl	4157a4 <ferror@plt+0x11724>
  4158b8:	add	x8, x26, x23
  4158bc:	ldrb	w9, [x8, #8]
  4158c0:	ldr	w8, [x8, #16]
  4158c4:	add	w10, w0, #0x4
  4158c8:	cmp	w9, #0x0
  4158cc:	csel	w25, w0, w10, eq  // eq = none
  4158d0:	cbz	w8, 415874 <ferror@plt+0x117f4>
  4158d4:	cmp	w8, #0x3
  4158d8:	b.ne	4158e4 <ferror@plt+0x11864>  // b.any
  4158dc:	ldrb	w8, [x22, #12]
  4158e0:	tbnz	w8, #3, 415874 <ferror@plt+0x117f4>
  4158e4:	add	x8, x26, x23
  4158e8:	ldr	x0, [x8, #40]
  4158ec:	cbz	x0, 415874 <ferror@plt+0x117f4>
  4158f0:	ldr	x8, [x19, #40]
  4158f4:	cbz	x8, 415868 <ferror@plt+0x117e8>
  4158f8:	ldr	x1, [x19, #56]
  4158fc:	blr	x8
  415900:	b	415868 <ferror@plt+0x117e8>
  415904:	mov	w21, wzr
  415908:	mov	w0, w21
  41590c:	ldp	x20, x19, [sp, #64]
  415910:	ldp	x22, x21, [sp, #48]
  415914:	ldp	x24, x23, [sp, #32]
  415918:	ldp	x26, x25, [sp, #16]
  41591c:	ldp	x29, x30, [sp], #80
  415920:	ret
  415924:	ldr	x8, [x0, #64]
  415928:	cbz	x8, 415960 <ferror@plt+0x118e0>
  41592c:	ldr	w9, [x8, #72]
  415930:	cbz	w9, 415960 <ferror@plt+0x118e0>
  415934:	ldr	x10, [x8, #64]
  415938:	mov	x9, xzr
  41593c:	add	x10, x10, #0x8
  415940:	ldrb	w11, [x10]
  415944:	cmp	w11, #0x68
  415948:	b.eq	4159b4 <ferror@plt+0x11934>  // b.none
  41594c:	ldrsw	x11, [x8, #72]
  415950:	add	x9, x9, #0x1
  415954:	add	x10, x10, #0x30
  415958:	cmp	x9, x11
  41595c:	b.cc	415940 <ferror@plt+0x118c0>  // b.lo, b.ul, b.last
  415960:	ldr	x8, [x0]
  415964:	cbnz	x8, 415978 <ferror@plt+0x118f8>
  415968:	mov	w0, wzr
  41596c:	ret
  415970:	ldr	x8, [x8, #8]
  415974:	cbz	x8, 415968 <ferror@plt+0x118e8>
  415978:	ldr	x9, [x8]
  41597c:	ldr	w10, [x9, #72]
  415980:	cbz	w10, 415970 <ferror@plt+0x118f0>
  415984:	ldr	x11, [x9, #64]
  415988:	mov	x10, xzr
  41598c:	add	x11, x11, #0x8
  415990:	ldrb	w12, [x11]
  415994:	cmp	w12, #0x68
  415998:	b.eq	4159b4 <ferror@plt+0x11934>  // b.none
  41599c:	ldrsw	x12, [x9, #72]
  4159a0:	add	x10, x10, #0x1
  4159a4:	add	x11, x11, #0x30
  4159a8:	cmp	x10, x12
  4159ac:	b.cc	415990 <ferror@plt+0x11910>  // b.lo, b.ul, b.last
  4159b0:	b	415970 <ferror@plt+0x118f0>
  4159b4:	mov	w0, #0x1                   	// #1
  4159b8:	ret
  4159bc:	ldr	x9, [x0, #64]
  4159c0:	cmp	w2, #0x0
  4159c4:	mov	w8, #0x3                   	// #3
  4159c8:	csinc	w8, w8, wzr, eq  // eq = none
  4159cc:	cbz	x1, 4159e0 <ferror@plt+0x11960>
  4159d0:	ldr	w10, [x1, #72]
  4159d4:	cmp	w10, #0x1
  4159d8:	b.ge	4159ec <ferror@plt+0x1196c>  // b.tcont
  4159dc:	b	415a48 <ferror@plt+0x119c8>
  4159e0:	mov	w10, wzr
  4159e4:	cmp	w10, #0x1
  4159e8:	b.lt	415a48 <ferror@plt+0x119c8>  // b.tstop
  4159ec:	ldr	x11, [x1, #64]
  4159f0:	cmp	w2, #0x0
  4159f4:	cset	w12, eq  // eq = none
  4159f8:	cmp	x9, x1
  4159fc:	cset	w9, eq  // eq = none
  415a00:	orr	w9, w12, w9
  415a04:	mov	w10, w10
  415a08:	add	x11, x11, #0xc
  415a0c:	b	415a1c <ferror@plt+0x1199c>
  415a10:	subs	x10, x10, #0x1
  415a14:	add	x11, x11, #0x30
  415a18:	b.eq	415a48 <ferror@plt+0x119c8>  // b.none
  415a1c:	tbnz	w9, #0, 415a28 <ferror@plt+0x119a8>
  415a20:	ldrb	w12, [x11]
  415a24:	tbz	w12, #1, 415a10 <ferror@plt+0x11990>
  415a28:	ldur	x12, [x11, #-12]
  415a2c:	ldrb	w12, [x12]
  415a30:	cbz	w12, 415a10 <ferror@plt+0x11990>
  415a34:	ldr	w12, [x11]
  415a38:	tst	w12, w8
  415a3c:	b.ne	415a10 <ferror@plt+0x11990>  // b.any
  415a40:	mov	w0, #0x1                   	// #1
  415a44:	ret
  415a48:	mov	w0, wzr
  415a4c:	ret
  415a50:	stp	x29, x30, [sp, #-64]!
  415a54:	stp	x24, x23, [sp, #16]
  415a58:	stp	x22, x21, [sp, #32]
  415a5c:	stp	x20, x19, [sp, #48]
  415a60:	ldrb	w8, [x2, #12]
  415a64:	mov	x29, sp
  415a68:	tbnz	w8, #0, 415b84 <ferror@plt+0x11b04>
  415a6c:	ldr	x8, [x2]
  415a70:	mov	x23, x2
  415a74:	ldrb	w8, [x8]
  415a78:	cbz	w8, 415b84 <ferror@plt+0x11b04>
  415a7c:	mov	w22, w1
  415a80:	mov	x21, x0
  415a84:	mov	x0, x4
  415a88:	mov	x1, x23
  415a8c:	mov	x19, x3
  415a90:	bl	40c120 <ferror@plt+0x80a0>
  415a94:	mov	x24, x0
  415a98:	cbnz	x0, 415aa0 <ferror@plt+0x11a20>
  415a9c:	ldr	x24, [x23]
  415aa0:	mov	x0, xzr
  415aa4:	bl	41f020 <ferror@plt+0x1afa0>
  415aa8:	ldrb	w2, [x23, #8]
  415aac:	mov	x20, x0
  415ab0:	cbz	w2, 415ad4 <ferror@plt+0x11a54>
  415ab4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415ab8:	add	x1, x1, #0xacd
  415abc:	mov	x0, x20
  415ac0:	mov	x3, x24
  415ac4:	bl	420394 <ferror@plt+0x1c314>
  415ac8:	ldr	x2, [x23, #40]
  415acc:	cbnz	x2, 415af0 <ferror@plt+0x11a70>
  415ad0:	b	415b18 <ferror@plt+0x11a98>
  415ad4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415ad8:	add	x1, x1, #0xad9
  415adc:	mov	x0, x20
  415ae0:	mov	x2, x24
  415ae4:	bl	420394 <ferror@plt+0x1c314>
  415ae8:	ldr	x2, [x23, #40]
  415aec:	cbz	x2, 415b18 <ferror@plt+0x11a98>
  415af0:	ldr	x8, [x21, #40]
  415af4:	cbz	x8, 415b08 <ferror@plt+0x11a88>
  415af8:	ldr	x1, [x21, #56]
  415afc:	mov	x0, x2
  415b00:	blr	x8
  415b04:	mov	x2, x0
  415b08:	adrp	x1, 439000 <ferror@plt+0x34f80>
  415b0c:	add	x1, x1, #0x58f
  415b10:	mov	x0, x20
  415b14:	bl	420394 <ferror@plt+0x1c314>
  415b18:	ldr	x24, [x20]
  415b1c:	mov	x0, x24
  415b20:	bl	4157a4 <ferror@plt+0x11724>
  415b24:	ldr	x5, [x23, #32]
  415b28:	sub	w8, w22, w0
  415b2c:	add	w22, w8, #0x4
  415b30:	cbz	x5, 415b50 <ferror@plt+0x11ad0>
  415b34:	ldr	x8, [x21, #40]
  415b38:	cbz	x8, 415b58 <ferror@plt+0x11ad8>
  415b3c:	ldr	x1, [x21, #56]
  415b40:	mov	x0, x5
  415b44:	blr	x8
  415b48:	mov	x5, x0
  415b4c:	b	415b58 <ferror@plt+0x11ad8>
  415b50:	adrp	x5, 478000 <ferror@plt+0x73f80>
  415b54:	add	x5, x5, #0x5bf
  415b58:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415b5c:	adrp	x4, 478000 <ferror@plt+0x73f80>
  415b60:	add	x1, x1, #0xae0
  415b64:	add	x4, x4, #0x5bf
  415b68:	mov	x0, x19
  415b6c:	mov	x2, x24
  415b70:	mov	w3, w22
  415b74:	bl	420394 <ferror@plt+0x1c314>
  415b78:	mov	w1, #0x1                   	// #1
  415b7c:	mov	x0, x20
  415b80:	bl	41f170 <ferror@plt+0x1b0f0>
  415b84:	ldp	x20, x19, [sp, #48]
  415b88:	ldp	x22, x21, [sp, #32]
  415b8c:	ldp	x24, x23, [sp, #16]
  415b90:	ldp	x29, x30, [sp], #64
  415b94:	ret
  415b98:	stp	x29, x30, [sp, #-48]!
  415b9c:	str	x21, [sp, #16]
  415ba0:	stp	x20, x19, [sp, #32]
  415ba4:	mov	x29, sp
  415ba8:	cbz	x1, 415bd4 <ferror@plt+0x11b54>
  415bac:	mov	x19, x1
  415bb0:	mov	x20, x0
  415bb4:	mov	w21, #0x1                   	// #1
  415bb8:	ldr	x1, [x19]
  415bbc:	mov	w2, #0x1                   	// #1
  415bc0:	mov	x0, x20
  415bc4:	bl	4159bc <ferror@plt+0x1193c>
  415bc8:	cbnz	w0, 415bd8 <ferror@plt+0x11b58>
  415bcc:	ldr	x19, [x19, #8]
  415bd0:	cbnz	x19, 415bb8 <ferror@plt+0x11b38>
  415bd4:	mov	w21, wzr
  415bd8:	mov	w0, w21
  415bdc:	ldp	x20, x19, [sp, #32]
  415be0:	ldr	x21, [sp, #16]
  415be4:	ldp	x29, x30, [sp], #48
  415be8:	ret
  415bec:	stp	x29, x30, [sp, #-96]!
  415bf0:	stp	x28, x27, [sp, #16]
  415bf4:	stp	x26, x25, [sp, #32]
  415bf8:	stp	x24, x23, [sp, #48]
  415bfc:	stp	x22, x21, [sp, #64]
  415c00:	stp	x20, x19, [sp, #80]
  415c04:	mov	x29, sp
  415c08:	sub	sp, sp, #0x40
  415c0c:	mov	x22, x3
  415c10:	mov	x19, x2
  415c14:	mov	x20, x1
  415c18:	mov	x21, x0
  415c1c:	bl	429f24 <ferror@plt+0x25ea4>
  415c20:	cbnz	x0, 415c70 <ferror@plt+0x11bf0>
  415c24:	cbz	x20, 415c54 <ferror@plt+0x11bd4>
  415c28:	cbz	x19, 415c54 <ferror@plt+0x11bd4>
  415c2c:	ldr	w8, [x20]
  415c30:	cbz	w8, 415c54 <ferror@plt+0x11bd4>
  415c34:	ldr	x8, [x19]
  415c38:	ldr	x0, [x8]
  415c3c:	bl	40ae18 <ferror@plt+0x6d98>
  415c40:	mov	x23, x0
  415c44:	cbnz	x0, 415c60 <ferror@plt+0x11be0>
  415c48:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  415c4c:	add	x0, x0, #0x619
  415c50:	b	415c64 <ferror@plt+0x11be4>
  415c54:	bl	416520 <ferror@plt+0x124a0>
  415c58:	mov	x23, x0
  415c5c:	cbz	x0, 415c48 <ferror@plt+0x11bc8>
  415c60:	mov	x0, x23
  415c64:	bl	429f60 <ferror@plt+0x25ee0>
  415c68:	mov	x0, x23
  415c6c:	bl	41249c <ferror@plt+0xe41c>
  415c70:	ldr	x23, [x21]
  415c74:	b	415c84 <ferror@plt+0x11c04>
  415c78:	ldr	x23, [x23, #8]
  415c7c:	mov	w8, #0x1                   	// #1
  415c80:	tbz	w8, #0, 4163b4 <ferror@plt+0x12334>
  415c84:	cbz	x23, 415cb4 <ferror@plt+0x11c34>
  415c88:	ldr	x1, [x23]
  415c8c:	ldr	x8, [x1, #80]
  415c90:	cbz	x8, 415c78 <ferror@plt+0x11bf8>
  415c94:	ldr	x2, [x1, #32]
  415c98:	mov	x0, x21
  415c9c:	mov	x3, x22
  415ca0:	blr	x8
  415ca4:	cbnz	w0, 415c78 <ferror@plt+0x11bf8>
  415ca8:	mov	w8, wzr
  415cac:	tbnz	w8, #0, 415c84 <ferror@plt+0x11c04>
  415cb0:	b	4163b4 <ferror@plt+0x12334>
  415cb4:	ldr	x1, [x21, #64]
  415cb8:	cbz	x1, 415cd8 <ferror@plt+0x11c58>
  415cbc:	ldr	x8, [x1, #80]
  415cc0:	cbz	x8, 415cd8 <ferror@plt+0x11c58>
  415cc4:	ldr	x2, [x1, #32]
  415cc8:	mov	x0, x21
  415ccc:	mov	x3, x22
  415cd0:	blr	x8
  415cd4:	cbz	w0, 4163b4 <ferror@plt+0x12334>
  415cd8:	cmp	x20, #0x0
  415cdc:	cset	w8, ne  // ne = any
  415ce0:	cmp	x19, #0x0
  415ce4:	cset	w9, ne  // ne = any
  415ce8:	and	w28, w8, w9
  415cec:	cmp	w28, #0x1
  415cf0:	b.ne	41631c <ferror@plt+0x1229c>  // b.any
  415cf4:	mov	w8, #0x1                   	// #1
  415cf8:	stur	w8, [x29, #-4]
  415cfc:	ldr	w8, [x20]
  415d00:	cmp	w8, #0x1
  415d04:	b.le	4162ec <ferror@plt+0x1226c>
  415d08:	mov	w25, wzr
  415d0c:	mov	w26, #0x1                   	// #1
  415d10:	stur	wzr, [x29, #-16]
  415d14:	stur	wzr, [x29, #-28]
  415d18:	stur	w28, [x29, #-52]
  415d1c:	b	415d38 <ferror@plt+0x11cb8>
  415d20:	ldur	w8, [x29, #-4]
  415d24:	add	w26, w8, #0x1
  415d28:	stur	w26, [x29, #-4]
  415d2c:	ldr	w8, [x20]
  415d30:	cmp	w26, w8
  415d34:	b.ge	4162f0 <ferror@plt+0x12270>  // b.tcont
  415d38:	stur	wzr, [x29, #-8]
  415d3c:	ldr	x8, [x19]
  415d40:	sxtw	x24, w26
  415d44:	ldr	x23, [x8, w26, sxtw #3]
  415d48:	ldrb	w8, [x23]
  415d4c:	cmp	w8, #0x2d
  415d50:	b.ne	415e3c <ferror@plt+0x11dbc>  // b.any
  415d54:	mov	x27, x23
  415d58:	ldrb	w8, [x27, #1]!
  415d5c:	ldur	w9, [x29, #-16]
  415d60:	cbnz	w9, 415e3c <ferror@plt+0x11dbc>
  415d64:	cbz	w8, 415e3c <ferror@plt+0x11dbc>
  415d68:	cmp	w8, #0x2d
  415d6c:	b.ne	415f14 <ferror@plt+0x11e94>  // b.any
  415d70:	mov	x27, x23
  415d74:	ldrb	w8, [x27, #2]!
  415d78:	cbz	w8, 4160c0 <ferror@plt+0x12040>
  415d7c:	ldrb	w8, [x21, #56]
  415d80:	stur	w25, [x29, #-32]
  415d84:	tbz	w8, #0, 415df0 <ferror@plt+0x11d70>
  415d88:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415d8c:	mov	x0, x27
  415d90:	add	x1, x1, #0x582
  415d94:	bl	403bc0 <strcmp@plt>
  415d98:	cbz	w0, 4164f0 <ferror@plt+0x12470>
  415d9c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415da0:	mov	x0, x27
  415da4:	add	x1, x1, #0x589
  415da8:	bl	403bc0 <strcmp@plt>
  415dac:	cbz	w0, 416510 <ferror@plt+0x12490>
  415db0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  415db4:	mov	w2, #0x5                   	// #5
  415db8:	mov	x0, x27
  415dbc:	add	x1, x1, #0x594
  415dc0:	bl	403900 <strncmp@plt>
  415dc4:	cbnz	w0, 415df0 <ferror@plt+0x11d70>
  415dc8:	ldr	x25, [x21]
  415dcc:	cbz	x25, 415df0 <ferror@plt+0x11d70>
  415dd0:	add	x23, x23, #0x7
  415dd4:	ldr	x24, [x25]
  415dd8:	mov	x0, x23
  415ddc:	ldr	x1, [x24]
  415de0:	bl	403bc0 <strcmp@plt>
  415de4:	cbz	w0, 416500 <ferror@plt+0x12480>
  415de8:	ldr	x25, [x25, #8]
  415dec:	cbnz	x25, 415dd4 <ferror@plt+0x11d54>
  415df0:	ldr	x1, [x21, #64]
  415df4:	cbz	x1, 415e28 <ferror@plt+0x11da8>
  415df8:	sub	x8, x29, #0x8
  415dfc:	sub	x2, x29, #0x4
  415e00:	str	x8, [sp, #-16]!
  415e04:	mov	x0, x21
  415e08:	mov	x3, x27
  415e0c:	mov	w4, wzr
  415e10:	mov	x5, x20
  415e14:	mov	x6, x19
  415e18:	mov	x7, x22
  415e1c:	bl	4165cc <ferror@plt+0x1254c>
  415e20:	add	sp, sp, #0x10
  415e24:	cbz	w0, 416158 <ferror@plt+0x120d8>
  415e28:	ldur	w8, [x29, #-8]
  415e2c:	ldur	w25, [x29, #-32]
  415e30:	cbnz	w8, 4162c0 <ferror@plt+0x12240>
  415e34:	ldr	x23, [x21]
  415e38:	b	415ec4 <ferror@plt+0x11e44>
  415e3c:	ldr	x1, [x21, #64]
  415e40:	cbz	x1, 415e64 <ferror@plt+0x11de4>
  415e44:	sub	x2, x29, #0x4
  415e48:	sub	x6, x29, #0x8
  415e4c:	mov	x0, x21
  415e50:	mov	x3, x20
  415e54:	mov	x4, x19
  415e58:	mov	x5, x22
  415e5c:	bl	416ba4 <ferror@plt+0x12b24>
  415e60:	cbz	w0, 415eac <ferror@plt+0x11e2c>
  415e64:	ldur	w8, [x29, #-8]
  415e68:	cbz	w8, 415e7c <ferror@plt+0x11dfc>
  415e6c:	mov	w8, wzr
  415e70:	cmp	w8, #0x7
  415e74:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  415e78:	b	415d20 <ferror@plt+0x11ca0>
  415e7c:	ldur	w8, [x29, #-28]
  415e80:	cbnz	w8, 415e98 <ferror@plt+0x11e18>
  415e84:	ldr	x8, [x19]
  415e88:	ldr	x8, [x8, x24, lsl #3]
  415e8c:	ldrb	w8, [x8]
  415e90:	cmp	w8, #0x2d
  415e94:	b.ne	4160dc <ferror@plt+0x1205c>  // b.any
  415e98:	mov	w25, wzr
  415e9c:	mov	w8, wzr
  415ea0:	cmp	w8, #0x7
  415ea4:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  415ea8:	b	415d20 <ferror@plt+0x11ca0>
  415eac:	mov	w8, #0x4                   	// #4
  415eb0:	cmp	w8, #0x7
  415eb4:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  415eb8:	b	415d20 <ferror@plt+0x11ca0>
  415ebc:	mov	w8, #0x4                   	// #4
  415ec0:	cbnz	w8, 41618c <ferror@plt+0x1210c>
  415ec4:	cbz	x23, 416194 <ferror@plt+0x12114>
  415ec8:	ldr	x1, [x23]
  415ecc:	sub	x8, x29, #0x8
  415ed0:	sub	x2, x29, #0x4
  415ed4:	str	x8, [sp, #-16]!
  415ed8:	mov	x0, x21
  415edc:	mov	x3, x27
  415ee0:	mov	w4, wzr
  415ee4:	mov	x5, x20
  415ee8:	mov	x6, x19
  415eec:	mov	x7, x22
  415ef0:	bl	4165cc <ferror@plt+0x1254c>
  415ef4:	add	sp, sp, #0x10
  415ef8:	cbz	w0, 415ebc <ferror@plt+0x11e3c>
  415efc:	ldur	w8, [x29, #-8]
  415f00:	cbz	w8, 415f0c <ferror@plt+0x11e8c>
  415f04:	mov	w8, #0xb                   	// #11
  415f08:	b	415ec0 <ferror@plt+0x11e40>
  415f0c:	ldr	x23, [x23, #8]
  415f10:	b	415ec0 <ferror@plt+0x11e40>
  415f14:	mov	x0, x21
  415f18:	stur	w25, [x29, #-32]
  415f1c:	stur	w26, [x29, #-12]
  415f20:	bl	415924 <ferror@plt+0x118a4>
  415f24:	stur	w0, [x29, #-36]
  415f28:	mov	x0, x27
  415f2c:	bl	403590 <strlen@plt>
  415f30:	sbfiz	x2, x0, #2, #32
  415f34:	add	x9, x2, #0xf
  415f38:	mov	x8, sp
  415f3c:	and	x9, x9, #0xfffffffffffffff0
  415f40:	sub	x28, x8, x9
  415f44:	mov	x23, x0
  415f48:	mov	sp, x28
  415f4c:	mov	x0, x28
  415f50:	mov	w1, wzr
  415f54:	bl	403950 <memset@plt>
  415f58:	cmp	w23, #0x1
  415f5c:	stur	x23, [x29, #-48]
  415f60:	b.lt	41608c <ferror@plt+0x1200c>  // b.tstop
  415f64:	ldur	x8, [x29, #-48]
  415f68:	mov	x25, xzr
  415f6c:	and	x8, x8, #0xffffffff
  415f70:	stur	x8, [x29, #-24]
  415f74:	b	415f90 <ferror@plt+0x11f10>
  415f78:	mov	w8, #0x1                   	// #1
  415f7c:	str	w8, [x28, x25, lsl #2]
  415f80:	ldur	x8, [x29, #-24]
  415f84:	add	x25, x25, #0x1
  415f88:	cmp	x25, x8
  415f8c:	b.eq	41608c <ferror@plt+0x1200c>  // b.none
  415f90:	ldrb	w8, [x21, #56]
  415f94:	tbz	w8, #0, 415fc0 <ferror@plt+0x11f40>
  415f98:	ldur	w8, [x29, #-36]
  415f9c:	ldrb	w10, [x27, x25]
  415fa0:	cmp	w8, #0x0
  415fa4:	cset	w8, ne  // ne = any
  415fa8:	cmp	w10, #0x68
  415fac:	cset	w9, ne  // ne = any
  415fb0:	cmp	w10, #0x3f
  415fb4:	b.eq	4164f0 <ferror@plt+0x12470>  // b.none
  415fb8:	orr	w8, w8, w9
  415fbc:	tbz	w8, #0, 4164f0 <ferror@plt+0x12470>
  415fc0:	stur	wzr, [x29, #-8]
  415fc4:	ldr	x1, [x21, #64]
  415fc8:	cbz	x1, 415ffc <ferror@plt+0x11f7c>
  415fcc:	ldrb	w4, [x27, x25]
  415fd0:	sub	x8, x29, #0x8
  415fd4:	sub	x3, x29, #0xc
  415fd8:	str	x8, [sp, #-16]!
  415fdc:	mov	x0, x21
  415fe0:	mov	w2, w26
  415fe4:	mov	x5, x20
  415fe8:	mov	x6, x19
  415fec:	mov	x7, x22
  415ff0:	bl	416920 <ferror@plt+0x128a0>
  415ff4:	add	sp, sp, #0x10
  415ff8:	cbz	w0, 416230 <ferror@plt+0x121b0>
  415ffc:	ldur	w8, [x29, #-8]
  416000:	cbz	w8, 416020 <ferror@plt+0x11fa0>
  416004:	ldrb	w9, [x21, #56]
  416008:	ldur	w8, [x29, #-8]
  41600c:	tbz	w9, #1, 416014 <ferror@plt+0x11f94>
  416010:	cbnz	w8, 415f78 <ferror@plt+0x11ef8>
  416014:	tbnz	w9, #1, 415f80 <ferror@plt+0x11f00>
  416018:	cbnz	w8, 415f80 <ferror@plt+0x11f00>
  41601c:	b	41608c <ferror@plt+0x1200c>
  416020:	ldr	x23, [x21]
  416024:	b	416030 <ferror@plt+0x11fb0>
  416028:	mov	w8, #0x4                   	// #4
  41602c:	cbnz	w8, 416080 <ferror@plt+0x12000>
  416030:	cbz	x23, 416004 <ferror@plt+0x11f84>
  416034:	ldr	x1, [x23]
  416038:	ldrb	w4, [x27, x25]
  41603c:	sub	x8, x29, #0x8
  416040:	sub	x3, x29, #0xc
  416044:	str	x8, [sp, #-16]!
  416048:	mov	x0, x21
  41604c:	mov	w2, w26
  416050:	mov	x5, x20
  416054:	mov	x6, x19
  416058:	mov	x7, x22
  41605c:	bl	416920 <ferror@plt+0x128a0>
  416060:	add	sp, sp, #0x10
  416064:	cbz	w0, 416028 <ferror@plt+0x11fa8>
  416068:	ldur	w8, [x29, #-8]
  41606c:	cbz	w8, 416078 <ferror@plt+0x11ff8>
  416070:	mov	w8, #0x12                  	// #18
  416074:	b	41602c <ferror@plt+0x11fac>
  416078:	ldr	x23, [x23, #8]
  41607c:	b	41602c <ferror@plt+0x11fac>
  416080:	cmp	w8, #0x12
  416084:	b.ne	416234 <ferror@plt+0x121b4>  // b.any
  416088:	b	416004 <ferror@plt+0x11f84>
  41608c:	ldrb	w8, [x21, #56]
  416090:	tbnz	w8, #1, 4160f0 <ferror@plt+0x12070>
  416094:	ldur	w8, [x29, #-8]
  416098:	cbz	w8, 416234 <ferror@plt+0x121b4>
  41609c:	ldr	x8, [x19]
  4160a0:	mov	x0, x21
  4160a4:	mov	x2, xzr
  4160a8:	add	x1, x8, x24, lsl #3
  4160ac:	bl	416b5c <ferror@plt+0x12adc>
  4160b0:	ldur	w9, [x29, #-12]
  4160b4:	mov	w8, wzr
  4160b8:	stur	w9, [x29, #-4]
  4160bc:	b	416234 <ferror@plt+0x121b4>
  4160c0:	mov	w9, #0x1                   	// #1
  4160c4:	mov	w8, #0x7                   	// #7
  4160c8:	stur	w9, [x29, #-16]
  4160cc:	mov	w25, w26
  4160d0:	cmp	w8, #0x7
  4160d4:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  4160d8:	b	415d20 <ferror@plt+0x11ca0>
  4160dc:	stur	wzr, [x29, #-28]
  4160e0:	mov	w8, wzr
  4160e4:	cmp	w8, #0x7
  4160e8:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  4160ec:	b	415d20 <ferror@plt+0x11ca0>
  4160f0:	ldur	x10, [x29, #-48]
  4160f4:	cmp	w10, #0x1
  4160f8:	b.lt	416160 <ferror@plt+0x120e0>  // b.tstop
  4160fc:	lsl	x8, x10, #32
  416100:	mov	x9, #0x100000000           	// #4294967296
  416104:	add	x8, x8, x9
  416108:	mov	w23, wzr
  41610c:	mov	x2, xzr
  416110:	asr	x24, x8, #32
  416114:	and	x25, x10, #0xffffffff
  416118:	b	41613c <ferror@plt+0x120bc>
  41611c:	ldrb	w8, [x27]
  416120:	add	w9, w23, #0x1
  416124:	strb	w8, [x2, w23, sxtw]
  416128:	mov	w23, w9
  41612c:	add	x27, x27, #0x1
  416130:	subs	x25, x25, #0x1
  416134:	add	x28, x28, #0x4
  416138:	b.eq	416168 <ferror@plt+0x120e8>  // b.none
  41613c:	ldr	w8, [x28]
  416140:	cbnz	w8, 41612c <ferror@plt+0x120ac>
  416144:	cbnz	x2, 41611c <ferror@plt+0x1209c>
  416148:	mov	x0, x24
  41614c:	bl	412328 <ferror@plt+0xe2a8>
  416150:	mov	x2, x0
  416154:	b	41611c <ferror@plt+0x1209c>
  416158:	ldur	w25, [x29, #-32]
  41615c:	b	4162ac <ferror@plt+0x1222c>
  416160:	mov	x2, xzr
  416164:	mov	w23, wzr
  416168:	cbz	x2, 416170 <ferror@plt+0x120f0>
  41616c:	strb	wzr, [x2, w23, sxtw]
  416170:	ldr	x8, [x19]
  416174:	ldursw	x9, [x29, #-4]
  416178:	mov	x0, x21
  41617c:	add	x1, x8, x9, lsl #3
  416180:	bl	416b5c <ferror@plt+0x12adc>
  416184:	mov	w8, wzr
  416188:	b	416234 <ferror@plt+0x121b4>
  41618c:	cmp	w8, #0xb
  416190:	b.ne	416240 <ferror@plt+0x121c0>  // b.any
  416194:	ldur	w8, [x29, #-8]
  416198:	cbnz	w8, 4162c0 <ferror@plt+0x12240>
  41619c:	mov	w1, #0x2d                  	// #45
  4161a0:	mov	x0, x27
  4161a4:	bl	403d30 <strchr@plt>
  4161a8:	cbz	x0, 416258 <ferror@plt+0x121d8>
  4161ac:	ldr	x25, [x21]
  4161b0:	sub	x23, x0, x27
  4161b4:	add	x24, x0, #0x1
  4161b8:	b	4161c8 <ferror@plt+0x12148>
  4161bc:	ldr	x25, [x25, #8]
  4161c0:	mov	w8, wzr
  4161c4:	cbnz	w8, 416250 <ferror@plt+0x121d0>
  4161c8:	cbz	x25, 416258 <ferror@plt+0x121d8>
  4161cc:	ldr	x26, [x25]
  4161d0:	mov	x1, x27
  4161d4:	mov	x2, x23
  4161d8:	ldr	x0, [x26]
  4161dc:	bl	403900 <strncmp@plt>
  4161e0:	cbnz	w0, 4161bc <ferror@plt+0x1213c>
  4161e4:	sub	x8, x29, #0x8
  4161e8:	sub	x2, x29, #0x4
  4161ec:	mov	w4, #0x1                   	// #1
  4161f0:	str	x8, [sp, #-16]!
  4161f4:	mov	x0, x21
  4161f8:	mov	x1, x26
  4161fc:	mov	x3, x24
  416200:	mov	x5, x20
  416204:	mov	x6, x19
  416208:	mov	x7, x22
  41620c:	bl	4165cc <ferror@plt+0x1254c>
  416210:	add	sp, sp, #0x10
  416214:	cbz	w0, 416228 <ferror@plt+0x121a8>
  416218:	ldur	w8, [x29, #-8]
  41621c:	cbz	w8, 4161bc <ferror@plt+0x1213c>
  416220:	mov	w8, #0xd                   	// #13
  416224:	b	4161c4 <ferror@plt+0x12144>
  416228:	mov	w8, #0x4                   	// #4
  41622c:	b	4161c4 <ferror@plt+0x12144>
  416230:	mov	w8, #0x4                   	// #4
  416234:	ldur	w28, [x29, #-52]
  416238:	ldur	w25, [x29, #-32]
  41623c:	cbz	w8, 416264 <ferror@plt+0x121e4>
  416240:	stur	wzr, [x29, #-16]
  416244:	cmp	w8, #0x7
  416248:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  41624c:	b	415d20 <ferror@plt+0x11ca0>
  416250:	cmp	w8, #0xd
  416254:	b.ne	4162d8 <ferror@plt+0x12258>  // b.any
  416258:	ldrb	w8, [x21, #56]
  41625c:	ldur	w25, [x29, #-32]
  416260:	tbnz	w8, #1, 4162c0 <ferror@plt+0x12240>
  416264:	ldur	w8, [x29, #-8]
  416268:	ldur	w9, [x29, #-28]
  41626c:	cmp	w8, #0x0
  416270:	csinc	w9, w9, wzr, ne  // ne = any
  416274:	stur	w9, [x29, #-28]
  416278:	cbnz	w8, 415e6c <ferror@plt+0x11dec>
  41627c:	ldrb	w8, [x21, #56]
  416280:	tbnz	w8, #1, 415e6c <ferror@plt+0x11dec>
  416284:	bl	4145e0 <ferror@plt+0x10560>
  416288:	ldr	x8, [x19]
  41628c:	ldursw	x9, [x29, #-4]
  416290:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  416294:	mov	w1, w0
  416298:	mov	x0, x22
  41629c:	ldr	x4, [x8, x9, lsl #3]
  4162a0:	mov	w2, wzr
  4162a4:	add	x3, x3, #0x623
  4162a8:	bl	409680 <ferror@plt+0x5600>
  4162ac:	stur	wzr, [x29, #-16]
  4162b0:	mov	w8, #0x4                   	// #4
  4162b4:	cmp	w8, #0x7
  4162b8:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  4162bc:	b	415d20 <ferror@plt+0x11ca0>
  4162c0:	stur	wzr, [x29, #-16]
  4162c4:	mov	w8, #0x7                   	// #7
  4162c8:	cmp	w8, #0x7
  4162cc:	b.eq	415d20 <ferror@plt+0x11ca0>  // b.none
  4162d0:	cbz	w8, 415d20 <ferror@plt+0x11ca0>
  4162d4:	b	416310 <ferror@plt+0x12290>
  4162d8:	ldur	w25, [x29, #-32]
  4162dc:	stur	wzr, [x29, #-16]
  4162e0:	cmp	w8, #0x7
  4162e4:	b.ne	4162d0 <ferror@plt+0x12250>  // b.any
  4162e8:	b	415d20 <ferror@plt+0x11ca0>
  4162ec:	mov	w25, wzr
  4162f0:	cmp	w25, #0x1
  4162f4:	b.lt	41630c <ferror@plt+0x1228c>  // b.tstop
  4162f8:	ldr	x8, [x19]
  4162fc:	mov	x0, x21
  416300:	mov	x2, xzr
  416304:	add	x1, x8, w25, sxtw #3
  416308:	bl	416b5c <ferror@plt+0x12adc>
  41630c:	mov	w8, wzr
  416310:	cmp	w8, #0x4
  416314:	b.eq	4163b4 <ferror@plt+0x12334>  // b.none
  416318:	cbnz	w8, 4163f8 <ferror@plt+0x12378>
  41631c:	ldr	x23, [x21]
  416320:	b	416330 <ferror@plt+0x122b0>
  416324:	ldr	x23, [x23, #8]
  416328:	mov	w8, #0x1                   	// #1
  41632c:	tbz	w8, #0, 4163b4 <ferror@plt+0x12334>
  416330:	cbz	x23, 416360 <ferror@plt+0x122e0>
  416334:	ldr	x1, [x23]
  416338:	ldr	x8, [x1, #88]
  41633c:	cbz	x8, 416324 <ferror@plt+0x122a4>
  416340:	ldr	x2, [x1, #32]
  416344:	mov	x0, x21
  416348:	mov	x3, x22
  41634c:	blr	x8
  416350:	cbnz	w0, 416324 <ferror@plt+0x122a4>
  416354:	mov	w8, wzr
  416358:	tbnz	wzr, #0, 416330 <ferror@plt+0x122b0>
  41635c:	b	4163b4 <ferror@plt+0x12334>
  416360:	ldr	x1, [x21, #64]
  416364:	cbz	x1, 416384 <ferror@plt+0x12304>
  416368:	ldr	x8, [x1, #88]
  41636c:	cbz	x8, 416384 <ferror@plt+0x12304>
  416370:	ldr	x2, [x1, #32]
  416374:	mov	x0, x21
  416378:	mov	x3, x22
  41637c:	blr	x8
  416380:	cbz	w0, 4163b4 <ferror@plt+0x12334>
  416384:	mov	w23, #0x1                   	// #1
  416388:	cbz	w28, 4163f8 <ferror@plt+0x12378>
  41638c:	mov	w1, #0x1                   	// #1
  416390:	mov	x0, x21
  416394:	bl	414864 <ferror@plt+0x107e4>
  416398:	stur	w23, [x29, #-4]
  41639c:	ldr	w10, [x20]
  4163a0:	cmp	w10, #0x2
  4163a4:	b.lt	4163f8 <ferror@plt+0x12378>  // b.tstop
  4163a8:	mov	w8, #0xffffffff            	// #-1
  4163ac:	mov	w9, #0x1                   	// #1
  4163b0:	b	416460 <ferror@plt+0x123e0>
  4163b4:	ldr	x19, [x21]
  4163b8:	cbnz	x19, 416424 <ferror@plt+0x123a4>
  4163bc:	ldr	x1, [x21, #64]
  4163c0:	cbz	x1, 4163dc <ferror@plt+0x1235c>
  4163c4:	ldr	x8, [x1, #96]
  4163c8:	cbz	x8, 4163dc <ferror@plt+0x1235c>
  4163cc:	ldr	x2, [x1, #32]
  4163d0:	mov	x0, x21
  4163d4:	mov	x3, x22
  4163d8:	blr	x8
  4163dc:	mov	w1, #0x1                   	// #1
  4163e0:	mov	x0, x21
  4163e4:	bl	414790 <ferror@plt+0x10710>
  4163e8:	mov	x0, x21
  4163ec:	mov	w1, wzr
  4163f0:	bl	414864 <ferror@plt+0x107e4>
  4163f4:	mov	w23, wzr
  4163f8:	mov	w0, w23
  4163fc:	mov	sp, x29
  416400:	ldp	x20, x19, [sp, #80]
  416404:	ldp	x22, x21, [sp, #64]
  416408:	ldp	x24, x23, [sp, #48]
  41640c:	ldp	x26, x25, [sp, #32]
  416410:	ldp	x28, x27, [sp, #16]
  416414:	ldp	x29, x30, [sp], #96
  416418:	ret
  41641c:	ldr	x19, [x19, #8]
  416420:	cbz	x19, 4163bc <ferror@plt+0x1233c>
  416424:	ldr	x1, [x19]
  416428:	ldr	x8, [x1, #96]
  41642c:	cbz	x8, 41641c <ferror@plt+0x1239c>
  416430:	ldr	x2, [x1, #32]
  416434:	mov	x0, x21
  416438:	mov	x3, x22
  41643c:	blr	x8
  416440:	b	41641c <ferror@plt+0x1239c>
  416444:	sub	w10, w10, w11
  416448:	str	w10, [x20]
  41644c:	ldr	w10, [x20]
  416450:	add	x9, x9, #0x1
  416454:	sub	w8, w8, #0x1
  416458:	cmp	w9, w10
  41645c:	b.ge	4164e4 <ferror@plt+0x12464>  // b.tcont
  416460:	cmp	w9, w10
  416464:	mov	w10, w10
  416468:	mov	w12, w9
  41646c:	b.ge	416490 <ferror@plt+0x12410>  // b.tcont
  416470:	ldr	x11, [x19]
  416474:	mov	x12, x9
  416478:	ldr	x13, [x11, x12, lsl #3]
  41647c:	cbnz	x13, 416490 <ferror@plt+0x12410>
  416480:	add	x12, x12, #0x1
  416484:	cmp	x10, x12
  416488:	b.ne	416478 <ferror@plt+0x123f8>  // b.any
  41648c:	mov	w12, w10
  416490:	subs	w11, w12, w9
  416494:	b.ls	41644c <ferror@plt+0x123cc>  // b.plast
  416498:	cmp	w12, w10
  41649c:	b.ge	416444 <ferror@plt+0x123c4>  // b.tcont
  4164a0:	mov	x13, xzr
  4164a4:	mov	w14, w12
  4164a8:	add	w15, w12, w8
  4164ac:	sxtw	x12, w12
  4164b0:	sub	x13, x13, w15, sxtw #3
  4164b4:	lsl	x14, x14, #3
  4164b8:	ldr	x15, [x19]
  4164bc:	ldr	x16, [x15, x14]
  4164c0:	add	x15, x15, x13
  4164c4:	str	x16, [x15, x12, lsl #3]
  4164c8:	ldr	x15, [x19]
  4164cc:	add	x12, x12, #0x1
  4164d0:	cmp	w10, w12
  4164d4:	str	xzr, [x15, x14]
  4164d8:	add	x14, x14, #0x8
  4164dc:	b.gt	4164b8 <ferror@plt+0x12438>
  4164e0:	b	416444 <ferror@plt+0x123c4>
  4164e4:	mov	w23, #0x1                   	// #1
  4164e8:	stur	w9, [x29, #-4]
  4164ec:	b	4163f8 <ferror@plt+0x12378>
  4164f0:	mov	w1, #0x1                   	// #1
  4164f4:	mov	x0, x21
  4164f8:	mov	x2, xzr
  4164fc:	bl	416598 <ferror@plt+0x12518>
  416500:	mov	x0, x21
  416504:	mov	w1, wzr
  416508:	mov	x2, x24
  41650c:	bl	416598 <ferror@plt+0x12518>
  416510:	mov	x0, x21
  416514:	mov	w1, wzr
  416518:	mov	x2, xzr
  41651c:	bl	416598 <ferror@plt+0x12518>
  416520:	sub	sp, sp, #0x30
  416524:	stp	x29, x30, [sp, #16]
  416528:	add	x29, sp, #0x10
  41652c:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  416530:	add	x0, x0, #0xb06
  416534:	add	x1, x29, #0x18
  416538:	add	x2, sp, #0x8
  41653c:	mov	x3, xzr
  416540:	str	x19, [sp, #32]
  416544:	bl	409d20 <ferror@plt+0x5ca0>
  416548:	cbz	w0, 416580 <ferror@plt+0x12500>
  41654c:	ldr	x19, [x29, #24]
  416550:	ldr	x2, [sp, #8]
  416554:	mov	w1, wzr
  416558:	mov	x0, x19
  41655c:	bl	403e50 <memchr@plt>
  416560:	cbz	x0, 416580 <ferror@plt+0x12500>
  416564:	mov	x0, x19
  416568:	bl	40ae18 <ferror@plt+0x6d98>
  41656c:	ldr	x8, [x29, #24]
  416570:	mov	x19, x0
  416574:	mov	x0, x8
  416578:	bl	41249c <ferror@plt+0xe41c>
  41657c:	b	416584 <ferror@plt+0x12504>
  416580:	mov	x19, xzr
  416584:	mov	x0, x19
  416588:	ldr	x19, [sp, #32]
  41658c:	ldp	x29, x30, [sp, #16]
  416590:	add	sp, sp, #0x30
  416594:	ret
  416598:	stp	x29, x30, [sp, #-32]!
  41659c:	str	x19, [sp, #16]
  4165a0:	mov	x29, sp
  4165a4:	bl	414ff0 <ferror@plt+0x10f70>
  4165a8:	mov	x19, x0
  4165ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4165b0:	add	x0, x0, #0x1c
  4165b4:	mov	x1, x19
  4165b8:	bl	414300 <ferror@plt+0x10280>
  4165bc:	mov	x0, x19
  4165c0:	bl	41249c <ferror@plt+0xe41c>
  4165c4:	mov	w0, wzr
  4165c8:	bl	4035c0 <exit@plt>
  4165cc:	sub	sp, sp, #0x90
  4165d0:	stp	x29, x30, [sp, #48]
  4165d4:	stp	x28, x27, [sp, #64]
  4165d8:	stp	x26, x25, [sp, #80]
  4165dc:	stp	x24, x23, [sp, #96]
  4165e0:	stp	x22, x21, [sp, #112]
  4165e4:	stp	x20, x19, [sp, #128]
  4165e8:	ldr	w8, [x1, #72]
  4165ec:	add	x29, sp, #0x30
  4165f0:	str	x7, [sp, #24]
  4165f4:	stur	x6, [x29, #-8]
  4165f8:	cmp	w8, #0x1
  4165fc:	b.lt	416884 <ferror@plt+0x12804>  // b.tstop
  416600:	ldr	x8, [x29, #96]
  416604:	mov	x24, x5
  416608:	mov	w25, w4
  41660c:	mov	x26, x3
  416610:	mov	x21, x2
  416614:	mov	x23, x1
  416618:	mov	x19, xzr
  41661c:	mov	x28, xzr
  416620:	str	x0, [sp, #16]
  416624:	str	x8, [sp, #8]
  416628:	b	416648 <ferror@plt+0x125c8>
  41662c:	mov	w20, wzr
  416630:	cbnz	w20, 41688c <ferror@plt+0x1280c>
  416634:	ldrsw	x8, [x23, #72]
  416638:	add	x28, x28, #0x1
  41663c:	add	x19, x19, #0x30
  416640:	cmp	x28, x8
  416644:	b.ge	416884 <ferror@plt+0x12804>  // b.tcont
  416648:	ldrsw	x20, [x21]
  41664c:	ldr	w8, [x24]
  416650:	cmp	w20, w8
  416654:	b.ge	416884 <ferror@plt+0x12804>  // b.tcont
  416658:	cbz	w25, 41666c <ferror@plt+0x125ec>
  41665c:	ldr	x8, [x23, #64]
  416660:	add	x8, x8, x19
  416664:	ldrb	w8, [x8, #12]
  416668:	tbnz	w8, #6, 416634 <ferror@plt+0x125b4>
  41666c:	ldr	x27, [x23, #64]
  416670:	add	x8, x27, x19
  416674:	ldr	w8, [x8, #16]
  416678:	cbz	w8, 416690 <ferror@plt+0x12610>
  41667c:	cmp	w8, #0x3
  416680:	b.ne	4166a4 <ferror@plt+0x12624>  // b.any
  416684:	add	x8, x27, x19
  416688:	ldrb	w8, [x8, #12]
  41668c:	tbz	w8, #3, 4166a4 <ferror@plt+0x12624>
  416690:	ldr	x22, [x27, x19]
  416694:	mov	x0, x26
  416698:	mov	x1, x22
  41669c:	bl	403bc0 <strcmp@plt>
  4166a0:	cbz	w0, 4168b0 <ferror@plt+0x12830>
  4166a4:	ldr	x27, [x27, x19]
  4166a8:	mov	x0, x27
  4166ac:	bl	403590 <strlen@plt>
  4166b0:	sxtw	x22, w0
  4166b4:	mov	x0, x26
  4166b8:	mov	x1, x27
  4166bc:	mov	x2, x22
  4166c0:	bl	403900 <strncmp@plt>
  4166c4:	cbnz	w0, 41662c <ferror@plt+0x125ac>
  4166c8:	add	x22, x26, x22
  4166cc:	ldrb	w8, [x22]
  4166d0:	cmp	w8, #0x3d
  4166d4:	b.eq	4166dc <ferror@plt+0x1265c>  // b.none
  4166d8:	cbnz	w8, 41662c <ferror@plt+0x125ac>
  4166dc:	ldur	x8, [x29, #-8]
  4166e0:	mov	x2, xzr
  4166e4:	ldr	x8, [x8]
  4166e8:	add	x1, x8, x20, lsl #3
  4166ec:	ldr	x20, [sp, #16]
  4166f0:	mov	x0, x20
  4166f4:	bl	416b5c <ferror@plt+0x12adc>
  4166f8:	ldr	x8, [x23, #64]
  4166fc:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  416700:	add	x0, x0, #0xb19
  416704:	mov	x2, xzr
  416708:	ldr	x1, [x8, x19]
  41670c:	bl	41d0e0 <ferror@plt+0x19060>
  416710:	ldrb	w8, [x22]
  416714:	mov	x27, x0
  416718:	cmp	w8, #0x3d
  41671c:	b.ne	416728 <ferror@plt+0x126a8>  // b.any
  416720:	add	x22, x22, #0x1
  416724:	b	416788 <ferror@plt+0x12708>
  416728:	ldr	x9, [x23, #64]
  41672c:	ldr	w11, [x24]
  416730:	ldr	w8, [x21]
  416734:	add	x2, x9, x19
  416738:	ldr	w10, [x2, #16]
  41673c:	sub	w11, w11, #0x1
  416740:	cmp	w8, w11
  416744:	b.ge	4167e0 <ferror@plt+0x12760>  // b.tcont
  416748:	cmp	w10, #0x3
  41674c:	b.ne	41675c <ferror@plt+0x126dc>  // b.any
  416750:	add	x9, x9, x19
  416754:	ldrb	w9, [x9, #12]
  416758:	tbnz	w9, #5, 41682c <ferror@plt+0x127ac>
  41675c:	ldur	x9, [x29, #-8]
  416760:	add	w8, w8, #0x1
  416764:	ldr	x9, [x9]
  416768:	add	x1, x9, w8, sxtw #3
  41676c:	ldr	x22, [x1]
  416770:	mov	x0, x20
  416774:	mov	x2, xzr
  416778:	bl	416b5c <ferror@plt+0x12adc>
  41677c:	ldr	w8, [x21]
  416780:	add	w8, w8, #0x1
  416784:	str	w8, [x21]
  416788:	ldr	x8, [x23, #64]
  41678c:	ldr	x5, [sp, #24]
  416790:	mov	x0, x20
  416794:	mov	x1, x23
  416798:	add	x2, x8, x19
  41679c:	mov	x3, x22
  4167a0:	mov	x4, x27
  4167a4:	bl	41700c <ferror@plt+0x12f8c>
  4167a8:	mov	w22, w0
  4167ac:	mov	x0, x27
  4167b0:	bl	41249c <ferror@plt+0xe41c>
  4167b4:	cbz	w22, 4167d0 <ferror@plt+0x12750>
  4167b8:	ldr	x8, [sp, #8]
  4167bc:	mov	w20, wzr
  4167c0:	mov	w9, #0x1                   	// #1
  4167c4:	str	w9, [x8]
  4167c8:	cbnz	w20, 416630 <ferror@plt+0x125b0>
  4167cc:	b	41662c <ferror@plt+0x125ac>
  4167d0:	stur	wzr, [x29, #-12]
  4167d4:	mov	w20, #0x1                   	// #1
  4167d8:	cbnz	w20, 416630 <ferror@plt+0x125b0>
  4167dc:	b	41662c <ferror@plt+0x125ac>
  4167e0:	cmp	w10, #0x3
  4167e4:	b.ne	4167f4 <ferror@plt+0x12774>  // b.any
  4167e8:	add	x8, x9, x19
  4167ec:	ldrb	w8, [x8, #12]
  4167f0:	tbnz	w8, #5, 41684c <ferror@plt+0x127cc>
  4167f4:	bl	4145e0 <ferror@plt+0x10560>
  4167f8:	mov	w1, w0
  4167fc:	ldr	x0, [sp, #24]
  416800:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  416804:	mov	w2, #0x1                   	// #1
  416808:	add	x3, x3, #0xb1c
  41680c:	mov	x4, x27
  416810:	mov	w20, #0x1                   	// #1
  416814:	bl	409680 <ferror@plt+0x5600>
  416818:	mov	x0, x27
  41681c:	bl	41249c <ferror@plt+0xe41c>
  416820:	stur	wzr, [x29, #-12]
  416824:	cbnz	w20, 416630 <ferror@plt+0x125b0>
  416828:	b	41662c <ferror@plt+0x125ac>
  41682c:	ldur	x9, [x29, #-8]
  416830:	add	w8, w8, #0x1
  416834:	ldr	x9, [x9]
  416838:	add	x1, x9, w8, sxtw #3
  41683c:	ldr	x22, [x1]
  416840:	ldrb	w8, [x22]
  416844:	cmp	w8, #0x2d
  416848:	b.ne	416770 <ferror@plt+0x126f0>  // b.any
  41684c:	ldr	x5, [sp, #24]
  416850:	mov	x0, x20
  416854:	mov	x1, x23
  416858:	mov	x3, xzr
  41685c:	mov	x4, x27
  416860:	bl	41700c <ferror@plt+0x12f8c>
  416864:	ldr	x8, [sp, #8]
  416868:	stur	w0, [x29, #-12]
  41686c:	mov	w20, #0x1                   	// #1
  416870:	mov	x0, x27
  416874:	str	w20, [x8]
  416878:	bl	41249c <ferror@plt+0xe41c>
  41687c:	cbnz	w20, 416630 <ferror@plt+0x125b0>
  416880:	b	41662c <ferror@plt+0x125ac>
  416884:	mov	w8, #0x1                   	// #1
  416888:	stur	w8, [x29, #-12]
  41688c:	ldur	w0, [x29, #-12]
  416890:	ldp	x20, x19, [sp, #128]
  416894:	ldp	x22, x21, [sp, #112]
  416898:	ldp	x24, x23, [sp, #96]
  41689c:	ldp	x26, x25, [sp, #80]
  4168a0:	ldp	x28, x27, [sp, #64]
  4168a4:	ldp	x29, x30, [sp, #48]
  4168a8:	add	sp, sp, #0x90
  4168ac:	ret
  4168b0:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4168b4:	add	x0, x0, #0xb19
  4168b8:	mov	x1, x22
  4168bc:	mov	x2, xzr
  4168c0:	bl	41d0e0 <ferror@plt+0x19060>
  4168c4:	ldr	x8, [x23, #64]
  4168c8:	mov	x22, x0
  4168cc:	mov	x1, x23
  4168d0:	mov	x3, xzr
  4168d4:	add	x2, x8, x19
  4168d8:	ldp	x19, x5, [sp, #16]
  4168dc:	mov	x4, x22
  4168e0:	mov	x0, x19
  4168e4:	bl	41700c <ferror@plt+0x12f8c>
  4168e8:	stur	w0, [x29, #-12]
  4168ec:	mov	x0, x22
  4168f0:	bl	41249c <ferror@plt+0xe41c>
  4168f4:	ldur	x8, [x29, #-8]
  4168f8:	ldrsw	x9, [x21]
  4168fc:	mov	x0, x19
  416900:	mov	x2, xzr
  416904:	ldr	x8, [x8]
  416908:	add	x1, x8, x9, lsl #3
  41690c:	bl	416b5c <ferror@plt+0x12adc>
  416910:	ldr	x9, [sp, #8]
  416914:	mov	w8, #0x1                   	// #1
  416918:	str	w8, [x9]
  41691c:	b	41688c <ferror@plt+0x1280c>
  416920:	sub	sp, sp, #0x90
  416924:	stp	x29, x30, [sp, #48]
  416928:	stp	x28, x27, [sp, #64]
  41692c:	stp	x26, x25, [sp, #80]
  416930:	stp	x24, x23, [sp, #96]
  416934:	stp	x22, x21, [sp, #112]
  416938:	stp	x20, x19, [sp, #128]
  41693c:	ldr	w8, [x1, #72]
  416940:	add	x29, sp, #0x30
  416944:	mov	w20, #0x1                   	// #1
  416948:	stur	x7, [x29, #-8]
  41694c:	cmp	w8, #0x1
  416950:	str	x6, [sp, #8]
  416954:	str	x5, [sp, #24]
  416958:	stur	x3, [x29, #-16]
  41695c:	b.lt	416b38 <ferror@plt+0x12ab8>  // b.tstop
  416960:	ldr	x19, [x29, #96]
  416964:	mov	w25, w2
  416968:	sxtw	x8, w25
  41696c:	mov	w23, w4
  416970:	mov	x26, x1
  416974:	mov	x27, x0
  416978:	mov	x22, xzr
  41697c:	mov	x24, xzr
  416980:	add	x8, x8, #0x1
  416984:	str	x8, [sp, #16]
  416988:	b	4169d8 <ferror@plt+0x12958>
  41698c:	mov	x28, xzr
  416990:	ldr	x8, [x26, #64]
  416994:	ldur	x5, [x29, #-8]
  416998:	mov	x0, x27
  41699c:	mov	x1, x26
  4169a0:	add	x2, x8, x22
  4169a4:	mov	x3, x28
  4169a8:	mov	x4, x21
  4169ac:	bl	41700c <ferror@plt+0x12f8c>
  4169b0:	mov	w28, w0
  4169b4:	mov	x0, x21
  4169b8:	bl	41249c <ferror@plt+0xe41c>
  4169bc:	cbz	w28, 416b34 <ferror@plt+0x12ab4>
  4169c0:	str	w20, [x19]
  4169c4:	ldrsw	x8, [x26, #72]
  4169c8:	add	x24, x24, #0x1
  4169cc:	add	x22, x22, #0x30
  4169d0:	cmp	x24, x8
  4169d4:	b.ge	416aec <ferror@plt+0x12a6c>  // b.tcont
  4169d8:	ldr	x8, [x26, #64]
  4169dc:	add	x8, x8, x22
  4169e0:	ldrb	w1, [x8, #8]
  4169e4:	cmp	w1, w23, uxtb
  4169e8:	b.ne	4169c4 <ferror@plt+0x12944>  // b.any
  4169ec:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4169f0:	add	x0, x0, #0xc20
  4169f4:	bl	41d06c <ferror@plt+0x18fec>
  4169f8:	ldr	x8, [x26, #64]
  4169fc:	mov	x21, x0
  416a00:	add	x9, x8, x22
  416a04:	ldr	w9, [x9, #16]
  416a08:	cbz	w9, 41698c <ferror@plt+0x1290c>
  416a0c:	cmp	w9, #0x3
  416a10:	b.ne	416a20 <ferror@plt+0x129a0>  // b.any
  416a14:	add	x10, x8, x22
  416a18:	ldrb	w10, [x10, #12]
  416a1c:	tbnz	w10, #3, 41698c <ferror@plt+0x1290c>
  416a20:	ldur	x10, [x29, #-16]
  416a24:	ldr	w10, [x10]
  416a28:	cmp	w10, w25
  416a2c:	b.gt	416af4 <ferror@plt+0x12a74>
  416a30:	ldr	x10, [sp, #24]
  416a34:	ldr	w10, [x10]
  416a38:	sub	w10, w10, #0x1
  416a3c:	cmp	w10, w25
  416a40:	ldr	x10, [sp, #16]
  416a44:	b.le	416a9c <ferror@plt+0x12a1c>
  416a48:	cmp	w9, #0x3
  416a4c:	b.ne	416a5c <ferror@plt+0x129dc>  // b.any
  416a50:	add	x8, x8, x22
  416a54:	ldrb	w8, [x8, #12]
  416a58:	tbnz	w8, #5, 416ab4 <ferror@plt+0x12a34>
  416a5c:	ldr	x8, [sp, #8]
  416a60:	mov	x0, x27
  416a64:	mov	x2, xzr
  416a68:	mov	x20, x25
  416a6c:	ldr	x8, [x8]
  416a70:	mov	x25, x19
  416a74:	mov	x19, x10
  416a78:	add	x1, x8, x10, lsl #3
  416a7c:	ldr	x28, [x1]
  416a80:	bl	416b5c <ferror@plt+0x12adc>
  416a84:	ldur	x8, [x29, #-16]
  416a88:	str	w19, [x8]
  416a8c:	mov	x19, x25
  416a90:	mov	x25, x20
  416a94:	mov	w20, #0x1                   	// #1
  416a98:	b	416990 <ferror@plt+0x12910>
  416a9c:	cmp	w9, #0x3
  416aa0:	b.ne	416b0c <ferror@plt+0x12a8c>  // b.any
  416aa4:	add	x8, x8, x22
  416aa8:	ldrb	w8, [x8, #12]
  416aac:	tbnz	w8, #5, 41698c <ferror@plt+0x1290c>
  416ab0:	b	416b0c <ferror@plt+0x12a8c>
  416ab4:	ldr	x8, [sp, #8]
  416ab8:	ldr	x8, [x8]
  416abc:	add	x1, x8, x10, lsl #3
  416ac0:	ldr	x28, [x1]
  416ac4:	ldrb	w8, [x28]
  416ac8:	cmp	w8, #0x2d
  416acc:	b.eq	41698c <ferror@plt+0x1290c>  // b.none
  416ad0:	mov	x0, x27
  416ad4:	mov	x2, xzr
  416ad8:	bl	416b5c <ferror@plt+0x12adc>
  416adc:	ldur	x8, [x29, #-16]
  416ae0:	ldr	x9, [sp, #16]
  416ae4:	str	w9, [x8]
  416ae8:	b	416990 <ferror@plt+0x12910>
  416aec:	mov	w20, #0x1                   	// #1
  416af0:	b	416b38 <ferror@plt+0x12ab8>
  416af4:	bl	4145e0 <ferror@plt+0x10560>
  416af8:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  416afc:	mov	w1, w0
  416b00:	add	x3, x3, #0xb6e
  416b04:	mov	w2, #0x2                   	// #2
  416b08:	b	416b20 <ferror@plt+0x12aa0>
  416b0c:	bl	4145e0 <ferror@plt+0x10560>
  416b10:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  416b14:	mov	w1, w0
  416b18:	add	x3, x3, #0xb1c
  416b1c:	mov	w2, #0x1                   	// #1
  416b20:	ldur	x0, [x29, #-8]
  416b24:	mov	x4, x21
  416b28:	bl	409680 <ferror@plt+0x5600>
  416b2c:	mov	x0, x21
  416b30:	bl	41249c <ferror@plt+0xe41c>
  416b34:	mov	w20, wzr
  416b38:	mov	w0, w20
  416b3c:	ldp	x20, x19, [sp, #128]
  416b40:	ldp	x22, x21, [sp, #112]
  416b44:	ldp	x24, x23, [sp, #96]
  416b48:	ldp	x26, x25, [sp, #80]
  416b4c:	ldp	x28, x27, [sp, #64]
  416b50:	ldp	x29, x30, [sp, #48]
  416b54:	add	sp, sp, #0x90
  416b58:	ret
  416b5c:	stp	x29, x30, [sp, #-48]!
  416b60:	str	x21, [sp, #16]
  416b64:	mov	x21, x0
  416b68:	mov	w0, #0x10                  	// #16
  416b6c:	stp	x20, x19, [sp, #32]
  416b70:	mov	x29, sp
  416b74:	mov	x19, x2
  416b78:	mov	x20, x1
  416b7c:	bl	4123ec <ferror@plt+0xe36c>
  416b80:	stp	x20, x19, [x0]
  416b84:	mov	x1, x0
  416b88:	ldr	x0, [x21, #80]
  416b8c:	bl	40cf08 <ferror@plt+0x8e88>
  416b90:	str	x0, [x21, #80]
  416b94:	ldp	x20, x19, [sp, #32]
  416b98:	ldr	x21, [sp, #16]
  416b9c:	ldp	x29, x30, [sp], #48
  416ba0:	ret
  416ba4:	stp	x29, x30, [sp, #-80]!
  416ba8:	stp	x24, x23, [sp, #32]
  416bac:	stp	x22, x21, [sp, #48]
  416bb0:	stp	x20, x19, [sp, #64]
  416bb4:	ldr	w8, [x1, #72]
  416bb8:	str	x25, [sp, #16]
  416bbc:	mov	x29, sp
  416bc0:	cmp	w8, #0x1
  416bc4:	b.lt	416c1c <ferror@plt+0x12b9c>  // b.tstop
  416bc8:	ldrsw	x8, [x2]
  416bcc:	ldr	w9, [x3]
  416bd0:	mov	x23, x2
  416bd4:	cmp	w8, w9
  416bd8:	b.ge	416c1c <ferror@plt+0x12b9c>  // b.tcont
  416bdc:	mov	x19, x6
  416be0:	mov	x20, x5
  416be4:	mov	x22, x4
  416be8:	mov	x21, x1
  416bec:	mov	x24, x0
  416bf0:	mov	x25, xzr
  416bf4:	mov	x9, xzr
  416bf8:	ldr	x10, [x21, #64]
  416bfc:	ldr	x11, [x10, x25]
  416c00:	ldrb	w11, [x11]
  416c04:	cbz	w11, 416c38 <ferror@plt+0x12bb8>
  416c08:	ldrsw	x10, [x21, #72]
  416c0c:	add	x9, x9, #0x1
  416c10:	add	x25, x25, #0x30
  416c14:	cmp	x9, x10
  416c18:	b.lt	416bf8 <ferror@plt+0x12b78>  // b.tstop
  416c1c:	mov	w0, #0x1                   	// #1
  416c20:	ldp	x20, x19, [sp, #64]
  416c24:	ldp	x22, x21, [sp, #48]
  416c28:	ldp	x24, x23, [sp, #32]
  416c2c:	ldr	x25, [sp, #16]
  416c30:	ldp	x29, x30, [sp], #80
  416c34:	ret
  416c38:	add	x9, x10, x25
  416c3c:	ldr	w9, [x9, #16]
  416c40:	sub	w10, w9, #0x5
  416c44:	cmp	w10, #0x2
  416c48:	b.cc	416c54 <ferror@plt+0x12bd4>  // b.lo, b.ul, b.last
  416c4c:	cmp	w9, #0x3
  416c50:	b.ne	416ca4 <ferror@plt+0x12c24>  // b.any
  416c54:	ldr	x9, [x22]
  416c58:	mov	x0, x24
  416c5c:	mov	x2, xzr
  416c60:	add	x1, x9, x8, lsl #3
  416c64:	bl	416b5c <ferror@plt+0x12adc>
  416c68:	ldr	x8, [x22]
  416c6c:	ldrsw	x9, [x23]
  416c70:	ldr	x10, [x21, #64]
  416c74:	adrp	x4, 478000 <ferror@plt+0x73f80>
  416c78:	add	x4, x4, #0x5bf
  416c7c:	ldr	x3, [x8, x9, lsl #3]
  416c80:	add	x2, x10, x25
  416c84:	mov	x0, x24
  416c88:	mov	x1, x21
  416c8c:	mov	x5, x20
  416c90:	bl	41700c <ferror@plt+0x12f8c>
  416c94:	cbz	w0, 416c20 <ferror@plt+0x12ba0>
  416c98:	mov	w0, #0x1                   	// #1
  416c9c:	str	w0, [x19]
  416ca0:	b	416c20 <ferror@plt+0x12ba0>
  416ca4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416ca8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416cac:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  416cb0:	add	x0, x0, #0xb6
  416cb4:	add	x1, x1, #0xc24
  416cb8:	add	x2, x2, #0xc95
  416cbc:	bl	413114 <ferror@plt+0xf094>
  416cc0:	mov	w0, wzr
  416cc4:	b	416c20 <ferror@plt+0x12ba0>
  416cc8:	stp	x29, x30, [sp, #-16]!
  416ccc:	mov	x29, sp
  416cd0:	cbz	x0, 416ce0 <ferror@plt+0x12c60>
  416cd4:	stp	x1, x2, [x0, #80]
  416cd8:	ldp	x29, x30, [sp], #16
  416cdc:	ret
  416ce0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416ce4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416ce8:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  416cec:	add	x0, x0, #0xb6
  416cf0:	add	x1, x1, #0x7a6
  416cf4:	add	x2, x2, #0x39c
  416cf8:	bl	413114 <ferror@plt+0xf094>
  416cfc:	ldp	x29, x30, [sp], #16
  416d00:	ret
  416d04:	stp	x29, x30, [sp, #-16]!
  416d08:	mov	x29, sp
  416d0c:	cbz	x0, 416d1c <ferror@plt+0x12c9c>
  416d10:	str	x1, [x0, #96]
  416d14:	ldp	x29, x30, [sp], #16
  416d18:	ret
  416d1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416d20:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416d24:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  416d28:	add	x0, x0, #0xb6
  416d2c:	add	x1, x1, #0x7fe
  416d30:	add	x2, x2, #0x39c
  416d34:	bl	413114 <ferror@plt+0xf094>
  416d38:	ldp	x29, x30, [sp], #16
  416d3c:	ret
  416d40:	stp	x29, x30, [sp, #-48]!
  416d44:	stp	x22, x21, [sp, #16]
  416d48:	stp	x20, x19, [sp, #32]
  416d4c:	mov	x29, sp
  416d50:	cbz	x0, 416d8c <ferror@plt+0x12d0c>
  416d54:	ldr	x8, [x0, #48]
  416d58:	mov	x19, x3
  416d5c:	mov	x20, x2
  416d60:	mov	x21, x1
  416d64:	mov	x22, x0
  416d68:	cbz	x8, 416d74 <ferror@plt+0x12cf4>
  416d6c:	ldr	x0, [x22, #56]
  416d70:	blr	x8
  416d74:	stp	x19, x20, [x22, #48]
  416d78:	str	x21, [x22, #40]
  416d7c:	ldp	x20, x19, [sp, #32]
  416d80:	ldp	x22, x21, [sp, #16]
  416d84:	ldp	x29, x30, [sp], #48
  416d88:	ret
  416d8c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416d90:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416d94:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  416d98:	add	x0, x0, #0xb6
  416d9c:	add	x1, x1, #0x843
  416da0:	add	x2, x2, #0x39c
  416da4:	bl	413114 <ferror@plt+0xf094>
  416da8:	b	416d7c <ferror@plt+0x12cfc>
  416dac:	stp	x29, x30, [sp, #-16]!
  416db0:	mov	x8, x0
  416db4:	mov	x0, x1
  416db8:	mov	x1, x8
  416dbc:	mov	x29, sp
  416dc0:	bl	40b5d0 <ferror@plt+0x7550>
  416dc4:	ldp	x29, x30, [sp], #16
  416dc8:	ret
  416dcc:	stp	x29, x30, [sp, #-48]!
  416dd0:	stp	x22, x21, [sp, #16]
  416dd4:	stp	x20, x19, [sp, #32]
  416dd8:	mov	x29, sp
  416ddc:	cbz	x0, 416e18 <ferror@plt+0x12d98>
  416de0:	ldr	x8, [x0, #40]
  416de4:	mov	x19, x3
  416de8:	mov	x20, x2
  416dec:	mov	x21, x1
  416df0:	mov	x22, x0
  416df4:	cbz	x8, 416e00 <ferror@plt+0x12d80>
  416df8:	ldr	x0, [x22, #48]
  416dfc:	blr	x8
  416e00:	stp	x19, x20, [x22, #40]
  416e04:	str	x21, [x22, #32]
  416e08:	ldp	x20, x19, [sp, #32]
  416e0c:	ldp	x22, x21, [sp, #16]
  416e10:	ldp	x29, x30, [sp], #48
  416e14:	ret
  416e18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416e1c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416e20:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416e24:	add	x0, x0, #0xb6
  416e28:	add	x1, x1, #0x8ee
  416e2c:	add	x2, x2, #0x7c7
  416e30:	bl	413114 <ferror@plt+0xf094>
  416e34:	b	416e08 <ferror@plt+0x12d88>
  416e38:	stp	x29, x30, [sp, #-32]!
  416e3c:	str	x19, [sp, #16]
  416e40:	mov	x29, sp
  416e44:	cbz	x0, 416e7c <ferror@plt+0x12dfc>
  416e48:	mov	x19, x0
  416e4c:	mov	x0, x1
  416e50:	bl	41cea8 <ferror@plt+0x18e28>
  416e54:	adrp	x1, 416000 <ferror@plt+0x11f80>
  416e58:	adrp	x3, 412000 <ferror@plt+0xdf80>
  416e5c:	mov	x2, x0
  416e60:	add	x1, x1, #0xdac
  416e64:	add	x3, x3, #0x49c
  416e68:	mov	x0, x19
  416e6c:	bl	416dcc <ferror@plt+0x12d4c>
  416e70:	ldr	x19, [sp, #16]
  416e74:	ldp	x29, x30, [sp], #32
  416e78:	ret
  416e7c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416e80:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416e84:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416e88:	add	x0, x0, #0xb6
  416e8c:	add	x1, x1, #0x953
  416e90:	add	x2, x2, #0x7c7
  416e94:	bl	413114 <ferror@plt+0xf094>
  416e98:	b	416e70 <ferror@plt+0x12df0>
  416e9c:	stp	x29, x30, [sp, #-32]!
  416ea0:	stp	x20, x19, [sp, #16]
  416ea4:	mov	x29, sp
  416ea8:	cbz	x0, 416ed4 <ferror@plt+0x12e54>
  416eac:	mov	x19, x0
  416eb0:	ldr	x0, [x0, #16]
  416eb4:	mov	x20, x1
  416eb8:	bl	41249c <ferror@plt+0xe41c>
  416ebc:	mov	x0, x20
  416ec0:	bl	41cea8 <ferror@plt+0x18e28>
  416ec4:	str	x0, [x19, #16]
  416ec8:	ldp	x20, x19, [sp, #16]
  416ecc:	ldp	x29, x30, [sp], #32
  416ed0:	ret
  416ed4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416ed8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416edc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416ee0:	add	x0, x0, #0xb6
  416ee4:	add	x1, x1, #0x9a1
  416ee8:	add	x2, x2, #0x7c7
  416eec:	bl	413114 <ferror@plt+0xf094>
  416ef0:	b	416ec8 <ferror@plt+0x12e48>
  416ef4:	stp	x29, x30, [sp, #-16]!
  416ef8:	mov	x29, sp
  416efc:	cbz	x0, 416f0c <ferror@plt+0x12e8c>
  416f00:	ldr	x0, [x0, #16]
  416f04:	ldp	x29, x30, [sp], #16
  416f08:	ret
  416f0c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416f10:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416f14:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416f18:	add	x0, x0, #0xb6
  416f1c:	add	x1, x1, #0x9e4
  416f20:	add	x2, x2, #0x7c7
  416f24:	bl	413114 <ferror@plt+0xf094>
  416f28:	mov	x0, xzr
  416f2c:	ldp	x29, x30, [sp], #16
  416f30:	ret
  416f34:	stp	x29, x30, [sp, #-32]!
  416f38:	stp	x20, x19, [sp, #16]
  416f3c:	mov	x29, sp
  416f40:	cbz	x0, 416f6c <ferror@plt+0x12eec>
  416f44:	mov	x19, x0
  416f48:	ldr	x0, [x0, #24]
  416f4c:	mov	x20, x1
  416f50:	bl	41249c <ferror@plt+0xe41c>
  416f54:	mov	x0, x20
  416f58:	bl	41cea8 <ferror@plt+0x18e28>
  416f5c:	str	x0, [x19, #24]
  416f60:	ldp	x20, x19, [sp, #16]
  416f64:	ldp	x29, x30, [sp], #32
  416f68:	ret
  416f6c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416f70:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416f74:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416f78:	add	x0, x0, #0xb6
  416f7c:	add	x1, x1, #0xa20
  416f80:	add	x2, x2, #0x7c7
  416f84:	bl	413114 <ferror@plt+0xf094>
  416f88:	b	416f60 <ferror@plt+0x12ee0>
  416f8c:	stp	x29, x30, [sp, #-16]!
  416f90:	mov	x29, sp
  416f94:	cbz	x0, 416fa4 <ferror@plt+0x12f24>
  416f98:	ldr	x0, [x0, #24]
  416f9c:	ldp	x29, x30, [sp], #16
  416fa0:	ret
  416fa4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  416fa8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  416fac:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  416fb0:	add	x0, x0, #0xb6
  416fb4:	add	x1, x1, #0xa67
  416fb8:	add	x2, x2, #0x7c7
  416fbc:	bl	413114 <ferror@plt+0xf094>
  416fc0:	mov	x0, xzr
  416fc4:	ldp	x29, x30, [sp], #16
  416fc8:	ret
  416fcc:	stp	x29, x30, [sp, #-32]!
  416fd0:	str	x19, [sp, #16]
  416fd4:	mov	x29, sp
  416fd8:	mov	w19, w0
  416fdc:	bl	425ad0 <ferror@plt+0x21a50>
  416fe0:	cbnz	w0, 417004 <ferror@plt+0x12f84>
  416fe4:	mov	w0, w19
  416fe8:	bl	425b8c <ferror@plt+0x21b0c>
  416fec:	cmp	w0, #0x0
  416ff0:	mov	w8, #0x1                   	// #1
  416ff4:	cinc	w0, w8, ne  // ne = any
  416ff8:	ldr	x19, [sp, #16]
  416ffc:	ldp	x29, x30, [sp], #32
  417000:	ret
  417004:	mov	w0, wzr
  417008:	b	416ff8 <ferror@plt+0x12f78>
  41700c:	stp	x29, x30, [sp, #-64]!
  417010:	str	x23, [sp, #16]
  417014:	stp	x22, x21, [sp, #32]
  417018:	stp	x20, x19, [sp, #48]
  41701c:	mov	x20, x5
  417020:	mov	x22, x4
  417024:	mov	x19, x2
  417028:	mov	x23, x1
  41702c:	mov	x21, x0
  417030:	mov	x29, sp
  417034:	cbnz	x3, 417064 <ferror@plt+0x12fe4>
  417038:	ldr	w8, [x19, #16]
  41703c:	cbz	w8, 417064 <ferror@plt+0x12fe4>
  417040:	cmp	w8, #0x3
  417044:	b.ne	417418 <ferror@plt+0x13398>  // b.any
  417048:	ldrb	w9, [x19, #12]
  41704c:	tbnz	w9, #5, 417064 <ferror@plt+0x12fe4>
  417050:	cbz	w8, 417064 <ferror@plt+0x12fe4>
  417054:	cmp	w8, #0x3
  417058:	b.ne	417418 <ferror@plt+0x13398>  // b.any
  41705c:	ldrb	w8, [x19, #12]
  417060:	tbz	w8, #3, 417418 <ferror@plt+0x13398>
  417064:	ldr	w8, [x19, #16]
  417068:	cmp	w8, #0x8
  41706c:	b.hi	4173f4 <ferror@plt+0x13374>  // b.pmore
  417070:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  417074:	add	x9, x9, #0x1f3
  417078:	adr	x10, 417088 <ferror@plt+0x13008>
  41707c:	ldrb	w11, [x9, x8]
  417080:	add	x10, x10, x11, lsl #2
  417084:	br	x10
  417088:	ldr	x2, [x19, #24]
  41708c:	mov	x0, x21
  417090:	mov	w1, wzr
  417094:	bl	417440 <ferror@plt+0x133c0>
  417098:	ldr	w8, [x19, #12]
  41709c:	ldr	x9, [x19, #24]
  4170a0:	mov	w23, #0x1                   	// #1
  4170a4:	bic	w8, w23, w8, lsr #2
  4170a8:	str	w8, [x9]
  4170ac:	b	417384 <ferror@plt+0x13304>
  4170b0:	mov	x0, x3
  4170b4:	bl	41cea8 <ferror@plt+0x18e28>
  4170b8:	ldr	x2, [x19, #24]
  4170bc:	mov	x20, x0
  4170c0:	mov	w1, #0x4                   	// #4
  4170c4:	mov	x0, x21
  4170c8:	bl	417440 <ferror@plt+0x133c0>
  4170cc:	mov	x21, x0
  4170d0:	ldr	x0, [x0, #24]
  4170d4:	bl	41249c <ferror@plt+0xe41c>
  4170d8:	ldr	x8, [x19, #24]
  4170dc:	mov	w23, #0x1                   	// #1
  4170e0:	b	4171d0 <ferror@plt+0x13150>
  4170e4:	add	x2, x29, #0x18
  4170e8:	mov	x0, x22
  4170ec:	mov	x1, x3
  4170f0:	mov	x3, x20
  4170f4:	bl	4174b4 <ferror@plt+0x13434>
  4170f8:	cbz	w0, 417380 <ferror@plt+0x13300>
  4170fc:	ldr	x2, [x19, #24]
  417100:	mov	w1, #0x2                   	// #2
  417104:	mov	x0, x21
  417108:	bl	417440 <ferror@plt+0x133c0>
  41710c:	ldr	x8, [x19, #24]
  417110:	mov	w23, #0x1                   	// #1
  417114:	ldr	w8, [x8]
  417118:	str	w8, [x0, #16]
  41711c:	ldr	w8, [x29, #24]
  417120:	ldr	x9, [x19, #24]
  417124:	str	w8, [x9]
  417128:	b	417384 <ferror@plt+0x13304>
  41712c:	cbnz	x3, 417138 <ferror@plt+0x130b8>
  417130:	ldrb	w8, [x19, #12]
  417134:	tbnz	w8, #5, 4172b8 <ferror@plt+0x13238>
  417138:	ldr	w8, [x19, #12]
  41713c:	tbnz	w8, #3, 4172b8 <ferror@plt+0x13238>
  417140:	tbnz	w8, #4, 417360 <ferror@plt+0x132e0>
  417144:	mov	x1, #0xffffffffffffffff    	// #-1
  417148:	mov	x0, x3
  41714c:	mov	x2, xzr
  417150:	mov	x3, xzr
  417154:	mov	x4, x20
  417158:	bl	43191c <ferror@plt+0x2d89c>
  41715c:	mov	x21, x0
  417160:	cbz	x21, 417370 <ferror@plt+0x132f0>
  417164:	b	41739c <ferror@plt+0x1331c>
  417168:	add	x2, x29, #0x18
  41716c:	mov	x0, x22
  417170:	mov	x1, x3
  417174:	mov	x3, x20
  417178:	bl	417574 <ferror@plt+0x134f4>
  41717c:	cbz	w0, 417380 <ferror@plt+0x13300>
  417180:	ldr	x2, [x19, #24]
  417184:	mov	w1, #0x7                   	// #7
  417188:	b	417290 <ferror@plt+0x13210>
  41718c:	mov	x1, #0xffffffffffffffff    	// #-1
  417190:	mov	x0, x3
  417194:	mov	x2, xzr
  417198:	mov	x3, xzr
  41719c:	mov	x4, x20
  4171a0:	bl	43191c <ferror@plt+0x2d89c>
  4171a4:	cbz	x0, 417380 <ferror@plt+0x13300>
  4171a8:	ldr	x2, [x19, #24]
  4171ac:	mov	x20, x0
  4171b0:	mov	w1, #0x1                   	// #1
  4171b4:	mov	x0, x21
  4171b8:	mov	w23, #0x1                   	// #1
  4171bc:	bl	417440 <ferror@plt+0x133c0>
  4171c0:	mov	x21, x0
  4171c4:	ldr	x0, [x0, #24]
  4171c8:	bl	41249c <ferror@plt+0xe41c>
  4171cc:	ldr	x8, [x19, #24]
  4171d0:	ldr	x8, [x8]
  4171d4:	stp	x8, x20, [x21, #16]
  4171d8:	ldr	x8, [x19, #24]
  4171dc:	str	x20, [x8]
  4171e0:	b	417384 <ferror@plt+0x13304>
  4171e4:	mov	x1, #0xffffffffffffffff    	// #-1
  4171e8:	mov	x0, x3
  4171ec:	mov	x2, xzr
  4171f0:	mov	x3, xzr
  4171f4:	mov	x4, x20
  4171f8:	bl	43191c <ferror@plt+0x2d89c>
  4171fc:	cbz	x0, 417380 <ferror@plt+0x13300>
  417200:	ldr	x2, [x19, #24]
  417204:	mov	x20, x0
  417208:	mov	w1, #0x5                   	// #5
  41720c:	mov	x0, x21
  417210:	bl	417440 <ferror@plt+0x133c0>
  417214:	ldrsw	x8, [x0, #24]
  417218:	mov	x21, x0
  41721c:	cbz	w8, 41730c <ferror@plt+0x1328c>
  417220:	ldr	x0, [x21, #32]
  417224:	add	x1, x8, #0x2
  417228:	mov	w2, #0x8                   	// #8
  41722c:	bl	412630 <ferror@plt+0xe5b0>
  417230:	b	417320 <ferror@plt+0x132a0>
  417234:	mov	x0, x3
  417238:	bl	41cea8 <ferror@plt+0x18e28>
  41723c:	ldr	x2, [x19, #24]
  417240:	mov	x22, x0
  417244:	mov	w1, #0x5                   	// #5
  417248:	mov	x0, x21
  41724c:	bl	417440 <ferror@plt+0x133c0>
  417250:	ldrsw	x8, [x0, #24]
  417254:	mov	x20, x0
  417258:	cbz	w8, 4172c4 <ferror@plt+0x13244>
  41725c:	ldr	x0, [x20, #32]
  417260:	add	x1, x8, #0x2
  417264:	mov	w2, #0x8                   	// #8
  417268:	bl	412630 <ferror@plt+0xe5b0>
  41726c:	b	4172d8 <ferror@plt+0x13258>
  417270:	add	x2, x29, #0x18
  417274:	mov	x0, x22
  417278:	mov	x1, x3
  41727c:	mov	x3, x20
  417280:	bl	41762c <ferror@plt+0x135ac>
  417284:	cbz	w0, 417380 <ferror@plt+0x13300>
  417288:	ldr	x2, [x19, #24]
  41728c:	mov	w1, #0x8                   	// #8
  417290:	mov	x0, x21
  417294:	bl	417440 <ferror@plt+0x133c0>
  417298:	ldr	x8, [x19, #24]
  41729c:	mov	w23, #0x1                   	// #1
  4172a0:	ldr	x8, [x8]
  4172a4:	str	x8, [x0, #16]
  4172a8:	ldr	x8, [x29, #24]
  4172ac:	ldr	x9, [x19, #24]
  4172b0:	str	x8, [x9]
  4172b4:	b	417384 <ferror@plt+0x13304>
  4172b8:	mov	x21, xzr
  4172bc:	cbz	x21, 417370 <ferror@plt+0x132f0>
  4172c0:	b	41739c <ferror@plt+0x1331c>
  4172c4:	ldr	x8, [x19, #24]
  4172c8:	mov	w0, #0x10                  	// #16
  4172cc:	ldr	x8, [x8]
  4172d0:	str	x8, [x20, #16]
  4172d4:	bl	412328 <ferror@plt+0xe2a8>
  4172d8:	ldrsw	x9, [x20, #24]
  4172dc:	mov	x8, x0
  4172e0:	str	x0, [x20, #32]
  4172e4:	str	x22, [x8, x9, lsl #3]
  4172e8:	ldr	x8, [x20, #32]
  4172ec:	ldrsw	x9, [x20, #24]
  4172f0:	add	x8, x8, x9, lsl #3
  4172f4:	str	xzr, [x8, #8]
  4172f8:	ldr	w8, [x20, #24]
  4172fc:	ldr	x9, [x20, #32]
  417300:	add	w8, w8, #0x1
  417304:	str	w8, [x20, #24]
  417308:	b	417350 <ferror@plt+0x132d0>
  41730c:	ldr	x8, [x19, #24]
  417310:	mov	w0, #0x10                  	// #16
  417314:	ldr	x8, [x8]
  417318:	str	x8, [x21, #16]
  41731c:	bl	412328 <ferror@plt+0xe2a8>
  417320:	ldrsw	x9, [x21, #24]
  417324:	mov	x8, x0
  417328:	str	x0, [x21, #32]
  41732c:	str	x20, [x8, x9, lsl #3]
  417330:	ldr	x8, [x21, #32]
  417334:	ldrsw	x9, [x21, #24]
  417338:	add	x8, x8, x9, lsl #3
  41733c:	str	xzr, [x8, #8]
  417340:	ldr	w8, [x21, #24]
  417344:	ldr	x9, [x21, #32]
  417348:	add	w8, w8, #0x1
  41734c:	str	w8, [x21, #24]
  417350:	ldr	x8, [x19, #24]
  417354:	mov	w23, #0x1                   	// #1
  417358:	str	x9, [x8]
  41735c:	b	417384 <ferror@plt+0x13304>
  417360:	mov	x0, x3
  417364:	bl	41cea8 <ferror@plt+0x18e28>
  417368:	mov	x21, x0
  41736c:	cbnz	x21, 41739c <ferror@plt+0x1331c>
  417370:	ldr	w8, [x19, #12]
  417374:	mov	w9, #0x28                  	// #40
  417378:	and	w8, w8, w9
  41737c:	cbnz	w8, 41739c <ferror@plt+0x1331c>
  417380:	mov	w23, wzr
  417384:	mov	w0, w23
  417388:	ldp	x20, x19, [sp, #48]
  41738c:	ldp	x22, x21, [sp, #32]
  417390:	ldr	x23, [sp, #16]
  417394:	ldp	x29, x30, [sp], #64
  417398:	ret
  41739c:	ldr	x8, [x19, #24]
  4173a0:	ldr	x2, [x23, #32]
  4173a4:	mov	x0, x22
  4173a8:	mov	x1, x21
  4173ac:	mov	x3, x20
  4173b0:	blr	x8
  4173b4:	mov	w23, w0
  4173b8:	cbz	x20, 4173e8 <ferror@plt+0x13368>
  4173bc:	cbnz	w23, 4173e8 <ferror@plt+0x13368>
  4173c0:	ldr	x8, [x20]
  4173c4:	cbnz	x8, 4173e8 <ferror@plt+0x13368>
  4173c8:	bl	4145e0 <ferror@plt+0x10560>
  4173cc:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  4173d0:	mov	w1, w0
  4173d4:	add	x3, x3, #0xb6e
  4173d8:	mov	w2, #0x2                   	// #2
  4173dc:	mov	x0, x20
  4173e0:	mov	x4, x22
  4173e4:	bl	409680 <ferror@plt+0x5600>
  4173e8:	mov	x0, x21
  4173ec:	bl	41249c <ferror@plt+0xe41c>
  4173f0:	b	417384 <ferror@plt+0x13304>
  4173f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4173f8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4173fc:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  417400:	add	x0, x0, #0xb6
  417404:	add	x1, x1, #0xaea
  417408:	add	x3, x3, #0xb34
  41740c:	mov	w2, #0x548                 	// #1352
  417410:	mov	x4, xzr
  417414:	bl	422680 <ferror@plt+0x1e600>
  417418:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41741c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417420:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  417424:	adrp	x4, 43c000 <ferror@plt+0x37f80>
  417428:	add	x0, x0, #0xb6
  41742c:	add	x1, x1, #0xaea
  417430:	add	x3, x3, #0xb34
  417434:	add	x4, x4, #0xb3e
  417438:	mov	w2, #0x478                 	// #1144
  41743c:	bl	422680 <ferror@plt+0x1e600>
  417440:	stp	x29, x30, [sp, #-48]!
  417444:	stp	x22, x21, [sp, #16]
  417448:	stp	x20, x19, [sp, #32]
  41744c:	ldr	x8, [x0, #72]
  417450:	mov	x20, x2
  417454:	mov	x19, x0
  417458:	mov	w21, w1
  41745c:	mov	x29, sp
  417460:	cbz	x8, 41747c <ferror@plt+0x133fc>
  417464:	ldr	x22, [x8]
  417468:	ldr	x9, [x22, #8]
  41746c:	cmp	x9, x20
  417470:	b.eq	4174a0 <ferror@plt+0x13420>  // b.none
  417474:	ldr	x8, [x8, #8]
  417478:	cbnz	x8, 417464 <ferror@plt+0x133e4>
  41747c:	mov	w0, #0x28                  	// #40
  417480:	bl	4123ec <ferror@plt+0xe36c>
  417484:	str	w21, [x0]
  417488:	str	x20, [x0, #8]
  41748c:	mov	x22, x0
  417490:	ldr	x0, [x19, #72]
  417494:	mov	x1, x22
  417498:	bl	40cf08 <ferror@plt+0x8e88>
  41749c:	str	x0, [x19, #72]
  4174a0:	mov	x0, x22
  4174a4:	ldp	x20, x19, [sp, #32]
  4174a8:	ldp	x22, x21, [sp, #16]
  4174ac:	ldp	x29, x30, [sp], #48
  4174b0:	ret
  4174b4:	stp	x29, x30, [sp, #-64]!
  4174b8:	str	x23, [sp, #16]
  4174bc:	stp	x22, x21, [sp, #32]
  4174c0:	stp	x20, x19, [sp, #48]
  4174c4:	mov	x29, sp
  4174c8:	mov	x19, x3
  4174cc:	mov	x22, x2
  4174d0:	mov	x21, x1
  4174d4:	mov	x20, x0
  4174d8:	bl	403f80 <__errno_location@plt>
  4174dc:	mov	x23, x0
  4174e0:	str	wzr, [x0]
  4174e4:	add	x1, x29, #0x18
  4174e8:	mov	x0, x21
  4174ec:	mov	w2, wzr
  4174f0:	bl	403c30 <strtol@plt>
  4174f4:	ldrb	w8, [x21]
  4174f8:	cbz	w8, 417508 <ferror@plt+0x13488>
  4174fc:	ldr	x8, [x29, #24]
  417500:	ldrb	w8, [x8]
  417504:	cbz	w8, 417548 <ferror@plt+0x134c8>
  417508:	adrp	x22, 43c000 <ferror@plt+0x37f80>
  41750c:	add	x22, x22, #0xb86
  417510:	bl	4145e0 <ferror@plt+0x10560>
  417514:	mov	w1, w0
  417518:	mov	w2, #0x1                   	// #1
  41751c:	mov	x0, x19
  417520:	mov	x3, x22
  417524:	mov	x4, x21
  417528:	mov	x5, x20
  41752c:	bl	409680 <ferror@plt+0x5600>
  417530:	mov	w0, wzr
  417534:	ldp	x20, x19, [sp, #48]
  417538:	ldp	x22, x21, [sp, #32]
  41753c:	ldr	x23, [sp, #16]
  417540:	ldp	x29, x30, [sp], #64
  417544:	ret
  417548:	cmp	x0, w0, sxtw
  41754c:	str	w0, [x22]
  417550:	b.ne	417560 <ferror@plt+0x134e0>  // b.any
  417554:	ldr	w8, [x23]
  417558:	cmp	w8, #0x22
  41755c:	b.ne	41756c <ferror@plt+0x134ec>  // b.any
  417560:	adrp	x22, 43c000 <ferror@plt+0x37f80>
  417564:	add	x22, x22, #0xbad
  417568:	b	417510 <ferror@plt+0x13490>
  41756c:	mov	w0, #0x1                   	// #1
  417570:	b	417534 <ferror@plt+0x134b4>
  417574:	stp	x29, x30, [sp, #-64]!
  417578:	str	x23, [sp, #16]
  41757c:	stp	x22, x21, [sp, #32]
  417580:	stp	x20, x19, [sp, #48]
  417584:	mov	x29, sp
  417588:	mov	x21, x3
  41758c:	mov	x22, x2
  417590:	mov	x20, x1
  417594:	mov	x19, x0
  417598:	bl	403f80 <__errno_location@plt>
  41759c:	mov	x23, x0
  4175a0:	str	wzr, [x0]
  4175a4:	add	x1, x29, #0x18
  4175a8:	mov	x0, x20
  4175ac:	bl	41d27c <ferror@plt+0x191fc>
  4175b0:	ldrb	w8, [x20]
  4175b4:	cbz	w8, 4175c4 <ferror@plt+0x13544>
  4175b8:	ldr	x8, [x29, #24]
  4175bc:	ldrb	w8, [x8]
  4175c0:	cbz	w8, 417600 <ferror@plt+0x13580>
  4175c4:	bl	4145e0 <ferror@plt+0x10560>
  4175c8:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  4175cc:	mov	w1, w0
  4175d0:	add	x3, x3, #0xbd4
  4175d4:	mov	w2, #0x1                   	// #1
  4175d8:	mov	x0, x21
  4175dc:	mov	x4, x20
  4175e0:	mov	x5, x19
  4175e4:	bl	409680 <ferror@plt+0x5600>
  4175e8:	mov	w0, wzr
  4175ec:	ldp	x20, x19, [sp, #48]
  4175f0:	ldp	x22, x21, [sp, #32]
  4175f4:	ldr	x23, [sp, #16]
  4175f8:	ldp	x29, x30, [sp], #64
  4175fc:	ret
  417600:	ldr	w8, [x23]
  417604:	cmp	w8, #0x22
  417608:	b.ne	417620 <ferror@plt+0x135a0>  // b.any
  41760c:	bl	4145e0 <ferror@plt+0x10560>
  417610:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  417614:	mov	w1, w0
  417618:	add	x3, x3, #0xbfa
  41761c:	b	4175d4 <ferror@plt+0x13554>
  417620:	mov	w0, #0x1                   	// #1
  417624:	str	d0, [x22]
  417628:	b	4175ec <ferror@plt+0x1356c>
  41762c:	stp	x29, x30, [sp, #-64]!
  417630:	str	x23, [sp, #16]
  417634:	stp	x22, x21, [sp, #32]
  417638:	stp	x20, x19, [sp, #48]
  41763c:	mov	x29, sp
  417640:	mov	x21, x3
  417644:	mov	x22, x2
  417648:	mov	x20, x1
  41764c:	mov	x19, x0
  417650:	bl	403f80 <__errno_location@plt>
  417654:	mov	x23, x0
  417658:	str	wzr, [x0]
  41765c:	add	x1, x29, #0x18
  417660:	mov	x0, x20
  417664:	mov	w2, wzr
  417668:	bl	41d4d4 <ferror@plt+0x19454>
  41766c:	ldrb	w8, [x20]
  417670:	cbz	w8, 417680 <ferror@plt+0x13600>
  417674:	ldr	x8, [x29, #24]
  417678:	ldrb	w8, [x8]
  41767c:	cbz	w8, 4176bc <ferror@plt+0x1363c>
  417680:	bl	4145e0 <ferror@plt+0x10560>
  417684:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  417688:	mov	w1, w0
  41768c:	add	x3, x3, #0xb86
  417690:	mov	w2, #0x1                   	// #1
  417694:	mov	x0, x21
  417698:	mov	x4, x20
  41769c:	mov	x5, x19
  4176a0:	bl	409680 <ferror@plt+0x5600>
  4176a4:	mov	w0, wzr
  4176a8:	ldp	x20, x19, [sp, #48]
  4176ac:	ldp	x22, x21, [sp, #32]
  4176b0:	ldr	x23, [sp, #16]
  4176b4:	ldp	x29, x30, [sp], #64
  4176b8:	ret
  4176bc:	ldr	w8, [x23]
  4176c0:	cmp	w8, #0x22
  4176c4:	b.ne	4176dc <ferror@plt+0x1365c>  // b.any
  4176c8:	bl	4145e0 <ferror@plt+0x10560>
  4176cc:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  4176d0:	mov	w1, w0
  4176d4:	add	x3, x3, #0xbad
  4176d8:	b	417690 <ferror@plt+0x13610>
  4176dc:	str	x0, [x22]
  4176e0:	mov	w0, #0x1                   	// #1
  4176e4:	b	4176a8 <ferror@plt+0x13628>
  4176e8:	sub	sp, sp, #0x30
  4176ec:	stp	x20, x19, [sp, #32]
  4176f0:	mov	x19, x0
  4176f4:	stp	x29, x30, [sp, #16]
  4176f8:	add	x29, sp, #0x10
  4176fc:	cbz	x0, 417844 <ferror@plt+0x137c4>
  417700:	mov	x8, x2
  417704:	cbz	x2, 417864 <ferror@plt+0x137e4>
  417708:	ldr	w9, [x19, #8]
  41770c:	cmp	w9, w1
  417710:	b.hi	417720 <ferror@plt+0x136a0>  // b.pmore
  417714:	ldr	w9, [x19, #12]
  417718:	cmp	w9, w1
  41771c:	b.cs	417738 <ferror@plt+0x136b8>  // b.hs, b.nlast
  417720:	mov	w19, wzr
  417724:	mov	w0, w19
  417728:	ldp	x20, x19, [sp, #32]
  41772c:	ldp	x29, x30, [sp, #16]
  417730:	add	sp, sp, #0x30
  417734:	ret
  417738:	ldr	w9, [x19]
  41773c:	cmp	w9, #0x4
  417740:	b.hi	41776c <ferror@plt+0x136ec>  // b.pmore
  417744:	adrp	x10, 43c000 <ferror@plt+0x37f80>
  417748:	add	x10, x10, #0xd32
  41774c:	adr	x11, 41775c <ferror@plt+0x136dc>
  417750:	ldrb	w12, [x10, x9]
  417754:	add	x11, x11, x12, lsl #2
  417758:	br	x11
  41775c:	ldr	x0, [x19, #16]
  417760:	sub	x2, x29, #0x4
  417764:	mov	x1, x8
  417768:	b	4177a0 <ferror@plt+0x13720>
  41776c:	cmp	w9, #0x5
  417770:	b.cc	417720 <ferror@plt+0x136a0>  // b.lo, b.ul, b.last
  417774:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417778:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41777c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417780:	add	x0, x0, #0xb6
  417784:	add	x1, x1, #0xd37
  417788:	add	x2, x2, #0xd93
  41778c:	b	41787c <ferror@plt+0x137fc>
  417790:	cbz	x3, 417810 <ferror@plt+0x13790>
  417794:	ldr	x0, [x19, #16]
  417798:	sub	x2, x29, #0x4
  41779c:	mov	x1, x3
  4177a0:	bl	417884 <ferror@plt+0x13804>
  4177a4:	mov	w19, w0
  4177a8:	b	417724 <ferror@plt+0x136a4>
  4177ac:	ldr	w2, [x19, #4]
  4177b0:	cmp	w2, w1
  4177b4:	b.eq	4177f0 <ferror@plt+0x13770>  // b.none
  4177b8:	cbz	w2, 417808 <ferror@plt+0x13788>
  4177bc:	ldr	x0, [x19, #16]
  4177c0:	mov	x1, x8
  4177c4:	bl	403900 <strncmp@plt>
  4177c8:	b	4177fc <ferror@plt+0x1377c>
  4177cc:	ldr	w9, [x19, #4]
  4177d0:	cbz	w9, 417808 <ferror@plt+0x13788>
  4177d4:	ldr	x0, [x19, #16]
  4177d8:	sub	w9, w1, w9
  4177dc:	add	x1, x8, x9
  4177e0:	b	4177f8 <ferror@plt+0x13778>
  4177e4:	ldr	w9, [x19, #4]
  4177e8:	cmp	w9, w1
  4177ec:	b.ne	417720 <ferror@plt+0x136a0>  // b.any
  4177f0:	ldr	x0, [x19, #16]
  4177f4:	mov	x1, x8
  4177f8:	bl	403bc0 <strcmp@plt>
  4177fc:	cmp	w0, #0x0
  417800:	cset	w19, eq  // eq = none
  417804:	b	417724 <ferror@plt+0x136a4>
  417808:	mov	w19, #0x1                   	// #1
  41780c:	b	417724 <ferror@plt+0x136a4>
  417810:	mov	w1, w1
  417814:	mov	x0, x8
  417818:	bl	428760 <ferror@plt+0x246e0>
  41781c:	ldr	x8, [x19, #16]
  417820:	mov	x20, x0
  417824:	sub	x2, x29, #0x4
  417828:	mov	x1, x20
  41782c:	mov	x0, x8
  417830:	bl	417884 <ferror@plt+0x13804>
  417834:	mov	w19, w0
  417838:	mov	x0, x20
  41783c:	bl	41249c <ferror@plt+0xe41c>
  417840:	b	417724 <ferror@plt+0x136a4>
  417844:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417848:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41784c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417850:	add	x0, x0, #0xb6
  417854:	add	x1, x1, #0xd37
  417858:	add	x2, x2, #0xd85
  41785c:	bl	413114 <ferror@plt+0xf094>
  417860:	b	417724 <ferror@plt+0x136a4>
  417864:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417868:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  41786c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  417870:	add	x0, x0, #0xb6
  417874:	add	x1, x1, #0xd37
  417878:	add	x2, x2, #0x560
  41787c:	bl	413114 <ferror@plt+0xf094>
  417880:	b	417720 <ferror@plt+0x136a0>
  417884:	stp	x29, x30, [sp, #-80]!
  417888:	adrp	x8, 456000 <ferror@plt+0x51f80>
  41788c:	stp	x24, x23, [sp, #32]
  417890:	ldr	x23, [x8, #3912]
  417894:	stp	x22, x21, [sp, #48]
  417898:	stp	x20, x19, [sp, #64]
  41789c:	mov	x21, x2
  4178a0:	mov	x20, x1
  4178a4:	mov	x22, x0
  4178a8:	mov	w24, #0x1                   	// #1
  4178ac:	str	x25, [sp, #16]
  4178b0:	mov	x29, sp
  4178b4:	add	x8, x22, #0x1
  4178b8:	add	x22, x22, #0x2
  4178bc:	b	4178d0 <ferror@plt+0x13850>
  4178c0:	mov	w9, #0x1                   	// #1
  4178c4:	add	x20, x20, x9
  4178c8:	add	x8, x8, #0x1
  4178cc:	add	x22, x22, #0x1
  4178d0:	ldurb	w9, [x8, #-1]
  4178d4:	cmp	w9, #0x3f
  4178d8:	b.eq	4178f8 <ferror@plt+0x13878>  // b.none
  4178dc:	cbz	w9, 4179cc <ferror@plt+0x1394c>
  4178e0:	cmp	w9, #0x2a
  4178e4:	b.eq	417908 <ferror@plt+0x13888>  // b.none
  4178e8:	ldrb	w10, [x20]
  4178ec:	cmp	w9, w10
  4178f0:	b.eq	4178c0 <ferror@plt+0x13840>  // b.none
  4178f4:	b	4179c4 <ferror@plt+0x13944>
  4178f8:	ldrb	w9, [x20]
  4178fc:	cbz	x9, 4179c4 <ferror@plt+0x13944>
  417900:	ldrb	w9, [x23, x9]
  417904:	b	4178c4 <ferror@plt+0x13844>
  417908:	str	w24, [x21]
  41790c:	b	417914 <ferror@plt+0x13894>
  417910:	add	x22, x22, #0x1
  417914:	ldurb	w25, [x22, #-1]
  417918:	cmp	w25, #0x3f
  41791c:	b.ne	417930 <ferror@plt+0x138b0>  // b.any
  417920:	ldrb	w8, [x20]
  417924:	cbz	x8, 4179c4 <ferror@plt+0x13944>
  417928:	ldrb	w8, [x23, x8]
  41792c:	add	x20, x20, x8
  417930:	cmp	w25, #0x2a
  417934:	b.eq	417910 <ferror@plt+0x13890>  // b.none
  417938:	cmp	w25, #0x3f
  41793c:	b.eq	417910 <ferror@plt+0x13890>  // b.none
  417940:	cbz	w25, 4179dc <ferror@plt+0x1395c>
  417944:	b	417974 <ferror@plt+0x138f4>
  417948:	add	x20, x20, #0x1
  41794c:	add	x2, x29, #0x1c
  417950:	mov	x0, x22
  417954:	mov	x1, x20
  417958:	bl	417884 <ferror@plt+0x13804>
  41795c:	cbz	w0, 41799c <ferror@plt+0x1391c>
  417960:	mov	w8, wzr
  417964:	mov	w19, #0x1                   	// #1
  417968:	cbz	w8, 4179e0 <ferror@plt+0x13960>
  41796c:	ldrb	w8, [x20]
  417970:	cbz	w8, 4178b4 <ferror@plt+0x13834>
  417974:	str	wzr, [x29, #28]
  417978:	ldrb	w8, [x20]
  41797c:	cmp	w25, w8
  417980:	b.eq	417948 <ferror@plt+0x138c8>  // b.none
  417984:	tst	w8, #0xff
  417988:	b.eq	4179b4 <ferror@plt+0x13934>  // b.none
  41798c:	and	x8, x8, #0xff
  417990:	ldrb	w8, [x23, x8]
  417994:	add	x20, x20, x8
  417998:	b	417978 <ferror@plt+0x138f8>
  41799c:	ldr	w8, [x29, #28]
  4179a0:	cmp	w8, #0x0
  4179a4:	cset	w8, eq  // eq = none
  4179a8:	csel	w19, w19, wzr, eq  // eq = none
  4179ac:	cbnz	w8, 41796c <ferror@plt+0x138ec>
  4179b0:	b	4179e0 <ferror@plt+0x13960>
  4179b4:	mov	w19, wzr
  4179b8:	mov	w8, wzr
  4179bc:	cbnz	w8, 41796c <ferror@plt+0x138ec>
  4179c0:	b	4179e0 <ferror@plt+0x13960>
  4179c4:	mov	w19, wzr
  4179c8:	b	4179e0 <ferror@plt+0x13960>
  4179cc:	ldrb	w8, [x20]
  4179d0:	cmp	w8, #0x0
  4179d4:	cset	w19, eq  // eq = none
  4179d8:	b	4179e0 <ferror@plt+0x13960>
  4179dc:	mov	w19, #0x1                   	// #1
  4179e0:	mov	w0, w19
  4179e4:	ldp	x20, x19, [sp, #64]
  4179e8:	ldp	x22, x21, [sp, #48]
  4179ec:	ldp	x24, x23, [sp, #32]
  4179f0:	ldr	x25, [sp, #16]
  4179f4:	ldp	x29, x30, [sp], #80
  4179f8:	ret
  4179fc:	stp	x29, x30, [sp, #-96]!
  417a00:	str	x27, [sp, #16]
  417a04:	stp	x26, x25, [sp, #32]
  417a08:	stp	x24, x23, [sp, #48]
  417a0c:	stp	x22, x21, [sp, #64]
  417a10:	stp	x20, x19, [sp, #80]
  417a14:	mov	x29, sp
  417a18:	cbz	x0, 417c60 <ferror@plt+0x13be0>
  417a1c:	mov	x21, x0
  417a20:	mov	w0, #0x18                  	// #24
  417a24:	bl	412328 <ferror@plt+0xe2a8>
  417a28:	mov	x19, x0
  417a2c:	mov	x0, x21
  417a30:	bl	403590 <strlen@plt>
  417a34:	str	w0, [x19, #4]
  417a38:	add	w0, w0, #0x1
  417a3c:	str	xzr, [x19, #8]
  417a40:	bl	412328 <ferror@plt+0xe2a8>
  417a44:	mov	x20, x0
  417a48:	mov	w8, wzr
  417a4c:	mov	w27, wzr
  417a50:	mov	w26, wzr
  417a54:	mov	w25, #0xffffffff            	// #-1
  417a58:	mov	w22, #0xffffffff            	// #-1
  417a5c:	mov	w24, #0xffffffff            	// #-1
  417a60:	mov	w23, #0xffffffff            	// #-1
  417a64:	str	x0, [x19, #16]
  417a68:	b	417a84 <ferror@plt+0x13a04>
  417a6c:	ldp	w9, w10, [x19, #8]
  417a70:	add	w27, w27, #0x1
  417a74:	add	x21, x21, #0x1
  417a78:	add	w9, w9, #0x1
  417a7c:	add	w10, w10, #0x4
  417a80:	stp	w9, w10, [x19, #8]
  417a84:	ldrb	w9, [x21]
  417a88:	cmp	w9, #0x2a
  417a8c:	b.eq	417af8 <ferror@plt+0x13a78>  // b.none
  417a90:	cmp	w9, #0x3f
  417a94:	b.eq	417a6c <ferror@plt+0x139ec>  // b.none
  417a98:	cbz	w9, 417b30 <ferror@plt+0x13ab0>
  417a9c:	cbz	w27, 417adc <ferror@plt+0x13a5c>
  417aa0:	add	w8, w27, w26
  417aa4:	mov	w2, w27
  417aa8:	mov	w1, #0x3f                  	// #63
  417aac:	mov	x0, x20
  417ab0:	sub	w25, w8, #0x1
  417ab4:	bl	403950 <memset@plt>
  417ab8:	mov	w8, w26
  417abc:	mov	w9, w27
  417ac0:	cmp	w22, #0x0
  417ac4:	add	x20, x20, #0x1
  417ac8:	csel	w22, w8, w22, lt  // lt = tstop
  417acc:	subs	w9, w9, #0x1
  417ad0:	add	w8, w8, #0x1
  417ad4:	b.ne	417ac0 <ferror@plt+0x13a40>  // b.any
  417ad8:	add	w26, w27, w26
  417adc:	ldp	w9, w10, [x19, #8]
  417ae0:	mov	w8, wzr
  417ae4:	mov	w27, wzr
  417ae8:	add	w9, w9, #0x1
  417aec:	add	w10, w10, #0x1
  417af0:	stp	w9, w10, [x19, #8]
  417af4:	b	417b20 <ferror@plt+0x13aa0>
  417af8:	cbz	w8, 417b10 <ferror@plt+0x13a90>
  417afc:	ldr	w9, [x19, #4]
  417b00:	add	x21, x21, #0x1
  417b04:	sub	w9, w9, #0x1
  417b08:	str	w9, [x19, #4]
  417b0c:	b	417a84 <ferror@plt+0x13a04>
  417b10:	cmp	w23, #0x0
  417b14:	csel	w23, w26, w23, lt  // lt = tstop
  417b18:	mov	w8, #0x1                   	// #1
  417b1c:	mov	w24, w26
  417b20:	ldrb	w9, [x21], #1
  417b24:	add	w26, w26, #0x1
  417b28:	strb	w9, [x20], #1
  417b2c:	b	417a84 <ferror@plt+0x13a04>
  417b30:	cbz	w27, 417b5c <ferror@plt+0x13adc>
  417b34:	mov	w2, w27
  417b38:	mov	w1, #0x3f                  	// #63
  417b3c:	mov	x0, x20
  417b40:	bl	403950 <memset@plt>
  417b44:	cmp	w22, #0x0
  417b48:	csel	w22, w26, w22, lt  // lt = tstop
  417b4c:	subs	w27, w27, #0x1
  417b50:	add	x20, x20, #0x1
  417b54:	b.ne	417b44 <ferror@plt+0x13ac4>  // b.any
  417b58:	mov	w25, w26
  417b5c:	cmp	w23, #0x0
  417b60:	cset	w8, ge  // ge = tcont
  417b64:	cmp	w23, w24
  417b68:	cset	w9, ne  // ne = any
  417b6c:	and	w8, w8, w9
  417b70:	strb	wzr, [x20]
  417b74:	tbnz	w23, #31, 417b80 <ferror@plt+0x13b00>
  417b78:	mov	w9, #0xffffffff            	// #-1
  417b7c:	str	w9, [x19, #12]
  417b80:	cmp	w22, #0x0
  417b84:	cset	w9, ge  // ge = tcont
  417b88:	orr	w8, w8, w9
  417b8c:	tbz	w8, #0, 417bd4 <ferror@plt+0x13b54>
  417b90:	ldr	w1, [x19, #4]
  417b94:	cmp	w23, #0x0
  417b98:	csel	w8, w24, w25, ge  // ge = tcont
  417b9c:	mvn	w8, w8
  417ba0:	csel	w9, w23, w22, ge  // ge = tcont
  417ba4:	add	w8, w1, w8
  417ba8:	cmp	w8, w9
  417bac:	cset	w8, gt
  417bb0:	str	w8, [x19]
  417bb4:	b.le	417c40 <ferror@plt+0x13bc0>
  417bb8:	ldr	x20, [x19, #16]
  417bbc:	mov	x0, x20
  417bc0:	bl	428760 <ferror@plt+0x246e0>
  417bc4:	str	x0, [x19, #16]
  417bc8:	mov	x0, x20
  417bcc:	bl	41249c <ferror@plt+0xe41c>
  417bd0:	b	417c40 <ferror@plt+0x13bc0>
  417bd4:	ldr	x20, [x19, #16]
  417bd8:	ldrb	w8, [x20]
  417bdc:	cmp	w8, #0x2a
  417be0:	b.ne	417c0c <ferror@plt+0x13b8c>  // b.any
  417be4:	ldr	w8, [x19, #4]
  417be8:	mov	w9, #0x3                   	// #3
  417bec:	add	x1, x20, #0x1
  417bf0:	mov	x0, x20
  417bf4:	sub	w21, w8, #0x1
  417bf8:	mov	x2, x21
  417bfc:	stp	w9, w21, [x19]
  417c00:	bl	403540 <memmove@plt>
  417c04:	strb	wzr, [x20, x21]
  417c08:	b	417c40 <ferror@plt+0x13bc0>
  417c0c:	ldr	w8, [x19, #4]
  417c10:	cbz	w8, 417c34 <ferror@plt+0x13bb4>
  417c14:	sub	w8, w8, #0x1
  417c18:	ldrb	w9, [x20, x8]
  417c1c:	cmp	w9, #0x2a
  417c20:	b.ne	417c34 <ferror@plt+0x13bb4>  // b.any
  417c24:	mov	w9, #0x2                   	// #2
  417c28:	stp	w9, w8, [x19]
  417c2c:	strb	wzr, [x20, x8]
  417c30:	b	417c40 <ferror@plt+0x13bc0>
  417c34:	tbz	w23, #31, 417b90 <ferror@plt+0x13b10>
  417c38:	mov	w8, #0x4                   	// #4
  417c3c:	str	w8, [x19]
  417c40:	mov	x0, x19
  417c44:	ldp	x20, x19, [sp, #80]
  417c48:	ldp	x22, x21, [sp, #64]
  417c4c:	ldp	x24, x23, [sp, #48]
  417c50:	ldp	x26, x25, [sp, #32]
  417c54:	ldr	x27, [sp, #16]
  417c58:	ldp	x29, x30, [sp], #96
  417c5c:	ret
  417c60:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417c64:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417c68:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417c6c:	add	x0, x0, #0xb6
  417c70:	add	x1, x1, #0xdb4
  417c74:	add	x2, x2, #0xe5
  417c78:	bl	413114 <ferror@plt+0xf094>
  417c7c:	mov	x19, xzr
  417c80:	b	417c40 <ferror@plt+0x13bc0>
  417c84:	stp	x29, x30, [sp, #-32]!
  417c88:	str	x19, [sp, #16]
  417c8c:	mov	x29, sp
  417c90:	cbz	x0, 417cb4 <ferror@plt+0x13c34>
  417c94:	mov	x19, x0
  417c98:	ldr	x0, [x0, #16]
  417c9c:	bl	41249c <ferror@plt+0xe41c>
  417ca0:	mov	x0, x19
  417ca4:	bl	41249c <ferror@plt+0xe41c>
  417ca8:	ldr	x19, [sp, #16]
  417cac:	ldp	x29, x30, [sp], #32
  417cb0:	ret
  417cb4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417cb8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417cbc:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417cc0:	add	x0, x0, #0xb6
  417cc4:	add	x1, x1, #0xde4
  417cc8:	add	x2, x2, #0xd85
  417ccc:	bl	413114 <ferror@plt+0xf094>
  417cd0:	b	417ca8 <ferror@plt+0x13c28>
  417cd4:	stp	x29, x30, [sp, #-16]!
  417cd8:	mov	x29, sp
  417cdc:	cbz	x0, 417d20 <ferror@plt+0x13ca0>
  417ce0:	cbz	x1, 417d3c <ferror@plt+0x13cbc>
  417ce4:	ldr	w8, [x0, #4]
  417ce8:	ldr	w9, [x1, #4]
  417cec:	cmp	w8, w9
  417cf0:	b.ne	417d58 <ferror@plt+0x13cd8>  // b.any
  417cf4:	ldr	w8, [x0]
  417cf8:	ldr	w9, [x1]
  417cfc:	cmp	w8, w9
  417d00:	b.ne	417d58 <ferror@plt+0x13cd8>  // b.any
  417d04:	ldr	x0, [x0, #16]
  417d08:	ldr	x1, [x1, #16]
  417d0c:	bl	403bc0 <strcmp@plt>
  417d10:	cmp	w0, #0x0
  417d14:	cset	w0, eq  // eq = none
  417d18:	ldp	x29, x30, [sp], #16
  417d1c:	ret
  417d20:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417d24:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417d28:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417d2c:	add	x0, x0, #0xb6
  417d30:	add	x1, x1, #0xe0d
  417d34:	add	x2, x2, #0xe4b
  417d38:	b	417d54 <ferror@plt+0x13cd4>
  417d3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417d40:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417d44:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417d48:	add	x0, x0, #0xb6
  417d4c:	add	x1, x1, #0xe0d
  417d50:	add	x2, x2, #0xe5a
  417d54:	bl	413114 <ferror@plt+0xf094>
  417d58:	mov	w0, wzr
  417d5c:	ldp	x29, x30, [sp], #16
  417d60:	ret
  417d64:	stp	x29, x30, [sp, #-32]!
  417d68:	stp	x20, x19, [sp, #16]
  417d6c:	mov	x29, sp
  417d70:	cbz	x0, 417da8 <ferror@plt+0x13d28>
  417d74:	mov	x19, x1
  417d78:	cbz	x1, 417dc4 <ferror@plt+0x13d44>
  417d7c:	mov	x20, x0
  417d80:	mov	x0, x19
  417d84:	bl	403590 <strlen@plt>
  417d88:	mov	x1, x0
  417d8c:	mov	x0, x20
  417d90:	mov	x2, x19
  417d94:	mov	x3, xzr
  417d98:	bl	4176e8 <ferror@plt+0x13668>
  417d9c:	ldp	x20, x19, [sp, #16]
  417da0:	ldp	x29, x30, [sp], #32
  417da4:	ret
  417da8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417dac:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417db0:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417db4:	add	x0, x0, #0xb6
  417db8:	add	x1, x1, #0xe69
  417dbc:	add	x2, x2, #0xd85
  417dc0:	b	417ddc <ferror@plt+0x13d5c>
  417dc4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417dc8:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417dcc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  417dd0:	add	x0, x0, #0xb6
  417dd4:	add	x1, x1, #0xe69
  417dd8:	add	x2, x2, #0x560
  417ddc:	bl	413114 <ferror@plt+0xf094>
  417de0:	mov	w0, wzr
  417de4:	b	417d9c <ferror@plt+0x13d1c>
  417de8:	stp	x29, x30, [sp, #-32]!
  417dec:	stp	x20, x19, [sp, #16]
  417df0:	mov	x29, sp
  417df4:	cbz	x0, 417e40 <ferror@plt+0x13dc0>
  417df8:	mov	x19, x1
  417dfc:	cbz	x1, 417e64 <ferror@plt+0x13de4>
  417e00:	bl	4179fc <ferror@plt+0x1397c>
  417e04:	mov	x20, x0
  417e08:	mov	x0, x19
  417e0c:	bl	403590 <strlen@plt>
  417e10:	mov	x1, x0
  417e14:	mov	x0, x20
  417e18:	mov	x2, x19
  417e1c:	mov	x3, xzr
  417e20:	bl	4176e8 <ferror@plt+0x13668>
  417e24:	mov	w19, w0
  417e28:	mov	x0, x20
  417e2c:	bl	417c84 <ferror@plt+0x13c04>
  417e30:	mov	w0, w19
  417e34:	ldp	x20, x19, [sp, #16]
  417e38:	ldp	x29, x30, [sp], #32
  417e3c:	ret
  417e40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417e44:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417e48:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  417e4c:	add	x0, x0, #0xb6
  417e50:	add	x1, x1, #0xea8
  417e54:	add	x2, x2, #0xe5
  417e58:	bl	413114 <ferror@plt+0xf094>
  417e5c:	mov	w19, wzr
  417e60:	b	417e30 <ferror@plt+0x13db0>
  417e64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  417e68:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  417e6c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  417e70:	add	x0, x0, #0xb6
  417e74:	add	x1, x1, #0xea8
  417e78:	add	x2, x2, #0x560
  417e7c:	bl	413114 <ferror@plt+0xf094>
  417e80:	b	417e30 <ferror@plt+0x13db0>
  417e84:	stp	x29, x30, [sp, #-16]!
  417e88:	mov	w1, w1
  417e8c:	mov	x29, sp
  417e90:	bl	4038a0 <poll@plt>
  417e94:	ldp	x29, x30, [sp], #16
  417e98:	ret
  417e9c:	stp	x29, x30, [sp, #-32]!
  417ea0:	str	x19, [sp, #16]
  417ea4:	mov	x19, x0
  417ea8:	mov	x29, sp
  417eac:	cbz	x0, 417ee8 <ferror@plt+0x13e68>
  417eb0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  417eb4:	add	x0, x0, #0xd08
  417eb8:	bl	42bad4 <ferror@plt+0x27a54>
  417ebc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  417ec0:	ldr	x0, [x8, #3344]
  417ec4:	cbz	x0, 417ed8 <ferror@plt+0x13e58>
  417ec8:	mov	x1, x19
  417ecc:	bl	40c120 <ferror@plt+0x80a0>
  417ed0:	mov	x19, x0
  417ed4:	b	417edc <ferror@plt+0x13e5c>
  417ed8:	mov	w19, wzr
  417edc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  417ee0:	add	x0, x0, #0xd08
  417ee4:	bl	42bb84 <ferror@plt+0x27b04>
  417ee8:	mov	w0, w19
  417eec:	ldr	x19, [sp, #16]
  417ef0:	ldp	x29, x30, [sp], #32
  417ef4:	ret
  417ef8:	stp	x29, x30, [sp, #-32]!
  417efc:	stp	x20, x19, [sp, #16]
  417f00:	mov	x19, x0
  417f04:	mov	x29, sp
  417f08:	cbz	x0, 417f34 <ferror@plt+0x13eb4>
  417f0c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  417f10:	add	x20, x20, #0xd08
  417f14:	mov	x0, x20
  417f18:	bl	42bad4 <ferror@plt+0x27a54>
  417f1c:	mov	w1, #0x1                   	// #1
  417f20:	mov	x0, x19
  417f24:	bl	417f44 <ferror@plt+0x13ec4>
  417f28:	mov	w19, w0
  417f2c:	mov	x0, x20
  417f30:	bl	42bb84 <ferror@plt+0x27b04>
  417f34:	mov	w0, w19
  417f38:	ldp	x20, x19, [sp, #16]
  417f3c:	ldp	x29, x30, [sp], #32
  417f40:	ret
  417f44:	stp	x29, x30, [sp, #-32]!
  417f48:	adrp	x8, 489000 <ferror@plt+0x84f80>
  417f4c:	ldr	x8, [x8, #3344]
  417f50:	stp	x20, x19, [sp, #16]
  417f54:	mov	w20, w1
  417f58:	mov	x19, x0
  417f5c:	mov	x29, sp
  417f60:	cbz	x8, 417f78 <ferror@plt+0x13ef8>
  417f64:	mov	x0, x8
  417f68:	mov	x1, x19
  417f6c:	bl	40c120 <ferror@plt+0x80a0>
  417f70:	cbnz	w0, 417f98 <ferror@plt+0x13f18>
  417f74:	b	417f80 <ferror@plt+0x13f00>
  417f78:	mov	w0, wzr
  417f7c:	cbnz	w0, 417f98 <ferror@plt+0x13f18>
  417f80:	cbz	w20, 417f90 <ferror@plt+0x13f10>
  417f84:	mov	x0, x19
  417f88:	bl	4181f4 <ferror@plt+0x14174>
  417f8c:	mov	x19, x0
  417f90:	mov	x0, x19
  417f94:	bl	4180c8 <ferror@plt+0x14048>
  417f98:	ldp	x20, x19, [sp, #16]
  417f9c:	ldp	x29, x30, [sp], #32
  417fa0:	ret
  417fa4:	stp	x29, x30, [sp, #-32]!
  417fa8:	stp	x20, x19, [sp, #16]
  417fac:	mov	x19, x0
  417fb0:	mov	x29, sp
  417fb4:	cbz	x0, 417fe0 <ferror@plt+0x13f60>
  417fb8:	adrp	x20, 489000 <ferror@plt+0x84f80>
  417fbc:	add	x20, x20, #0xd08
  417fc0:	mov	x0, x20
  417fc4:	bl	42bad4 <ferror@plt+0x27a54>
  417fc8:	mov	x0, x19
  417fcc:	mov	w1, wzr
  417fd0:	bl	417f44 <ferror@plt+0x13ec4>
  417fd4:	mov	w19, w0
  417fd8:	mov	x0, x20
  417fdc:	bl	42bb84 <ferror@plt+0x27b04>
  417fe0:	mov	w0, w19
  417fe4:	ldp	x20, x19, [sp, #16]
  417fe8:	ldp	x29, x30, [sp], #32
  417fec:	ret
  417ff0:	dmb	ish
  417ff4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  417ff8:	ldr	w8, [x8, #3352]
  417ffc:	dmb	ish
  418000:	cmp	w8, w0
  418004:	b.ls	418018 <ferror@plt+0x13f98>  // b.plast
  418008:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41800c:	ldr	x8, [x8, #3360]
  418010:	ldr	x0, [x8, w0, uxtw #3]
  418014:	ret
  418018:	mov	x0, xzr
  41801c:	ret
  418020:	stp	x29, x30, [sp, #-32]!
  418024:	stp	x20, x19, [sp, #16]
  418028:	mov	x19, x0
  41802c:	mov	x29, sp
  418030:	cbz	x0, 418064 <ferror@plt+0x13fe4>
  418034:	adrp	x20, 489000 <ferror@plt+0x84f80>
  418038:	add	x20, x20, #0xd08
  41803c:	mov	x0, x20
  418040:	bl	42bad4 <ferror@plt+0x27a54>
  418044:	mov	w1, #0x1                   	// #1
  418048:	mov	x0, x19
  41804c:	bl	417f44 <ferror@plt+0x13ec4>
  418050:	adrp	x8, 489000 <ferror@plt+0x84f80>
  418054:	ldr	x8, [x8, #3360]
  418058:	ldr	x19, [x8, w0, uxtw #3]
  41805c:	mov	x0, x20
  418060:	bl	42bb84 <ferror@plt+0x27b04>
  418064:	mov	x0, x19
  418068:	ldp	x20, x19, [sp, #16]
  41806c:	ldp	x29, x30, [sp], #32
  418070:	ret
  418074:	stp	x29, x30, [sp, #-32]!
  418078:	stp	x20, x19, [sp, #16]
  41807c:	mov	x19, x0
  418080:	mov	x29, sp
  418084:	cbz	x0, 4180b8 <ferror@plt+0x14038>
  418088:	adrp	x20, 489000 <ferror@plt+0x84f80>
  41808c:	add	x20, x20, #0xd08
  418090:	mov	x0, x20
  418094:	bl	42bad4 <ferror@plt+0x27a54>
  418098:	mov	x0, x19
  41809c:	mov	w1, wzr
  4180a0:	bl	417f44 <ferror@plt+0x13ec4>
  4180a4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4180a8:	ldr	x8, [x8, #3360]
  4180ac:	ldr	x19, [x8, w0, uxtw #3]
  4180b0:	mov	x0, x20
  4180b4:	bl	42bb84 <ferror@plt+0x27b04>
  4180b8:	mov	x0, x19
  4180bc:	ldp	x20, x19, [sp, #16]
  4180c0:	ldp	x29, x30, [sp], #32
  4180c4:	ret
  4180c8:	stp	x29, x30, [sp, #-64]!
  4180cc:	stp	x22, x21, [sp, #32]
  4180d0:	adrp	x21, 489000 <ferror@plt+0x84f80>
  4180d4:	ldrsw	x8, [x21, #3352]
  4180d8:	stp	x20, x19, [sp, #48]
  4180dc:	mov	x19, x0
  4180e0:	adrp	x22, 489000 <ferror@plt+0x84f80>
  4180e4:	tst	w8, #0x7ff
  4180e8:	stp	x24, x23, [sp, #16]
  4180ec:	mov	x29, sp
  4180f0:	b.ne	418134 <ferror@plt+0x140b4>  // b.any
  4180f4:	add	x0, x8, #0x800
  4180f8:	mov	w1, #0x8                   	// #8
  4180fc:	bl	4125b0 <ferror@plt+0xe530>
  418100:	ldrsw	x23, [x21, #3352]
  418104:	mov	x20, x0
  418108:	cbz	w23, 41811c <ferror@plt+0x1409c>
  41810c:	ldr	x1, [x22, #3360]
  418110:	lsl	x2, x23, #3
  418114:	mov	x0, x20
  418118:	bl	403520 <memcpy@plt>
  41811c:	add	x0, x20, x23, lsl #3
  418120:	mov	w2, #0x4000                	// #16384
  418124:	mov	w1, wzr
  418128:	bl	403950 <memset@plt>
  41812c:	str	x20, [x22, #3360]
  418130:	dmb	ish
  418134:	adrp	x24, 489000 <ferror@plt+0x84f80>
  418138:	ldr	x8, [x24, #3344]
  41813c:	adrp	x23, 489000 <ferror@plt+0x84f80>
  418140:	add	x23, x23, #0xd18
  418144:	cbnz	x8, 418184 <ferror@plt+0x14104>
  418148:	ldr	w8, [x21, #3352]
  41814c:	cbnz	w8, 4181cc <ferror@plt+0x1414c>
  418150:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  418154:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  418158:	add	x0, x0, #0xb2c
  41815c:	add	x1, x1, #0xb10
  418160:	bl	40b898 <ferror@plt+0x7818>
  418164:	ldr	x8, [x22, #3360]
  418168:	ldrsw	x9, [x21, #3352]
  41816c:	str	x0, [x24, #3344]
  418170:	str	xzr, [x8, x9, lsl #3]
  418174:	ldaxr	w8, [x23]
  418178:	add	w8, w8, #0x1
  41817c:	stlxr	w9, w8, [x23]
  418180:	cbnz	w9, 418174 <ferror@plt+0x140f4>
  418184:	ldr	w20, [x21, #3352]
  418188:	ldr	x8, [x22, #3360]
  41818c:	mov	x1, x19
  418190:	mov	x2, x20
  418194:	str	x19, [x8, w20, uxtw #3]
  418198:	dmb	ish
  41819c:	ldr	x0, [x24, #3344]
  4181a0:	bl	40c334 <ferror@plt+0x82b4>
  4181a4:	ldaxr	w8, [x23]
  4181a8:	add	w8, w8, #0x1
  4181ac:	stlxr	w9, w8, [x23]
  4181b0:	cbnz	w9, 4181a4 <ferror@plt+0x14124>
  4181b4:	mov	w0, w20
  4181b8:	ldp	x20, x19, [sp, #48]
  4181bc:	ldp	x22, x21, [sp, #32]
  4181c0:	ldp	x24, x23, [sp, #16]
  4181c4:	ldp	x29, x30, [sp], #64
  4181c8:	ret
  4181cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4181d0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4181d4:	adrp	x3, 43c000 <ferror@plt+0x37f80>
  4181d8:	adrp	x4, 43c000 <ferror@plt+0x37f80>
  4181dc:	add	x0, x0, #0xb6
  4181e0:	add	x1, x1, #0xee6
  4181e4:	add	x3, x3, #0xeef
  4181e8:	add	x4, x4, #0xef9
  4181ec:	mov	w2, #0x122                 	// #290
  4181f0:	bl	422680 <ferror@plt+0x1e600>
  4181f4:	stp	x29, x30, [sp, #-64]!
  4181f8:	str	x23, [sp, #16]
  4181fc:	stp	x22, x21, [sp, #32]
  418200:	stp	x20, x19, [sp, #48]
  418204:	mov	x29, sp
  418208:	mov	x19, x0
  41820c:	bl	403590 <strlen@plt>
  418210:	add	x20, x0, #0x1
  418214:	cmp	x20, #0x7fd
  418218:	b.cc	41822c <ferror@plt+0x141ac>  // b.lo, b.ul, b.last
  41821c:	mov	x0, x19
  418220:	bl	41cea8 <ferror@plt+0x18e28>
  418224:	mov	x21, x0
  418228:	b	418284 <ferror@plt+0x14204>
  41822c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  418230:	ldr	x8, [x21, #3368]
  418234:	adrp	x22, 489000 <ferror@plt+0x84f80>
  418238:	cbz	x8, 418250 <ferror@plt+0x141d0>
  41823c:	ldrsw	x8, [x22, #3376]
  418240:	mov	w9, #0xff8                 	// #4088
  418244:	sub	x8, x9, x8
  418248:	cmp	x8, x20
  41824c:	b.cs	418260 <ferror@plt+0x141e0>  // b.hs, b.nlast
  418250:	mov	w0, #0xff8                 	// #4088
  418254:	bl	412328 <ferror@plt+0xe2a8>
  418258:	str	x0, [x21, #3368]
  41825c:	str	wzr, [x22, #3376]
  418260:	ldr	x8, [x21, #3368]
  418264:	ldrsw	x23, [x22, #3376]
  418268:	mov	x1, x19
  41826c:	mov	x2, x20
  418270:	add	x21, x8, x23
  418274:	mov	x0, x21
  418278:	bl	403520 <memcpy@plt>
  41827c:	add	w8, w23, w20
  418280:	str	w8, [x22, #3376]
  418284:	mov	x0, x21
  418288:	ldp	x20, x19, [sp, #48]
  41828c:	ldp	x22, x21, [sp, #32]
  418290:	ldr	x23, [sp, #16]
  418294:	ldp	x29, x30, [sp], #64
  418298:	ret
  41829c:	stp	x29, x30, [sp, #-16]!
  4182a0:	mov	w0, #0x18                  	// #24
  4182a4:	mov	x29, sp
  4182a8:	bl	41ad14 <ferror@plt+0x16c94>
  4182ac:	ldp	x29, x30, [sp], #16
  4182b0:	ret
  4182b4:	stp	x29, x30, [sp, #-32]!
  4182b8:	str	x19, [sp, #16]
  4182bc:	mov	x29, sp
  4182c0:	cbz	x0, 4182e8 <ferror@plt+0x14268>
  4182c4:	mov	x19, x0
  4182c8:	ldr	x0, [x0]
  4182cc:	bl	40cde4 <ferror@plt+0x8d64>
  4182d0:	mov	w0, #0x18                  	// #24
  4182d4:	mov	x1, x19
  4182d8:	bl	41ad98 <ferror@plt+0x16d18>
  4182dc:	ldr	x19, [sp, #16]
  4182e0:	ldp	x29, x30, [sp], #32
  4182e4:	ret
  4182e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4182ec:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4182f0:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4182f4:	add	x0, x0, #0xb6
  4182f8:	add	x1, x1, #0xf0b
  4182fc:	add	x2, x2, #0xf27
  418300:	bl	413114 <ferror@plt+0xf094>
  418304:	b	4182dc <ferror@plt+0x1425c>
  418308:	stp	x29, x30, [sp, #-32]!
  41830c:	mov	x2, xzr
  418310:	str	x19, [sp, #16]
  418314:	mov	x29, sp
  418318:	mov	x19, x0
  41831c:	bl	418334 <ferror@plt+0x142b4>
  418320:	mov	x0, x19
  418324:	bl	4182b4 <ferror@plt+0x14234>
  418328:	ldr	x19, [sp, #16]
  41832c:	ldp	x29, x30, [sp], #32
  418330:	ret
  418334:	stp	x29, x30, [sp, #-48]!
  418338:	str	x21, [sp, #16]
  41833c:	stp	x20, x19, [sp, #32]
  418340:	mov	x29, sp
  418344:	cbz	x0, 418380 <ferror@plt+0x14300>
  418348:	mov	x20, x1
  41834c:	cbz	x1, 4183a0 <ferror@plt+0x14320>
  418350:	ldr	x8, [x0]
  418354:	cbz	x8, 418370 <ferror@plt+0x142f0>
  418358:	mov	x19, x2
  41835c:	ldp	x0, x21, [x8]
  418360:	mov	x1, x19
  418364:	blr	x20
  418368:	mov	x8, x21
  41836c:	cbnz	x21, 41835c <ferror@plt+0x142dc>
  418370:	ldp	x20, x19, [sp, #32]
  418374:	ldr	x21, [sp, #16]
  418378:	ldp	x29, x30, [sp], #48
  41837c:	ret
  418380:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418384:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  418388:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41838c:	add	x0, x0, #0xb6
  418390:	add	x1, x1, #0xff3
  418394:	add	x2, x2, #0xf27
  418398:	bl	413114 <ferror@plt+0xf094>
  41839c:	b	418370 <ferror@plt+0x142f0>
  4183a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4183a4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4183a8:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4183ac:	add	x0, x0, #0xb6
  4183b0:	add	x1, x1, #0xff3
  4183b4:	add	x2, x2, #0xd2
  4183b8:	bl	413114 <ferror@plt+0xf094>
  4183bc:	b	418370 <ferror@plt+0x142f0>
  4183c0:	stp	x29, x30, [sp, #-16]!
  4183c4:	mov	x29, sp
  4183c8:	cbz	x0, 4183dc <ferror@plt+0x1435c>
  4183cc:	stp	xzr, xzr, [x0]
  4183d0:	str	wzr, [x0, #16]
  4183d4:	ldp	x29, x30, [sp], #16
  4183d8:	ret
  4183dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4183e0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4183e4:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4183e8:	add	x0, x0, #0xb6
  4183ec:	add	x1, x1, #0xf35
  4183f0:	add	x2, x2, #0xf27
  4183f4:	bl	413114 <ferror@plt+0xf094>
  4183f8:	ldp	x29, x30, [sp], #16
  4183fc:	ret
  418400:	stp	x29, x30, [sp, #-32]!
  418404:	str	x19, [sp, #16]
  418408:	mov	x29, sp
  41840c:	cbz	x0, 418430 <ferror@plt+0x143b0>
  418410:	mov	x19, x0
  418414:	ldr	x0, [x0]
  418418:	bl	40cde4 <ferror@plt+0x8d64>
  41841c:	mov	x0, x19
  418420:	bl	4183c0 <ferror@plt+0x14340>
  418424:	ldr	x19, [sp, #16]
  418428:	ldp	x29, x30, [sp], #32
  41842c:	ret
  418430:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418434:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  418438:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41843c:	add	x0, x0, #0xb6
  418440:	add	x1, x1, #0xf51
  418444:	add	x2, x2, #0xf27
  418448:	bl	413114 <ferror@plt+0xf094>
  41844c:	b	418424 <ferror@plt+0x143a4>
  418450:	stp	x29, x30, [sp, #-16]!
  418454:	mov	x29, sp
  418458:	cbz	x0, 418470 <ferror@plt+0x143f0>
  41845c:	ldr	x8, [x0]
  418460:	cmp	x8, #0x0
  418464:	cset	w0, eq  // eq = none
  418468:	ldp	x29, x30, [sp], #16
  41846c:	ret
  418470:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418474:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  418478:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41847c:	add	x0, x0, #0xb6
  418480:	add	x1, x1, #0xf6e
  418484:	add	x2, x2, #0xf27
  418488:	bl	413114 <ferror@plt+0xf094>
  41848c:	mov	w0, #0x1                   	// #1
  418490:	ldp	x29, x30, [sp], #16
  418494:	ret
  418498:	stp	x29, x30, [sp, #-16]!
  41849c:	mov	x29, sp
  4184a0:	cbz	x0, 4184b0 <ferror@plt+0x14430>
  4184a4:	ldr	w0, [x0, #16]
  4184a8:	ldp	x29, x30, [sp], #16
  4184ac:	ret
  4184b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4184b4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  4184b8:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4184bc:	add	x0, x0, #0xb6
  4184c0:	add	x1, x1, #0xf92
  4184c4:	add	x2, x2, #0xf27
  4184c8:	bl	413114 <ferror@plt+0xf094>
  4184cc:	mov	w0, wzr
  4184d0:	ldp	x29, x30, [sp], #16
  4184d4:	ret
  4184d8:	stp	x29, x30, [sp, #-32]!
  4184dc:	str	x19, [sp, #16]
  4184e0:	mov	x29, sp
  4184e4:	cbz	x0, 418508 <ferror@plt+0x14488>
  4184e8:	mov	x19, x0
  4184ec:	ldr	x0, [x0]
  4184f0:	str	x0, [x19, #8]
  4184f4:	bl	40d3e4 <ferror@plt+0x9364>
  4184f8:	str	x0, [x19]
  4184fc:	ldr	x19, [sp, #16]
  418500:	ldp	x29, x30, [sp], #32
  418504:	ret
  418508:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41850c:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  418510:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418514:	add	x0, x0, #0xb6
  418518:	add	x1, x1, #0xfb5
  41851c:	add	x2, x2, #0xf27
  418520:	bl	413114 <ferror@plt+0xf094>
  418524:	b	4184fc <ferror@plt+0x1447c>
  418528:	stp	x29, x30, [sp, #-32]!
  41852c:	stp	x20, x19, [sp, #16]
  418530:	mov	x19, x0
  418534:	mov	x29, sp
  418538:	cbz	x0, 418570 <ferror@plt+0x144f0>
  41853c:	bl	41829c <ferror@plt+0x1421c>
  418540:	ldr	x20, [x19]
  418544:	mov	x19, x0
  418548:	cbz	x20, 418560 <ferror@plt+0x144e0>
  41854c:	ldr	x1, [x20]
  418550:	mov	x0, x19
  418554:	bl	418590 <ferror@plt+0x14510>
  418558:	ldr	x20, [x20, #8]
  41855c:	cbnz	x20, 41854c <ferror@plt+0x144cc>
  418560:	mov	x0, x19
  418564:	ldp	x20, x19, [sp, #16]
  418568:	ldp	x29, x30, [sp], #32
  41856c:	ret
  418570:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418574:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  418578:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41857c:	add	x0, x0, #0xb6
  418580:	add	x1, x1, #0xfd4
  418584:	add	x2, x2, #0xf27
  418588:	bl	413114 <ferror@plt+0xf094>
  41858c:	b	418560 <ferror@plt+0x144e0>
  418590:	stp	x29, x30, [sp, #-32]!
  418594:	str	x19, [sp, #16]
  418598:	mov	x29, sp
  41859c:	cbz	x0, 4185dc <ferror@plt+0x1455c>
  4185a0:	mov	x19, x0
  4185a4:	ldr	x0, [x0, #8]
  4185a8:	bl	40ce8c <ferror@plt+0x8e0c>
  4185ac:	str	x0, [x19, #8]
  4185b0:	ldr	x8, [x0, #8]
  4185b4:	cbz	x8, 4185c0 <ferror@plt+0x14540>
  4185b8:	str	x8, [x19, #8]
  4185bc:	b	4185c4 <ferror@plt+0x14544>
  4185c0:	str	x0, [x19]
  4185c4:	ldr	w8, [x19, #16]
  4185c8:	add	w8, w8, #0x1
  4185cc:	str	w8, [x19, #16]
  4185d0:	ldr	x19, [sp, #16]
  4185d4:	ldp	x29, x30, [sp], #32
  4185d8:	ret
  4185dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4185e0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4185e4:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4185e8:	add	x0, x0, #0xb6
  4185ec:	add	x1, x1, #0x19c
  4185f0:	add	x2, x2, #0xf27
  4185f4:	bl	413114 <ferror@plt+0xf094>
  4185f8:	b	4185d0 <ferror@plt+0x14550>
  4185fc:	stp	x29, x30, [sp, #-16]!
  418600:	mov	x29, sp
  418604:	cbz	x0, 418618 <ferror@plt+0x14598>
  418608:	ldr	x0, [x0]
  41860c:	bl	40d468 <ferror@plt+0x93e8>
  418610:	ldp	x29, x30, [sp], #16
  418614:	ret
  418618:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41861c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418620:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418624:	add	x0, x0, #0xb6
  418628:	add	x1, x1, #0x23
  41862c:	add	x2, x2, #0xf27
  418630:	bl	413114 <ferror@plt+0xf094>
  418634:	mov	x0, xzr
  418638:	ldp	x29, x30, [sp], #16
  41863c:	ret
  418640:	stp	x29, x30, [sp, #-16]!
  418644:	mov	x29, sp
  418648:	cbz	x0, 418660 <ferror@plt+0x145e0>
  41864c:	cbz	x2, 41867c <ferror@plt+0x145fc>
  418650:	ldr	x0, [x0]
  418654:	bl	40d484 <ferror@plt+0x9404>
  418658:	ldp	x29, x30, [sp], #16
  41865c:	ret
  418660:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418664:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418668:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41866c:	add	x0, x0, #0xb6
  418670:	add	x1, x1, #0x50
  418674:	add	x2, x2, #0xf27
  418678:	b	418694 <ferror@plt+0x14614>
  41867c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418680:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418684:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418688:	add	x0, x0, #0xb6
  41868c:	add	x1, x1, #0x50
  418690:	add	x2, x2, #0xd2
  418694:	bl	413114 <ferror@plt+0xf094>
  418698:	mov	x0, xzr
  41869c:	ldp	x29, x30, [sp], #16
  4186a0:	ret
  4186a4:	stp	x29, x30, [sp, #-32]!
  4186a8:	str	x19, [sp, #16]
  4186ac:	mov	x29, sp
  4186b0:	cbz	x0, 4186dc <ferror@plt+0x1465c>
  4186b4:	cbz	x1, 4186fc <ferror@plt+0x1467c>
  4186b8:	mov	x19, x0
  4186bc:	ldr	x0, [x0]
  4186c0:	bl	40d784 <ferror@plt+0x9704>
  4186c4:	str	x0, [x19]
  4186c8:	bl	40cee8 <ferror@plt+0x8e68>
  4186cc:	str	x0, [x19, #8]
  4186d0:	ldr	x19, [sp, #16]
  4186d4:	ldp	x29, x30, [sp], #32
  4186d8:	ret
  4186dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4186e0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4186e4:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4186e8:	add	x0, x0, #0xb6
  4186ec:	add	x1, x1, #0x92
  4186f0:	add	x2, x2, #0xf27
  4186f4:	bl	413114 <ferror@plt+0xf094>
  4186f8:	b	4186d0 <ferror@plt+0x14650>
  4186fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418700:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418704:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418708:	add	x0, x0, #0xb6
  41870c:	add	x1, x1, #0x92
  418710:	add	x2, x2, #0xca
  418714:	bl	413114 <ferror@plt+0xf094>
  418718:	b	4186d0 <ferror@plt+0x14650>
  41871c:	stp	x29, x30, [sp, #-32]!
  418720:	str	x19, [sp, #16]
  418724:	mov	x29, sp
  418728:	cbz	x0, 418760 <ferror@plt+0x146e0>
  41872c:	mov	x19, x0
  418730:	ldr	x0, [x0]
  418734:	bl	40cf08 <ferror@plt+0x8e88>
  418738:	ldr	x8, [x19, #8]
  41873c:	str	x0, [x19]
  418740:	cbnz	x8, 418748 <ferror@plt+0x146c8>
  418744:	str	x0, [x19, #8]
  418748:	ldr	w8, [x19, #16]
  41874c:	add	w8, w8, #0x1
  418750:	str	w8, [x19, #16]
  418754:	ldr	x19, [sp, #16]
  418758:	ldp	x29, x30, [sp], #32
  41875c:	ret
  418760:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418764:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418768:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41876c:	add	x0, x0, #0xb6
  418770:	add	x1, x1, #0xdf
  418774:	add	x2, x2, #0xf27
  418778:	bl	413114 <ferror@plt+0xf094>
  41877c:	b	418754 <ferror@plt+0x146d4>
  418780:	stp	x29, x30, [sp, #-32]!
  418784:	stp	x20, x19, [sp, #16]
  418788:	mov	x29, sp
  41878c:	cbz	x0, 4187e0 <ferror@plt+0x14760>
  418790:	mov	x19, x1
  418794:	mov	x20, x0
  418798:	tbnz	w2, #31, 4187c8 <ferror@plt+0x14748>
  41879c:	ldr	w8, [x20, #16]
  4187a0:	cmp	w8, w2
  4187a4:	b.ls	4187c8 <ferror@plt+0x14748>  // b.plast
  4187a8:	mov	x0, x20
  4187ac:	mov	w1, w2
  4187b0:	bl	41887c <ferror@plt+0x147fc>
  4187b4:	mov	x1, x0
  4187b8:	mov	x0, x20
  4187bc:	mov	x2, x19
  4187c0:	bl	418800 <ferror@plt+0x14780>
  4187c4:	b	4187d4 <ferror@plt+0x14754>
  4187c8:	mov	x0, x20
  4187cc:	mov	x1, x19
  4187d0:	bl	418590 <ferror@plt+0x14510>
  4187d4:	ldp	x20, x19, [sp, #16]
  4187d8:	ldp	x29, x30, [sp], #32
  4187dc:	ret
  4187e0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4187e4:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4187e8:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4187ec:	add	x0, x0, #0xb6
  4187f0:	add	x1, x1, #0x10a
  4187f4:	add	x2, x2, #0xf27
  4187f8:	bl	413114 <ferror@plt+0xf094>
  4187fc:	b	4187d4 <ferror@plt+0x14754>
  418800:	stp	x29, x30, [sp, #-32]!
  418804:	str	x19, [sp, #16]
  418808:	mov	x29, sp
  41880c:	cbz	x0, 41883c <ferror@plt+0x147bc>
  418810:	cbz	x1, 41885c <ferror@plt+0x147dc>
  418814:	mov	x19, x0
  418818:	ldr	x0, [x0]
  41881c:	bl	40d008 <ferror@plt+0x8f88>
  418820:	ldr	w8, [x19, #16]
  418824:	str	x0, [x19]
  418828:	add	w8, w8, #0x1
  41882c:	str	w8, [x19, #16]
  418830:	ldr	x19, [sp, #16]
  418834:	ldp	x29, x30, [sp], #32
  418838:	ret
  41883c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418840:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418844:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418848:	add	x0, x0, #0xb6
  41884c:	add	x1, x1, #0x55c
  418850:	add	x2, x2, #0xf27
  418854:	bl	413114 <ferror@plt+0xf094>
  418858:	b	418830 <ferror@plt+0x147b0>
  41885c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418860:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418864:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418868:	add	x0, x0, #0xb6
  41886c:	add	x1, x1, #0x55c
  418870:	add	x2, x2, #0x594
  418874:	bl	413114 <ferror@plt+0xf094>
  418878:	b	418830 <ferror@plt+0x147b0>
  41887c:	stp	x29, x30, [sp, #-16]!
  418880:	mov	x29, sp
  418884:	cbz	x0, 4188d8 <ferror@plt+0x14858>
  418888:	ldr	w8, [x0, #16]
  41888c:	cmp	w8, w1
  418890:	b.ls	4188f4 <ferror@plt+0x14874>  // b.plast
  418894:	cmp	w1, w8, lsr #1
  418898:	b.ls	4188bc <ferror@plt+0x1483c>  // b.plast
  41889c:	ldr	x0, [x0, #8]
  4188a0:	mvn	w9, w1
  4188a4:	adds	w8, w8, w9
  4188a8:	b.eq	4188d0 <ferror@plt+0x14850>  // b.none
  4188ac:	ldr	x0, [x0, #16]
  4188b0:	subs	w8, w8, #0x1
  4188b4:	b.ne	4188ac <ferror@plt+0x1482c>  // b.any
  4188b8:	b	4188d0 <ferror@plt+0x14850>
  4188bc:	ldr	x0, [x0]
  4188c0:	cbz	w1, 4188d0 <ferror@plt+0x14850>
  4188c4:	ldr	x0, [x0, #8]
  4188c8:	subs	w1, w1, #0x1
  4188cc:	b.ne	4188c4 <ferror@plt+0x14844>  // b.any
  4188d0:	ldp	x29, x30, [sp], #16
  4188d4:	ret
  4188d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4188dc:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4188e0:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4188e4:	add	x0, x0, #0xb6
  4188e8:	add	x1, x1, #0x3ac
  4188ec:	add	x2, x2, #0xf27
  4188f0:	bl	413114 <ferror@plt+0xf094>
  4188f4:	mov	x0, xzr
  4188f8:	ldp	x29, x30, [sp], #16
  4188fc:	ret
  418900:	stp	x29, x30, [sp, #-16]!
  418904:	mov	x29, sp
  418908:	cbz	x0, 418958 <ferror@plt+0x148d8>
  41890c:	cbz	x1, 418974 <ferror@plt+0x148f4>
  418910:	ldr	x8, [x1, #16]
  418914:	cbnz	x8, 418990 <ferror@plt+0x14910>
  418918:	ldr	x8, [x1, #8]
  41891c:	cbnz	x8, 4189ac <ferror@plt+0x1492c>
  418920:	ldr	x8, [x0]
  418924:	add	x9, x0, #0x8
  418928:	str	x8, [x1, #8]
  41892c:	ldr	x8, [x0]
  418930:	add	x10, x8, #0x10
  418934:	cmp	x8, #0x0
  418938:	csel	x8, x9, x10, eq  // eq = none
  41893c:	str	x1, [x8]
  418940:	ldr	w8, [x0, #16]
  418944:	str	x1, [x0]
  418948:	add	w8, w8, #0x1
  41894c:	str	w8, [x0, #16]
  418950:	ldp	x29, x30, [sp], #16
  418954:	ret
  418958:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41895c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418960:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418964:	add	x0, x0, #0xb6
  418968:	add	x1, x1, #0x13a
  41896c:	add	x2, x2, #0xf27
  418970:	b	4189c4 <ferror@plt+0x14944>
  418974:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418978:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41897c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418980:	add	x0, x0, #0xb6
  418984:	add	x1, x1, #0x13a
  418988:	add	x2, x2, #0x169
  41898c:	b	4189c4 <ferror@plt+0x14944>
  418990:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418994:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418998:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41899c:	add	x0, x0, #0xb6
  4189a0:	add	x1, x1, #0x13a
  4189a4:	add	x2, x2, #0x176
  4189a8:	b	4189c4 <ferror@plt+0x14944>
  4189ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4189b0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4189b4:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4189b8:	add	x0, x0, #0xb6
  4189bc:	add	x1, x1, #0x13a
  4189c0:	add	x2, x2, #0x189
  4189c4:	bl	413114 <ferror@plt+0xf094>
  4189c8:	ldp	x29, x30, [sp], #16
  4189cc:	ret
  4189d0:	stp	x29, x30, [sp, #-16]!
  4189d4:	mov	x29, sp
  4189d8:	cbz	x0, 418a24 <ferror@plt+0x149a4>
  4189dc:	cbz	x1, 418a40 <ferror@plt+0x149c0>
  4189e0:	ldr	x8, [x1, #16]
  4189e4:	cbnz	x8, 418a5c <ferror@plt+0x149dc>
  4189e8:	ldr	x8, [x1, #8]
  4189ec:	cbnz	x8, 418a78 <ferror@plt+0x149f8>
  4189f0:	ldr	x8, [x0, #8]
  4189f4:	str	x8, [x1, #16]
  4189f8:	ldr	x8, [x0, #8]
  4189fc:	add	x9, x8, #0x8
  418a00:	cmp	x8, #0x0
  418a04:	csel	x8, x0, x9, eq  // eq = none
  418a08:	str	x1, [x8]
  418a0c:	ldr	w8, [x0, #16]
  418a10:	str	x1, [x0, #8]
  418a14:	add	w8, w8, #0x1
  418a18:	str	w8, [x0, #16]
  418a1c:	ldp	x29, x30, [sp], #16
  418a20:	ret
  418a24:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418a28:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418a2c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418a30:	add	x0, x0, #0xb6
  418a34:	add	x1, x1, #0x1c7
  418a38:	add	x2, x2, #0xf27
  418a3c:	b	418a90 <ferror@plt+0x14a10>
  418a40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418a44:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418a48:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418a4c:	add	x0, x0, #0xb6
  418a50:	add	x1, x1, #0x1c7
  418a54:	add	x2, x2, #0x169
  418a58:	b	418a90 <ferror@plt+0x14a10>
  418a5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418a60:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418a64:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418a68:	add	x0, x0, #0xb6
  418a6c:	add	x1, x1, #0x1c7
  418a70:	add	x2, x2, #0x176
  418a74:	b	418a90 <ferror@plt+0x14a10>
  418a78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418a7c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418a80:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418a84:	add	x0, x0, #0xb6
  418a88:	add	x1, x1, #0x1c7
  418a8c:	add	x2, x2, #0x189
  418a90:	bl	413114 <ferror@plt+0xf094>
  418a94:	ldp	x29, x30, [sp], #16
  418a98:	ret
  418a9c:	stp	x29, x30, [sp, #-32]!
  418aa0:	stp	x20, x19, [sp, #16]
  418aa4:	mov	x29, sp
  418aa8:	cbz	x0, 418b3c <ferror@plt+0x14abc>
  418aac:	mov	x20, x2
  418ab0:	cbz	x2, 418b5c <ferror@plt+0x14adc>
  418ab4:	mov	x19, x0
  418ab8:	tbnz	w1, #31, 418b24 <ferror@plt+0x14aa4>
  418abc:	ldr	w8, [x19, #16]
  418ac0:	cmp	w8, w1
  418ac4:	b.ls	418b24 <ferror@plt+0x14aa4>  // b.plast
  418ac8:	ldr	x8, [x19]
  418acc:	cbz	x8, 418b7c <ferror@plt+0x14afc>
  418ad0:	ldr	x8, [x19, #8]
  418ad4:	cbz	x8, 418ba4 <ferror@plt+0x14b24>
  418ad8:	mov	x0, x19
  418adc:	bl	41887c <ferror@plt+0x147fc>
  418ae0:	ldr	x8, [x0, #16]
  418ae4:	cbz	x8, 418aec <ferror@plt+0x14a6c>
  418ae8:	str	x20, [x8, #8]
  418aec:	str	x20, [x0, #16]
  418af0:	stp	x0, x8, [x20, #8]
  418af4:	ldr	x8, [x19]
  418af8:	ldr	x8, [x8, #16]
  418afc:	cbz	x8, 418b04 <ferror@plt+0x14a84>
  418b00:	str	x8, [x19]
  418b04:	ldr	x8, [x19, #8]
  418b08:	ldr	x8, [x8, #8]
  418b0c:	cbz	x8, 418b14 <ferror@plt+0x14a94>
  418b10:	str	x8, [x19, #8]
  418b14:	ldr	w8, [x19, #16]
  418b18:	add	w8, w8, #0x1
  418b1c:	str	w8, [x19, #16]
  418b20:	b	418b30 <ferror@plt+0x14ab0>
  418b24:	mov	x0, x19
  418b28:	mov	x1, x20
  418b2c:	bl	4189d0 <ferror@plt+0x14950>
  418b30:	ldp	x20, x19, [sp, #16]
  418b34:	ldp	x29, x30, [sp], #32
  418b38:	ret
  418b3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418b40:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418b44:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418b48:	add	x0, x0, #0xb6
  418b4c:	add	x1, x1, #0x1f6
  418b50:	add	x2, x2, #0xf27
  418b54:	bl	413114 <ferror@plt+0xf094>
  418b58:	b	418b30 <ferror@plt+0x14ab0>
  418b5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418b60:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418b64:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418b68:	add	x0, x0, #0xb6
  418b6c:	add	x1, x1, #0x1f6
  418b70:	add	x2, x2, #0x22a
  418b74:	bl	413114 <ferror@plt+0xf094>
  418b78:	b	418b30 <ferror@plt+0x14ab0>
  418b7c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418b80:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418b84:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  418b88:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  418b8c:	add	x0, x0, #0xb6
  418b90:	add	x1, x1, #0x238
  418b94:	add	x3, x3, #0x241
  418b98:	add	x4, x4, #0x257
  418b9c:	mov	w2, #0x1e2                 	// #482
  418ba0:	bl	422680 <ferror@plt+0x1e600>
  418ba4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418ba8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418bac:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  418bb0:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  418bb4:	add	x0, x0, #0xb6
  418bb8:	add	x1, x1, #0x238
  418bbc:	add	x3, x3, #0x241
  418bc0:	add	x4, x4, #0x263
  418bc4:	mov	w2, #0x1e3                 	// #483
  418bc8:	bl	422680 <ferror@plt+0x1e600>
  418bcc:	stp	x29, x30, [sp, #-32]!
  418bd0:	stp	x20, x19, [sp, #16]
  418bd4:	mov	x29, sp
  418bd8:	cbz	x0, 418c18 <ferror@plt+0x14b98>
  418bdc:	mov	x19, x0
  418be0:	ldr	x0, [x0]
  418be4:	cbz	x0, 418c34 <ferror@plt+0x14bb4>
  418be8:	ldp	x20, x8, [x0]
  418bec:	add	x9, x19, #0x8
  418bf0:	add	x10, x8, #0x10
  418bf4:	cmp	x8, #0x0
  418bf8:	str	x8, [x19]
  418bfc:	csel	x8, x9, x10, eq  // eq = none
  418c00:	str	xzr, [x8]
  418c04:	bl	40ce04 <ferror@plt+0x8d84>
  418c08:	ldr	w8, [x19, #16]
  418c0c:	sub	w8, w8, #0x1
  418c10:	str	w8, [x19, #16]
  418c14:	b	418c38 <ferror@plt+0x14bb8>
  418c18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418c1c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418c20:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418c24:	add	x0, x0, #0xb6
  418c28:	add	x1, x1, #0x26f
  418c2c:	add	x2, x2, #0xf27
  418c30:	bl	413114 <ferror@plt+0xf094>
  418c34:	mov	x20, xzr
  418c38:	mov	x0, x20
  418c3c:	ldp	x20, x19, [sp, #16]
  418c40:	ldp	x29, x30, [sp], #32
  418c44:	ret
  418c48:	stp	x29, x30, [sp, #-16]!
  418c4c:	mov	x29, sp
  418c50:	cbz	x0, 418c94 <ferror@plt+0x14c14>
  418c54:	mov	x8, x0
  418c58:	ldr	x0, [x0]
  418c5c:	cbz	x0, 418c8c <ferror@plt+0x14c0c>
  418c60:	mov	x9, x0
  418c64:	ldr	x10, [x9, #8]!
  418c68:	str	x10, [x8]
  418c6c:	cbz	x10, 418c78 <ferror@plt+0x14bf8>
  418c70:	str	xzr, [x10, #16]
  418c74:	b	418c7c <ferror@plt+0x14bfc>
  418c78:	add	x9, x8, #0x8
  418c7c:	str	xzr, [x9]
  418c80:	ldr	w9, [x8, #16]
  418c84:	sub	w9, w9, #0x1
  418c88:	str	w9, [x8, #16]
  418c8c:	ldp	x29, x30, [sp], #16
  418c90:	ret
  418c94:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418c98:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418c9c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418ca0:	add	x0, x0, #0xb6
  418ca4:	add	x1, x1, #0x293
  418ca8:	add	x2, x2, #0xf27
  418cac:	bl	413114 <ferror@plt+0xf094>
  418cb0:	mov	x0, xzr
  418cb4:	ldp	x29, x30, [sp], #16
  418cb8:	ret
  418cbc:	stp	x29, x30, [sp, #-16]!
  418cc0:	mov	x29, sp
  418cc4:	cbz	x0, 418cd4 <ferror@plt+0x14c54>
  418cc8:	ldr	x0, [x0]
  418ccc:	ldp	x29, x30, [sp], #16
  418cd0:	ret
  418cd4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418cd8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418cdc:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418ce0:	add	x0, x0, #0xb6
  418ce4:	add	x1, x1, #0x2ba
  418ce8:	add	x2, x2, #0xf27
  418cec:	bl	413114 <ferror@plt+0xf094>
  418cf0:	mov	x0, xzr
  418cf4:	ldp	x29, x30, [sp], #16
  418cf8:	ret
  418cfc:	stp	x29, x30, [sp, #-16]!
  418d00:	mov	x29, sp
  418d04:	cbz	x0, 418d14 <ferror@plt+0x14c94>
  418d08:	ldr	x0, [x0, #8]
  418d0c:	ldp	x29, x30, [sp], #16
  418d10:	ret
  418d14:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418d18:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418d1c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418d20:	add	x0, x0, #0xb6
  418d24:	add	x1, x1, #0x2e2
  418d28:	add	x2, x2, #0xf27
  418d2c:	bl	413114 <ferror@plt+0xf094>
  418d30:	mov	x0, xzr
  418d34:	ldp	x29, x30, [sp], #16
  418d38:	ret
  418d3c:	stp	x29, x30, [sp, #-32]!
  418d40:	str	x19, [sp, #16]
  418d44:	mov	x29, sp
  418d48:	cbz	x0, 418d88 <ferror@plt+0x14d08>
  418d4c:	ldr	x8, [x0, #8]
  418d50:	cbz	x8, 418da4 <ferror@plt+0x14d24>
  418d54:	ldr	x9, [x8, #16]
  418d58:	ldr	x19, [x8]
  418d5c:	add	x10, x9, #0x8
  418d60:	cmp	x9, #0x0
  418d64:	str	x9, [x0, #8]
  418d68:	csel	x9, x0, x10, eq  // eq = none
  418d6c:	str	xzr, [x9]
  418d70:	ldr	w9, [x0, #16]
  418d74:	sub	w9, w9, #0x1
  418d78:	str	w9, [x0, #16]
  418d7c:	mov	x0, x8
  418d80:	bl	40ce04 <ferror@plt+0x8d84>
  418d84:	b	418da8 <ferror@plt+0x14d28>
  418d88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418d8c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418d90:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418d94:	add	x0, x0, #0xb6
  418d98:	add	x1, x1, #0x30a
  418d9c:	add	x2, x2, #0xf27
  418da0:	bl	413114 <ferror@plt+0xf094>
  418da4:	mov	x19, xzr
  418da8:	mov	x0, x19
  418dac:	ldr	x19, [sp, #16]
  418db0:	ldp	x29, x30, [sp], #32
  418db4:	ret
  418db8:	stp	x29, x30, [sp, #-32]!
  418dbc:	stp	x20, x19, [sp, #16]
  418dc0:	mov	x29, sp
  418dc4:	cbz	x0, 418df4 <ferror@plt+0x14d74>
  418dc8:	ldr	w8, [x0, #16]
  418dcc:	mov	x19, x0
  418dd0:	cmp	w8, w1
  418dd4:	b.ls	418e10 <ferror@plt+0x14d90>  // b.plast
  418dd8:	mov	x0, x19
  418ddc:	bl	41887c <ferror@plt+0x147fc>
  418de0:	ldr	x20, [x0]
  418de4:	mov	x1, x0
  418de8:	mov	x0, x19
  418dec:	bl	418e24 <ferror@plt+0x14da4>
  418df0:	b	418e14 <ferror@plt+0x14d94>
  418df4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418df8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418dfc:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418e00:	add	x0, x0, #0xb6
  418e04:	add	x1, x1, #0x32e
  418e08:	add	x2, x2, #0xf27
  418e0c:	bl	413114 <ferror@plt+0xf094>
  418e10:	mov	x20, xzr
  418e14:	mov	x0, x20
  418e18:	ldp	x20, x19, [sp, #16]
  418e1c:	ldp	x29, x30, [sp], #32
  418e20:	ret
  418e24:	stp	x29, x30, [sp, #-32]!
  418e28:	str	x19, [sp, #16]
  418e2c:	mov	x29, sp
  418e30:	cbz	x0, 418e58 <ferror@plt+0x14dd8>
  418e34:	mov	x19, x1
  418e38:	cbz	x1, 418e78 <ferror@plt+0x14df8>
  418e3c:	mov	x1, x19
  418e40:	bl	418f78 <ferror@plt+0x14ef8>
  418e44:	mov	x0, x19
  418e48:	bl	40cde4 <ferror@plt+0x8d64>
  418e4c:	ldr	x19, [sp, #16]
  418e50:	ldp	x29, x30, [sp], #32
  418e54:	ret
  418e58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418e5c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418e60:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418e64:	add	x0, x0, #0xb6
  418e68:	add	x1, x1, #0x42c
  418e6c:	add	x2, x2, #0xf27
  418e70:	bl	413114 <ferror@plt+0xf094>
  418e74:	b	418e4c <ferror@plt+0x14dcc>
  418e78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418e7c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418e80:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418e84:	add	x0, x0, #0xb6
  418e88:	add	x1, x1, #0x42c
  418e8c:	add	x2, x2, #0x22a
  418e90:	bl	413114 <ferror@plt+0xf094>
  418e94:	b	418e4c <ferror@plt+0x14dcc>
  418e98:	stp	x29, x30, [sp, #-16]!
  418e9c:	mov	x29, sp
  418ea0:	cbz	x0, 418ee4 <ferror@plt+0x14e64>
  418ea4:	mov	x8, x0
  418ea8:	ldr	x0, [x0, #8]
  418eac:	cbz	x0, 418edc <ferror@plt+0x14e5c>
  418eb0:	mov	x9, x0
  418eb4:	ldr	x10, [x9, #16]!
  418eb8:	str	x10, [x8, #8]
  418ebc:	cbz	x10, 418ec8 <ferror@plt+0x14e48>
  418ec0:	str	xzr, [x10, #8]
  418ec4:	b	418ecc <ferror@plt+0x14e4c>
  418ec8:	mov	x9, x8
  418ecc:	str	xzr, [x9]
  418ed0:	ldr	w9, [x8, #16]
  418ed4:	sub	w9, w9, #0x1
  418ed8:	str	w9, [x8, #16]
  418edc:	ldp	x29, x30, [sp], #16
  418ee0:	ret
  418ee4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418ee8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418eec:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418ef0:	add	x0, x0, #0xb6
  418ef4:	add	x1, x1, #0x358
  418ef8:	add	x2, x2, #0xf27
  418efc:	bl	413114 <ferror@plt+0xf094>
  418f00:	mov	x0, xzr
  418f04:	ldp	x29, x30, [sp], #16
  418f08:	ret
  418f0c:	stp	x29, x30, [sp, #-32]!
  418f10:	stp	x20, x19, [sp, #16]
  418f14:	mov	x29, sp
  418f18:	cbz	x0, 418f48 <ferror@plt+0x14ec8>
  418f1c:	ldr	w8, [x0, #16]
  418f20:	mov	x19, x0
  418f24:	cmp	w8, w1
  418f28:	b.ls	418f64 <ferror@plt+0x14ee4>  // b.plast
  418f2c:	mov	x0, x19
  418f30:	bl	41887c <ferror@plt+0x147fc>
  418f34:	mov	x20, x0
  418f38:	mov	x0, x19
  418f3c:	mov	x1, x20
  418f40:	bl	418f78 <ferror@plt+0x14ef8>
  418f44:	b	418f68 <ferror@plt+0x14ee8>
  418f48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418f4c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418f50:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418f54:	add	x0, x0, #0xb6
  418f58:	add	x1, x1, #0x37f
  418f5c:	add	x2, x2, #0xf27
  418f60:	bl	413114 <ferror@plt+0xf094>
  418f64:	mov	x20, xzr
  418f68:	mov	x0, x20
  418f6c:	ldp	x20, x19, [sp, #16]
  418f70:	ldp	x29, x30, [sp], #32
  418f74:	ret
  418f78:	stp	x29, x30, [sp, #-32]!
  418f7c:	str	x19, [sp, #16]
  418f80:	mov	x29, sp
  418f84:	cbz	x0, 418fc8 <ferror@plt+0x14f48>
  418f88:	cbz	x1, 418fe8 <ferror@plt+0x14f68>
  418f8c:	ldr	x8, [x0, #8]
  418f90:	mov	x19, x0
  418f94:	cmp	x8, x1
  418f98:	b.ne	418fa4 <ferror@plt+0x14f24>  // b.any
  418f9c:	ldr	x8, [x8, #16]
  418fa0:	str	x8, [x19, #8]
  418fa4:	ldr	x0, [x19]
  418fa8:	bl	40d2b0 <ferror@plt+0x9230>
  418fac:	ldr	w8, [x19, #16]
  418fb0:	str	x0, [x19]
  418fb4:	sub	w8, w8, #0x1
  418fb8:	str	w8, [x19, #16]
  418fbc:	ldr	x19, [sp, #16]
  418fc0:	ldp	x29, x30, [sp], #32
  418fc4:	ret
  418fc8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418fcc:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418fd0:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  418fd4:	add	x0, x0, #0xb6
  418fd8:	add	x1, x1, #0x405
  418fdc:	add	x2, x2, #0xf27
  418fe0:	bl	413114 <ferror@plt+0xf094>
  418fe4:	b	418fbc <ferror@plt+0x14f3c>
  418fe8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  418fec:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  418ff0:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  418ff4:	add	x0, x0, #0xb6
  418ff8:	add	x1, x1, #0x405
  418ffc:	add	x2, x2, #0x22a
  419000:	bl	413114 <ferror@plt+0xf094>
  419004:	b	418fbc <ferror@plt+0x14f3c>
  419008:	stp	x29, x30, [sp, #-16]!
  41900c:	mov	x29, sp
  419010:	cbz	x0, 419024 <ferror@plt+0x14fa4>
  419014:	ldr	x0, [x0]
  419018:	bl	40d4f4 <ferror@plt+0x9474>
  41901c:	ldp	x29, x30, [sp], #16
  419020:	ret
  419024:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419028:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41902c:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  419030:	add	x0, x0, #0xb6
  419034:	add	x1, x1, #0x3da
  419038:	add	x2, x2, #0xf27
  41903c:	bl	413114 <ferror@plt+0xf094>
  419040:	mov	w0, #0xffffffff            	// #-1
  419044:	ldp	x29, x30, [sp], #16
  419048:	ret
  41904c:	stp	x29, x30, [sp, #-16]!
  419050:	mov	x29, sp
  419054:	cbz	x0, 41906c <ferror@plt+0x14fec>
  419058:	ldr	x8, [x0]
  41905c:	cbz	x8, 419088 <ferror@plt+0x15008>
  419060:	ldr	x0, [x8]
  419064:	ldp	x29, x30, [sp], #16
  419068:	ret
  41906c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419070:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419074:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  419078:	add	x0, x0, #0xb6
  41907c:	add	x1, x1, #0x458
  419080:	add	x2, x2, #0xf27
  419084:	bl	413114 <ferror@plt+0xf094>
  419088:	mov	x0, xzr
  41908c:	ldp	x29, x30, [sp], #16
  419090:	ret
  419094:	stp	x29, x30, [sp, #-16]!
  419098:	mov	x29, sp
  41909c:	cbz	x0, 4190b4 <ferror@plt+0x15034>
  4190a0:	ldr	x8, [x0, #8]
  4190a4:	cbz	x8, 4190d0 <ferror@plt+0x15050>
  4190a8:	ldr	x0, [x8]
  4190ac:	ldp	x29, x30, [sp], #16
  4190b0:	ret
  4190b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4190b8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4190bc:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4190c0:	add	x0, x0, #0xb6
  4190c4:	add	x1, x1, #0x47d
  4190c8:	add	x2, x2, #0xf27
  4190cc:	bl	413114 <ferror@plt+0xf094>
  4190d0:	mov	x0, xzr
  4190d4:	ldp	x29, x30, [sp], #16
  4190d8:	ret
  4190dc:	stp	x29, x30, [sp, #-16]!
  4190e0:	mov	x29, sp
  4190e4:	cbz	x0, 4190fc <ferror@plt+0x1507c>
  4190e8:	bl	41887c <ferror@plt+0x147fc>
  4190ec:	cbz	x0, 4190f4 <ferror@plt+0x15074>
  4190f0:	ldr	x0, [x0]
  4190f4:	ldp	x29, x30, [sp], #16
  4190f8:	ret
  4190fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419100:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419104:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  419108:	add	x0, x0, #0xb6
  41910c:	add	x1, x1, #0x4a2
  419110:	add	x2, x2, #0xf27
  419114:	bl	413114 <ferror@plt+0xf094>
  419118:	mov	x0, xzr
  41911c:	ldp	x29, x30, [sp], #16
  419120:	ret
  419124:	stp	x29, x30, [sp, #-16]!
  419128:	mov	x29, sp
  41912c:	cbz	x0, 419140 <ferror@plt+0x150c0>
  419130:	ldr	x0, [x0]
  419134:	bl	40d51c <ferror@plt+0x949c>
  419138:	ldp	x29, x30, [sp], #16
  41913c:	ret
  419140:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419144:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419148:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41914c:	add	x0, x0, #0xb6
  419150:	add	x1, x1, #0x4cd
  419154:	add	x2, x2, #0xf27
  419158:	bl	413114 <ferror@plt+0xf094>
  41915c:	mov	w0, #0xffffffff            	// #-1
  419160:	ldp	x29, x30, [sp], #16
  419164:	ret
  419168:	stp	x29, x30, [sp, #-32]!
  41916c:	stp	x20, x19, [sp, #16]
  419170:	mov	x29, sp
  419174:	cbz	x0, 4191ac <ferror@plt+0x1512c>
  419178:	mov	x19, x0
  41917c:	ldr	x0, [x0]
  419180:	bl	40d468 <ferror@plt+0x93e8>
  419184:	mov	x20, x0
  419188:	cbz	x0, 419198 <ferror@plt+0x15118>
  41918c:	mov	x0, x19
  419190:	mov	x1, x20
  419194:	bl	418e24 <ferror@plt+0x14da4>
  419198:	cmp	x20, #0x0
  41919c:	cset	w0, ne  // ne = any
  4191a0:	ldp	x20, x19, [sp, #16]
  4191a4:	ldp	x29, x30, [sp], #32
  4191a8:	ret
  4191ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4191b0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4191b4:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4191b8:	add	x0, x0, #0xb6
  4191bc:	add	x1, x1, #0x4f9
  4191c0:	add	x2, x2, #0xf27
  4191c4:	bl	413114 <ferror@plt+0xf094>
  4191c8:	mov	w0, wzr
  4191cc:	b	4191a0 <ferror@plt+0x15120>
  4191d0:	stp	x29, x30, [sp, #-48]!
  4191d4:	stp	x22, x21, [sp, #16]
  4191d8:	stp	x20, x19, [sp, #32]
  4191dc:	mov	x29, sp
  4191e0:	cbz	x0, 419230 <ferror@plt+0x151b0>
  4191e4:	mov	x20, x1
  4191e8:	ldr	x1, [x0]
  4191ec:	ldr	w21, [x0, #16]
  4191f0:	mov	x19, x0
  4191f4:	cbnz	x1, 419218 <ferror@plt+0x15198>
  4191f8:	ldr	w8, [x19, #16]
  4191fc:	sub	w0, w21, w8
  419200:	ldp	x20, x19, [sp, #32]
  419204:	ldp	x22, x21, [sp, #16]
  419208:	ldp	x29, x30, [sp], #48
  41920c:	ret
  419210:	mov	x1, x22
  419214:	cbz	x22, 4191f8 <ferror@plt+0x15178>
  419218:	ldp	x8, x22, [x1]
  41921c:	cmp	x8, x20
  419220:	b.ne	419210 <ferror@plt+0x15190>  // b.any
  419224:	mov	x0, x19
  419228:	bl	418e24 <ferror@plt+0x14da4>
  41922c:	b	419210 <ferror@plt+0x15190>
  419230:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419234:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419238:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41923c:	add	x0, x0, #0xb6
  419240:	add	x1, x1, #0x52a
  419244:	add	x2, x2, #0xf27
  419248:	bl	413114 <ferror@plt+0xf094>
  41924c:	mov	w0, wzr
  419250:	b	419200 <ferror@plt+0x15180>
  419254:	stp	x29, x30, [sp, #-16]!
  419258:	mov	x29, sp
  41925c:	cbz	x0, 419290 <ferror@plt+0x15210>
  419260:	cbz	x1, 4192ac <ferror@plt+0x1522c>
  419264:	ldr	x8, [x0, #8]
  419268:	cmp	x8, x1
  41926c:	b.eq	419280 <ferror@plt+0x15200>  // b.none
  419270:	ldr	x1, [x1, #8]
  419274:	bl	418800 <ferror@plt+0x14780>
  419278:	ldp	x29, x30, [sp], #16
  41927c:	ret
  419280:	mov	x1, x2
  419284:	bl	418590 <ferror@plt+0x14510>
  419288:	ldp	x29, x30, [sp], #16
  41928c:	ret
  419290:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419294:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419298:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41929c:	add	x0, x0, #0xb6
  4192a0:	add	x1, x1, #0x5a4
  4192a4:	add	x2, x2, #0xf27
  4192a8:	b	4192c4 <ferror@plt+0x15244>
  4192ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4192b0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4192b4:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4192b8:	add	x0, x0, #0xb6
  4192bc:	add	x1, x1, #0x5a4
  4192c0:	add	x2, x2, #0x594
  4192c4:	bl	413114 <ferror@plt+0xf094>
  4192c8:	ldp	x29, x30, [sp], #16
  4192cc:	ret
  4192d0:	stp	x29, x30, [sp, #-64]!
  4192d4:	str	x23, [sp, #16]
  4192d8:	stp	x22, x21, [sp, #32]
  4192dc:	stp	x20, x19, [sp, #48]
  4192e0:	mov	x29, sp
  4192e4:	cbz	x0, 419350 <ferror@plt+0x152d0>
  4192e8:	ldr	x23, [x0]
  4192ec:	mov	x19, x1
  4192f0:	mov	x20, x0
  4192f4:	cbz	x23, 41931c <ferror@plt+0x1529c>
  4192f8:	mov	x21, x3
  4192fc:	mov	x22, x2
  419300:	ldr	x0, [x23]
  419304:	mov	x1, x19
  419308:	mov	x2, x21
  41930c:	blr	x22
  419310:	tbz	w0, #31, 41932c <ferror@plt+0x152ac>
  419314:	ldr	x23, [x23, #8]
  419318:	cbnz	x23, 419300 <ferror@plt+0x15280>
  41931c:	mov	x0, x20
  419320:	mov	x1, x19
  419324:	bl	418590 <ferror@plt+0x14510>
  419328:	b	41933c <ferror@plt+0x152bc>
  41932c:	mov	x0, x20
  419330:	mov	x1, x23
  419334:	mov	x2, x19
  419338:	bl	418800 <ferror@plt+0x14780>
  41933c:	ldp	x20, x19, [sp, #48]
  419340:	ldp	x22, x21, [sp, #32]
  419344:	ldr	x23, [sp, #16]
  419348:	ldp	x29, x30, [sp], #64
  41934c:	ret
  419350:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419354:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419358:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  41935c:	add	x0, x0, #0xb6
  419360:	add	x1, x1, #0x5db
  419364:	add	x2, x2, #0xf27
  419368:	bl	413114 <ferror@plt+0xf094>
  41936c:	b	41933c <ferror@plt+0x152bc>
  419370:	stp	x29, x30, [sp, #-32]!
  419374:	stp	x20, x19, [sp, #16]
  419378:	mov	w19, w0
  41937c:	mov	w0, #0x9c4                 	// #2500
  419380:	mov	x29, sp
  419384:	bl	4123ec <ferror@plt+0xe36c>
  419388:	mov	w1, w19
  41938c:	mov	x20, x0
  419390:	bl	4193a4 <ferror@plt+0x15324>
  419394:	mov	x0, x20
  419398:	ldp	x20, x19, [sp, #16]
  41939c:	ldp	x29, x30, [sp], #32
  4193a0:	ret
  4193a4:	stp	x29, x30, [sp, #-32]!
  4193a8:	stp	x20, x19, [sp, #16]
  4193ac:	mov	x29, sp
  4193b0:	cbz	x0, 419464 <ferror@plt+0x153e4>
  4193b4:	mov	w20, w1
  4193b8:	mov	x19, x0
  4193bc:	bl	4197e0 <ferror@plt+0x15760>
  4193c0:	cmp	w0, #0x16
  4193c4:	b.eq	41941c <ferror@plt+0x1539c>  // b.none
  4193c8:	cmp	w0, #0x14
  4193cc:	b.ne	419484 <ferror@plt+0x15404>  // b.any
  4193d0:	mov	w9, #0x2128                	// #8488
  4193d4:	cmp	w20, #0x0
  4193d8:	movk	w9, #0x6b84, lsl #16
  4193dc:	csel	w9, w9, w20, eq  // eq = none
  4193e0:	str	w9, [x19]
  4193e4:	mov	w9, #0xdcd                 	// #3533
  4193e8:	mov	w8, #0x1                   	// #1
  4193ec:	movk	w9, #0x1, lsl #16
  4193f0:	str	w8, [x19, #2496]
  4193f4:	sub	w10, w8, #0x1
  4193f8:	ldr	w10, [x19, w10, uxtw #2]
  4193fc:	mul	w10, w10, w9
  419400:	str	w10, [x19, w8, uxtw #2]
  419404:	ldr	w8, [x19, #2496]
  419408:	add	w8, w8, #0x1
  41940c:	cmp	w8, #0x270
  419410:	str	w8, [x19, #2496]
  419414:	b.cc	4193f4 <ferror@plt+0x15374>  // b.lo, b.ul, b.last
  419418:	b	419458 <ferror@plt+0x153d8>
  41941c:	mov	w9, #0x8965                	// #35173
  419420:	mov	w8, #0x1                   	// #1
  419424:	movk	w9, #0x6c07, lsl #16
  419428:	str	w20, [x19]
  41942c:	str	w8, [x19, #2496]
  419430:	sub	w10, w8, #0x1
  419434:	ldr	w10, [x19, w10, uxtw #2]
  419438:	eor	w10, w10, w10, lsr #30
  41943c:	madd	w10, w10, w9, w8
  419440:	str	w10, [x19, w8, uxtw #2]
  419444:	ldr	w8, [x19, #2496]
  419448:	add	w8, w8, #0x1
  41944c:	cmp	w8, #0x270
  419450:	str	w8, [x19, #2496]
  419454:	b.cc	419430 <ferror@plt+0x153b0>  // b.lo, b.ul, b.last
  419458:	ldp	x20, x19, [sp, #16]
  41945c:	ldp	x29, x30, [sp], #32
  419460:	ret
  419464:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419468:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41946c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419470:	add	x0, x0, #0xb6
  419474:	add	x1, x1, #0x679
  419478:	add	x2, x2, #0x650
  41947c:	bl	413114 <ferror@plt+0xf094>
  419480:	b	419458 <ferror@plt+0x153d8>
  419484:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419488:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41948c:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  419490:	add	x0, x0, #0xb6
  419494:	add	x1, x1, #0x6a0
  419498:	add	x3, x3, #0x6a8
  41949c:	mov	w2, #0x156                 	// #342
  4194a0:	mov	x4, xzr
  4194a4:	bl	422680 <ferror@plt+0x1e600>
  4194a8:	stp	x29, x30, [sp, #-48]!
  4194ac:	stp	x20, x19, [sp, #32]
  4194b0:	mov	x20, x0
  4194b4:	mov	w0, #0x9c4                 	// #2500
  4194b8:	str	x21, [sp, #16]
  4194bc:	mov	x29, sp
  4194c0:	mov	w19, w1
  4194c4:	bl	4123ec <ferror@plt+0xe36c>
  4194c8:	mov	x1, x20
  4194cc:	mov	w2, w19
  4194d0:	mov	x21, x0
  4194d4:	bl	4194ec <ferror@plt+0x1546c>
  4194d8:	mov	x0, x21
  4194dc:	ldp	x20, x19, [sp, #32]
  4194e0:	ldr	x21, [sp, #16]
  4194e4:	ldp	x29, x30, [sp], #48
  4194e8:	ret
  4194ec:	stp	x29, x30, [sp, #-48]!
  4194f0:	str	x21, [sp, #16]
  4194f4:	stp	x20, x19, [sp, #32]
  4194f8:	mov	x29, sp
  4194fc:	cbz	x0, 4195fc <ferror@plt+0x1557c>
  419500:	mov	w20, w2
  419504:	cbz	w2, 41961c <ferror@plt+0x1559c>
  419508:	mov	x21, x1
  41950c:	mov	w1, #0xd6aa                	// #54954
  419510:	movk	w1, #0x12b, lsl #16
  419514:	mov	x19, x0
  419518:	bl	4193a4 <ferror@plt+0x15324>
  41951c:	cmp	w20, #0x270
  419520:	mov	w9, #0x270                 	// #624
  419524:	mov	w10, #0x660d                	// #26125
  419528:	mov	w11, wzr
  41952c:	mov	w8, #0x1                   	// #1
  419530:	csel	w9, w20, w9, hi  // hi = pmore
  419534:	movk	w10, #0x19, lsl #16
  419538:	b	419558 <ferror@plt+0x154d8>
  41953c:	ldr	w8, [x19, #2492]
  419540:	str	w8, [x19]
  419544:	mov	w8, #0x1                   	// #1
  419548:	cmp	w11, w20
  41954c:	csel	w11, w11, wzr, cc  // cc = lo, ul, last
  419550:	subs	w9, w9, #0x1
  419554:	b.eq	419590 <ferror@plt+0x15510>  // b.none
  419558:	add	x12, x19, w8, sxtw #2
  41955c:	ldp	w14, w15, [x12, #-4]
  419560:	ldr	w13, [x21, w11, sxtw #2]
  419564:	cmp	w8, #0x26f
  419568:	eor	w14, w14, w14, lsr #30
  41956c:	mul	w14, w14, w10
  419570:	add	w13, w13, w11
  419574:	eor	w14, w14, w15
  419578:	add	w13, w13, w14
  41957c:	add	w11, w11, #0x1
  419580:	str	w13, [x12]
  419584:	b.ge	41953c <ferror@plt+0x154bc>  // b.tcont
  419588:	add	w8, w8, #0x1
  41958c:	b	419548 <ferror@plt+0x154c8>
  419590:	mov	w10, #0x8b65                	// #35685
  419594:	mov	w9, #0xfffffd91            	// #-623
  419598:	movk	w10, #0x5d58, lsl #16
  41959c:	b	4195b4 <ferror@plt+0x15534>
  4195a0:	ldr	w8, [x19, #2492]
  4195a4:	str	w8, [x19]
  4195a8:	mov	w8, #0x1                   	// #1
  4195ac:	adds	w9, w9, #0x1
  4195b0:	b.cs	4195e4 <ferror@plt+0x15564>  // b.hs, b.nlast
  4195b4:	add	x11, x19, w8, sxtw #2
  4195b8:	ldp	w12, w13, [x11, #-4]
  4195bc:	cmp	w8, #0x26f
  4195c0:	eor	w12, w12, w12, lsr #30
  4195c4:	mul	w12, w12, w10
  4195c8:	eor	w12, w12, w13
  4195cc:	sub	w12, w12, w8
  4195d0:	str	w12, [x11]
  4195d4:	b.ge	4195a0 <ferror@plt+0x15520>  // b.tcont
  4195d8:	add	w8, w8, #0x1
  4195dc:	adds	w9, w9, #0x1
  4195e0:	b.cc	4195b4 <ferror@plt+0x15534>  // b.lo, b.ul, b.last
  4195e4:	mov	w8, #0x80000000            	// #-2147483648
  4195e8:	str	w8, [x19]
  4195ec:	ldp	x20, x19, [sp, #32]
  4195f0:	ldr	x21, [sp, #16]
  4195f4:	ldp	x29, x30, [sp], #48
  4195f8:	ret
  4195fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419600:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419604:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419608:	add	x0, x0, #0xb6
  41960c:	add	x1, x1, #0x6b8
  419610:	add	x2, x2, #0x650
  419614:	bl	413114 <ferror@plt+0xf094>
  419618:	b	4195ec <ferror@plt+0x1556c>
  41961c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419620:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419624:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419628:	add	x0, x0, #0xb6
  41962c:	add	x1, x1, #0x6b8
  419630:	add	x2, x2, #0x6f4
  419634:	bl	413114 <ferror@plt+0xf094>
  419638:	b	4195ec <ferror@plt+0x1556c>
  41963c:	sub	sp, sp, #0x50
  419640:	stp	x22, x21, [sp, #48]
  419644:	adrp	x22, 489000 <ferror@plt+0x84f80>
  419648:	ldrb	w8, [x22, #3384]
  41964c:	stp	x29, x30, [sp, #32]
  419650:	stp	x20, x19, [sp, #64]
  419654:	add	x29, sp, #0x20
  419658:	tbnz	w8, #0, 4196f8 <ferror@plt+0x15678>
  41965c:	adrp	x20, 43d000 <ferror@plt+0x38f80>
  419660:	adrp	x21, 43d000 <ferror@plt+0x38f80>
  419664:	add	x20, x20, #0x626
  419668:	add	x21, x21, #0x633
  41966c:	mov	x0, x20
  419670:	mov	x1, x21
  419674:	bl	403850 <fopen@plt>
  419678:	mov	x19, x0
  41967c:	cbnz	x0, 419694 <ferror@plt+0x15614>
  419680:	bl	403f80 <__errno_location@plt>
  419684:	ldr	w8, [x0]
  419688:	cmp	w8, #0x4
  41968c:	b.eq	41966c <ferror@plt+0x155ec>  // b.none
  419690:	cbz	x19, 4196f0 <ferror@plt+0x15670>
  419694:	mov	w2, #0x2                   	// #2
  419698:	mov	x0, x19
  41969c:	mov	x1, xzr
  4196a0:	mov	x3, xzr
  4196a4:	bl	403740 <setvbuf@plt>
  4196a8:	bl	403f80 <__errno_location@plt>
  4196ac:	mov	x20, x0
  4196b0:	add	x0, sp, #0x10
  4196b4:	mov	w1, #0x10                  	// #16
  4196b8:	mov	w2, #0x1                   	// #1
  4196bc:	mov	x3, x19
  4196c0:	str	wzr, [x20]
  4196c4:	bl	403b90 <fread_unlocked@plt>
  4196c8:	ldr	w8, [x20]
  4196cc:	cmp	w8, #0x4
  4196d0:	b.eq	4196b0 <ferror@plt+0x15630>  // b.none
  4196d4:	cmp	w0, #0x1
  4196d8:	b.eq	4196e4 <ferror@plt+0x15664>  // b.none
  4196dc:	mov	w8, #0x1                   	// #1
  4196e0:	strb	w8, [x22, #3384]
  4196e4:	mov	x0, x19
  4196e8:	bl	403810 <fclose@plt>
  4196ec:	b	4196f8 <ferror@plt+0x15678>
  4196f0:	mov	w8, #0x1                   	// #1
  4196f4:	strb	w8, [x22, #3384]
  4196f8:	ldrb	w8, [x22, #3384]
  4196fc:	cmp	w8, #0x1
  419700:	b.ne	419724 <ferror@plt+0x156a4>  // b.any
  419704:	mov	x0, sp
  419708:	bl	40fc9c <ferror@plt+0xbc1c>
  41970c:	ldp	x8, x9, [sp]
  419710:	stp	w8, w9, [sp, #16]
  419714:	bl	403830 <getpid@plt>
  419718:	str	w0, [sp, #24]
  41971c:	bl	4038d0 <getppid@plt>
  419720:	str	w0, [sp, #28]
  419724:	add	x0, sp, #0x10
  419728:	mov	w1, #0x4                   	// #4
  41972c:	bl	4194a8 <ferror@plt+0x15428>
  419730:	ldp	x20, x19, [sp, #64]
  419734:	ldp	x22, x21, [sp, #48]
  419738:	ldp	x29, x30, [sp, #32]
  41973c:	add	sp, sp, #0x50
  419740:	ret
  419744:	stp	x29, x30, [sp, #-16]!
  419748:	mov	x29, sp
  41974c:	cbz	x0, 41975c <ferror@plt+0x156dc>
  419750:	bl	41249c <ferror@plt+0xe41c>
  419754:	ldp	x29, x30, [sp], #16
  419758:	ret
  41975c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419760:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419764:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419768:	add	x0, x0, #0xb6
  41976c:	add	x1, x1, #0x636
  419770:	add	x2, x2, #0x650
  419774:	bl	413114 <ferror@plt+0xf094>
  419778:	ldp	x29, x30, [sp], #16
  41977c:	ret
  419780:	stp	x29, x30, [sp, #-32]!
  419784:	stp	x20, x19, [sp, #16]
  419788:	mov	x29, sp
  41978c:	cbz	x0, 4197bc <ferror@plt+0x1573c>
  419790:	mov	x19, x0
  419794:	mov	w0, #0x9c4                 	// #2500
  419798:	bl	4123ec <ferror@plt+0xe36c>
  41979c:	mov	w2, #0x9c4                 	// #2500
  4197a0:	mov	x1, x19
  4197a4:	mov	x20, x0
  4197a8:	bl	403520 <memcpy@plt>
  4197ac:	mov	x0, x20
  4197b0:	ldp	x20, x19, [sp, #16]
  4197b4:	ldp	x29, x30, [sp], #32
  4197b8:	ret
  4197bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4197c0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  4197c4:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4197c8:	add	x0, x0, #0xb6
  4197cc:	add	x1, x1, #0x65d
  4197d0:	add	x2, x2, #0x650
  4197d4:	bl	413114 <ferror@plt+0xf094>
  4197d8:	mov	x20, xzr
  4197dc:	b	4197ac <ferror@plt+0x1572c>
  4197e0:	stp	x29, x30, [sp, #-32]!
  4197e4:	stp	x20, x19, [sp, #16]
  4197e8:	dmb	ish
  4197ec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4197f0:	ldr	x8, [x8, #3408]
  4197f4:	adrp	x20, 489000 <ferror@plt+0x84f80>
  4197f8:	mov	x29, sp
  4197fc:	cbnz	x8, 419874 <ferror@plt+0x157f4>
  419800:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419804:	add	x0, x0, #0xd50
  419808:	bl	42453c <ferror@plt+0x204bc>
  41980c:	cbz	w0, 419874 <ferror@plt+0x157f4>
  419810:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  419814:	add	x0, x0, #0x76f
  419818:	bl	409104 <ferror@plt+0x5084>
  41981c:	cbz	x0, 41985c <ferror@plt+0x157dc>
  419820:	ldrb	w8, [x0]
  419824:	mov	x19, x0
  419828:	cbz	w8, 41985c <ferror@plt+0x157dc>
  41982c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419830:	add	x1, x1, #0x780
  419834:	mov	x0, x19
  419838:	bl	403bc0 <strcmp@plt>
  41983c:	cbz	w0, 41985c <ferror@plt+0x157dc>
  419840:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419844:	add	x1, x1, #0x784
  419848:	mov	x0, x19
  41984c:	bl	403bc0 <strcmp@plt>
  419850:	cbz	w0, 419884 <ferror@plt+0x15804>
  419854:	mov	x1, x19
  419858:	bl	419d84 <ferror@plt+0x15d04>
  41985c:	mov	w8, #0x16                  	// #22
  419860:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419864:	add	x0, x0, #0xd50
  419868:	mov	w1, #0x1                   	// #1
  41986c:	str	w8, [x20, #3416]
  419870:	bl	4245e4 <ferror@plt+0x20564>
  419874:	ldr	w0, [x20, #3416]
  419878:	ldp	x20, x19, [sp, #16]
  41987c:	ldp	x29, x30, [sp], #32
  419880:	ret
  419884:	mov	w8, #0x14                  	// #20
  419888:	b	419860 <ferror@plt+0x157e0>
  41988c:	stp	x29, x30, [sp, #-16]!
  419890:	mov	x29, sp
  419894:	cbz	x0, 419994 <ferror@plt+0x15914>
  419898:	ldr	w8, [x0, #2496]
  41989c:	cmp	w8, #0x270
  4198a0:	b.cc	419958 <ferror@plt+0x158d8>  // b.lo, b.ul, b.last
  4198a4:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  4198a8:	mov	x9, xzr
  4198ac:	add	x8, x8, #0x7bc
  4198b0:	add	x10, x0, x9
  4198b4:	ldp	w12, w11, [x10]
  4198b8:	ldr	w13, [x10, #1588]
  4198bc:	add	x9, x9, #0x4
  4198c0:	cmp	x9, #0x38c
  4198c4:	and	x14, x11, #0x1
  4198c8:	ldr	w14, [x8, x14, lsl #2]
  4198cc:	and	w12, w12, #0x80000000
  4198d0:	and	w11, w11, #0x7ffffffe
  4198d4:	orr	w11, w11, w12
  4198d8:	eor	w12, w14, w13
  4198dc:	eor	w11, w12, w11, lsr #1
  4198e0:	str	w11, [x10]
  4198e4:	b.ne	4198b0 <ferror@plt+0x15830>  // b.any
  4198e8:	mov	x9, xzr
  4198ec:	add	x10, x0, x9
  4198f0:	ldr	w11, [x10, #912]
  4198f4:	ldr	w12, [x10, #908]
  4198f8:	ldr	w13, [x10]
  4198fc:	add	x9, x9, #0x4
  419900:	and	x14, x11, #0x1
  419904:	ldr	w14, [x8, x14, lsl #2]
  419908:	and	w12, w12, #0x80000000
  41990c:	and	w11, w11, #0x7ffffffe
  419910:	orr	w11, w11, w12
  419914:	eor	w12, w14, w13
  419918:	eor	w11, w12, w11, lsr #1
  41991c:	cmp	x9, #0x630
  419920:	str	w11, [x10, #908]
  419924:	b.ne	4198ec <ferror@plt+0x1586c>  // b.any
  419928:	ldr	w9, [x0]
  41992c:	ldr	w10, [x0, #2492]
  419930:	ldr	w11, [x0, #1584]
  419934:	str	wzr, [x0, #2496]
  419938:	and	x12, x9, #0x1
  41993c:	ldr	w8, [x8, x12, lsl #2]
  419940:	and	w10, w10, #0x80000000
  419944:	and	w9, w9, #0x7ffffffe
  419948:	orr	w9, w9, w10
  41994c:	eor	w8, w8, w11
  419950:	eor	w8, w8, w9, lsr #1
  419954:	str	w8, [x0, #2492]
  419958:	ldr	w8, [x0, #2496]
  41995c:	add	w9, w8, #0x1
  419960:	str	w9, [x0, #2496]
  419964:	ldr	w8, [x0, x8, lsl #2]
  419968:	mov	w9, #0x5680                	// #22144
  41996c:	movk	w9, #0x9d2c, lsl #16
  419970:	eor	w8, w8, w8, lsr #11
  419974:	and	w9, w9, w8, lsl #7
  419978:	eor	w8, w9, w8
  41997c:	mov	w9, #0xefc60000            	// #-272236544
  419980:	and	w9, w9, w8, lsl #15
  419984:	eor	w8, w9, w8
  419988:	eor	w0, w8, w8, lsr #18
  41998c:	ldp	x29, x30, [sp], #16
  419990:	ret
  419994:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419998:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41999c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4199a0:	add	x0, x0, #0xb6
  4199a4:	add	x1, x1, #0x705
  4199a8:	add	x2, x2, #0x650
  4199ac:	bl	413114 <ferror@plt+0xf094>
  4199b0:	mov	w0, wzr
  4199b4:	ldp	x29, x30, [sp], #16
  4199b8:	ret
  4199bc:	stp	x29, x30, [sp, #-48]!
  4199c0:	stp	x22, x21, [sp, #16]
  4199c4:	stp	x20, x19, [sp, #32]
  4199c8:	mov	w19, w1
  4199cc:	subs	w21, w2, w1
  4199d0:	mov	x29, sp
  4199d4:	cbz	x0, 419aa8 <ferror@plt+0x15a28>
  4199d8:	b.le	419ac8 <ferror@plt+0x15a48>
  4199dc:	mov	x20, x0
  4199e0:	bl	4197e0 <ferror@plt+0x15760>
  4199e4:	cmp	w0, #0x16
  4199e8:	b.eq	419a24 <ferror@plt+0x159a4>  // b.none
  4199ec:	cmp	w0, #0x14
  4199f0:	b.ne	419ae8 <ferror@plt+0x15a68>  // b.any
  4199f4:	cmp	w21, #0x10, lsl #12
  4199f8:	b.hi	419a54 <ferror@plt+0x159d4>  // b.pmore
  4199fc:	mov	x0, x20
  419a00:	bl	41988c <ferror@plt+0x1580c>
  419a04:	mov	x8, #0x100000              	// #1048576
  419a08:	movk	x8, #0x3df0, lsl #48
  419a0c:	ucvtf	d0, w0
  419a10:	fmov	d1, x8
  419a14:	fmul	d0, d0, d1
  419a18:	ucvtf	d1, w21
  419a1c:	fmul	d0, d0, d1
  419a20:	b	419a64 <ferror@plt+0x159e4>
  419a24:	cbz	w21, 419a6c <ferror@plt+0x159ec>
  419a28:	mov	w8, #0x80000000            	// #-2147483648
  419a2c:	cmp	w21, w8
  419a30:	b.hi	419a74 <ferror@plt+0x159f4>  // b.pmore
  419a34:	udiv	w9, w8, w21
  419a38:	msub	w8, w9, w21, w8
  419a3c:	lsl	w8, w8, #1
  419a40:	cmp	w8, w21
  419a44:	csel	w9, wzr, w21, cc  // cc = lo, ul, last
  419a48:	mvn	w8, w8
  419a4c:	add	w22, w9, w8
  419a50:	b	419a78 <ferror@plt+0x159f8>
  419a54:	ucvtf	d1, w21
  419a58:	fmov	d0, xzr
  419a5c:	mov	x0, x20
  419a60:	bl	419b0c <ferror@plt+0x15a8c>
  419a64:	fcvtzs	w8, d0
  419a68:	b	419a90 <ferror@plt+0x15a10>
  419a6c:	mov	w8, wzr
  419a70:	b	419a90 <ferror@plt+0x15a10>
  419a74:	sub	w22, w21, #0x1
  419a78:	mov	x0, x20
  419a7c:	bl	41988c <ferror@plt+0x1580c>
  419a80:	cmp	w0, w22
  419a84:	b.hi	419a78 <ferror@plt+0x159f8>  // b.pmore
  419a88:	udiv	w8, w0, w21
  419a8c:	msub	w8, w8, w21, w0
  419a90:	add	w19, w8, w19
  419a94:	mov	w0, w19
  419a98:	ldp	x20, x19, [sp, #32]
  419a9c:	ldp	x22, x21, [sp, #16]
  419aa0:	ldp	x29, x30, [sp], #48
  419aa4:	ret
  419aa8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419aac:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419ab0:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419ab4:	add	x0, x0, #0xb6
  419ab8:	add	x1, x1, #0x721
  419abc:	add	x2, x2, #0x650
  419ac0:	bl	413114 <ferror@plt+0xf094>
  419ac4:	b	419a94 <ferror@plt+0x15a14>
  419ac8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419acc:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419ad0:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419ad4:	add	x0, x0, #0xb6
  419ad8:	add	x1, x1, #0x721
  419adc:	add	x2, x2, #0x752
  419ae0:	bl	413114 <ferror@plt+0xf094>
  419ae4:	b	419a94 <ferror@plt+0x15a14>
  419ae8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419aec:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419af0:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  419af4:	add	x0, x0, #0xb6
  419af8:	add	x1, x1, #0x6a0
  419afc:	add	x3, x3, #0x75e
  419b00:	mov	w2, #0x217                 	// #535
  419b04:	mov	x4, xzr
  419b08:	bl	422680 <ferror@plt+0x1e600>
  419b0c:	stp	d9, d8, [sp, #-32]!
  419b10:	stp	x29, x30, [sp, #16]
  419b14:	mov	x29, sp
  419b18:	mov	v8.16b, v1.16b
  419b1c:	mov	v9.16b, v0.16b
  419b20:	bl	419b44 <ferror@plt+0x15ac4>
  419b24:	fmov	d2, #-1.000000000000000000e+00
  419b28:	ldp	x29, x30, [sp, #16]
  419b2c:	fmul	d1, d0, d8
  419b30:	fadd	d0, d0, d2
  419b34:	fmul	d0, d0, d9
  419b38:	fsub	d0, d1, d0
  419b3c:	ldp	d9, d8, [sp], #32
  419b40:	ret
  419b44:	stp	d9, d8, [sp, #-48]!
  419b48:	stp	x29, x30, [sp, #16]
  419b4c:	str	x19, [sp, #32]
  419b50:	mov	x29, sp
  419b54:	mov	x19, x0
  419b58:	bl	41988c <ferror@plt+0x1580c>
  419b5c:	mov	x8, #0x3df0000000000000    	// #4463067230724161536
  419b60:	ucvtf	d0, w0
  419b64:	fmov	d8, x8
  419b68:	mov	x0, x19
  419b6c:	fmul	d9, d0, d8
  419b70:	bl	41988c <ferror@plt+0x1580c>
  419b74:	ucvtf	d0, w0
  419b78:	fadd	d0, d9, d0
  419b7c:	fmul	d0, d0, d8
  419b80:	fmov	d1, #1.000000000000000000e+00
  419b84:	fcmp	d0, d1
  419b88:	b.lt	419b94 <ferror@plt+0x15b14>  // b.tstop
  419b8c:	mov	x0, x19
  419b90:	bl	419b44 <ferror@plt+0x15ac4>
  419b94:	ldr	x19, [sp, #32]
  419b98:	ldp	x29, x30, [sp, #16]
  419b9c:	ldp	d9, d8, [sp], #48
  419ba0:	ret
  419ba4:	stp	x29, x30, [sp, #-32]!
  419ba8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419bac:	add	x0, x0, #0xd40
  419bb0:	str	x19, [sp, #16]
  419bb4:	mov	x29, sp
  419bb8:	bl	42bad4 <ferror@plt+0x27a54>
  419bbc:	adrp	x19, 489000 <ferror@plt+0x84f80>
  419bc0:	ldr	x8, [x19, #3400]
  419bc4:	cbnz	x8, 419bd0 <ferror@plt+0x15b50>
  419bc8:	bl	41963c <ferror@plt+0x155bc>
  419bcc:	str	x0, [x19, #3400]
  419bd0:	ldr	x0, [x19, #3400]
  419bd4:	bl	41988c <ferror@plt+0x1580c>
  419bd8:	mov	w19, w0
  419bdc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419be0:	add	x0, x0, #0xd40
  419be4:	bl	42bb84 <ferror@plt+0x27b04>
  419be8:	mov	w0, w19
  419bec:	ldr	x19, [sp, #16]
  419bf0:	ldp	x29, x30, [sp], #32
  419bf4:	ret
  419bf8:	stp	x29, x30, [sp, #-48]!
  419bfc:	stp	x20, x19, [sp, #32]
  419c00:	mov	w20, w0
  419c04:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419c08:	add	x0, x0, #0xd40
  419c0c:	str	x21, [sp, #16]
  419c10:	mov	x29, sp
  419c14:	mov	w19, w1
  419c18:	bl	42bad4 <ferror@plt+0x27a54>
  419c1c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  419c20:	ldr	x8, [x21, #3400]
  419c24:	cbnz	x8, 419c30 <ferror@plt+0x15bb0>
  419c28:	bl	41963c <ferror@plt+0x155bc>
  419c2c:	str	x0, [x21, #3400]
  419c30:	ldr	x0, [x21, #3400]
  419c34:	mov	w1, w20
  419c38:	mov	w2, w19
  419c3c:	bl	4199bc <ferror@plt+0x1593c>
  419c40:	mov	w19, w0
  419c44:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419c48:	add	x0, x0, #0xd40
  419c4c:	bl	42bb84 <ferror@plt+0x27b04>
  419c50:	mov	w0, w19
  419c54:	ldp	x20, x19, [sp, #32]
  419c58:	ldr	x21, [sp, #16]
  419c5c:	ldp	x29, x30, [sp], #48
  419c60:	ret
  419c64:	str	d8, [sp, #-32]!
  419c68:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419c6c:	add	x0, x0, #0xd40
  419c70:	stp	x29, x30, [sp, #8]
  419c74:	str	x19, [sp, #24]
  419c78:	mov	x29, sp
  419c7c:	bl	42bad4 <ferror@plt+0x27a54>
  419c80:	adrp	x19, 489000 <ferror@plt+0x84f80>
  419c84:	ldr	x8, [x19, #3400]
  419c88:	cbnz	x8, 419c94 <ferror@plt+0x15c14>
  419c8c:	bl	41963c <ferror@plt+0x155bc>
  419c90:	str	x0, [x19, #3400]
  419c94:	ldr	x0, [x19, #3400]
  419c98:	bl	419b44 <ferror@plt+0x15ac4>
  419c9c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419ca0:	add	x0, x0, #0xd40
  419ca4:	mov	v8.16b, v0.16b
  419ca8:	bl	42bb84 <ferror@plt+0x27b04>
  419cac:	ldr	x19, [sp, #24]
  419cb0:	ldp	x29, x30, [sp, #8]
  419cb4:	mov	v0.16b, v8.16b
  419cb8:	ldr	d8, [sp], #32
  419cbc:	ret
  419cc0:	stp	d9, d8, [sp, #-48]!
  419cc4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419cc8:	add	x0, x0, #0xd40
  419ccc:	stp	x29, x30, [sp, #16]
  419cd0:	str	x19, [sp, #32]
  419cd4:	mov	x29, sp
  419cd8:	mov	v8.16b, v1.16b
  419cdc:	mov	v9.16b, v0.16b
  419ce0:	bl	42bad4 <ferror@plt+0x27a54>
  419ce4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  419ce8:	ldr	x8, [x19, #3400]
  419cec:	cbnz	x8, 419cf8 <ferror@plt+0x15c78>
  419cf0:	bl	41963c <ferror@plt+0x155bc>
  419cf4:	str	x0, [x19, #3400]
  419cf8:	ldr	x0, [x19, #3400]
  419cfc:	mov	v0.16b, v9.16b
  419d00:	mov	v1.16b, v8.16b
  419d04:	bl	419b0c <ferror@plt+0x15a8c>
  419d08:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419d0c:	add	x0, x0, #0xd40
  419d10:	mov	v8.16b, v0.16b
  419d14:	bl	42bb84 <ferror@plt+0x27b04>
  419d18:	ldr	x19, [sp, #32]
  419d1c:	ldp	x29, x30, [sp, #16]
  419d20:	mov	v0.16b, v8.16b
  419d24:	ldp	d9, d8, [sp], #48
  419d28:	ret
  419d2c:	stp	x29, x30, [sp, #-32]!
  419d30:	stp	x20, x19, [sp, #16]
  419d34:	mov	w19, w0
  419d38:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419d3c:	add	x0, x0, #0xd40
  419d40:	mov	x29, sp
  419d44:	bl	42bad4 <ferror@plt+0x27a54>
  419d48:	adrp	x20, 489000 <ferror@plt+0x84f80>
  419d4c:	ldr	x0, [x20, #3400]
  419d50:	cbz	x0, 419d60 <ferror@plt+0x15ce0>
  419d54:	mov	w1, w19
  419d58:	bl	4193a4 <ferror@plt+0x15324>
  419d5c:	b	419d6c <ferror@plt+0x15cec>
  419d60:	mov	w0, w19
  419d64:	bl	419370 <ferror@plt+0x152f0>
  419d68:	str	x0, [x20, #3400]
  419d6c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  419d70:	add	x0, x0, #0xd40
  419d74:	bl	42bb84 <ferror@plt+0x27b04>
  419d78:	ldp	x20, x19, [sp, #16]
  419d7c:	ldp	x29, x30, [sp], #32
  419d80:	ret
  419d84:	sub	sp, sp, #0x120
  419d88:	stp	x29, x30, [sp, #256]
  419d8c:	add	x29, sp, #0x100
  419d90:	mov	x8, #0xffffffffffffffc8    	// #-56
  419d94:	mov	x9, sp
  419d98:	sub	x10, x29, #0x78
  419d9c:	movk	x8, #0xff80, lsl #32
  419da0:	add	x11, x29, #0x20
  419da4:	add	x9, x9, #0x80
  419da8:	add	x10, x10, #0x38
  419dac:	stp	x9, x8, [x29, #-16]
  419db0:	stp	x11, x10, [x29, #-32]
  419db4:	stp	x1, x2, [x29, #-120]
  419db8:	stp	x3, x4, [x29, #-104]
  419dbc:	stp	x5, x6, [x29, #-88]
  419dc0:	stur	x7, [x29, #-72]
  419dc4:	stp	q0, q1, [sp]
  419dc8:	ldp	q0, q1, [x29, #-32]
  419dcc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419dd0:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419dd4:	add	x0, x0, #0xb6
  419dd8:	add	x2, x2, #0x788
  419ddc:	sub	x3, x29, #0x40
  419de0:	mov	w1, #0x10                  	// #16
  419de4:	str	x28, [sp, #272]
  419de8:	stp	q2, q3, [sp, #32]
  419dec:	stp	q4, q5, [sp, #64]
  419df0:	stp	q6, q7, [sp, #96]
  419df4:	stp	q0, q1, [x29, #-64]
  419df8:	bl	41336c <ferror@plt+0xf2ec>
  419dfc:	ldr	x28, [sp, #272]
  419e00:	ldp	x29, x30, [sp, #256]
  419e04:	add	sp, sp, #0x120
  419e08:	ret
  419e0c:	stp	x29, x30, [sp, #-32]!
  419e10:	str	x19, [sp, #16]
  419e14:	adrp	x19, 489000 <ferror@plt+0x84f80>
  419e18:	ldr	w8, [x19, #3420]
  419e1c:	mov	x29, sp
  419e20:	cbz	w8, 419e34 <ferror@plt+0x15db4>
  419e24:	ldr	w0, [x19, #3420]
  419e28:	ldr	x19, [sp, #16]
  419e2c:	ldp	x29, x30, [sp], #32
  419e30:	ret
  419e34:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  419e38:	add	x0, x0, #0x7e3
  419e3c:	bl	417fa4 <ferror@plt+0x13f24>
  419e40:	str	w0, [x19, #3420]
  419e44:	b	419e24 <ferror@plt+0x15da4>
  419e48:	stp	x29, x30, [sp, #-48]!
  419e4c:	str	x21, [sp, #16]
  419e50:	stp	x20, x19, [sp, #32]
  419e54:	mov	x29, sp
  419e58:	cbz	x0, 419ed4 <ferror@plt+0x15e54>
  419e5c:	mov	x20, x0
  419e60:	adrp	x0, 477000 <ferror@plt+0x72f80>
  419e64:	add	x0, x0, #0x9
  419e68:	bl	41f020 <ferror@plt+0x1afa0>
  419e6c:	adrp	x21, 43d000 <ferror@plt+0x38f80>
  419e70:	mov	x19, x0
  419e74:	add	x21, x21, #0x833
  419e78:	b	419e8c <ferror@plt+0x15e0c>
  419e7c:	mov	x0, x19
  419e80:	mov	x1, x21
  419e84:	bl	41f38c <ferror@plt+0x1b30c>
  419e88:	add	x20, x20, #0x1
  419e8c:	ldrb	w1, [x20]
  419e90:	cmp	w1, #0x27
  419e94:	b.eq	419e7c <ferror@plt+0x15dfc>  // b.none
  419e98:	cbz	w1, 419eac <ferror@plt+0x15e2c>
  419e9c:	mov	x0, x19
  419ea0:	bl	419ef8 <ferror@plt+0x15e78>
  419ea4:	add	x20, x20, #0x1
  419ea8:	b	419e8c <ferror@plt+0x15e0c>
  419eac:	mov	w1, #0x27                  	// #39
  419eb0:	mov	x0, x19
  419eb4:	bl	419ef8 <ferror@plt+0x15e78>
  419eb8:	mov	x0, x19
  419ebc:	mov	w1, wzr
  419ec0:	bl	41f170 <ferror@plt+0x1b0f0>
  419ec4:	ldp	x20, x19, [sp, #32]
  419ec8:	ldr	x21, [sp, #16]
  419ecc:	ldp	x29, x30, [sp], #48
  419ed0:	ret
  419ed4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  419ed8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  419edc:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  419ee0:	add	x0, x0, #0xb6
  419ee4:	add	x1, x1, #0x7f7
  419ee8:	add	x2, x2, #0x81b
  419eec:	bl	413114 <ferror@plt+0xf094>
  419ef0:	mov	x0, xzr
  419ef4:	b	419ec4 <ferror@plt+0x15e44>
  419ef8:	stp	x29, x30, [sp, #-16]!
  419efc:	ldp	x8, x10, [x0, #8]
  419f00:	mov	w2, w1
  419f04:	mov	x29, sp
  419f08:	add	x9, x8, #0x1
  419f0c:	cmp	x9, x10
  419f10:	b.cs	419f30 <ferror@plt+0x15eb0>  // b.hs, b.nlast
  419f14:	ldr	x10, [x0]
  419f18:	str	x9, [x0, #8]
  419f1c:	strb	w2, [x10, x8]
  419f20:	ldp	x8, x9, [x0]
  419f24:	strb	wzr, [x8, x9]
  419f28:	ldp	x29, x30, [sp], #16
  419f2c:	ret
  419f30:	mov	x1, #0xffffffffffffffff    	// #-1
  419f34:	bl	41f8a8 <ferror@plt+0x1b828>
  419f38:	ldp	x29, x30, [sp], #16
  419f3c:	ret
  419f40:	sub	sp, sp, #0x40
  419f44:	stp	x29, x30, [sp, #16]
  419f48:	stp	x22, x21, [sp, #32]
  419f4c:	stp	x20, x19, [sp, #48]
  419f50:	add	x29, sp, #0x10
  419f54:	cbz	x0, 41a064 <ferror@plt+0x15fe4>
  419f58:	mov	x19, x1
  419f5c:	bl	41cea8 <ferror@plt+0x18e28>
  419f60:	mov	x21, x0
  419f64:	str	x0, [sp, #8]
  419f68:	mov	x0, xzr
  419f6c:	bl	41f020 <ferror@plt+0x1afa0>
  419f70:	ldrb	w8, [x21]
  419f74:	mov	x20, x0
  419f78:	cbz	w8, 41a014 <ferror@plt+0x15f94>
  419f7c:	mov	x8, x21
  419f80:	b	419f90 <ferror@plt+0x15f10>
  419f84:	mov	x0, x20
  419f88:	bl	419ef8 <ferror@plt+0x15e78>
  419f8c:	add	x8, x22, #0x1
  419f90:	ldrb	w1, [x8]
  419f94:	mov	x22, x8
  419f98:	cmp	w1, #0x26
  419f9c:	b.gt	419fb0 <ferror@plt+0x15f30>
  419fa0:	cbz	w1, 41a008 <ferror@plt+0x15f88>
  419fa4:	cmp	w1, #0x22
  419fa8:	b.eq	419fe4 <ferror@plt+0x15f64>  // b.none
  419fac:	b	419f84 <ferror@plt+0x15f04>
  419fb0:	cmp	w1, #0x27
  419fb4:	b.eq	419fe4 <ferror@plt+0x15f64>  // b.none
  419fb8:	cmp	w1, #0x5c
  419fbc:	b.ne	419f84 <ferror@plt+0x15f04>  // b.any
  419fc0:	mov	x8, x22
  419fc4:	ldrb	w1, [x8, #1]!
  419fc8:	cbz	w1, 419f90 <ferror@plt+0x15f10>
  419fcc:	cmp	w1, #0xa
  419fd0:	b.eq	419fdc <ferror@plt+0x15f5c>  // b.none
  419fd4:	mov	x0, x20
  419fd8:	bl	419ef8 <ferror@plt+0x15e78>
  419fdc:	add	x8, x22, #0x2
  419fe0:	b	419f90 <ferror@plt+0x15f10>
  419fe4:	add	x1, sp, #0x8
  419fe8:	mov	x0, x22
  419fec:	mov	x2, x19
  419ff0:	bl	41a0ac <ferror@plt+0x1602c>
  419ff4:	cbz	w0, 41a02c <ferror@plt+0x15fac>
  419ff8:	mov	x0, x20
  419ffc:	mov	x1, x22
  41a000:	bl	41f38c <ferror@plt+0x1b30c>
  41a004:	ldr	x22, [sp, #8]
  41a008:	ldrb	w9, [x22]
  41a00c:	mov	x8, x22
  41a010:	cbnz	w9, 419f90 <ferror@plt+0x15f10>
  41a014:	mov	x0, x21
  41a018:	bl	41249c <ferror@plt+0xe41c>
  41a01c:	mov	x0, x20
  41a020:	mov	w1, wzr
  41a024:	bl	41f170 <ferror@plt+0x1b0f0>
  41a028:	b	41a050 <ferror@plt+0x15fd0>
  41a02c:	cbz	x19, 41a038 <ferror@plt+0x15fb8>
  41a030:	ldr	x8, [x19]
  41a034:	cbz	x8, 41a084 <ferror@plt+0x16004>
  41a038:	mov	x0, x21
  41a03c:	bl	41249c <ferror@plt+0xe41c>
  41a040:	mov	w1, #0x1                   	// #1
  41a044:	mov	x0, x20
  41a048:	bl	41f170 <ferror@plt+0x1b0f0>
  41a04c:	mov	x0, xzr
  41a050:	ldp	x20, x19, [sp, #48]
  41a054:	ldp	x22, x21, [sp, #32]
  41a058:	ldp	x29, x30, [sp, #16]
  41a05c:	add	sp, sp, #0x40
  41a060:	ret
  41a064:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a068:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a06c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a070:	add	x0, x0, #0xb6
  41a074:	add	x1, x1, #0x838
  41a078:	add	x2, x2, #0x81d
  41a07c:	bl	413114 <ferror@plt+0xf094>
  41a080:	b	41a04c <ferror@plt+0x15fcc>
  41a084:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a088:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a08c:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a090:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a094:	add	x0, x0, #0xb6
  41a098:	add	x1, x1, #0x869
  41a09c:	add	x3, x3, #0x872
  41a0a0:	add	x4, x4, #0x882
  41a0a4:	mov	w2, #0x149                 	// #329
  41a0a8:	bl	422680 <ferror@plt+0x1e600>
  41a0ac:	stp	x29, x30, [sp, #-48]!
  41a0b0:	stp	x22, x21, [sp, #16]
  41a0b4:	stp	x20, x19, [sp, #32]
  41a0b8:	mov	x29, sp
  41a0bc:	cbz	x1, 41a244 <ferror@plt+0x161c4>
  41a0c0:	mov	x20, x2
  41a0c4:	mov	x19, x1
  41a0c8:	mov	x21, x0
  41a0cc:	cbz	x2, 41a0d8 <ferror@plt+0x16058>
  41a0d0:	ldr	x8, [x20]
  41a0d4:	cbnz	x8, 41a27c <ferror@plt+0x161fc>
  41a0d8:	cbz	x21, 41a260 <ferror@plt+0x161e0>
  41a0dc:	ldrb	w8, [x21]
  41a0e0:	cmp	w8, #0x22
  41a0e4:	b.eq	41a0f0 <ferror@plt+0x16070>  // b.none
  41a0e8:	cmp	w8, #0x27
  41a0ec:	b.ne	41a1c0 <ferror@plt+0x16140>  // b.any
  41a0f0:	cmp	w8, #0x22
  41a0f4:	add	x22, x21, #0x1
  41a0f8:	b.ne	41a184 <ferror@plt+0x16104>  // b.any
  41a0fc:	mov	x10, #0x5                   	// #5
  41a100:	mov	w8, #0x5c                  	// #92
  41a104:	mov	w9, #0x1                   	// #1
  41a108:	movk	x10, #0x4400, lsl #48
  41a10c:	b	41a144 <ferror@plt+0x160c4>
  41a110:	mov	x11, x22
  41a114:	ldrb	w12, [x11, #1]!
  41a118:	sub	w13, w12, #0x22
  41a11c:	cmp	w13, #0x3e
  41a120:	b.hi	41a170 <ferror@plt+0x160f0>  // b.pmore
  41a124:	lsl	x13, x9, x13
  41a128:	tst	x13, x10
  41a12c:	b.eq	41a170 <ferror@plt+0x160f0>  // b.none
  41a130:	strb	w12, [x21]
  41a134:	add	x22, x22, #0x2
  41a138:	add	x21, x21, #0x1
  41a13c:	cmp	x22, x21
  41a140:	b.ls	41a2a0 <ferror@plt+0x16220>  // b.plast
  41a144:	ldrb	w11, [x22]
  41a148:	cbz	w11, 41a1e8 <ferror@plt+0x16168>
  41a14c:	cmp	x22, x21
  41a150:	b.ls	41a2c8 <ferror@plt+0x16248>  // b.plast
  41a154:	cmp	w11, #0x5c
  41a158:	b.eq	41a110 <ferror@plt+0x16090>  // b.none
  41a15c:	cmp	w11, #0x22
  41a160:	b.eq	41a218 <ferror@plt+0x16198>  // b.none
  41a164:	add	x22, x22, #0x1
  41a168:	strb	w11, [x21]
  41a16c:	b	41a138 <ferror@plt+0x160b8>
  41a170:	cmp	w12, #0xa
  41a174:	b.eq	41a130 <ferror@plt+0x160b0>  // b.none
  41a178:	strb	w8, [x21]
  41a17c:	mov	x22, x11
  41a180:	b	41a138 <ferror@plt+0x160b8>
  41a184:	ldrb	w8, [x22]
  41a188:	cbz	w8, 41a1e8 <ferror@plt+0x16168>
  41a18c:	add	x9, x21, #0x1
  41a190:	cmp	x9, x21
  41a194:	b.ls	41a2f0 <ferror@plt+0x16270>  // b.plast
  41a198:	and	w9, w8, #0xff
  41a19c:	cmp	w9, #0x27
  41a1a0:	b.eq	41a228 <ferror@plt+0x161a8>  // b.none
  41a1a4:	strb	w8, [x21]
  41a1a8:	ldrb	w8, [x21, #2]
  41a1ac:	add	x9, x21, #0x1
  41a1b0:	mov	x21, x9
  41a1b4:	cbnz	w8, 41a18c <ferror@plt+0x1610c>
  41a1b8:	add	x22, x9, #0x1
  41a1bc:	b	41a1ec <ferror@plt+0x1616c>
  41a1c0:	bl	419e0c <ferror@plt+0x15d8c>
  41a1c4:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a1c8:	mov	w1, w0
  41a1cc:	add	x3, x3, #0x979
  41a1d0:	mov	x0, x20
  41a1d4:	mov	w2, wzr
  41a1d8:	bl	4097a4 <ferror@plt+0x5724>
  41a1dc:	mov	w0, wzr
  41a1e0:	str	x21, [x19]
  41a1e4:	b	41a234 <ferror@plt+0x161b4>
  41a1e8:	mov	x9, x21
  41a1ec:	strb	wzr, [x9]
  41a1f0:	bl	419e0c <ferror@plt+0x15d8c>
  41a1f4:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a1f8:	mov	w1, w0
  41a1fc:	add	x3, x3, #0x9c9
  41a200:	mov	x0, x20
  41a204:	mov	w2, wzr
  41a208:	bl	4097a4 <ferror@plt+0x5724>
  41a20c:	mov	w0, wzr
  41a210:	str	x22, [x19]
  41a214:	b	41a234 <ferror@plt+0x161b4>
  41a218:	add	x8, x22, #0x1
  41a21c:	strb	wzr, [x21]
  41a220:	str	x8, [x19]
  41a224:	b	41a230 <ferror@plt+0x161b0>
  41a228:	strb	wzr, [x21], #2
  41a22c:	str	x21, [x19]
  41a230:	mov	w0, #0x1                   	// #1
  41a234:	ldp	x20, x19, [sp, #32]
  41a238:	ldp	x22, x21, [sp, #16]
  41a23c:	ldp	x29, x30, [sp], #48
  41a240:	ret
  41a244:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a248:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a24c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a250:	add	x0, x0, #0xb6
  41a254:	add	x1, x1, #0x913
  41a258:	add	x2, x2, #0x951
  41a25c:	b	41a294 <ferror@plt+0x16214>
  41a260:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a264:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a268:	adrp	x2, 437000 <ferror@plt+0x32f80>
  41a26c:	add	x0, x0, #0xb6
  41a270:	add	x1, x1, #0x913
  41a274:	add	x2, x2, #0xef6
  41a278:	b	41a294 <ferror@plt+0x16214>
  41a27c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a280:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a284:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a288:	add	x0, x0, #0xb6
  41a28c:	add	x1, x1, #0x913
  41a290:	add	x2, x2, #0x95d
  41a294:	bl	413114 <ferror@plt+0xf094>
  41a298:	mov	w0, wzr
  41a29c:	b	41a234 <ferror@plt+0x161b4>
  41a2a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a2a4:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a2a8:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a2ac:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a2b0:	add	x0, x0, #0xb6
  41a2b4:	add	x1, x1, #0x869
  41a2b8:	add	x3, x3, #0x9a9
  41a2bc:	add	x4, x4, #0x9c0
  41a2c0:	mov	w2, #0x8f                  	// #143
  41a2c4:	bl	422680 <ferror@plt+0x1e600>
  41a2c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a2cc:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a2d0:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a2d4:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a2d8:	add	x0, x0, #0xb6
  41a2dc:	add	x1, x1, #0x869
  41a2e0:	add	x3, x3, #0x9a9
  41a2e4:	add	x4, x4, #0x9c0
  41a2e8:	mov	w2, #0x64                  	// #100
  41a2ec:	bl	422680 <ferror@plt+0x1e600>
  41a2f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a2f4:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a2f8:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a2fc:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a300:	add	x0, x0, #0xb6
  41a304:	add	x1, x1, #0x869
  41a308:	add	x3, x3, #0x9a9
  41a30c:	add	x4, x4, #0x9c0
  41a310:	mov	w2, #0x96                  	// #150
  41a314:	bl	422680 <ferror@plt+0x1e600>
  41a318:	stp	x29, x30, [sp, #-80]!
  41a31c:	stp	x26, x25, [sp, #16]
  41a320:	stp	x24, x23, [sp, #32]
  41a324:	stp	x22, x21, [sp, #48]
  41a328:	stp	x20, x19, [sp, #64]
  41a32c:	mov	x29, sp
  41a330:	cbz	x0, 41a408 <ferror@plt+0x16388>
  41a334:	mov	x20, x1
  41a338:	mov	x1, x3
  41a33c:	mov	x22, x3
  41a340:	mov	x19, x2
  41a344:	bl	41a450 <ferror@plt+0x163d0>
  41a348:	cbz	x0, 41a3f0 <ferror@plt+0x16370>
  41a34c:	mov	x21, x0
  41a350:	bl	41c9b8 <ferror@plt+0x18938>
  41a354:	add	w8, w0, #0x1
  41a358:	mov	w24, w0
  41a35c:	sxtw	x0, w8
  41a360:	mov	w1, #0x8                   	// #8
  41a364:	bl	4125f0 <ferror@plt+0xe570>
  41a368:	mov	x23, x0
  41a36c:	mov	x25, x0
  41a370:	mov	x26, x21
  41a374:	ldr	x0, [x26]
  41a378:	mov	x1, x22
  41a37c:	bl	419f40 <ferror@plt+0x15ec0>
  41a380:	str	x0, [x25]
  41a384:	cbz	x0, 41a3b8 <ferror@plt+0x16338>
  41a388:	ldr	x26, [x26, #8]
  41a38c:	add	x25, x25, #0x8
  41a390:	cbnz	x26, 41a374 <ferror@plt+0x162f4>
  41a394:	adrp	x1, 412000 <ferror@plt+0xdf80>
  41a398:	add	x1, x1, #0x49c
  41a39c:	mov	x0, x21
  41a3a0:	bl	41c318 <ferror@plt+0x18298>
  41a3a4:	cbz	x20, 41a3ac <ferror@plt+0x1632c>
  41a3a8:	str	w24, [x20]
  41a3ac:	cbz	x19, 41a3e4 <ferror@plt+0x16364>
  41a3b0:	str	x23, [x19]
  41a3b4:	b	41a3ec <ferror@plt+0x1636c>
  41a3b8:	cbz	x22, 41a3c4 <ferror@plt+0x16344>
  41a3bc:	ldr	x8, [x22]
  41a3c0:	cbz	x8, 41a428 <ferror@plt+0x163a8>
  41a3c4:	mov	x0, x23
  41a3c8:	bl	41e6cc <ferror@plt+0x1a64c>
  41a3cc:	adrp	x1, 412000 <ferror@plt+0xdf80>
  41a3d0:	add	x1, x1, #0x49c
  41a3d4:	mov	x0, x21
  41a3d8:	bl	41c318 <ferror@plt+0x18298>
  41a3dc:	mov	w0, wzr
  41a3e0:	b	41a3f0 <ferror@plt+0x16370>
  41a3e4:	mov	x0, x23
  41a3e8:	bl	41e6cc <ferror@plt+0x1a64c>
  41a3ec:	mov	w0, #0x1                   	// #1
  41a3f0:	ldp	x20, x19, [sp, #64]
  41a3f4:	ldp	x22, x21, [sp, #48]
  41a3f8:	ldp	x24, x23, [sp, #32]
  41a3fc:	ldp	x26, x25, [sp, #16]
  41a400:	ldp	x29, x30, [sp], #80
  41a404:	ret
  41a408:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a40c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a410:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a414:	add	x0, x0, #0xb6
  41a418:	add	x1, x1, #0x8a2
  41a41c:	add	x2, x2, #0x8eb
  41a420:	bl	413114 <ferror@plt+0xf094>
  41a424:	b	41a3dc <ferror@plt+0x1635c>
  41a428:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a42c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a430:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a434:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a438:	add	x0, x0, #0xb6
  41a43c:	add	x1, x1, #0x869
  41a440:	add	x3, x3, #0x900
  41a444:	add	x4, x4, #0x882
  41a448:	mov	w2, #0x2b7                 	// #695
  41a44c:	bl	422680 <ferror@plt+0x1e600>
  41a450:	sub	sp, sp, #0x70
  41a454:	stp	x29, x30, [sp, #16]
  41a458:	stp	x28, x27, [sp, #32]
  41a45c:	stp	x26, x25, [sp, #48]
  41a460:	stp	x24, x23, [sp, #64]
  41a464:	stp	x22, x21, [sp, #80]
  41a468:	stp	x20, x19, [sp, #96]
  41a46c:	stp	xzr, xzr, [sp]
  41a470:	ldrb	w21, [x0]
  41a474:	mov	x20, x0
  41a478:	mov	x19, x1
  41a47c:	add	x29, sp, #0x10
  41a480:	cbz	w21, 41a4ac <ferror@plt+0x1642c>
  41a484:	adrp	x23, 43d000 <ferror@plt+0x38f80>
  41a488:	mov	x25, #0x401                 	// #1025
  41a48c:	mov	w22, wzr
  41a490:	mov	w28, wzr
  41a494:	add	x23, x23, #0x7c4
  41a498:	mov	w24, #0x1                   	// #1
  41a49c:	movk	x25, #0x1, lsl #32
  41a4a0:	mov	w26, #0x22                  	// #34
  41a4a4:	mov	x27, x20
  41a4a8:	b	41a564 <ferror@plt+0x164e4>
  41a4ac:	mov	w28, wzr
  41a4b0:	add	x0, sp, #0x8
  41a4b4:	mov	x1, sp
  41a4b8:	bl	41a744 <ferror@plt+0x166c4>
  41a4bc:	tst	w28, #0xff
  41a4c0:	b.eq	41a4f8 <ferror@plt+0x16478>  // b.none
  41a4c4:	and	w21, w28, #0xff
  41a4c8:	bl	419e0c <ferror@plt+0x15d8c>
  41a4cc:	cmp	w21, #0x5c
  41a4d0:	mov	w1, w0
  41a4d4:	b.ne	41a50c <ferror@plt+0x1648c>  // b.any
  41a4d8:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a4dc:	add	x3, x3, #0xa0d
  41a4e0:	mov	x0, x19
  41a4e4:	mov	w2, wzr
  41a4e8:	mov	x4, x20
  41a4ec:	bl	409680 <ferror@plt+0x5600>
  41a4f0:	cbnz	x19, 41a6b0 <ferror@plt+0x16630>
  41a4f4:	b	41a6b8 <ferror@plt+0x16638>
  41a4f8:	ldr	x0, [sp]
  41a4fc:	cbz	x0, 41a690 <ferror@plt+0x16610>
  41a500:	bl	41c844 <ferror@plt+0x187c4>
  41a504:	str	x0, [sp]
  41a508:	b	41a6cc <ferror@plt+0x1664c>
  41a50c:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a510:	add	x3, x3, #0xa48
  41a514:	mov	x0, x19
  41a518:	mov	w2, wzr
  41a51c:	mov	w4, w21
  41a520:	mov	x5, x20
  41a524:	bl	409680 <ferror@plt+0x5600>
  41a528:	cbnz	x19, 41a6b0 <ferror@plt+0x16630>
  41a52c:	b	41a6b8 <ferror@plt+0x16638>
  41a530:	add	x0, sp, #0x8
  41a534:	mov	x1, sp
  41a538:	bl	41a744 <ferror@plt+0x166c4>
  41a53c:	mov	w21, wzr
  41a540:	ldrb	w8, [x27]
  41a544:	mov	w28, w21
  41a548:	ldrb	w21, [x27, #1]!
  41a54c:	cmp	w8, #0x5c
  41a550:	cset	w8, eq  // eq = none
  41a554:	cmp	w22, #0x0
  41a558:	cset	w9, eq  // eq = none
  41a55c:	and	w22, w9, w8
  41a560:	cbz	w21, 41a4b0 <ferror@plt+0x16430>
  41a564:	ands	w8, w28, #0xff
  41a568:	b.eq	41a5cc <ferror@plt+0x1654c>  // b.none
  41a56c:	cmp	w8, #0x5c
  41a570:	b.eq	41a59c <ferror@plt+0x1651c>  // b.none
  41a574:	cmp	w8, #0x23
  41a578:	b.ne	41a600 <ferror@plt+0x16580>  // b.any
  41a57c:	ldrb	w28, [x27]
  41a580:	cbz	w28, 41a4b0 <ferror@plt+0x16430>
  41a584:	cmp	w28, #0xa
  41a588:	b.eq	41a53c <ferror@plt+0x164bc>  // b.none
  41a58c:	add	x27, x27, #0x1
  41a590:	ldrb	w28, [x27]
  41a594:	cbnz	w28, 41a584 <ferror@plt+0x16504>
  41a598:	b	41a4b0 <ferror@plt+0x16430>
  41a59c:	and	w8, w21, #0xff
  41a5a0:	cmp	w8, #0xa
  41a5a4:	b.eq	41a53c <ferror@plt+0x164bc>  // b.none
  41a5a8:	add	x0, sp, #0x8
  41a5ac:	bl	41a714 <ferror@plt+0x16694>
  41a5b0:	ldr	x21, [sp, #8]
  41a5b4:	mov	w1, #0x5c                  	// #92
  41a5b8:	mov	x0, x21
  41a5bc:	bl	419ef8 <ferror@plt+0x15e78>
  41a5c0:	ldrb	w1, [x27]
  41a5c4:	mov	x0, x21
  41a5c8:	b	41a688 <ferror@plt+0x16608>
  41a5cc:	and	w9, w21, #0xff
  41a5d0:	sub	w8, w9, #0x9
  41a5d4:	cmp	w8, #0x1e
  41a5d8:	b.hi	41a648 <ferror@plt+0x165c8>  // b.pmore
  41a5dc:	adr	x9, 41a530 <ferror@plt+0x164b0>
  41a5e0:	ldrb	w10, [x23, x8]
  41a5e4:	add	x9, x9, x10, lsl #2
  41a5e8:	br	x9
  41a5ec:	ldr	x8, [sp, #8]
  41a5f0:	cbz	x8, 41a53c <ferror@plt+0x164bc>
  41a5f4:	ldr	x8, [x8, #8]
  41a5f8:	cbnz	x8, 41a530 <ferror@plt+0x164b0>
  41a5fc:	b	41a53c <ferror@plt+0x164bc>
  41a600:	and	w8, w28, #0xff
  41a604:	cmp	w22, #0x0
  41a608:	ccmp	w8, w26, #0x0, ne  // ne = any
  41a60c:	csel	w9, w28, wzr, eq  // eq = none
  41a610:	cmp	w8, w21, uxtb
  41a614:	add	x0, sp, #0x8
  41a618:	csel	w21, w9, w28, eq  // eq = none
  41a61c:	bl	41a714 <ferror@plt+0x16694>
  41a620:	ldr	x0, [sp, #8]
  41a624:	ldrb	w1, [x27]
  41a628:	bl	419ef8 <ferror@plt+0x15e78>
  41a62c:	b	41a540 <ferror@plt+0x164c0>
  41a630:	add	x0, sp, #0x8
  41a634:	bl	41a714 <ferror@plt+0x16694>
  41a638:	ldr	x0, [sp, #8]
  41a63c:	ldrb	w1, [x27]
  41a640:	bl	419ef8 <ferror@plt+0x15e78>
  41a644:	b	41a650 <ferror@plt+0x165d0>
  41a648:	cmp	w9, #0x5c
  41a64c:	b.ne	41a678 <ferror@plt+0x165f8>  // b.any
  41a650:	ldrb	w21, [x27]
  41a654:	b	41a540 <ferror@plt+0x164c0>
  41a658:	cmp	x27, x20
  41a65c:	b.eq	41a540 <ferror@plt+0x164c0>  // b.none
  41a660:	ldurb	w8, [x27, #-1]
  41a664:	cmp	w8, #0x20
  41a668:	b.hi	41a678 <ferror@plt+0x165f8>  // b.pmore
  41a66c:	lsl	x8, x24, x8
  41a670:	tst	x8, x25
  41a674:	b.ne	41a540 <ferror@plt+0x164c0>  // b.any
  41a678:	add	x0, sp, #0x8
  41a67c:	bl	41a714 <ferror@plt+0x16694>
  41a680:	ldr	x0, [sp, #8]
  41a684:	ldrb	w1, [x27]
  41a688:	bl	419ef8 <ferror@plt+0x15e78>
  41a68c:	b	41a53c <ferror@plt+0x164bc>
  41a690:	bl	419e0c <ferror@plt+0x15d8c>
  41a694:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a698:	mov	w1, w0
  41a69c:	add	x3, x3, #0xa8f
  41a6a0:	mov	w2, #0x1                   	// #1
  41a6a4:	mov	x0, x19
  41a6a8:	bl	4097a4 <ferror@plt+0x5724>
  41a6ac:	cbz	x19, 41a6b8 <ferror@plt+0x16638>
  41a6b0:	ldr	x8, [x19]
  41a6b4:	cbz	x8, 41a6ec <ferror@plt+0x1666c>
  41a6b8:	ldr	x0, [sp]
  41a6bc:	adrp	x1, 412000 <ferror@plt+0xdf80>
  41a6c0:	add	x1, x1, #0x49c
  41a6c4:	bl	41c318 <ferror@plt+0x18298>
  41a6c8:	mov	x0, xzr
  41a6cc:	ldp	x20, x19, [sp, #96]
  41a6d0:	ldp	x22, x21, [sp, #80]
  41a6d4:	ldp	x24, x23, [sp, #64]
  41a6d8:	ldp	x26, x25, [sp, #48]
  41a6dc:	ldp	x28, x27, [sp, #32]
  41a6e0:	ldp	x29, x30, [sp, #16]
  41a6e4:	add	sp, sp, #0x70
  41a6e8:	ret
  41a6ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a6f0:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a6f4:	adrp	x3, 43d000 <ferror@plt+0x38f80>
  41a6f8:	adrp	x4, 43d000 <ferror@plt+0x38f80>
  41a6fc:	add	x0, x0, #0xb6
  41a700:	add	x1, x1, #0x869
  41a704:	add	x3, x3, #0xabd
  41a708:	add	x4, x4, #0x882
  41a70c:	mov	w2, #0x25c                 	// #604
  41a710:	bl	422680 <ferror@plt+0x1e600>
  41a714:	stp	x29, x30, [sp, #-32]!
  41a718:	ldr	x8, [x0]
  41a71c:	str	x19, [sp, #16]
  41a720:	mov	x29, sp
  41a724:	cbnz	x8, 41a738 <ferror@plt+0x166b8>
  41a728:	mov	x19, x0
  41a72c:	mov	x0, xzr
  41a730:	bl	41f020 <ferror@plt+0x1afa0>
  41a734:	str	x0, [x19]
  41a738:	ldr	x19, [sp, #16]
  41a73c:	ldp	x29, x30, [sp], #32
  41a740:	ret
  41a744:	stp	x29, x30, [sp, #-48]!
  41a748:	stp	x20, x19, [sp, #32]
  41a74c:	mov	x19, x0
  41a750:	ldr	x0, [x0]
  41a754:	str	x21, [sp, #16]
  41a758:	mov	x29, sp
  41a75c:	cbz	x0, 41a784 <ferror@plt+0x16704>
  41a760:	ldr	x21, [x1]
  41a764:	mov	x20, x1
  41a768:	mov	w1, wzr
  41a76c:	bl	41f170 <ferror@plt+0x1b0f0>
  41a770:	mov	x1, x0
  41a774:	mov	x0, x21
  41a778:	bl	41c3f8 <ferror@plt+0x18378>
  41a77c:	str	x0, [x20]
  41a780:	str	xzr, [x19]
  41a784:	ldp	x20, x19, [sp, #32]
  41a788:	ldr	x21, [sp, #16]
  41a78c:	ldp	x29, x30, [sp], #48
  41a790:	ret
  41a794:	stp	x29, x30, [sp, #-16]!
  41a798:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a79c:	ldr	x8, [x8, #3424]
  41a7a0:	mov	x29, sp
  41a7a4:	cbnz	x8, 41a81c <ferror@plt+0x1679c>
  41a7a8:	sub	w8, w0, #0x1
  41a7ac:	cmp	w8, #0x3
  41a7b0:	b.hi	41a814 <ferror@plt+0x16794>  // b.pmore
  41a7b4:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41a7b8:	add	x9, x9, #0xad8
  41a7bc:	adr	x10, 41a7cc <ferror@plt+0x1674c>
  41a7c0:	ldrb	w11, [x9, x8]
  41a7c4:	add	x10, x10, x11, lsl #2
  41a7c8:	br	x10
  41a7cc:	cmp	x1, #0x0
  41a7d0:	cset	w8, ne  // ne = any
  41a7d4:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41a7d8:	str	w8, [x9, #1904]
  41a7dc:	ldp	x29, x30, [sp], #16
  41a7e0:	ret
  41a7e4:	cmp	x1, #0x0
  41a7e8:	cset	w8, ne  // ne = any
  41a7ec:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41a7f0:	str	w8, [x9, #1908]
  41a7f4:	ldp	x29, x30, [sp], #16
  41a7f8:	ret
  41a7fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a800:	str	x1, [x8, #1920]
  41a804:	ldp	x29, x30, [sp], #16
  41a808:	ret
  41a80c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a810:	str	w1, [x8, #1928]
  41a814:	ldp	x29, x30, [sp], #16
  41a818:	ret
  41a81c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a820:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a824:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a828:	add	x0, x0, #0xb6
  41a82c:	add	x1, x1, #0xb08
  41a830:	add	x2, x2, #0xb36
  41a834:	bl	413114 <ferror@plt+0xf094>
  41a838:	ldp	x29, x30, [sp], #16
  41a83c:	ret
  41a840:	sub	w8, w0, #0x1
  41a844:	cmp	w8, #0x4
  41a848:	b.hi	41a870 <ferror@plt+0x167f0>  // b.pmore
  41a84c:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41a850:	add	x9, x9, #0xadc
  41a854:	adr	x10, 41a864 <ferror@plt+0x167e4>
  41a858:	ldrb	w11, [x9, x8]
  41a85c:	add	x10, x10, x11, lsl #2
  41a860:	br	x10
  41a864:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a868:	ldrsw	x0, [x8, #1904]
  41a86c:	ret
  41a870:	mov	x0, xzr
  41a874:	ret
  41a878:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a87c:	ldrsw	x0, [x8, #1908]
  41a880:	ret
  41a884:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a888:	ldr	x0, [x8, #1920]
  41a88c:	ret
  41a890:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a894:	ldr	w0, [x8, #1928]
  41a898:	ret
  41a89c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a8a0:	ldr	x8, [x8, #3440]
  41a8a4:	sub	x8, x8, #0x30
  41a8a8:	lsr	x0, x8, #7
  41a8ac:	ret
  41a8b0:	stp	x29, x30, [sp, #-32]!
  41a8b4:	stp	x28, x19, [sp, #16]
  41a8b8:	mov	x29, sp
  41a8bc:	sub	sp, sp, #0x200
  41a8c0:	cbz	x2, 41a914 <ferror@plt+0x16894>
  41a8c4:	mov	x19, x2
  41a8c8:	cmp	w0, #0x6
  41a8cc:	str	wzr, [x2]
  41a8d0:	b.ne	41a930 <ferror@plt+0x168b0>  // b.any
  41a8d4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41a8d8:	ldr	x8, [x8, #3504]
  41a8dc:	lsl	x9, x1, #4
  41a8e0:	add	x9, x9, #0x10
  41a8e4:	str	x9, [sp]
  41a8e8:	ldr	w8, [x8, x1, lsl #2]
  41a8ec:	mov	w0, w1
  41a8f0:	str	x8, [sp, #8]
  41a8f4:	bl	41a944 <ferror@plt+0x168c4>
  41a8f8:	str	x0, [sp, #16]
  41a8fc:	mov	w8, #0x3                   	// #3
  41a900:	mov	x0, sp
  41a904:	mov	w1, #0x18                  	// #24
  41a908:	str	w8, [x19]
  41a90c:	bl	41cefc <ferror@plt+0x18e7c>
  41a910:	b	41a934 <ferror@plt+0x168b4>
  41a914:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41a918:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41a91c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41a920:	add	x0, x0, #0xb6
  41a924:	add	x1, x1, #0xb49
  41a928:	add	x2, x2, #0xb89
  41a92c:	bl	413114 <ferror@plt+0xf094>
  41a930:	mov	x0, xzr
  41a934:	add	sp, sp, #0x200
  41a938:	ldp	x28, x19, [sp, #16]
  41a93c:	ldp	x29, x30, [sp], #32
  41a940:	ret
  41a944:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41a948:	add	x9, x9, #0xd70
  41a94c:	add	w8, w0, #0x1
  41a950:	ldr	x11, [x9]
  41a954:	ldr	x9, [x9, #64]
  41a958:	add	x10, x8, w8, uxtw #2
  41a95c:	lsl	x10, x10, #4
  41a960:	cmp	x10, #0xa0
  41a964:	mov	w12, #0xa0                  	// #160
  41a968:	csel	x12, x10, x12, hi  // hi = pmore
  41a96c:	ldr	w10, [x9, w0, uxtw #2]
  41a970:	udiv	x9, x11, x12
  41a974:	cmp	x9, #0x4
  41a978:	mov	w11, #0x4                   	// #4
  41a97c:	csel	x9, x9, x11, hi  // hi = pmore
  41a980:	cbnz	w10, 41a98c <ferror@plt+0x1690c>
  41a984:	and	x0, x9, #0xffffffff
  41a988:	ret
  41a98c:	lsl	x8, x8, #4
  41a990:	lsl	w10, w10, #6
  41a994:	udiv	x8, x10, x8
  41a998:	cmp	w9, w8
  41a99c:	csel	x9, x9, x8, hi  // hi = pmore
  41a9a0:	and	x0, x9, #0xffffffff
  41a9a4:	ret
  41a9a8:	stp	x29, x30, [sp, #-48]!
  41a9ac:	stp	x22, x21, [sp, #16]
  41a9b0:	stp	x20, x19, [sp, #32]
  41a9b4:	mov	x29, sp
  41a9b8:	mov	x19, x0
  41a9bc:	bl	41aa9c <ferror@plt+0x16a1c>
  41a9c0:	add	x22, x19, #0xf
  41a9c4:	and	x21, x22, #0xfffffffffffffff0
  41a9c8:	mov	x20, x0
  41a9cc:	mov	x0, x21
  41a9d0:	bl	41ab44 <ferror@plt+0x16ac4>
  41a9d4:	cmp	w0, #0x1
  41a9d8:	b.ne	41aa24 <ferror@plt+0x169a4>  // b.any
  41a9dc:	lsr	x8, x22, #4
  41a9e0:	sub	w21, w8, #0x1
  41a9e4:	mov	x0, x20
  41a9e8:	mov	w1, w21
  41a9ec:	bl	41abac <ferror@plt+0x16b2c>
  41a9f0:	cbnz	w0, 41aa64 <ferror@plt+0x169e4>
  41a9f4:	mov	x0, x20
  41a9f8:	mov	w1, w21
  41a9fc:	bl	41ac48 <ferror@plt+0x16bc8>
  41aa00:	mov	x20, x0
  41aa04:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41aa08:	ldr	w8, [x8, #3456]
  41aa0c:	cbnz	w8, 41aa54 <ferror@plt+0x169d4>
  41aa10:	mov	x0, x20
  41aa14:	ldp	x20, x19, [sp, #32]
  41aa18:	ldp	x22, x21, [sp, #16]
  41aa1c:	ldp	x29, x30, [sp], #48
  41aa20:	ret
  41aa24:	cmp	w0, #0x2
  41aa28:	b.ne	41aa90 <ferror@plt+0x16a10>  // b.any
  41aa2c:	adrp	x22, 489000 <ferror@plt+0x84f80>
  41aa30:	add	x22, x22, #0xdc8
  41aa34:	mov	x0, x22
  41aa38:	bl	42bad4 <ferror@plt+0x27a54>
  41aa3c:	mov	x0, x21
  41aa40:	bl	41ac80 <ferror@plt+0x16c00>
  41aa44:	mov	x20, x0
  41aa48:	mov	x0, x22
  41aa4c:	bl	42bb84 <ferror@plt+0x27b04>
  41aa50:	b	41aa04 <ferror@plt+0x16984>
  41aa54:	mov	x0, x20
  41aa58:	mov	x1, x19
  41aa5c:	bl	41acfc <ferror@plt+0x16c7c>
  41aa60:	b	41aa10 <ferror@plt+0x16990>
  41aa64:	mov	x0, x20
  41aa68:	mov	w1, w21
  41aa6c:	bl	41abc8 <ferror@plt+0x16b48>
  41aa70:	mov	x0, x20
  41aa74:	mov	w1, w21
  41aa78:	bl	41abac <ferror@plt+0x16b2c>
  41aa7c:	cbz	w0, 41a9f4 <ferror@plt+0x16974>
  41aa80:	mov	x0, x20
  41aa84:	mov	w1, w21
  41aa88:	bl	41abf4 <ferror@plt+0x16b74>
  41aa8c:	b	41a9f4 <ferror@plt+0x16974>
  41aa90:	mov	x0, x19
  41aa94:	bl	412328 <ferror@plt+0xe2a8>
  41aa98:	b	41aa00 <ferror@plt+0x16980>
  41aa9c:	stp	x29, x30, [sp, #-32]!
  41aaa0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41aaa4:	add	x0, x0, #0x790
  41aaa8:	stp	x20, x19, [sp, #16]
  41aaac:	mov	x29, sp
  41aab0:	bl	42c14c <ferror@plt+0x280cc>
  41aab4:	mov	x19, x0
  41aab8:	cbz	x0, 41aacc <ferror@plt+0x16a4c>
  41aabc:	mov	x0, x19
  41aac0:	ldp	x20, x19, [sp, #16]
  41aac4:	ldp	x29, x30, [sp], #32
  41aac8:	ret
  41aacc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41aad0:	add	x0, x0, #0xde0
  41aad4:	bl	42bad4 <ferror@plt+0x27a54>
  41aad8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41aadc:	ldr	x8, [x8, #3424]
  41aae0:	cbz	x8, 41ab3c <ferror@plt+0x16abc>
  41aae4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41aae8:	add	x0, x0, #0xde0
  41aaec:	bl	42bb84 <ferror@plt+0x27b04>
  41aaf0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41aaf4:	ldr	x8, [x8, #3440]
  41aaf8:	mov	x9, #0x7fffff0000          	// #549755748352
  41aafc:	movk	x9, #0xffd0
  41ab00:	mov	w0, #0x10                  	// #16
  41ab04:	add	x8, x8, x9
  41ab08:	lsr	x20, x8, #7
  41ab0c:	ubfx	x8, x8, #7, #32
  41ab10:	bfi	x0, x8, #5, #32
  41ab14:	bl	4123ec <ferror@plt+0xe36c>
  41ab18:	add	x8, x0, #0x10
  41ab1c:	add	x9, x8, w20, uxtw #4
  41ab20:	mov	x19, x0
  41ab24:	stp	x8, x9, [x0]
  41ab28:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41ab2c:	add	x0, x0, #0x790
  41ab30:	mov	x1, x19
  41ab34:	bl	42c1bc <ferror@plt+0x2813c>
  41ab38:	b	41aabc <ferror@plt+0x16a3c>
  41ab3c:	bl	41b318 <ferror@plt+0x17298>
  41ab40:	b	41aae4 <ferror@plt+0x16a64>
  41ab44:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41ab48:	ldr	x9, [x8, #3480]
  41ab4c:	mov	x8, x0
  41ab50:	cmp	x9, x0
  41ab54:	b.cc	41ab64 <ferror@plt+0x16ae4>  // b.lo, b.ul, b.last
  41ab58:	cbz	x8, 41ab64 <ferror@plt+0x16ae4>
  41ab5c:	mov	w0, #0x1                   	// #1
  41ab60:	ret
  41ab64:	mov	w0, wzr
  41ab68:	cbz	x8, 41aba8 <ferror@plt+0x16b28>
  41ab6c:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41ab70:	ldr	w9, [x9, #3448]
  41ab74:	cbnz	w9, 41aba8 <ferror@plt+0x16b28>
  41ab78:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41ab7c:	ldr	x9, [x9, #3440]
  41ab80:	sub	x9, x9, #0x30
  41ab84:	cmp	x8, x9, lsr #3
  41ab88:	b.ls	41ab94 <ferror@plt+0x16b14>  // b.plast
  41ab8c:	mov	w0, wzr
  41ab90:	ret
  41ab94:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41ab98:	ldr	w8, [x8, #3452]
  41ab9c:	cmp	w8, #0x0
  41aba0:	mov	w8, #0x1                   	// #1
  41aba4:	cinc	w0, w8, ne  // ne = any
  41aba8:	ret
  41abac:	ldr	x8, [x0]
  41abb0:	mov	w9, w1
  41abb4:	lsl	x9, x9, #4
  41abb8:	ldr	x8, [x8, x9]
  41abbc:	cmp	x8, #0x0
  41abc0:	cset	w0, eq  // eq = none
  41abc4:	ret
  41abc8:	ldp	x8, x10, [x0]
  41abcc:	mov	w9, w1
  41abd0:	lsl	x9, x9, #4
  41abd4:	ldr	q0, [x8, x9]
  41abd8:	str	q0, [sp, #-16]!
  41abdc:	ldr	q0, [x10, x9]
  41abe0:	str	q0, [x8, x9]
  41abe4:	ldr	x8, [x0, #8]
  41abe8:	ldr	q0, [sp], #16
  41abec:	str	q0, [x8, x9]
  41abf0:	ret
  41abf4:	stp	x29, x30, [sp, #-32]!
  41abf8:	ldr	x8, [x0]
  41abfc:	str	x19, [sp, #16]
  41ac00:	mov	x29, sp
  41ac04:	add	x19, x8, w1, uxtw #4
  41ac08:	ldr	x9, [x19]
  41ac0c:	cbnz	x9, 41ac34 <ferror@plt+0x16bb4>
  41ac10:	mov	w9, w1
  41ac14:	mov	w0, w1
  41ac18:	add	x1, x8, x9, lsl #4
  41ac1c:	str	xzr, [x1, #8]!
  41ac20:	bl	41ba1c <ferror@plt+0x1799c>
  41ac24:	str	x0, [x19]
  41ac28:	ldr	x19, [sp, #16]
  41ac2c:	ldp	x29, x30, [sp], #32
  41ac30:	ret
  41ac34:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41ac38:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41ac3c:	add	x0, x0, #0xb9a
  41ac40:	add	x1, x1, #0xc49
  41ac44:	bl	41b8c8 <ferror@plt+0x17848>
  41ac48:	stp	x29, x30, [sp, #-32]!
  41ac4c:	ldr	x8, [x0]
  41ac50:	str	x19, [sp, #16]
  41ac54:	mov	x29, sp
  41ac58:	add	x19, x8, w1, uxtw #4
  41ac5c:	mov	x0, x19
  41ac60:	bl	41b644 <ferror@plt+0x175c4>
  41ac64:	ldr	x8, [x19, #8]!
  41ac68:	cbz	x8, 41ac74 <ferror@plt+0x16bf4>
  41ac6c:	sub	x8, x8, #0x1
  41ac70:	str	x8, [x19]
  41ac74:	ldr	x19, [sp, #16]
  41ac78:	ldp	x29, x30, [sp], #32
  41ac7c:	ret
  41ac80:	stp	x29, x30, [sp, #-32]!
  41ac84:	stp	x20, x19, [sp, #16]
  41ac88:	adrp	x20, 489000 <ferror@plt+0x84f80>
  41ac8c:	ldr	x8, [x20, #3536]
  41ac90:	lsr	x9, x0, #4
  41ac94:	sub	w19, w9, #0x1
  41ac98:	mov	x1, x0
  41ac9c:	ldr	x8, [x8, w19, uxtw #3]
  41aca0:	mov	x29, sp
  41aca4:	cbz	x8, 41acb0 <ferror@plt+0x16c30>
  41aca8:	ldr	x8, [x8]
  41acac:	cbnz	x8, 41acb8 <ferror@plt+0x16c38>
  41acb0:	mov	w0, w19
  41acb4:	bl	41bbf8 <ferror@plt+0x17b78>
  41acb8:	ldr	x8, [x20, #3536]
  41acbc:	lsl	x9, x19, #3
  41acc0:	ldr	x10, [x8, x9]
  41acc4:	ldr	x0, [x10]
  41acc8:	ldr	x11, [x0]
  41accc:	str	x11, [x10]
  41acd0:	ldr	x9, [x8, x9]
  41acd4:	ldr	w10, [x9, #8]
  41acd8:	ldr	x11, [x9]
  41acdc:	add	w10, w10, #0x1
  41ace0:	str	w10, [x9, #8]
  41ace4:	cbnz	x11, 41acf0 <ferror@plt+0x16c70>
  41ace8:	ldr	x9, [x9, #16]
  41acec:	str	x9, [x8, x19, lsl #3]
  41acf0:	ldp	x20, x19, [sp, #16]
  41acf4:	ldp	x29, x30, [sp], #32
  41acf8:	ret
  41acfc:	cbz	x0, 41ad10 <ferror@plt+0x16c90>
  41ad00:	stp	x29, x30, [sp, #-16]!
  41ad04:	mov	x29, sp
  41ad08:	bl	41bde8 <ferror@plt+0x17d68>
  41ad0c:	ldp	x29, x30, [sp], #16
  41ad10:	ret
  41ad14:	stp	x29, x30, [sp, #-32]!
  41ad18:	stp	x20, x19, [sp, #16]
  41ad1c:	mov	x29, sp
  41ad20:	mov	x19, x0
  41ad24:	bl	41a9a8 <ferror@plt+0x16928>
  41ad28:	mov	x20, x0
  41ad2c:	cbz	x0, 41ad40 <ferror@plt+0x16cc0>
  41ad30:	mov	x0, x20
  41ad34:	mov	w1, wzr
  41ad38:	mov	x2, x19
  41ad3c:	bl	403950 <memset@plt>
  41ad40:	mov	x0, x20
  41ad44:	ldp	x20, x19, [sp, #16]
  41ad48:	ldp	x29, x30, [sp], #32
  41ad4c:	ret
  41ad50:	stp	x29, x30, [sp, #-48]!
  41ad54:	str	x21, [sp, #16]
  41ad58:	stp	x20, x19, [sp, #32]
  41ad5c:	mov	x29, sp
  41ad60:	mov	x20, x1
  41ad64:	mov	x19, x0
  41ad68:	bl	41a9a8 <ferror@plt+0x16928>
  41ad6c:	mov	x21, x0
  41ad70:	cbz	x0, 41ad84 <ferror@plt+0x16d04>
  41ad74:	mov	x0, x21
  41ad78:	mov	x1, x20
  41ad7c:	mov	x2, x19
  41ad80:	bl	403520 <memcpy@plt>
  41ad84:	mov	x0, x21
  41ad88:	ldp	x20, x19, [sp, #32]
  41ad8c:	ldr	x21, [sp, #16]
  41ad90:	ldp	x29, x30, [sp], #48
  41ad94:	ret
  41ad98:	stp	x29, x30, [sp, #-64]!
  41ad9c:	str	x23, [sp, #16]
  41ada0:	add	x23, x0, #0xf
  41ada4:	stp	x20, x19, [sp, #48]
  41ada8:	and	x20, x23, #0xfffffffffffffff0
  41adac:	stp	x22, x21, [sp, #32]
  41adb0:	mov	x21, x0
  41adb4:	mov	x0, x20
  41adb8:	mov	x29, sp
  41adbc:	mov	x19, x1
  41adc0:	bl	41ab44 <ferror@plt+0x16ac4>
  41adc4:	cbz	x19, 41ae18 <ferror@plt+0x16d98>
  41adc8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41adcc:	ldr	w8, [x8, #3456]
  41add0:	mov	w22, w0
  41add4:	cbnz	w8, 41ae2c <ferror@plt+0x16dac>
  41add8:	cmp	w22, #0x1
  41addc:	b.ne	41ae40 <ferror@plt+0x16dc0>  // b.any
  41ade0:	bl	41aa9c <ferror@plt+0x16a1c>
  41ade4:	lsr	x8, x23, #4
  41ade8:	sub	w22, w8, #0x1
  41adec:	mov	w1, w22
  41adf0:	mov	x21, x0
  41adf4:	bl	41af94 <ferror@plt+0x16f14>
  41adf8:	cbnz	w0, 41ae7c <ferror@plt+0x16dfc>
  41adfc:	adrp	x8, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  41ae00:	ldr	w8, [x8, #20]
  41ae04:	cbnz	w8, 41aea8 <ferror@plt+0x16e28>
  41ae08:	mov	x0, x21
  41ae0c:	mov	w1, w22
  41ae10:	mov	x2, x19
  41ae14:	bl	41affc <ferror@plt+0x16f7c>
  41ae18:	ldp	x20, x19, [sp, #48]
  41ae1c:	ldp	x22, x21, [sp, #32]
  41ae20:	ldr	x23, [sp, #16]
  41ae24:	ldp	x29, x30, [sp], #64
  41ae28:	ret
  41ae2c:	mov	x0, x19
  41ae30:	mov	x1, x21
  41ae34:	bl	41aef4 <ferror@plt+0x16e74>
  41ae38:	cbnz	w0, 41add8 <ferror@plt+0x16d58>
  41ae3c:	bl	403b30 <abort@plt>
  41ae40:	adrp	x8, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  41ae44:	ldr	w8, [x8, #20]
  41ae48:	cmp	w22, #0x2
  41ae4c:	b.ne	41aebc <ferror@plt+0x16e3c>  // b.any
  41ae50:	cbnz	w8, 41aecc <ferror@plt+0x16e4c>
  41ae54:	adrp	x21, 489000 <ferror@plt+0x84f80>
  41ae58:	add	x21, x21, #0xdc8
  41ae5c:	mov	x0, x21
  41ae60:	bl	42bad4 <ferror@plt+0x27a54>
  41ae64:	mov	x0, x20
  41ae68:	mov	x1, x19
  41ae6c:	bl	41b020 <ferror@plt+0x16fa0>
  41ae70:	mov	x0, x21
  41ae74:	bl	42bb84 <ferror@plt+0x27b04>
  41ae78:	b	41ae18 <ferror@plt+0x16d98>
  41ae7c:	mov	x0, x21
  41ae80:	mov	w1, w22
  41ae84:	bl	41abc8 <ferror@plt+0x16b48>
  41ae88:	mov	x0, x21
  41ae8c:	mov	w1, w22
  41ae90:	bl	41af94 <ferror@plt+0x16f14>
  41ae94:	cbz	w0, 41adfc <ferror@plt+0x16d7c>
  41ae98:	mov	x0, x21
  41ae9c:	mov	w1, w22
  41aea0:	bl	41afc8 <ferror@plt+0x16f48>
  41aea4:	b	41adfc <ferror@plt+0x16d7c>
  41aea8:	mov	x0, x19
  41aeac:	mov	w1, wzr
  41aeb0:	mov	x2, x20
  41aeb4:	bl	403950 <memset@plt>
  41aeb8:	b	41ae08 <ferror@plt+0x16d88>
  41aebc:	cbnz	w8, 41aee0 <ferror@plt+0x16e60>
  41aec0:	mov	x0, x19
  41aec4:	bl	41249c <ferror@plt+0xe41c>
  41aec8:	b	41ae18 <ferror@plt+0x16d98>
  41aecc:	mov	x0, x19
  41aed0:	mov	w1, wzr
  41aed4:	mov	x2, x20
  41aed8:	bl	403950 <memset@plt>
  41aedc:	b	41ae54 <ferror@plt+0x16dd4>
  41aee0:	mov	x0, x19
  41aee4:	mov	w1, wzr
  41aee8:	mov	x2, x21
  41aeec:	bl	403950 <memset@plt>
  41aef0:	b	41aec0 <ferror@plt+0x16e40>
  41aef4:	sub	sp, sp, #0x30
  41aef8:	stp	x29, x30, [sp, #16]
  41aefc:	stp	x20, x19, [sp, #32]
  41af00:	add	x29, sp, #0x10
  41af04:	cbz	x0, 41af3c <ferror@plt+0x16ebc>
  41af08:	mov	x19, x1
  41af0c:	add	x1, sp, #0x8
  41af10:	mov	x20, x0
  41af14:	bl	41c064 <ferror@plt+0x17fe4>
  41af18:	cbz	w0, 41af50 <ferror@plt+0x16ed0>
  41af1c:	ldr	x3, [sp, #8]
  41af20:	cmp	x3, x19
  41af24:	b.eq	41af30 <ferror@plt+0x16eb0>  // b.none
  41af28:	orr	x8, x3, x19
  41af2c:	cbnz	x8, 41af70 <ferror@plt+0x16ef0>
  41af30:	mov	x0, x20
  41af34:	bl	41c170 <ferror@plt+0x180f0>
  41af38:	cbz	w0, 41af50 <ferror@plt+0x16ed0>
  41af3c:	mov	w0, #0x1                   	// #1
  41af40:	ldp	x20, x19, [sp, #32]
  41af44:	ldp	x29, x30, [sp, #16]
  41af48:	add	sp, sp, #0x30
  41af4c:	ret
  41af50:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41af54:	ldr	x0, [x8, #2312]
  41af58:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41af5c:	add	x1, x1, #0xd0c
  41af60:	mov	x2, x20
  41af64:	mov	x3, x19
  41af68:	bl	404040 <fprintf@plt>
  41af6c:	b	41af8c <ferror@plt+0x16f0c>
  41af70:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41af74:	ldr	x0, [x8, #2312]
  41af78:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41af7c:	add	x1, x1, #0xd55
  41af80:	mov	x2, x20
  41af84:	mov	x4, x19
  41af88:	bl	404040 <fprintf@plt>
  41af8c:	mov	w0, wzr
  41af90:	b	41af40 <ferror@plt+0x16ec0>
  41af94:	stp	x29, x30, [sp, #-32]!
  41af98:	ldr	x8, [x0, #8]
  41af9c:	str	x19, [sp, #16]
  41afa0:	mov	w0, w1
  41afa4:	mov	x29, sp
  41afa8:	add	x8, x8, w1, uxtw #4
  41afac:	ldr	x19, [x8, #8]
  41afb0:	bl	41a944 <ferror@plt+0x168c4>
  41afb4:	cmp	x19, x0
  41afb8:	ldr	x19, [sp, #16]
  41afbc:	cset	w0, cs  // cs = hs, nlast
  41afc0:	ldp	x29, x30, [sp], #32
  41afc4:	ret
  41afc8:	stp	x29, x30, [sp, #-32]!
  41afcc:	ldr	x9, [x0, #8]
  41afd0:	str	x19, [sp, #16]
  41afd4:	mov	w8, w1
  41afd8:	mov	w0, w8
  41afdc:	add	x19, x9, w1, uxtw #4
  41afe0:	ldp	x1, x2, [x19]
  41afe4:	mov	x29, sp
  41afe8:	bl	41b590 <ferror@plt+0x17510>
  41afec:	stp	xzr, xzr, [x19]
  41aff0:	ldr	x19, [sp, #16]
  41aff4:	ldp	x29, x30, [sp], #32
  41aff8:	ret
  41affc:	ldr	x8, [x0, #8]
  41b000:	str	xzr, [x2, #8]
  41b004:	add	x8, x8, w1, uxtw #4
  41b008:	ldr	x9, [x8]
  41b00c:	str	x9, [x2]
  41b010:	ldr	x9, [x8, #8]
  41b014:	add	x9, x9, #0x1
  41b018:	stp	x2, x9, [x8]
  41b01c:	ret
  41b020:	stp	x29, x30, [sp, #-48]!
  41b024:	lsl	x8, x0, #3
  41b028:	stp	x22, x21, [sp, #16]
  41b02c:	mov	x21, x0
  41b030:	add	x0, x8, #0x30
  41b034:	stp	x20, x19, [sp, #32]
  41b038:	mov	x29, sp
  41b03c:	mov	x22, x1
  41b040:	bl	41bd04 <ferror@plt+0x17c84>
  41b044:	udiv	x8, x22, x0
  41b048:	mul	x19, x8, x0
  41b04c:	add	x9, x19, x0
  41b050:	ldur	w8, [x9, #-40]
  41b054:	cbz	w8, 41b114 <ferror@plt+0x17094>
  41b058:	sub	x20, x9, #0x30
  41b05c:	ldr	x9, [x20]
  41b060:	lsr	x10, x21, #4
  41b064:	sub	w8, w8, #0x1
  41b068:	sub	w21, w10, #0x1
  41b06c:	str	x9, [x22]
  41b070:	str	x22, [x20]
  41b074:	str	w8, [x20, #8]
  41b078:	cbz	x9, 41b088 <ferror@plt+0x17008>
  41b07c:	ldr	w8, [x20, #8]
  41b080:	cbnz	w8, 41b104 <ferror@plt+0x17084>
  41b084:	b	41b0cc <ferror@plt+0x1704c>
  41b088:	ldp	x8, x9, [x20, #16]
  41b08c:	str	x9, [x8, #24]
  41b090:	str	x8, [x9, #16]
  41b094:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41b098:	ldr	x9, [x9, #3536]
  41b09c:	ldr	x10, [x9, w21, uxtw #3]
  41b0a0:	cmp	x10, x20
  41b0a4:	b.ne	41b0b8 <ferror@plt+0x17038>  // b.any
  41b0a8:	cmp	x8, x20
  41b0ac:	mov	w10, w21
  41b0b0:	csel	x8, xzr, x8, eq  // eq = none
  41b0b4:	str	x8, [x9, x10, lsl #3]
  41b0b8:	mov	w0, w21
  41b0bc:	mov	x1, x20
  41b0c0:	bl	41bd84 <ferror@plt+0x17d04>
  41b0c4:	ldr	w8, [x20, #8]
  41b0c8:	cbnz	w8, 41b104 <ferror@plt+0x17084>
  41b0cc:	ldp	x8, x9, [x20, #16]
  41b0d0:	str	x9, [x8, #24]
  41b0d4:	str	x8, [x9, #16]
  41b0d8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41b0dc:	ldr	x9, [x9, #3536]
  41b0e0:	ldr	x10, [x9, w21, uxtw #3]
  41b0e4:	cmp	x10, x20
  41b0e8:	b.ne	41b0fc <ferror@plt+0x1707c>  // b.any
  41b0ec:	cmp	x8, x20
  41b0f0:	mov	w10, w21
  41b0f4:	csel	x8, xzr, x8, eq  // eq = none
  41b0f8:	str	x8, [x9, x10, lsl #3]
  41b0fc:	mov	x0, x19
  41b100:	bl	41bdd4 <ferror@plt+0x17d54>
  41b104:	ldp	x20, x19, [sp, #32]
  41b108:	ldp	x22, x21, [sp, #16]
  41b10c:	ldp	x29, x30, [sp], #48
  41b110:	ret
  41b114:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b118:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41b11c:	add	x0, x0, #0xb9a
  41b120:	add	x1, x1, #0xcb0
  41b124:	bl	41b8c8 <ferror@plt+0x17848>
  41b128:	stp	x29, x30, [sp, #-96]!
  41b12c:	stp	x24, x23, [sp, #48]
  41b130:	add	x24, x0, #0xf
  41b134:	stp	x22, x21, [sp, #64]
  41b138:	and	x22, x24, #0xfffffffffffffff0
  41b13c:	stp	x20, x19, [sp, #80]
  41b140:	mov	x20, x0
  41b144:	mov	x0, x22
  41b148:	str	x27, [sp, #16]
  41b14c:	stp	x26, x25, [sp, #32]
  41b150:	mov	x29, sp
  41b154:	mov	x19, x2
  41b158:	mov	x21, x1
  41b15c:	bl	41ab44 <ferror@plt+0x16ac4>
  41b160:	cmp	w0, #0x1
  41b164:	b.ne	41b218 <ferror@plt+0x17198>  // b.any
  41b168:	bl	41aa9c <ferror@plt+0x16a1c>
  41b16c:	cbz	x21, 41b2f8 <ferror@plt+0x17278>
  41b170:	lsr	x8, x24, #4
  41b174:	mov	x23, x0
  41b178:	adrp	x25, 489000 <ferror@plt+0x84f80>
  41b17c:	sub	w24, w8, #0x1
  41b180:	adrp	x26, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  41b184:	ldr	w8, [x25, #3456]
  41b188:	ldr	x27, [x21, x19]
  41b18c:	cbnz	w8, 41b1c4 <ferror@plt+0x17144>
  41b190:	mov	x0, x23
  41b194:	mov	w1, w24
  41b198:	bl	41af94 <ferror@plt+0x16f14>
  41b19c:	cbnz	w0, 41b1d8 <ferror@plt+0x17158>
  41b1a0:	ldr	w8, [x26, #20]
  41b1a4:	cbnz	w8, 41b204 <ferror@plt+0x17184>
  41b1a8:	mov	x0, x23
  41b1ac:	mov	w1, w24
  41b1b0:	mov	x2, x21
  41b1b4:	bl	41affc <ferror@plt+0x16f7c>
  41b1b8:	mov	x21, x27
  41b1bc:	cbnz	x27, 41b184 <ferror@plt+0x17104>
  41b1c0:	b	41b2f8 <ferror@plt+0x17278>
  41b1c4:	mov	x0, x21
  41b1c8:	mov	x1, x20
  41b1cc:	bl	41aef4 <ferror@plt+0x16e74>
  41b1d0:	cbnz	w0, 41b190 <ferror@plt+0x17110>
  41b1d4:	b	41b314 <ferror@plt+0x17294>
  41b1d8:	mov	x0, x23
  41b1dc:	mov	w1, w24
  41b1e0:	bl	41abc8 <ferror@plt+0x16b48>
  41b1e4:	mov	x0, x23
  41b1e8:	mov	w1, w24
  41b1ec:	bl	41af94 <ferror@plt+0x16f14>
  41b1f0:	cbz	w0, 41b1a0 <ferror@plt+0x17120>
  41b1f4:	mov	x0, x23
  41b1f8:	mov	w1, w24
  41b1fc:	bl	41afc8 <ferror@plt+0x16f48>
  41b200:	b	41b1a0 <ferror@plt+0x17120>
  41b204:	mov	x0, x21
  41b208:	mov	w1, wzr
  41b20c:	mov	x2, x22
  41b210:	bl	403950 <memset@plt>
  41b214:	b	41b1a8 <ferror@plt+0x17128>
  41b218:	cmp	w0, #0x2
  41b21c:	b.ne	41b29c <ferror@plt+0x1721c>  // b.any
  41b220:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41b224:	add	x0, x0, #0xdc8
  41b228:	bl	42bad4 <ferror@plt+0x27a54>
  41b22c:	cbz	x21, 41b28c <ferror@plt+0x1720c>
  41b230:	adrp	x23, 489000 <ferror@plt+0x84f80>
  41b234:	adrp	x24, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  41b238:	ldr	w8, [x23, #3456]
  41b23c:	ldr	x25, [x21, x19]
  41b240:	cbnz	w8, 41b264 <ferror@plt+0x171e4>
  41b244:	ldr	w8, [x24, #20]
  41b248:	cbnz	w8, 41b278 <ferror@plt+0x171f8>
  41b24c:	mov	x0, x22
  41b250:	mov	x1, x21
  41b254:	bl	41b020 <ferror@plt+0x16fa0>
  41b258:	mov	x21, x25
  41b25c:	cbnz	x25, 41b238 <ferror@plt+0x171b8>
  41b260:	b	41b28c <ferror@plt+0x1720c>
  41b264:	mov	x0, x21
  41b268:	mov	x1, x20
  41b26c:	bl	41aef4 <ferror@plt+0x16e74>
  41b270:	cbnz	w0, 41b244 <ferror@plt+0x171c4>
  41b274:	b	41b314 <ferror@plt+0x17294>
  41b278:	mov	x0, x21
  41b27c:	mov	w1, wzr
  41b280:	mov	x2, x22
  41b284:	bl	403950 <memset@plt>
  41b288:	b	41b24c <ferror@plt+0x171cc>
  41b28c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41b290:	add	x0, x0, #0xdc8
  41b294:	bl	42bb84 <ferror@plt+0x27b04>
  41b298:	b	41b2f8 <ferror@plt+0x17278>
  41b29c:	cbz	x21, 41b2f8 <ferror@plt+0x17278>
  41b2a0:	adrp	x22, 489000 <ferror@plt+0x84f80>
  41b2a4:	adrp	x23, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  41b2a8:	ldr	w8, [x22, #3456]
  41b2ac:	ldr	x24, [x21, x19]
  41b2b0:	cbnz	w8, 41b2d0 <ferror@plt+0x17250>
  41b2b4:	ldr	w8, [x23, #20]
  41b2b8:	cbnz	w8, 41b2e4 <ferror@plt+0x17264>
  41b2bc:	mov	x0, x21
  41b2c0:	bl	41249c <ferror@plt+0xe41c>
  41b2c4:	mov	x21, x24
  41b2c8:	cbnz	x24, 41b2a8 <ferror@plt+0x17228>
  41b2cc:	b	41b2f8 <ferror@plt+0x17278>
  41b2d0:	mov	x0, x21
  41b2d4:	mov	x1, x20
  41b2d8:	bl	41aef4 <ferror@plt+0x16e74>
  41b2dc:	cbnz	w0, 41b2b4 <ferror@plt+0x17234>
  41b2e0:	b	41b314 <ferror@plt+0x17294>
  41b2e4:	mov	x0, x21
  41b2e8:	mov	w1, wzr
  41b2ec:	mov	x2, x20
  41b2f0:	bl	403950 <memset@plt>
  41b2f4:	b	41b2bc <ferror@plt+0x1723c>
  41b2f8:	ldp	x20, x19, [sp, #80]
  41b2fc:	ldp	x22, x21, [sp, #64]
  41b300:	ldp	x24, x23, [sp, #48]
  41b304:	ldp	x26, x25, [sp, #32]
  41b308:	ldr	x27, [sp, #16]
  41b30c:	ldp	x29, x30, [sp], #96
  41b310:	ret
  41b314:	bl	403b30 <abort@plt>
  41b318:	stp	x29, x30, [sp, #-32]!
  41b31c:	str	x19, [sp, #16]
  41b320:	adrp	x19, 489000 <ferror@plt+0x84f80>
  41b324:	ldr	x8, [x19, #3424]
  41b328:	mov	x29, sp
  41b32c:	cbnz	x8, 41b438 <ferror@plt+0x173b8>
  41b330:	mov	w0, #0x1e                  	// #30
  41b334:	bl	403e70 <sysconf@plt>
  41b338:	cmp	x0, #0x1ff
  41b33c:	str	x0, [x19, #3424]
  41b340:	b.ls	41b44c <ferror@plt+0x173cc>  // b.plast
  41b344:	sub	x8, x0, #0x1
  41b348:	tst	x0, x8
  41b34c:	b.ne	41b460 <ferror@plt+0x173e0>  // b.any
  41b350:	bl	41b9a0 <ferror@plt+0x17920>
  41b354:	ldr	x8, [x19, #3424]
  41b358:	adrp	x10, 489000 <ferror@plt+0x84f80>
  41b35c:	add	x10, x10, #0xd68
  41b360:	mov	w9, #0x1000                	// #4096
  41b364:	ldr	w13, [x10, #16]
  41b368:	cmp	x8, #0x1, lsl #12
  41b36c:	csel	x9, x8, x9, hi  // hi = pmore
  41b370:	mov	w11, #0x2000                	// #8192
  41b374:	cmp	x9, #0x2, lsl #12
  41b378:	adrp	x19, 489000 <ferror@plt+0x84f80>
  41b37c:	mov	w12, #0x80                  	// #128
  41b380:	csel	x8, x8, x11, hi  // hi = pmore
  41b384:	add	x19, x19, #0xd70
  41b388:	stp	x12, x8, [x10]
  41b38c:	cbz	w13, 41b3a4 <ferror@plt+0x17324>
  41b390:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b394:	add	x8, x8, #0xda8
  41b398:	str	xzr, [x8, #40]
  41b39c:	stp	xzr, xzr, [x8]
  41b3a0:	b	41b3e8 <ferror@plt+0x17368>
  41b3a4:	sub	x8, x8, #0x30
  41b3a8:	lsr	x0, x8, #7
  41b3ac:	mov	w1, #0x4                   	// #4
  41b3b0:	bl	4125f0 <ferror@plt+0xe570>
  41b3b4:	ldr	x8, [x19]
  41b3b8:	str	x0, [x19, #64]
  41b3bc:	mov	w1, #0x8                   	// #8
  41b3c0:	sub	x8, x8, #0x30
  41b3c4:	lsr	x0, x8, #7
  41b3c8:	bl	4125f0 <ferror@plt+0xe570>
  41b3cc:	ldr	x8, [x19]
  41b3d0:	str	x0, [x19, #56]
  41b3d4:	mov	w1, #0x8                   	// #8
  41b3d8:	sub	x8, x8, #0x30
  41b3dc:	lsr	x0, x8, #7
  41b3e0:	bl	4125f0 <ferror@plt+0xe570>
  41b3e4:	str	x0, [x19, #96]
  41b3e8:	add	x0, x19, #0x30
  41b3ec:	bl	42ba00 <ferror@plt+0x27980>
  41b3f0:	mov	x8, #0x700000000           	// #30064771072
  41b3f4:	add	x0, x19, #0x58
  41b3f8:	str	x8, [x19, #72]
  41b3fc:	str	wzr, [x19, #80]
  41b400:	bl	42ba00 <ferror@plt+0x27980>
  41b404:	str	wzr, [x19, #104]
  41b408:	bl	41b6d4 <ferror@plt+0x17654>
  41b40c:	ldr	x8, [x19]
  41b410:	ldp	w9, w10, [x19, #8]
  41b414:	sub	x8, x8, #0x30
  41b418:	orr	w9, w10, w9
  41b41c:	lsr	x8, x8, #3
  41b420:	cmp	w9, #0x0
  41b424:	csel	x8, x8, xzr, eq  // eq = none
  41b428:	str	x8, [x19, #40]
  41b42c:	ldr	x19, [sp, #16]
  41b430:	ldp	x29, x30, [sp], #32
  41b434:	ret
  41b438:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b43c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41b440:	add	x0, x0, #0xb9a
  41b444:	add	x1, x1, #0xb36
  41b448:	bl	41b8c8 <ferror@plt+0x17848>
  41b44c:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b450:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41b454:	add	x0, x0, #0xb9a
  41b458:	add	x1, x1, #0xbaf
  41b45c:	bl	41b8c8 <ferror@plt+0x17848>
  41b460:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b464:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41b468:	add	x0, x0, #0xb9a
  41b46c:	add	x1, x1, #0xbd3
  41b470:	bl	41b8c8 <ferror@plt+0x17848>
  41b474:	sub	sp, sp, #0x70
  41b478:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b47c:	ldr	x8, [x8, #3440]
  41b480:	mov	x9, #0x7fffff0000          	// #549755748352
  41b484:	movk	x9, #0xffd0
  41b488:	stp	x20, x19, [sp, #96]
  41b48c:	add	x8, x8, x9
  41b490:	lsr	x9, x8, #7
  41b494:	mov	x19, x0
  41b498:	stp	x29, x30, [sp, #16]
  41b49c:	str	x27, [sp, #32]
  41b4a0:	stp	x26, x25, [sp, #48]
  41b4a4:	stp	x24, x23, [sp, #64]
  41b4a8:	stp	x22, x21, [sp, #80]
  41b4ac:	add	x29, sp, #0x10
  41b4b0:	cbz	w9, 41b568 <ferror@plt+0x174e8>
  41b4b4:	adrp	x21, 489000 <ferror@plt+0x84f80>
  41b4b8:	mov	x20, xzr
  41b4bc:	ubfx	x24, x8, #7, #32
  41b4c0:	mov	x25, sp
  41b4c4:	add	x21, x21, #0xdc8
  41b4c8:	b	41b4d8 <ferror@plt+0x17458>
  41b4cc:	cmp	x27, x24
  41b4d0:	mov	x20, x27
  41b4d4:	b.eq	41b568 <ferror@plt+0x174e8>  // b.none
  41b4d8:	ldr	x8, [x19]
  41b4dc:	lsl	x9, x20, #4
  41b4e0:	add	x27, x20, #0x1
  41b4e4:	mov	x26, xzr
  41b4e8:	add	x8, x8, x9
  41b4ec:	str	x8, [sp]
  41b4f0:	ldr	x8, [x19, #8]
  41b4f4:	lsl	x22, x27, #4
  41b4f8:	add	x8, x8, x9
  41b4fc:	str	x8, [sp, #8]
  41b500:	b	41b518 <ferror@plt+0x17498>
  41b504:	mov	x0, x21
  41b508:	bl	42bb84 <ferror@plt+0x27b04>
  41b50c:	add	x26, x26, #0x1
  41b510:	cmp	x26, #0x2
  41b514:	b.eq	41b4cc <ferror@plt+0x1744c>  // b.none
  41b518:	ldr	x23, [x25, x26, lsl #3]
  41b51c:	ldr	x2, [x23, #8]
  41b520:	cmp	x2, #0x4
  41b524:	b.cc	41b538 <ferror@plt+0x174b8>  // b.lo, b.ul, b.last
  41b528:	ldr	x1, [x23]
  41b52c:	mov	w0, w20
  41b530:	bl	41b590 <ferror@plt+0x17510>
  41b534:	b	41b50c <ferror@plt+0x1748c>
  41b538:	mov	x0, x21
  41b53c:	bl	42bad4 <ferror@plt+0x27a54>
  41b540:	ldr	x8, [x23]
  41b544:	cbz	x8, 41b504 <ferror@plt+0x17484>
  41b548:	mov	x0, x23
  41b54c:	bl	41b644 <ferror@plt+0x175c4>
  41b550:	mov	x1, x0
  41b554:	mov	x0, x22
  41b558:	bl	41b020 <ferror@plt+0x16fa0>
  41b55c:	ldr	x8, [x23]
  41b560:	cbnz	x8, 41b548 <ferror@plt+0x174c8>
  41b564:	b	41b504 <ferror@plt+0x17484>
  41b568:	mov	x0, x19
  41b56c:	bl	41249c <ferror@plt+0xe41c>
  41b570:	ldp	x20, x19, [sp, #96]
  41b574:	ldp	x22, x21, [sp, #80]
  41b578:	ldp	x24, x23, [sp, #64]
  41b57c:	ldp	x26, x25, [sp, #48]
  41b580:	ldr	x27, [sp, #32]
  41b584:	ldp	x29, x30, [sp, #16]
  41b588:	add	sp, sp, #0x70
  41b58c:	ret
  41b590:	stp	x29, x30, [sp, #-48]!
  41b594:	stp	x20, x19, [sp, #32]
  41b598:	mov	w19, w0
  41b59c:	mov	x0, x1
  41b5a0:	stp	x22, x21, [sp, #16]
  41b5a4:	mov	x29, sp
  41b5a8:	mov	x21, x2
  41b5ac:	bl	41b66c <ferror@plt+0x175ec>
  41b5b0:	adrp	x22, 489000 <ferror@plt+0x84f80>
  41b5b4:	add	x22, x22, #0xda0
  41b5b8:	mov	x20, x0
  41b5bc:	mov	x0, x22
  41b5c0:	bl	42bad4 <ferror@plt+0x27a54>
  41b5c4:	ldr	x8, [x22, #8]
  41b5c8:	mov	w22, w19
  41b5cc:	mov	x9, x20
  41b5d0:	ldr	x10, [x8, w19, uxtw #3]
  41b5d4:	mov	x8, x20
  41b5d8:	cbz	x10, 41b5e4 <ferror@plt+0x17564>
  41b5dc:	ldr	x9, [x10, #8]
  41b5e0:	mov	x8, x10
  41b5e4:	ldr	x10, [x9]
  41b5e8:	ldr	x10, [x10]
  41b5ec:	str	x20, [x10, #8]
  41b5f0:	str	x20, [x8, #8]
  41b5f4:	ldr	x10, [x20]
  41b5f8:	str	x9, [x20, #8]
  41b5fc:	ldr	x9, [x10]
  41b600:	ldr	x10, [x9]
  41b604:	str	x8, [x9, #8]
  41b608:	str	x21, [x10, #8]
  41b60c:	bl	41b6d4 <ferror@plt+0x17654>
  41b610:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b614:	add	x8, x8, #0xda8
  41b618:	ldr	w1, [x8, #24]
  41b61c:	ldr	x9, [x20]
  41b620:	mov	w0, w19
  41b624:	str	x1, [x9, #8]
  41b628:	ldr	x8, [x8]
  41b62c:	str	x20, [x8, x22, lsl #3]
  41b630:	bl	41b74c <ferror@plt+0x176cc>
  41b634:	ldp	x20, x19, [sp, #32]
  41b638:	ldp	x22, x21, [sp, #16]
  41b63c:	ldp	x29, x30, [sp], #48
  41b640:	ret
  41b644:	ldr	x8, [x0]
  41b648:	mov	x9, x8
  41b64c:	ldr	x10, [x9, #8]!
  41b650:	cmp	x10, #0x0
  41b654:	csel	x8, x8, x10, eq  // eq = none
  41b658:	ldr	x10, [x8]
  41b65c:	csel	x9, x0, x9, eq  // eq = none
  41b660:	mov	x0, x8
  41b664:	str	x10, [x9]
  41b668:	ret
  41b66c:	stp	x29, x30, [sp, #-48]!
  41b670:	mov	x29, sp
  41b674:	str	x0, [x29, #24]
  41b678:	add	x0, x29, #0x18
  41b67c:	str	x21, [sp, #16]
  41b680:	stp	x20, x19, [sp, #32]
  41b684:	bl	41b644 <ferror@plt+0x175c4>
  41b688:	mov	x19, x0
  41b68c:	add	x0, x29, #0x18
  41b690:	bl	41b644 <ferror@plt+0x175c4>
  41b694:	mov	x20, x0
  41b698:	add	x0, x29, #0x18
  41b69c:	bl	41b644 <ferror@plt+0x175c4>
  41b6a0:	mov	x21, x0
  41b6a4:	add	x0, x29, #0x18
  41b6a8:	bl	41b644 <ferror@plt+0x175c4>
  41b6ac:	ldr	x8, [x29, #24]
  41b6b0:	str	x8, [x0]
  41b6b4:	str	x0, [x21]
  41b6b8:	str	x21, [x20]
  41b6bc:	str	x20, [x19]
  41b6c0:	mov	x0, x19
  41b6c4:	ldp	x20, x19, [sp, #32]
  41b6c8:	ldr	x21, [sp, #16]
  41b6cc:	ldp	x29, x30, [sp], #48
  41b6d0:	ret
  41b6d4:	sub	sp, sp, #0x20
  41b6d8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b6dc:	ldr	w9, [x8, #3516]
  41b6e0:	stp	x29, x30, [sp, #16]
  41b6e4:	add	x29, sp, #0x10
  41b6e8:	cmp	w9, #0x7
  41b6ec:	b.cc	41b738 <ferror@plt+0x176b8>  // b.lo, b.ul, b.last
  41b6f0:	mov	x0, sp
  41b6f4:	bl	40fc9c <ferror@plt+0xbc1c>
  41b6f8:	ldr	x9, [sp, #8]
  41b6fc:	mov	x11, #0xf7cf                	// #63439
  41b700:	movk	x11, #0xe353, lsl #16
  41b704:	movk	x11, #0x9ba5, lsl #32
  41b708:	ldr	w8, [sp]
  41b70c:	movk	x11, #0x20c4, lsl #48
  41b710:	smulh	x9, x9, x11
  41b714:	lsr	x11, x9, #63
  41b718:	lsr	x9, x9, #7
  41b71c:	mov	w10, #0x3e8                 	// #1000
  41b720:	adrp	x12, 489000 <ferror@plt+0x84f80>
  41b724:	add	w9, w9, w11
  41b728:	add	x12, x12, #0xdbc
  41b72c:	madd	w8, w8, w10, w9
  41b730:	stp	wzr, w8, [x12]
  41b734:	b	41b740 <ferror@plt+0x176c0>
  41b738:	add	w9, w9, #0x1
  41b73c:	str	w9, [x8, #3516]
  41b740:	ldp	x29, x30, [sp, #16]
  41b744:	add	sp, sp, #0x20
  41b748:	ret
  41b74c:	sub	sp, sp, #0x30
  41b750:	adrp	x9, 489000 <ferror@plt+0x84f80>
  41b754:	add	x9, x9, #0xd88
  41b758:	ldr	x8, [x9, #32]
  41b75c:	stp	x29, x30, [sp, #16]
  41b760:	stp	x20, x19, [sp, #32]
  41b764:	ldr	x9, [x9]
  41b768:	ldr	x10, [x8, w0, uxtw #3]
  41b76c:	mov	w19, w0
  41b770:	add	x29, sp, #0x10
  41b774:	ldr	x20, [x10, #8]
  41b778:	str	x20, [sp, #8]
  41b77c:	ldr	x13, [x20]
  41b780:	ldr	w10, [x13, #8]
  41b784:	sub	w10, w1, w10
  41b788:	cmp	x9, x10
  41b78c:	b.ls	41b798 <ferror@plt+0x17718>  // b.plast
  41b790:	mov	x20, xzr
  41b794:	b	41b84c <ferror@plt+0x177cc>
  41b798:	ldr	x12, [x20, #8]
  41b79c:	ldr	x14, [x13]
  41b7a0:	adrp	x11, 489000 <ferror@plt+0x84f80>
  41b7a4:	ldr	x10, [sp, #8]
  41b7a8:	ldr	x9, [x12]
  41b7ac:	ldr	x15, [x14, #8]
  41b7b0:	ldr	x11, [x11, #3464]
  41b7b4:	ldr	x9, [x9]
  41b7b8:	str	x15, [x9, #8]
  41b7bc:	str	x12, [x15, #8]
  41b7c0:	ldr	x15, [x14]
  41b7c4:	mov	w9, w19
  41b7c8:	str	xzr, [x14, #8]
  41b7cc:	str	xzr, [x15, #8]
  41b7d0:	str	xzr, [x13, #8]
  41b7d4:	str	xzr, [x20, #8]
  41b7d8:	ldr	x13, [x8, x9, lsl #3]
  41b7dc:	cmp	x13, x20
  41b7e0:	b.eq	41b83c <ferror@plt+0x177bc>  // b.none
  41b7e4:	ldr	x13, [x12]
  41b7e8:	mov	x10, x12
  41b7ec:	ldr	w12, [x13, #8]
  41b7f0:	sub	w12, w1, w12
  41b7f4:	cmp	x11, x12
  41b7f8:	b.hi	41b848 <ferror@plt+0x177c8>  // b.pmore
  41b7fc:	ldr	x12, [x10, #8]
  41b800:	ldr	x14, [x13]
  41b804:	ldr	x15, [x12]
  41b808:	ldr	x16, [x14, #8]
  41b80c:	ldr	x15, [x15]
  41b810:	str	x16, [x15, #8]
  41b814:	str	x12, [x16, #8]
  41b818:	ldr	x15, [x14]
  41b81c:	str	xzr, [x14, #8]
  41b820:	str	xzr, [x15, #8]
  41b824:	str	xzr, [x13, #8]
  41b828:	str	x20, [x10, #8]
  41b82c:	ldr	x13, [x8, x9, lsl #3]
  41b830:	mov	x20, x10
  41b834:	cmp	x10, x13
  41b838:	b.ne	41b7e4 <ferror@plt+0x17764>  // b.any
  41b83c:	str	x10, [sp, #8]
  41b840:	str	xzr, [x8, x9, lsl #3]
  41b844:	b	41b84c <ferror@plt+0x177cc>
  41b848:	str	x10, [sp, #8]
  41b84c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41b850:	add	x0, x0, #0xda0
  41b854:	bl	42bb84 <ferror@plt+0x27b04>
  41b858:	cbz	x20, 41b8b8 <ferror@plt+0x17838>
  41b85c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41b860:	add	w8, w19, #0x1
  41b864:	add	x0, x0, #0xdc8
  41b868:	lsl	x19, x8, #4
  41b86c:	bl	42bad4 <ferror@plt+0x27a54>
  41b870:	b	41b878 <ferror@plt+0x177f8>
  41b874:	cbz	x20, 41b8ac <ferror@plt+0x1782c>
  41b878:	str	x20, [sp, #8]
  41b87c:	mov	x8, x20
  41b880:	ldr	x20, [x20, #8]
  41b884:	str	xzr, [x8, #8]
  41b888:	cbz	x8, 41b874 <ferror@plt+0x177f4>
  41b88c:	add	x0, sp, #0x8
  41b890:	bl	41b644 <ferror@plt+0x175c4>
  41b894:	mov	x1, x0
  41b898:	mov	x0, x19
  41b89c:	bl	41b020 <ferror@plt+0x16fa0>
  41b8a0:	ldr	x8, [sp, #8]
  41b8a4:	cbnz	x8, 41b88c <ferror@plt+0x1780c>
  41b8a8:	b	41b874 <ferror@plt+0x177f4>
  41b8ac:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41b8b0:	add	x0, x0, #0xdc8
  41b8b4:	bl	42bb84 <ferror@plt+0x27b04>
  41b8b8:	ldp	x20, x19, [sp, #32]
  41b8bc:	ldp	x29, x30, [sp, #16]
  41b8c0:	add	sp, sp, #0x30
  41b8c4:	ret
  41b8c8:	sub	sp, sp, #0x140
  41b8cc:	stp	x29, x30, [sp, #256]
  41b8d0:	stp	x22, x21, [sp, #288]
  41b8d4:	add	x29, sp, #0x100
  41b8d8:	adrp	x22, 489000 <ferror@plt+0x84f80>
  41b8dc:	stp	x3, x4, [x29, #-104]
  41b8e0:	ldr	x3, [x22, #2312]
  41b8e4:	stp	x20, x19, [sp, #304]
  41b8e8:	mov	x19, x0
  41b8ec:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b8f0:	stp	x1, x2, [x29, #-120]
  41b8f4:	add	x0, x0, #0xbfe
  41b8f8:	mov	w1, #0x15                  	// #21
  41b8fc:	mov	w2, #0x1                   	// #1
  41b900:	str	x28, [sp, #272]
  41b904:	stp	x5, x6, [x29, #-88]
  41b908:	stur	x7, [x29, #-72]
  41b90c:	stp	q0, q1, [sp]
  41b910:	stp	q2, q3, [sp, #32]
  41b914:	stp	q4, q5, [sp, #64]
  41b918:	stp	q6, q7, [sp, #96]
  41b91c:	bl	403d70 <fwrite@plt>
  41b920:	bl	429f24 <ferror@plt+0x25ea4>
  41b924:	ldr	x20, [x22, #2312]
  41b928:	adrp	x8, 478000 <ferror@plt+0x73f80>
  41b92c:	add	x8, x8, #0x5bf
  41b930:	cmp	x0, #0x0
  41b934:	csel	x21, x8, x0, eq  // eq = none
  41b938:	bl	403830 <getpid@plt>
  41b93c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41b940:	sxtw	x3, w0
  41b944:	add	x1, x1, #0xc14
  41b948:	mov	x0, x20
  41b94c:	mov	x2, x21
  41b950:	bl	404040 <fprintf@plt>
  41b954:	sub	x9, x29, #0x78
  41b958:	mov	x10, sp
  41b95c:	mov	x11, #0xffffffffffffffc8    	// #-56
  41b960:	add	x8, x29, #0x40
  41b964:	movk	x11, #0xff80, lsl #32
  41b968:	add	x9, x9, #0x38
  41b96c:	add	x10, x10, #0x80
  41b970:	stp	x8, x9, [x29, #-32]
  41b974:	stp	x10, x11, [x29, #-16]
  41b978:	ldp	q0, q1, [x29, #-32]
  41b97c:	ldr	x0, [x22, #2312]
  41b980:	sub	x2, x29, #0x40
  41b984:	mov	x1, x19
  41b988:	stp	q0, q1, [x29, #-64]
  41b98c:	bl	403f50 <vfprintf@plt>
  41b990:	ldr	x1, [x22, #2312]
  41b994:	mov	w0, #0xa                   	// #10
  41b998:	bl	403710 <fputc@plt>
  41b99c:	bl	403b30 <abort@plt>
  41b9a0:	sub	sp, sp, #0x30
  41b9a4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b9a8:	add	x8, x8, #0x770
  41b9ac:	ldp	q0, q1, [x8]
  41b9b0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b9b4:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41b9b8:	add	x8, x8, #0xd78
  41b9bc:	add	x0, x0, #0xc26
  41b9c0:	stp	x29, x30, [sp, #32]
  41b9c4:	add	x29, sp, #0x20
  41b9c8:	stp	q0, q1, [x8]
  41b9cc:	bl	403f90 <getenv@plt>
  41b9d0:	cbz	x0, 41ba10 <ferror@plt+0x17990>
  41b9d4:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  41b9d8:	add	x8, x8, #0xae8
  41b9dc:	ldp	q0, q1, [x8]
  41b9e0:	mov	x1, sp
  41b9e4:	mov	w2, #0x2                   	// #2
  41b9e8:	stp	q0, q1, [sp]
  41b9ec:	bl	435cac <ferror@plt+0x31c2c>
  41b9f0:	tbz	w0, #0, 41ba00 <ferror@plt+0x17980>
  41b9f4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41b9f8:	mov	w9, #0x1                   	// #1
  41b9fc:	str	w9, [x8, #3448]
  41ba00:	tbz	w0, #1, 41ba10 <ferror@plt+0x17990>
  41ba04:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41ba08:	mov	w9, #0x1                   	// #1
  41ba0c:	str	w9, [x8, #3456]
  41ba10:	ldp	x29, x30, [sp, #32]
  41ba14:	add	sp, sp, #0x30
  41ba18:	ret
  41ba1c:	stp	x29, x30, [sp, #-64]!
  41ba20:	stp	x20, x19, [sp, #48]
  41ba24:	adrp	x20, 489000 <ferror@plt+0x84f80>
  41ba28:	add	x20, x20, #0xda8
  41ba2c:	ldr	x8, [x20, #8]
  41ba30:	stp	x22, x21, [sp, #32]
  41ba34:	mov	w21, w0
  41ba38:	stp	x24, x23, [sp, #16]
  41ba3c:	add	x0, x8, w0, uxtw #2
  41ba40:	mov	x29, sp
  41ba44:	mov	x19, x1
  41ba48:	bl	41bb5c <ferror@plt+0x17adc>
  41ba4c:	ldr	x8, [x20]
  41ba50:	ldr	x20, [x8, w21, uxtw #3]
  41ba54:	cbz	x20, 41bab8 <ferror@plt+0x17a38>
  41ba58:	ldp	x9, x10, [x20]
  41ba5c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41ba60:	mov	w12, w21
  41ba64:	add	x0, x0, #0xda0
  41ba68:	ldr	x9, [x9]
  41ba6c:	ldr	x11, [x10]
  41ba70:	ldr	x9, [x9, #8]
  41ba74:	ldr	x11, [x11]
  41ba78:	cmp	x9, x20
  41ba7c:	str	x9, [x11, #8]
  41ba80:	str	x10, [x9, #8]
  41ba84:	csel	x9, xzr, x9, eq  // eq = none
  41ba88:	str	x9, [x8, x12, lsl #3]
  41ba8c:	bl	42bb84 <ferror@plt+0x27b04>
  41ba90:	ldr	x8, [x20]
  41ba94:	ldr	x9, [x8]
  41ba98:	ldr	x10, [x9]
  41ba9c:	ldr	x11, [x10, #8]
  41baa0:	str	x11, [x19]
  41baa4:	str	xzr, [x20, #8]
  41baa8:	str	xzr, [x9, #8]
  41baac:	str	xzr, [x10, #8]
  41bab0:	str	xzr, [x8, #8]
  41bab4:	b	41bb44 <ferror@plt+0x17ac4>
  41bab8:	mov	w0, w21
  41babc:	bl	41a944 <ferror@plt+0x168c4>
  41bac0:	adrp	x20, 489000 <ferror@plt+0x84f80>
  41bac4:	add	x20, x20, #0xda0
  41bac8:	mov	x22, x0
  41bacc:	add	w8, w21, #0x1
  41bad0:	mov	x0, x20
  41bad4:	lsl	x21, x8, #4
  41bad8:	bl	42bb84 <ferror@plt+0x27b04>
  41badc:	add	x0, x20, #0x28
  41bae0:	bl	42bad4 <ferror@plt+0x27a54>
  41bae4:	mov	x0, x21
  41bae8:	bl	41ac80 <ferror@plt+0x16c00>
  41baec:	and	x22, x22, #0xffffffff
  41baf0:	mov	x20, x0
  41baf4:	cmp	x22, #0x2
  41baf8:	str	xzr, [x0, #8]
  41bafc:	b.cc	41bb28 <ferror@plt+0x17aa8>  // b.lo, b.ul, b.last
  41bb00:	sub	x23, x22, #0x1
  41bb04:	mov	x24, x20
  41bb08:	mov	x0, x21
  41bb0c:	bl	41ac80 <ferror@plt+0x16c00>
  41bb10:	str	x0, [x24]
  41bb14:	subs	x23, x23, #0x1
  41bb18:	mov	x24, x0
  41bb1c:	str	xzr, [x0, #8]
  41bb20:	b.ne	41bb08 <ferror@plt+0x17a88>  // b.any
  41bb24:	b	41bb30 <ferror@plt+0x17ab0>
  41bb28:	mov	w22, #0x1                   	// #1
  41bb2c:	mov	x0, x20
  41bb30:	str	xzr, [x0]
  41bb34:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41bb38:	add	x0, x0, #0xdc8
  41bb3c:	bl	42bb84 <ferror@plt+0x27b04>
  41bb40:	str	x22, [x19]
  41bb44:	mov	x0, x20
  41bb48:	ldp	x20, x19, [sp, #48]
  41bb4c:	ldp	x22, x21, [sp, #32]
  41bb50:	ldp	x24, x23, [sp, #16]
  41bb54:	ldp	x29, x30, [sp], #64
  41bb58:	ret
  41bb5c:	stp	x29, x30, [sp, #-32]!
  41bb60:	str	x19, [sp, #16]
  41bb64:	mov	x19, x0
  41bb68:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41bb6c:	add	x0, x0, #0xda0
  41bb70:	mov	x29, sp
  41bb74:	bl	42bbac <ferror@plt+0x27b2c>
  41bb78:	cbz	w0, 41bb84 <ferror@plt+0x17b04>
  41bb7c:	mov	w10, wzr
  41bb80:	b	41bb94 <ferror@plt+0x17b14>
  41bb84:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41bb88:	add	x0, x0, #0xda0
  41bb8c:	bl	42bad4 <ferror@plt+0x27a54>
  41bb90:	mov	w10, #0x1                   	// #1
  41bb94:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41bb98:	ldr	w9, [x8, #3512]
  41bb9c:	cbz	w10, 41bbc8 <ferror@plt+0x17b48>
  41bba0:	add	w10, w9, #0x1
  41bba4:	str	w10, [x8, #3512]
  41bba8:	tbnz	w9, #31, 41bbec <ferror@plt+0x17b6c>
  41bbac:	str	wzr, [x8, #3512]
  41bbb0:	ldr	w8, [x19]
  41bbb4:	add	w9, w8, #0x1
  41bbb8:	cmp	w9, #0x100
  41bbbc:	mov	w9, #0x100                 	// #256
  41bbc0:	csinc	w8, w9, w8, cs  // cs = hs, nlast
  41bbc4:	b	41bbe8 <ferror@plt+0x17b68>
  41bbc8:	sub	w10, w9, #0x1
  41bbcc:	cmn	w9, #0xb
  41bbd0:	str	w10, [x8, #3512]
  41bbd4:	b.gt	41bbec <ferror@plt+0x17b6c>
  41bbd8:	str	wzr, [x8, #3512]
  41bbdc:	ldr	w8, [x19]
  41bbe0:	subs	w8, w8, #0x1
  41bbe4:	csel	w8, wzr, w8, cc  // cc = lo, ul, last
  41bbe8:	str	w8, [x19]
  41bbec:	ldr	x19, [sp, #16]
  41bbf0:	ldp	x29, x30, [sp], #32
  41bbf4:	ret
  41bbf8:	stp	x29, x30, [sp, #-48]!
  41bbfc:	lsl	x8, x1, #3
  41bc00:	stp	x20, x19, [sp, #32]
  41bc04:	mov	w19, w0
  41bc08:	add	x0, x8, #0x30
  41bc0c:	stp	x22, x21, [sp, #16]
  41bc10:	mov	x29, sp
  41bc14:	mov	x20, x1
  41bc18:	bl	41bd04 <ferror@plt+0x17c84>
  41bc1c:	sub	x22, x0, #0x10
  41bc20:	mov	x1, x22
  41bc24:	mov	x21, x0
  41bc28:	bl	41bd38 <ferror@plt+0x17cb8>
  41bc2c:	cbz	x0, 41bccc <ferror@plt+0x17c4c>
  41bc30:	udiv	x8, x0, x21
  41bc34:	msub	x8, x8, x21, x0
  41bc38:	cbnz	x8, 41bcf0 <ferror@plt+0x17c70>
  41bc3c:	add	x1, x0, x21
  41bc40:	str	xzr, [x1, #-48]!
  41bc44:	sub	x9, x1, x0
  41bc48:	udiv	x8, x9, x20
  41bc4c:	msub	x9, x8, x20, x9
  41bc50:	str	wzr, [x1, #8]
  41bc54:	cbz	x9, 41bc7c <ferror@plt+0x17bfc>
  41bc58:	adrp	x10, 489000 <ferror@plt+0x84f80>
  41bc5c:	add	x10, x10, #0xd90
  41bc60:	ldr	w11, [x10, #72]
  41bc64:	ldr	w12, [x10]
  41bc68:	lsl	x13, x11, #4
  41bc6c:	add	w11, w12, w11
  41bc70:	udiv	x12, x13, x9
  41bc74:	msub	x9, x12, x9, x13
  41bc78:	str	w11, [x10, #72]
  41bc7c:	add	x9, x0, x9
  41bc80:	subs	x8, x8, #0x1
  41bc84:	str	x9, [x1]
  41bc88:	b.eq	41bcac <ferror@plt+0x17c2c>  // b.none
  41bc8c:	mov	w10, #0x1                   	// #1
  41bc90:	add	x11, x9, x20
  41bc94:	cmp	x8, w10, uxtw
  41bc98:	add	w10, w10, #0x1
  41bc9c:	str	x11, [x9]
  41bca0:	mov	x9, x11
  41bca4:	b.hi	41bc90 <ferror@plt+0x17c10>  // b.pmore
  41bca8:	b	41bcb0 <ferror@plt+0x17c30>
  41bcac:	mov	x11, x9
  41bcb0:	mov	w0, w19
  41bcb4:	str	xzr, [x11]
  41bcb8:	bl	41bd84 <ferror@plt+0x17d04>
  41bcbc:	ldp	x20, x19, [sp, #32]
  41bcc0:	ldp	x22, x21, [sp, #16]
  41bcc4:	ldp	x29, x30, [sp], #48
  41bcc8:	ret
  41bccc:	bl	403f80 <__errno_location@plt>
  41bcd0:	ldr	w0, [x0]
  41bcd4:	bl	403a90 <strerror@plt>
  41bcd8:	mov	x3, x0
  41bcdc:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41bce0:	add	x0, x0, #0xc5d
  41bce4:	mov	w1, w22
  41bce8:	mov	w2, w21
  41bcec:	bl	41b8c8 <ferror@plt+0x17848>
  41bcf0:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41bcf4:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41bcf8:	add	x0, x0, #0xb9a
  41bcfc:	add	x1, x1, #0xc8e
  41bd00:	bl	41b8c8 <ferror@plt+0x17848>
  41bd04:	stp	x29, x30, [sp, #-16]!
  41bd08:	sub	x0, x0, #0x1
  41bd0c:	mov	x29, sp
  41bd10:	bl	41bdbc <ferror@plt+0x17d3c>
  41bd14:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41bd18:	ldr	x8, [x8, #3432]
  41bd1c:	mov	w9, #0x1                   	// #1
  41bd20:	lsl	w9, w9, w0
  41bd24:	sxtw	x9, w9
  41bd28:	cmp	x8, x9
  41bd2c:	csel	x0, x9, x8, cc  // cc = lo, ul, last
  41bd30:	ldp	x29, x30, [sp], #16
  41bd34:	ret
  41bd38:	sub	sp, sp, #0x30
  41bd3c:	mov	x2, x1
  41bd40:	mov	x1, x0
  41bd44:	add	x0, sp, #0x8
  41bd48:	stp	x29, x30, [sp, #16]
  41bd4c:	stp	x20, x19, [sp, #32]
  41bd50:	add	x29, sp, #0x10
  41bd54:	str	xzr, [sp, #8]
  41bd58:	bl	4039a0 <posix_memalign@plt>
  41bd5c:	ldr	x19, [sp, #8]
  41bd60:	cbnz	x19, 41bd70 <ferror@plt+0x17cf0>
  41bd64:	mov	w20, w0
  41bd68:	bl	403f80 <__errno_location@plt>
  41bd6c:	str	w20, [x0]
  41bd70:	mov	x0, x19
  41bd74:	ldp	x20, x19, [sp, #32]
  41bd78:	ldp	x29, x30, [sp, #16]
  41bd7c:	add	sp, sp, #0x30
  41bd80:	ret
  41bd84:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41bd88:	ldr	x8, [x8, #3536]
  41bd8c:	mov	w9, w0
  41bd90:	mov	x12, x1
  41bd94:	mov	x10, x1
  41bd98:	ldr	x11, [x8, w0, uxtw #3]
  41bd9c:	cbz	x11, 41bdb0 <ferror@plt+0x17d30>
  41bda0:	ldr	x10, [x11, #24]
  41bda4:	mov	x12, x11
  41bda8:	str	x1, [x11, #24]
  41bdac:	str	x1, [x10, #16]
  41bdb0:	stp	x12, x10, [x1, #16]
  41bdb4:	str	x1, [x8, x9, lsl #3]
  41bdb8:	ret
  41bdbc:	clz	x8, x0
  41bdc0:	cmp	x0, #0x0
  41bdc4:	eor	w8, w8, #0x3f
  41bdc8:	mov	w9, #0x1                   	// #1
  41bdcc:	csinc	w0, w9, w8, eq  // eq = none
  41bdd0:	ret
  41bdd4:	stp	x29, x30, [sp, #-16]!
  41bdd8:	mov	x29, sp
  41bddc:	bl	403c80 <free@plt>
  41bde0:	ldp	x29, x30, [sp], #16
  41bde4:	ret
  41bde8:	stp	x29, x30, [sp, #-48]!
  41bdec:	stp	x20, x19, [sp, #32]
  41bdf0:	mov	x20, x0
  41bdf4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41bdf8:	add	x0, x0, #0xde8
  41bdfc:	stp	x22, x21, [sp, #16]
  41be00:	mov	x29, sp
  41be04:	mov	x19, x1
  41be08:	bl	42bad4 <ferror@plt+0x27a54>
  41be0c:	adrp	x21, 489000 <ferror@plt+0x84f80>
  41be10:	ldr	x8, [x21, #3568]
  41be14:	cbnz	x8, 41be2c <ferror@plt+0x17dac>
  41be18:	mov	w0, #0xffd                 	// #4093
  41be1c:	mov	w1, #0x8                   	// #8
  41be20:	bl	4039c0 <calloc@plt>
  41be24:	str	x0, [x21, #3568]
  41be28:	cbz	x0, 41bf20 <ferror@plt+0x17ea0>
  41be2c:	mov	x8, #0x7423                	// #29731
  41be30:	movk	x8, #0x2b11, lsl #16
  41be34:	movk	x8, #0x42cf, lsl #32
  41be38:	mov	x9, #0xf33                 	// #3891
  41be3c:	movk	x8, #0x2034, lsl #48
  41be40:	movk	x9, #0xb051, lsl #16
  41be44:	movk	x9, #0x901, lsl #32
  41be48:	umulh	x8, x20, x8
  41be4c:	movk	x9, #0x30, lsl #48
  41be50:	lsr	x8, x8, #17
  41be54:	umulh	x9, x8, x9
  41be58:	ldr	x21, [x21, #3568]
  41be5c:	sub	x10, x8, x9
  41be60:	add	x9, x9, x10, lsr #1
  41be64:	lsr	x9, x9, #11
  41be68:	mov	w10, #0xffd                 	// #4093
  41be6c:	msub	x22, x9, x10, x8
  41be70:	ldr	x8, [x21, x22, lsl #3]
  41be74:	cbnz	x8, 41be8c <ferror@plt+0x17e0c>
  41be78:	mov	w0, #0x1ff                 	// #511
  41be7c:	mov	w1, #0x10                  	// #16
  41be80:	bl	4039c0 <calloc@plt>
  41be84:	str	x0, [x21, x22, lsl #3]
  41be88:	cbz	x0, 41bf20 <ferror@plt+0x17ea0>
  41be8c:	mov	x8, #0x403                 	// #1027
  41be90:	movk	x8, #0x1008, lsl #16
  41be94:	movk	x8, #0x4020, lsl #32
  41be98:	movk	x8, #0x80, lsl #48
  41be9c:	umulh	x8, x20, x8
  41bea0:	sub	x9, x20, x8
  41bea4:	add	x8, x8, x9, lsr #1
  41bea8:	ldr	x9, [x21, x22, lsl #3]
  41beac:	lsr	x8, x8, #8
  41beb0:	sub	x8, x8, x8, lsl #9
  41beb4:	add	x8, x20, x8
  41beb8:	add	x21, x9, x8, lsl #4
  41bebc:	mov	x0, x21
  41bec0:	mov	x1, x20
  41bec4:	bl	41bf48 <ferror@plt+0x17ec8>
  41bec8:	cbz	x0, 41beec <ferror@plt+0x17e6c>
  41becc:	ldr	x8, [x21]
  41bed0:	ldr	w9, [x21, #8]
  41bed4:	add	x8, x8, x9, lsl #4
  41bed8:	cmp	x0, x8
  41bedc:	b.cs	41beec <ferror@plt+0x17e6c>  // b.hs, b.nlast
  41bee0:	ldr	x8, [x0]
  41bee4:	cmp	x8, x20
  41bee8:	b.eq	41bf00 <ferror@plt+0x17e80>  // b.none
  41beec:	ldr	x8, [x21]
  41bef0:	sub	x8, x0, x8
  41bef4:	lsr	x1, x8, #4
  41bef8:	mov	x0, x21
  41befc:	bl	41bfc8 <ferror@plt+0x17f48>
  41bf00:	stp	x20, x19, [x0]
  41bf04:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41bf08:	add	x0, x0, #0xde8
  41bf0c:	bl	42bb84 <ferror@plt+0x27b04>
  41bf10:	ldp	x20, x19, [sp, #32]
  41bf14:	ldp	x22, x21, [sp, #16]
  41bf18:	ldp	x29, x30, [sp], #48
  41bf1c:	ret
  41bf20:	bl	403f80 <__errno_location@plt>
  41bf24:	ldr	w0, [x0]
  41bf28:	bl	41bf2c <ferror@plt+0x17eac>
  41bf2c:	stp	x29, x30, [sp, #-16]!
  41bf30:	mov	x29, sp
  41bf34:	bl	403a90 <strerror@plt>
  41bf38:	mov	x1, x0
  41bf3c:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41bf40:	add	x0, x0, #0xcc7
  41bf44:	bl	41b8c8 <ferror@plt+0x17848>
  41bf48:	ldr	w9, [x0, #8]
  41bf4c:	ldr	x8, [x0]
  41bf50:	cbz	w9, 41bfa8 <ferror@plt+0x17f28>
  41bf54:	mov	w11, wzr
  41bf58:	b	41bf70 <ferror@plt+0x17ef0>
  41bf5c:	mov	x0, x10
  41bf60:	mov	w13, wzr
  41bf64:	tbz	wzr, #0, 41bfa4 <ferror@plt+0x17f24>
  41bf68:	cmp	w11, w9
  41bf6c:	b.cs	41bfb0 <ferror@plt+0x17f30>  // b.hs, b.nlast
  41bf70:	add	w10, w11, w9
  41bf74:	lsr	w13, w10, #1
  41bf78:	add	x10, x8, w13, uxtw #4
  41bf7c:	ldr	x14, [x10]
  41bf80:	cmp	x14, x1
  41bf84:	cset	w12, ne  // ne = any
  41bf88:	csinv	w12, w12, wzr, ls  // ls = plast
  41bf8c:	cbz	w12, 41bf5c <ferror@plt+0x17edc>
  41bf90:	cmp	x14, x1
  41bf94:	csel	w9, w13, w9, hi  // hi = pmore
  41bf98:	csinc	w11, w11, w13, hi  // hi = pmore
  41bf9c:	mov	w13, #0x1                   	// #1
  41bfa0:	tbnz	w13, #0, 41bf68 <ferror@plt+0x17ee8>
  41bfa4:	ret
  41bfa8:	mov	x10, x8
  41bfac:	b	41bfb8 <ferror@plt+0x17f38>
  41bfb0:	cmp	w12, #0x0
  41bfb4:	cset	w9, gt
  41bfb8:	add	x8, x10, #0x10
  41bfbc:	cmp	w9, #0x0
  41bfc0:	csel	x0, x8, x10, ne  // ne = any
  41bfc4:	ret
  41bfc8:	stp	x29, x30, [sp, #-48]!
  41bfcc:	stp	x20, x19, [sp, #32]
  41bfd0:	ldr	w8, [x0, #8]
  41bfd4:	str	x21, [sp, #16]
  41bfd8:	mov	x29, sp
  41bfdc:	cmp	w8, w1
  41bfe0:	b.cc	41c044 <ferror@plt+0x17fc4>  // b.lo, b.ul, b.last
  41bfe4:	mov	x19, x0
  41bfe8:	ldr	x0, [x0]
  41bfec:	lsl	w8, w8, #4
  41bff0:	mov	w20, w1
  41bff4:	add	w1, w8, #0x10
  41bff8:	bl	403a50 <realloc@plt>
  41bffc:	str	x0, [x19]
  41c000:	cbz	x0, 41c058 <ferror@plt+0x17fd8>
  41c004:	ldr	x8, [x19]
  41c008:	ldr	w9, [x19, #8]
  41c00c:	add	x21, x8, w20, uxtw #4
  41c010:	sub	w8, w9, w20
  41c014:	add	x0, x21, #0x10
  41c018:	lsl	x2, x8, #4
  41c01c:	mov	x1, x21
  41c020:	bl	403540 <memmove@plt>
  41c024:	ldr	w8, [x19, #8]
  41c028:	mov	x0, x21
  41c02c:	ldr	x21, [sp, #16]
  41c030:	add	w8, w8, #0x1
  41c034:	str	w8, [x19, #8]
  41c038:	ldp	x20, x19, [sp, #32]
  41c03c:	ldp	x29, x30, [sp], #48
  41c040:	ret
  41c044:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  41c048:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41c04c:	add	x0, x0, #0xb9a
  41c050:	add	x1, x1, #0xcf1
  41c054:	bl	41b8c8 <ferror@plt+0x17848>
  41c058:	bl	403f80 <__errno_location@plt>
  41c05c:	ldr	w0, [x0]
  41c060:	bl	41bf2c <ferror@plt+0x17eac>
  41c064:	stp	x29, x30, [sp, #-48]!
  41c068:	stp	x20, x19, [sp, #32]
  41c06c:	mov	x20, x0
  41c070:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41c074:	add	x0, x0, #0xde8
  41c078:	str	x21, [sp, #16]
  41c07c:	mov	x29, sp
  41c080:	mov	x19, x1
  41c084:	str	xzr, [x1]
  41c088:	bl	42bad4 <ferror@plt+0x27a54>
  41c08c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41c090:	ldr	x8, [x8, #3568]
  41c094:	cbz	x8, 41c14c <ferror@plt+0x180cc>
  41c098:	mov	x9, #0x7423                	// #29731
  41c09c:	movk	x9, #0x2b11, lsl #16
  41c0a0:	movk	x9, #0x42cf, lsl #32
  41c0a4:	mov	x10, #0xf33                 	// #3891
  41c0a8:	movk	x9, #0x2034, lsl #48
  41c0ac:	movk	x10, #0xb051, lsl #16
  41c0b0:	movk	x10, #0x901, lsl #32
  41c0b4:	umulh	x9, x20, x9
  41c0b8:	movk	x10, #0x30, lsl #48
  41c0bc:	lsr	x9, x9, #17
  41c0c0:	umulh	x10, x9, x10
  41c0c4:	sub	x11, x9, x10
  41c0c8:	add	x10, x10, x11, lsr #1
  41c0cc:	lsr	x10, x10, #11
  41c0d0:	mov	w11, #0xffd                 	// #4093
  41c0d4:	msub	x9, x10, x11, x9
  41c0d8:	ldr	x8, [x8, x9, lsl #3]
  41c0dc:	cbz	x8, 41c14c <ferror@plt+0x180cc>
  41c0e0:	mov	x9, #0x403                 	// #1027
  41c0e4:	movk	x9, #0x1008, lsl #16
  41c0e8:	movk	x9, #0x4020, lsl #32
  41c0ec:	movk	x9, #0x80, lsl #48
  41c0f0:	umulh	x9, x20, x9
  41c0f4:	sub	x10, x20, x9
  41c0f8:	add	x9, x9, x10, lsr #1
  41c0fc:	lsr	x9, x9, #8
  41c100:	sub	x9, x9, x9, lsl #9
  41c104:	add	x9, x20, x9
  41c108:	add	x21, x8, x9, lsl #4
  41c10c:	mov	x0, x21
  41c110:	mov	x1, x20
  41c114:	bl	41bf48 <ferror@plt+0x17ec8>
  41c118:	cbz	x0, 41c14c <ferror@plt+0x180cc>
  41c11c:	ldr	x8, [x21]
  41c120:	ldr	w9, [x21, #8]
  41c124:	add	x8, x8, x9, lsl #4
  41c128:	cmp	x0, x8
  41c12c:	b.cs	41c14c <ferror@plt+0x180cc>  // b.hs, b.nlast
  41c130:	ldr	x8, [x0]
  41c134:	cmp	x8, x20
  41c138:	b.ne	41c14c <ferror@plt+0x180cc>  // b.any
  41c13c:	ldr	x8, [x0, #8]
  41c140:	str	x8, [x19]
  41c144:	mov	w19, #0x1                   	// #1
  41c148:	b	41c150 <ferror@plt+0x180d0>
  41c14c:	mov	w19, wzr
  41c150:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41c154:	add	x0, x0, #0xde8
  41c158:	bl	42bb84 <ferror@plt+0x27b04>
  41c15c:	mov	w0, w19
  41c160:	ldp	x20, x19, [sp, #32]
  41c164:	ldr	x21, [sp, #16]
  41c168:	ldp	x29, x30, [sp], #48
  41c16c:	ret
  41c170:	stp	x29, x30, [sp, #-80]!
  41c174:	stp	x20, x19, [sp, #64]
  41c178:	mov	x19, x0
  41c17c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41c180:	add	x0, x0, #0xde8
  41c184:	str	x25, [sp, #16]
  41c188:	stp	x24, x23, [sp, #32]
  41c18c:	stp	x22, x21, [sp, #48]
  41c190:	mov	x29, sp
  41c194:	bl	42bad4 <ferror@plt+0x27a54>
  41c198:	adrp	x20, 489000 <ferror@plt+0x84f80>
  41c19c:	ldr	x21, [x20, #3568]
  41c1a0:	cbz	x21, 41c298 <ferror@plt+0x18218>
  41c1a4:	mov	x8, #0x7423                	// #29731
  41c1a8:	movk	x8, #0x2b11, lsl #16
  41c1ac:	movk	x8, #0x42cf, lsl #32
  41c1b0:	mov	x9, #0xf33                 	// #3891
  41c1b4:	movk	x8, #0x2034, lsl #48
  41c1b8:	movk	x9, #0xb051, lsl #16
  41c1bc:	movk	x9, #0x901, lsl #32
  41c1c0:	umulh	x8, x19, x8
  41c1c4:	movk	x9, #0x30, lsl #48
  41c1c8:	lsr	x8, x8, #17
  41c1cc:	umulh	x9, x8, x9
  41c1d0:	sub	x10, x8, x9
  41c1d4:	add	x9, x9, x10, lsr #1
  41c1d8:	lsr	x9, x9, #11
  41c1dc:	mov	w10, #0xffd                 	// #4093
  41c1e0:	msub	x22, x9, x10, x8
  41c1e4:	ldr	x25, [x21, x22, lsl #3]
  41c1e8:	cbz	x25, 41c298 <ferror@plt+0x18218>
  41c1ec:	mov	x8, #0x403                 	// #1027
  41c1f0:	movk	x8, #0x1008, lsl #16
  41c1f4:	movk	x8, #0x4020, lsl #32
  41c1f8:	movk	x8, #0x80, lsl #48
  41c1fc:	umulh	x8, x19, x8
  41c200:	sub	x9, x19, x8
  41c204:	add	x8, x8, x9, lsr #1
  41c208:	lsr	x8, x8, #8
  41c20c:	sub	x8, x8, x8, lsl #9
  41c210:	add	x24, x19, x8
  41c214:	add	x0, x25, x24, lsl #4
  41c218:	mov	x1, x19
  41c21c:	bl	41bf48 <ferror@plt+0x17ec8>
  41c220:	cbz	x0, 41c298 <ferror@plt+0x18218>
  41c224:	lsl	x23, x24, #4
  41c228:	add	x8, x25, x23
  41c22c:	ldr	x10, [x25, x23]
  41c230:	ldr	w9, [x8, #8]!
  41c234:	add	x11, x10, x9, lsl #4
  41c238:	cmp	x0, x11
  41c23c:	b.cs	41c298 <ferror@plt+0x18218>  // b.hs, b.nlast
  41c240:	ldr	x11, [x0]
  41c244:	cmp	x11, x19
  41c248:	b.ne	41c298 <ferror@plt+0x18218>  // b.any
  41c24c:	sub	x10, x0, x10
  41c250:	sub	w9, w9, #0x1
  41c254:	lsr	x10, x10, #4
  41c258:	str	w9, [x8]
  41c25c:	sub	w8, w9, w10
  41c260:	add	x1, x0, #0x10
  41c264:	lsl	x2, x8, #4
  41c268:	bl	403540 <memmove@plt>
  41c26c:	ldr	x8, [x21, x22, lsl #3]
  41c270:	add	x9, x8, x24, lsl #4
  41c274:	ldr	w9, [x9, #8]
  41c278:	cbnz	w9, 41c290 <ferror@plt+0x18210>
  41c27c:	ldr	x0, [x8, x23]
  41c280:	bl	403c80 <free@plt>
  41c284:	ldr	x8, [x20, #3568]
  41c288:	ldr	x8, [x8, x22, lsl #3]
  41c28c:	str	xzr, [x8, x23]
  41c290:	mov	w19, #0x1                   	// #1
  41c294:	b	41c29c <ferror@plt+0x1821c>
  41c298:	mov	w19, wzr
  41c29c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41c2a0:	add	x0, x0, #0xde8
  41c2a4:	bl	42bb84 <ferror@plt+0x27b04>
  41c2a8:	mov	w0, w19
  41c2ac:	ldp	x20, x19, [sp, #64]
  41c2b0:	ldp	x22, x21, [sp, #48]
  41c2b4:	ldp	x24, x23, [sp, #32]
  41c2b8:	ldr	x25, [sp, #16]
  41c2bc:	ldp	x29, x30, [sp], #80
  41c2c0:	ret
  41c2c4:	stp	x29, x30, [sp, #-16]!
  41c2c8:	mov	w0, #0x10                  	// #16
  41c2cc:	mov	x29, sp
  41c2d0:	bl	41ad14 <ferror@plt+0x16c94>
  41c2d4:	ldp	x29, x30, [sp], #16
  41c2d8:	ret
  41c2dc:	stp	x29, x30, [sp, #-16]!
  41c2e0:	mov	x1, x0
  41c2e4:	mov	w0, #0x10                  	// #16
  41c2e8:	mov	w2, #0x8                   	// #8
  41c2ec:	mov	x29, sp
  41c2f0:	bl	41b128 <ferror@plt+0x170a8>
  41c2f4:	ldp	x29, x30, [sp], #16
  41c2f8:	ret
  41c2fc:	stp	x29, x30, [sp, #-16]!
  41c300:	mov	x1, x0
  41c304:	mov	w0, #0x10                  	// #16
  41c308:	mov	x29, sp
  41c30c:	bl	41ad98 <ferror@plt+0x16d18>
  41c310:	ldp	x29, x30, [sp], #16
  41c314:	ret
  41c318:	stp	x29, x30, [sp, #-32]!
  41c31c:	mov	x2, xzr
  41c320:	str	x19, [sp, #16]
  41c324:	mov	x29, sp
  41c328:	mov	x19, x0
  41c32c:	bl	41c344 <ferror@plt+0x182c4>
  41c330:	mov	x0, x19
  41c334:	bl	41c2dc <ferror@plt+0x1825c>
  41c338:	ldr	x19, [sp, #16]
  41c33c:	ldp	x29, x30, [sp], #32
  41c340:	ret
  41c344:	stp	x29, x30, [sp, #-48]!
  41c348:	str	x21, [sp, #16]
  41c34c:	stp	x20, x19, [sp, #32]
  41c350:	mov	x29, sp
  41c354:	cbz	x0, 41c374 <ferror@plt+0x182f4>
  41c358:	mov	x19, x2
  41c35c:	mov	x20, x1
  41c360:	ldp	x0, x21, [x0]
  41c364:	mov	x1, x19
  41c368:	blr	x20
  41c36c:	mov	x0, x21
  41c370:	cbnz	x21, 41c360 <ferror@plt+0x182e0>
  41c374:	ldp	x20, x19, [sp, #32]
  41c378:	ldr	x21, [sp, #16]
  41c37c:	ldp	x29, x30, [sp], #48
  41c380:	ret
  41c384:	stp	x29, x30, [sp, #-48]!
  41c388:	stp	x20, x19, [sp, #32]
  41c38c:	mov	x19, x0
  41c390:	mov	w0, #0x10                  	// #16
  41c394:	str	x21, [sp, #16]
  41c398:	mov	x29, sp
  41c39c:	mov	x21, x1
  41c3a0:	bl	41a9a8 <ferror@plt+0x16928>
  41c3a4:	mov	x20, x0
  41c3a8:	stp	x21, xzr, [x0]
  41c3ac:	cbz	x19, 41c3c0 <ferror@plt+0x18340>
  41c3b0:	mov	x0, x19
  41c3b4:	bl	41c3d8 <ferror@plt+0x18358>
  41c3b8:	str	x20, [x0, #8]
  41c3bc:	b	41c3c4 <ferror@plt+0x18344>
  41c3c0:	mov	x19, x20
  41c3c4:	mov	x0, x19
  41c3c8:	ldp	x20, x19, [sp, #32]
  41c3cc:	ldr	x21, [sp, #16]
  41c3d0:	ldp	x29, x30, [sp], #48
  41c3d4:	ret
  41c3d8:	cbz	x0, 41c3f0 <ferror@plt+0x18370>
  41c3dc:	mov	x8, x0
  41c3e0:	ldr	x0, [x0, #8]
  41c3e4:	cbnz	x0, 41c3dc <ferror@plt+0x1835c>
  41c3e8:	mov	x0, x8
  41c3ec:	ret
  41c3f0:	mov	x0, xzr
  41c3f4:	ret
  41c3f8:	stp	x29, x30, [sp, #-32]!
  41c3fc:	stp	x20, x19, [sp, #16]
  41c400:	mov	x20, x0
  41c404:	mov	w0, #0x10                  	// #16
  41c408:	mov	x29, sp
  41c40c:	mov	x19, x1
  41c410:	bl	41a9a8 <ferror@plt+0x16928>
  41c414:	stp	x19, x20, [x0]
  41c418:	ldp	x20, x19, [sp, #16]
  41c41c:	ldp	x29, x30, [sp], #32
  41c420:	ret
  41c424:	stp	x29, x30, [sp, #-48]!
  41c428:	str	x21, [sp, #16]
  41c42c:	stp	x20, x19, [sp, #32]
  41c430:	mov	x21, x1
  41c434:	mov	x19, x0
  41c438:	mov	x29, sp
  41c43c:	tbnz	w2, #31, 41c480 <ferror@plt+0x18400>
  41c440:	mov	w20, w2
  41c444:	cbz	w2, 41c494 <ferror@plt+0x18414>
  41c448:	mov	w0, #0x10                  	// #16
  41c44c:	bl	41a9a8 <ferror@plt+0x16928>
  41c450:	str	x21, [x0]
  41c454:	cbz	x19, 41c4a8 <ferror@plt+0x18428>
  41c458:	cmp	w20, #0x1
  41c45c:	b.lt	41c4b4 <ferror@plt+0x18434>  // b.tstop
  41c460:	mov	x9, x19
  41c464:	cmp	w20, #0x2
  41c468:	mov	x8, x9
  41c46c:	b.lt	41c4b8 <ferror@plt+0x18438>  // b.tstop
  41c470:	ldr	x9, [x8, #8]
  41c474:	sub	w20, w20, #0x1
  41c478:	cbnz	x9, 41c464 <ferror@plt+0x183e4>
  41c47c:	b	41c4b8 <ferror@plt+0x18438>
  41c480:	mov	x0, x19
  41c484:	mov	x1, x21
  41c488:	bl	41c384 <ferror@plt+0x18304>
  41c48c:	mov	x19, x0
  41c490:	b	41c4c4 <ferror@plt+0x18444>
  41c494:	mov	x0, x19
  41c498:	mov	x1, x21
  41c49c:	bl	41c3f8 <ferror@plt+0x18378>
  41c4a0:	mov	x19, x0
  41c4a4:	b	41c4c4 <ferror@plt+0x18444>
  41c4a8:	str	xzr, [x0, #8]
  41c4ac:	mov	x19, x0
  41c4b0:	b	41c4c4 <ferror@plt+0x18444>
  41c4b4:	mov	x8, xzr
  41c4b8:	ldr	x9, [x8, #8]
  41c4bc:	str	x9, [x0, #8]
  41c4c0:	str	x0, [x8, #8]
  41c4c4:	mov	x0, x19
  41c4c8:	ldp	x20, x19, [sp, #32]
  41c4cc:	ldr	x21, [sp, #16]
  41c4d0:	ldp	x29, x30, [sp], #48
  41c4d4:	ret
  41c4d8:	stp	x29, x30, [sp, #-48]!
  41c4dc:	stp	x22, x21, [sp, #16]
  41c4e0:	stp	x20, x19, [sp, #32]
  41c4e4:	mov	x20, x2
  41c4e8:	mov	x21, x1
  41c4ec:	mov	x29, sp
  41c4f0:	cbz	x0, 41c51c <ferror@plt+0x1849c>
  41c4f4:	mov	x19, x0
  41c4f8:	cmp	x0, x21
  41c4fc:	b.eq	41c550 <ferror@plt+0x184d0>  // b.none
  41c500:	mov	x8, x19
  41c504:	mov	x22, x8
  41c508:	ldr	x8, [x8, #8]
  41c50c:	cbz	x8, 41c554 <ferror@plt+0x184d4>
  41c510:	cmp	x8, x21
  41c514:	b.ne	41c504 <ferror@plt+0x18484>  // b.any
  41c518:	b	41c554 <ferror@plt+0x184d4>
  41c51c:	mov	w0, #0x10                  	// #16
  41c520:	bl	41a9a8 <ferror@plt+0x16928>
  41c524:	mov	x19, x0
  41c528:	stp	x20, xzr, [x0]
  41c52c:	cbz	x21, 41c57c <ferror@plt+0x184fc>
  41c530:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41c534:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41c538:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  41c53c:	add	x0, x0, #0xb6
  41c540:	add	x1, x1, #0xdb3
  41c544:	add	x2, x2, #0x4f4
  41c548:	bl	413114 <ferror@plt+0xf094>
  41c54c:	b	41c57c <ferror@plt+0x184fc>
  41c550:	mov	x22, xzr
  41c554:	mov	w0, #0x10                  	// #16
  41c558:	bl	41a9a8 <ferror@plt+0x16928>
  41c55c:	str	x20, [x0]
  41c560:	cbz	x22, 41c574 <ferror@plt+0x184f4>
  41c564:	ldr	x8, [x22, #8]
  41c568:	str	x8, [x0, #8]
  41c56c:	str	x0, [x22, #8]
  41c570:	b	41c57c <ferror@plt+0x184fc>
  41c574:	str	x19, [x0, #8]
  41c578:	mov	x19, x0
  41c57c:	mov	x0, x19
  41c580:	ldp	x20, x19, [sp, #32]
  41c584:	ldp	x22, x21, [sp, #16]
  41c588:	ldp	x29, x30, [sp], #48
  41c58c:	ret
  41c590:	stp	x29, x30, [sp, #-32]!
  41c594:	stp	x20, x19, [sp, #16]
  41c598:	mov	x19, x0
  41c59c:	mov	x29, sp
  41c5a0:	cbz	x1, 41c5c0 <ferror@plt+0x18540>
  41c5a4:	mov	x20, x1
  41c5a8:	cbz	x19, 41c5bc <ferror@plt+0x1853c>
  41c5ac:	mov	x0, x19
  41c5b0:	bl	41c3d8 <ferror@plt+0x18358>
  41c5b4:	str	x20, [x0, #8]
  41c5b8:	b	41c5c0 <ferror@plt+0x18540>
  41c5bc:	mov	x19, x20
  41c5c0:	mov	x0, x19
  41c5c4:	ldp	x20, x19, [sp, #16]
  41c5c8:	ldp	x29, x30, [sp], #32
  41c5cc:	ret
  41c5d0:	stp	x29, x30, [sp, #-32]!
  41c5d4:	str	x19, [sp, #16]
  41c5d8:	mov	x19, x0
  41c5dc:	mov	x29, sp
  41c5e0:	cbz	x0, 41c638 <ferror@plt+0x185b8>
  41c5e4:	ldr	x8, [x19]
  41c5e8:	cmp	x8, x1
  41c5ec:	b.eq	41c620 <ferror@plt+0x185a0>  // b.none
  41c5f0:	mov	x9, x19
  41c5f4:	ldr	x0, [x9, #8]
  41c5f8:	cbz	x0, 41c638 <ferror@plt+0x185b8>
  41c5fc:	ldr	x8, [x0]
  41c600:	cmp	x8, x1
  41c604:	mov	x8, x9
  41c608:	mov	x9, x0
  41c60c:	b.ne	41c5f4 <ferror@plt+0x18574>  // b.any
  41c610:	ldr	x9, [x0, #8]
  41c614:	cbz	x8, 41c630 <ferror@plt+0x185b0>
  41c618:	str	x9, [x8, #8]
  41c61c:	b	41c634 <ferror@plt+0x185b4>
  41c620:	mov	x8, xzr
  41c624:	mov	x0, x19
  41c628:	ldr	x9, [x0, #8]
  41c62c:	cbnz	x8, 41c618 <ferror@plt+0x18598>
  41c630:	mov	x19, x9
  41c634:	bl	41c2fc <ferror@plt+0x1827c>
  41c638:	mov	x0, x19
  41c63c:	ldr	x19, [sp, #16]
  41c640:	ldp	x29, x30, [sp], #32
  41c644:	ret
  41c648:	stp	x29, x30, [sp, #-48]!
  41c64c:	stp	x22, x21, [sp, #16]
  41c650:	stp	x20, x19, [sp, #32]
  41c654:	mov	x29, sp
  41c658:	cbz	x0, 41c6a8 <ferror@plt+0x18628>
  41c65c:	mov	x19, x1
  41c660:	mov	x20, xzr
  41c664:	mov	x8, x0
  41c668:	b	41c678 <ferror@plt+0x185f8>
  41c66c:	mov	x20, x8
  41c670:	mov	x8, x21
  41c674:	cbz	x21, 41c6a8 <ferror@plt+0x18628>
  41c678:	ldp	x9, x21, [x8]
  41c67c:	cmp	x9, x19
  41c680:	b.ne	41c66c <ferror@plt+0x185ec>  // b.any
  41c684:	mov	x22, x21
  41c688:	cbz	x20, 41c694 <ferror@plt+0x18614>
  41c68c:	mov	x22, x0
  41c690:	str	x21, [x20, #8]
  41c694:	mov	x0, x8
  41c698:	bl	41c2fc <ferror@plt+0x1827c>
  41c69c:	mov	x0, x22
  41c6a0:	mov	x8, x21
  41c6a4:	cbnz	x21, 41c678 <ferror@plt+0x185f8>
  41c6a8:	ldp	x20, x19, [sp, #32]
  41c6ac:	ldp	x22, x21, [sp, #16]
  41c6b0:	ldp	x29, x30, [sp], #48
  41c6b4:	ret
  41c6b8:	stp	x29, x30, [sp, #-16]!
  41c6bc:	mov	x29, sp
  41c6c0:	bl	41c6cc <ferror@plt+0x1864c>
  41c6c4:	ldp	x29, x30, [sp], #16
  41c6c8:	ret
  41c6cc:	cbz	x0, 41c70c <ferror@plt+0x1868c>
  41c6d0:	cmp	x0, x1
  41c6d4:	b.eq	41c710 <ferror@plt+0x18690>  // b.none
  41c6d8:	mov	x10, x0
  41c6dc:	ldr	x8, [x10, #8]
  41c6e0:	cbz	x8, 41c70c <ferror@plt+0x1868c>
  41c6e4:	cmp	x8, x1
  41c6e8:	mov	x9, x10
  41c6ec:	mov	x10, x8
  41c6f0:	b.ne	41c6dc <ferror@plt+0x1865c>  // b.any
  41c6f4:	cbz	x9, 41c700 <ferror@plt+0x18680>
  41c6f8:	ldr	x10, [x8, #8]
  41c6fc:	str	x10, [x9, #8]
  41c700:	cmp	x8, x0
  41c704:	b.eq	41c720 <ferror@plt+0x186a0>  // b.none
  41c708:	str	xzr, [x8, #8]
  41c70c:	ret
  41c710:	mov	x9, xzr
  41c714:	mov	x8, x0
  41c718:	cbnz	x9, 41c6f8 <ferror@plt+0x18678>
  41c71c:	b	41c700 <ferror@plt+0x18680>
  41c720:	ldr	x0, [x0, #8]
  41c724:	str	xzr, [x8, #8]
  41c728:	ret
  41c72c:	stp	x29, x30, [sp, #-32]!
  41c730:	stp	x20, x19, [sp, #16]
  41c734:	mov	x29, sp
  41c738:	mov	x19, x1
  41c73c:	bl	41c6cc <ferror@plt+0x1864c>
  41c740:	mov	x20, x0
  41c744:	mov	w0, #0x10                  	// #16
  41c748:	mov	x1, x19
  41c74c:	bl	41ad98 <ferror@plt+0x16d18>
  41c750:	mov	x0, x20
  41c754:	ldp	x20, x19, [sp, #16]
  41c758:	ldp	x29, x30, [sp], #32
  41c75c:	ret
  41c760:	stp	x29, x30, [sp, #-16]!
  41c764:	mov	x1, xzr
  41c768:	mov	x2, xzr
  41c76c:	mov	x29, sp
  41c770:	bl	41c77c <ferror@plt+0x186fc>
  41c774:	ldp	x29, x30, [sp], #16
  41c778:	ret
  41c77c:	stp	x29, x30, [sp, #-64]!
  41c780:	stp	x24, x23, [sp, #16]
  41c784:	stp	x22, x21, [sp, #32]
  41c788:	stp	x20, x19, [sp, #48]
  41c78c:	mov	x29, sp
  41c790:	cbz	x0, 41c80c <ferror@plt+0x1878c>
  41c794:	mov	x22, x0
  41c798:	mov	w0, #0x10                  	// #16
  41c79c:	mov	x20, x2
  41c7a0:	mov	x21, x1
  41c7a4:	bl	41a9a8 <ferror@plt+0x16928>
  41c7a8:	mov	x19, x0
  41c7ac:	cbz	x21, 41c814 <ferror@plt+0x18794>
  41c7b0:	ldr	x0, [x22]
  41c7b4:	mov	x1, x20
  41c7b8:	blr	x21
  41c7bc:	str	x0, [x19]
  41c7c0:	ldr	x23, [x22, #8]
  41c7c4:	cbz	x23, 41c824 <ferror@plt+0x187a4>
  41c7c8:	mov	x24, x19
  41c7cc:	b	41c7e4 <ferror@plt+0x18764>
  41c7d0:	ldr	x8, [x23]
  41c7d4:	str	x8, [x22]
  41c7d8:	ldr	x23, [x23, #8]
  41c7dc:	mov	x24, x22
  41c7e0:	cbz	x23, 41c828 <ferror@plt+0x187a8>
  41c7e4:	mov	w0, #0x10                  	// #16
  41c7e8:	bl	41a9a8 <ferror@plt+0x16928>
  41c7ec:	mov	x22, x0
  41c7f0:	str	x0, [x24, #8]
  41c7f4:	cbz	x21, 41c7d0 <ferror@plt+0x18750>
  41c7f8:	ldr	x0, [x23]
  41c7fc:	mov	x1, x20
  41c800:	blr	x21
  41c804:	str	x0, [x22]
  41c808:	b	41c7d8 <ferror@plt+0x18758>
  41c80c:	mov	x19, xzr
  41c810:	b	41c82c <ferror@plt+0x187ac>
  41c814:	ldr	x8, [x22]
  41c818:	str	x8, [x19]
  41c81c:	ldr	x23, [x22, #8]
  41c820:	cbnz	x23, 41c7c8 <ferror@plt+0x18748>
  41c824:	mov	x22, x19
  41c828:	str	xzr, [x22, #8]
  41c82c:	mov	x0, x19
  41c830:	ldp	x20, x19, [sp, #48]
  41c834:	ldp	x22, x21, [sp, #32]
  41c838:	ldp	x24, x23, [sp, #16]
  41c83c:	ldp	x29, x30, [sp], #64
  41c840:	ret
  41c844:	cbz	x0, 41c868 <ferror@plt+0x187e8>
  41c848:	mov	x9, xzr
  41c84c:	mov	x8, x0
  41c850:	ldr	x0, [x0, #8]
  41c854:	str	x9, [x8, #8]
  41c858:	mov	x9, x8
  41c85c:	cbnz	x0, 41c84c <ferror@plt+0x187cc>
  41c860:	mov	x0, x8
  41c864:	ret
  41c868:	mov	x0, xzr
  41c86c:	ret
  41c870:	cbz	x0, 41c890 <ferror@plt+0x18810>
  41c874:	cbz	w1, 41c890 <ferror@plt+0x18810>
  41c878:	sub	w8, w1, #0x1
  41c87c:	ldr	x0, [x0, #8]
  41c880:	subs	w8, w8, #0x1
  41c884:	cset	w9, cs  // cs = hs, nlast
  41c888:	cbz	x0, 41c890 <ferror@plt+0x18810>
  41c88c:	tbnz	w9, #0, 41c87c <ferror@plt+0x187fc>
  41c890:	ret
  41c894:	cmp	x0, #0x0
  41c898:	cset	w8, ne  // ne = any
  41c89c:	cbz	x0, 41c8c4 <ferror@plt+0x18844>
  41c8a0:	cbz	w1, 41c8c4 <ferror@plt+0x18844>
  41c8a4:	sub	w9, w1, #0x1
  41c8a8:	ldr	x0, [x0, #8]
  41c8ac:	subs	w9, w9, #0x1
  41c8b0:	cset	w10, cs  // cs = hs, nlast
  41c8b4:	cmp	x0, #0x0
  41c8b8:	cset	w8, ne  // ne = any
  41c8bc:	cbz	x0, 41c8c4 <ferror@plt+0x18844>
  41c8c0:	tbnz	w10, #0, 41c8a8 <ferror@plt+0x18828>
  41c8c4:	cbz	w8, 41c8d0 <ferror@plt+0x18850>
  41c8c8:	ldr	x0, [x0]
  41c8cc:	ret
  41c8d0:	mov	x0, xzr
  41c8d4:	ret
  41c8d8:	cbz	x0, 41c8f0 <ferror@plt+0x18870>
  41c8dc:	ldr	x8, [x0]
  41c8e0:	cmp	x8, x1
  41c8e4:	b.eq	41c8f0 <ferror@plt+0x18870>  // b.none
  41c8e8:	ldr	x0, [x0, #8]
  41c8ec:	cbnz	x0, 41c8dc <ferror@plt+0x1885c>
  41c8f0:	ret
  41c8f4:	stp	x29, x30, [sp, #-48]!
  41c8f8:	stp	x20, x19, [sp, #32]
  41c8fc:	mov	x19, x0
  41c900:	str	x21, [sp, #16]
  41c904:	mov	x29, sp
  41c908:	cbz	x2, 41c944 <ferror@plt+0x188c4>
  41c90c:	cbz	x19, 41c930 <ferror@plt+0x188b0>
  41c910:	mov	x20, x2
  41c914:	mov	x21, x1
  41c918:	ldr	x0, [x19]
  41c91c:	mov	x1, x21
  41c920:	blr	x20
  41c924:	cbz	w0, 41c930 <ferror@plt+0x188b0>
  41c928:	ldr	x19, [x19, #8]
  41c92c:	cbnz	x19, 41c918 <ferror@plt+0x18898>
  41c930:	mov	x0, x19
  41c934:	ldp	x20, x19, [sp, #32]
  41c938:	ldr	x21, [sp, #16]
  41c93c:	ldp	x29, x30, [sp], #48
  41c940:	ret
  41c944:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41c948:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41c94c:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41c950:	add	x0, x0, #0xb6
  41c954:	add	x1, x1, #0xdef
  41c958:	add	x2, x2, #0xd2
  41c95c:	bl	413114 <ferror@plt+0xf094>
  41c960:	b	41c930 <ferror@plt+0x188b0>
  41c964:	cbz	x0, 41c984 <ferror@plt+0x18904>
  41c968:	mov	x8, x0
  41c96c:	mov	w0, wzr
  41c970:	cmp	x8, x1
  41c974:	b.eq	41c988 <ferror@plt+0x18908>  // b.none
  41c978:	ldr	x8, [x8, #8]
  41c97c:	add	w0, w0, #0x1
  41c980:	cbnz	x8, 41c970 <ferror@plt+0x188f0>
  41c984:	mov	w0, #0xffffffff            	// #-1
  41c988:	ret
  41c98c:	cbz	x0, 41c9b0 <ferror@plt+0x18930>
  41c990:	mov	x8, x0
  41c994:	mov	w0, wzr
  41c998:	ldr	x9, [x8]
  41c99c:	cmp	x9, x1
  41c9a0:	b.eq	41c9b4 <ferror@plt+0x18934>  // b.none
  41c9a4:	ldr	x8, [x8, #8]
  41c9a8:	add	w0, w0, #0x1
  41c9ac:	cbnz	x8, 41c998 <ferror@plt+0x18918>
  41c9b0:	mov	w0, #0xffffffff            	// #-1
  41c9b4:	ret
  41c9b8:	mov	w8, wzr
  41c9bc:	cbz	x0, 41c9cc <ferror@plt+0x1894c>
  41c9c0:	ldr	x0, [x0, #8]
  41c9c4:	add	w8, w8, #0x1
  41c9c8:	cbnz	x0, 41c9c0 <ferror@plt+0x18940>
  41c9cc:	mov	w0, w8
  41c9d0:	ret
  41c9d4:	stp	x29, x30, [sp, #-16]!
  41c9d8:	mov	x3, xzr
  41c9dc:	mov	x29, sp
  41c9e0:	bl	41c9ec <ferror@plt+0x1896c>
  41c9e4:	ldp	x29, x30, [sp], #16
  41c9e8:	ret
  41c9ec:	stp	x29, x30, [sp, #-80]!
  41c9f0:	stp	x20, x19, [sp, #64]
  41c9f4:	mov	x19, x0
  41c9f8:	stp	x26, x25, [sp, #16]
  41c9fc:	stp	x24, x23, [sp, #32]
  41ca00:	stp	x22, x21, [sp, #48]
  41ca04:	mov	x29, sp
  41ca08:	cbz	x2, 41caf4 <ferror@plt+0x18a74>
  41ca0c:	mov	x20, x1
  41ca10:	cbz	x19, 41caac <ferror@plt+0x18a2c>
  41ca14:	ldr	x1, [x19]
  41ca18:	mov	x22, x2
  41ca1c:	mov	x0, x20
  41ca20:	mov	x2, x3
  41ca24:	mov	x21, x3
  41ca28:	blr	x22
  41ca2c:	mov	x26, x19
  41ca30:	ldr	x8, [x26, #8]!
  41ca34:	cmp	w0, #0x0
  41ca38:	cset	w25, gt
  41ca3c:	cmp	w0, #0x1
  41ca40:	mov	x23, xzr
  41ca44:	mov	x24, x19
  41ca48:	b.lt	41ca88 <ferror@plt+0x18a08>  // b.tstop
  41ca4c:	cbz	x8, 41ca88 <ferror@plt+0x18a08>
  41ca50:	mov	x24, x19
  41ca54:	ldr	x1, [x8]
  41ca58:	mov	x0, x20
  41ca5c:	mov	x2, x21
  41ca60:	mov	x23, x24
  41ca64:	mov	x24, x8
  41ca68:	blr	x22
  41ca6c:	cmp	w0, #0x0
  41ca70:	cset	w25, gt
  41ca74:	cmp	w0, #0x1
  41ca78:	b.lt	41ca84 <ferror@plt+0x18a04>  // b.tstop
  41ca7c:	ldr	x8, [x24, #8]
  41ca80:	cbnz	x8, 41ca54 <ferror@plt+0x189d4>
  41ca84:	add	x26, x24, #0x8
  41ca88:	mov	w0, #0x10                  	// #16
  41ca8c:	bl	41a9a8 <ferror@plt+0x16928>
  41ca90:	str	x20, [x0]
  41ca94:	cbz	w25, 41cac0 <ferror@plt+0x18a40>
  41ca98:	ldr	x8, [x24, #8]
  41ca9c:	cbnz	x8, 41cac0 <ferror@plt+0x18a40>
  41caa0:	str	x0, [x26]
  41caa4:	str	xzr, [x0, #8]
  41caa8:	b	41cad8 <ferror@plt+0x18a58>
  41caac:	mov	w0, #0x10                  	// #16
  41cab0:	bl	41a9a8 <ferror@plt+0x16928>
  41cab4:	mov	x19, x0
  41cab8:	stp	x20, xzr, [x0]
  41cabc:	b	41cad8 <ferror@plt+0x18a58>
  41cac0:	cbz	x23, 41cad0 <ferror@plt+0x18a50>
  41cac4:	str	x0, [x23, #8]
  41cac8:	str	x24, [x0, #8]
  41cacc:	b	41cad8 <ferror@plt+0x18a58>
  41cad0:	str	x19, [x0, #8]
  41cad4:	mov	x19, x0
  41cad8:	mov	x0, x19
  41cadc:	ldp	x20, x19, [sp, #64]
  41cae0:	ldp	x22, x21, [sp, #48]
  41cae4:	ldp	x24, x23, [sp, #32]
  41cae8:	ldp	x26, x25, [sp, #16]
  41caec:	ldp	x29, x30, [sp], #80
  41caf0:	ret
  41caf4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41caf8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  41cafc:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  41cb00:	add	x0, x0, #0xb6
  41cb04:	add	x1, x1, #0xe32
  41cb08:	add	x2, x2, #0xd2
  41cb0c:	bl	413114 <ferror@plt+0xf094>
  41cb10:	b	41cad8 <ferror@plt+0x18a58>
  41cb14:	stp	x29, x30, [sp, #-16]!
  41cb18:	mov	x29, sp
  41cb1c:	bl	41c9ec <ferror@plt+0x1896c>
  41cb20:	ldp	x29, x30, [sp], #16
  41cb24:	ret
  41cb28:	stp	x29, x30, [sp, #-16]!
  41cb2c:	mov	x2, xzr
  41cb30:	mov	x29, sp
  41cb34:	bl	41cb40 <ferror@plt+0x18ac0>
  41cb38:	ldp	x29, x30, [sp], #16
  41cb3c:	ret
  41cb40:	stp	x29, x30, [sp, #-48]!
  41cb44:	stp	x22, x21, [sp, #16]
  41cb48:	stp	x20, x19, [sp, #32]
  41cb4c:	mov	x29, sp
  41cb50:	cbz	x0, 41cbc4 <ferror@plt+0x18b44>
  41cb54:	ldr	x8, [x0, #8]
  41cb58:	cbz	x8, 41cbc4 <ferror@plt+0x18b44>
  41cb5c:	ldr	x9, [x8, #8]
  41cb60:	mov	x19, x2
  41cb64:	mov	x20, x1
  41cb68:	mov	x8, x0
  41cb6c:	cbz	x9, 41cb88 <ferror@plt+0x18b08>
  41cb70:	mov	x8, x0
  41cb74:	ldr	x9, [x9, #8]
  41cb78:	cbz	x9, 41cb88 <ferror@plt+0x18b08>
  41cb7c:	ldr	x9, [x9, #8]
  41cb80:	ldr	x8, [x8, #8]
  41cb84:	cbnz	x9, 41cb74 <ferror@plt+0x18af4>
  41cb88:	ldr	x21, [x8, #8]
  41cb8c:	mov	x1, x20
  41cb90:	mov	x2, x19
  41cb94:	str	xzr, [x8, #8]
  41cb98:	bl	41cb40 <ferror@plt+0x18ac0>
  41cb9c:	mov	x22, x0
  41cba0:	mov	x0, x21
  41cba4:	mov	x1, x20
  41cba8:	mov	x2, x19
  41cbac:	bl	41cb40 <ferror@plt+0x18ac0>
  41cbb0:	mov	x1, x0
  41cbb4:	mov	x0, x22
  41cbb8:	mov	x2, x20
  41cbbc:	mov	x3, x19
  41cbc0:	bl	41cbe8 <ferror@plt+0x18b68>
  41cbc4:	ldp	x20, x19, [sp, #32]
  41cbc8:	ldp	x22, x21, [sp, #16]
  41cbcc:	ldp	x29, x30, [sp], #48
  41cbd0:	ret
  41cbd4:	stp	x29, x30, [sp, #-16]!
  41cbd8:	mov	x29, sp
  41cbdc:	bl	41cb40 <ferror@plt+0x18ac0>
  41cbe0:	ldp	x29, x30, [sp], #16
  41cbe4:	ret
  41cbe8:	sub	sp, sp, #0x50
  41cbec:	cmp	x0, #0x0
  41cbf0:	str	x23, [sp, #32]
  41cbf4:	stp	x22, x21, [sp, #48]
  41cbf8:	stp	x20, x19, [sp, #64]
  41cbfc:	mov	x22, x1
  41cc00:	mov	x19, x0
  41cc04:	cset	w9, ne  // ne = any
  41cc08:	mov	x23, sp
  41cc0c:	stp	x29, x30, [sp, #16]
  41cc10:	add	x29, sp, #0x10
  41cc14:	cbz	x1, 41cc7c <ferror@plt+0x18bfc>
  41cc18:	cbz	x19, 41cc7c <ferror@plt+0x18bfc>
  41cc1c:	mov	x20, x3
  41cc20:	mov	x21, x2
  41cc24:	mov	x23, sp
  41cc28:	ldr	x0, [x19]
  41cc2c:	ldr	x1, [x22]
  41cc30:	mov	x2, x20
  41cc34:	blr	x21
  41cc38:	cmp	w0, #0x0
  41cc3c:	b.le	41cc50 <ferror@plt+0x18bd0>
  41cc40:	str	x22, [x23, #8]
  41cc44:	ldr	x8, [x22, #8]
  41cc48:	mov	x23, x22
  41cc4c:	b	41cc64 <ferror@plt+0x18be4>
  41cc50:	str	x19, [x23, #8]
  41cc54:	ldr	x9, [x19, #8]
  41cc58:	mov	x23, x19
  41cc5c:	mov	x8, x22
  41cc60:	mov	x19, x9
  41cc64:	cmp	x19, #0x0
  41cc68:	cset	w9, ne  // ne = any
  41cc6c:	cbz	x8, 41cc80 <ferror@plt+0x18c00>
  41cc70:	mov	x22, x8
  41cc74:	cbnz	x19, 41cc28 <ferror@plt+0x18ba8>
  41cc78:	b	41cc80 <ferror@plt+0x18c00>
  41cc7c:	mov	x8, x22
  41cc80:	cmp	w9, #0x0
  41cc84:	csel	x8, x19, x8, ne  // ne = any
  41cc88:	str	x8, [x23, #8]
  41cc8c:	ldr	x0, [sp, #8]
  41cc90:	ldp	x20, x19, [sp, #64]
  41cc94:	ldp	x22, x21, [sp, #48]
  41cc98:	ldr	x23, [sp, #32]
  41cc9c:	ldp	x29, x30, [sp, #16]
  41cca0:	add	sp, sp, #0x50
  41cca4:	ret
  41cca8:	stp	x29, x30, [sp, #-16]!
  41ccac:	mov	x29, sp
  41ccb0:	bl	403b50 <access@plt>
  41ccb4:	ldp	x29, x30, [sp], #16
  41ccb8:	ret
  41ccbc:	stp	x29, x30, [sp, #-16]!
  41ccc0:	mov	x29, sp
  41ccc4:	bl	403870 <chmod@plt>
  41ccc8:	ldp	x29, x30, [sp], #16
  41cccc:	ret
  41ccd0:	stp	x29, x30, [sp, #-48]!
  41ccd4:	stp	x22, x21, [sp, #16]
  41ccd8:	stp	x20, x19, [sp, #32]
  41ccdc:	mov	w19, w2
  41cce0:	mov	w20, w1
  41cce4:	mov	x21, x0
  41cce8:	mov	x29, sp
  41ccec:	mov	x0, x21
  41ccf0:	mov	w1, w20
  41ccf4:	mov	w2, w19
  41ccf8:	bl	403880 <open@plt>
  41ccfc:	mov	w22, w0
  41cd00:	cmn	w0, #0x1
  41cd04:	b.ne	41cd18 <ferror@plt+0x18c98>  // b.any
  41cd08:	bl	403f80 <__errno_location@plt>
  41cd0c:	ldr	w8, [x0]
  41cd10:	cmp	w8, #0x4
  41cd14:	b.eq	41ccec <ferror@plt+0x18c6c>  // b.none
  41cd18:	mov	w0, w22
  41cd1c:	ldp	x20, x19, [sp, #32]
  41cd20:	ldp	x22, x21, [sp, #16]
  41cd24:	ldp	x29, x30, [sp], #48
  41cd28:	ret
  41cd2c:	stp	x29, x30, [sp, #-16]!
  41cd30:	mov	x29, sp
  41cd34:	bl	404060 <creat@plt>
  41cd38:	ldp	x29, x30, [sp], #16
  41cd3c:	ret
  41cd40:	stp	x29, x30, [sp, #-16]!
  41cd44:	mov	x29, sp
  41cd48:	bl	403d60 <rename@plt>
  41cd4c:	ldp	x29, x30, [sp], #16
  41cd50:	ret
  41cd54:	stp	x29, x30, [sp, #-16]!
  41cd58:	mov	x29, sp
  41cd5c:	bl	404020 <mkdir@plt>
  41cd60:	ldp	x29, x30, [sp], #16
  41cd64:	ret
  41cd68:	stp	x29, x30, [sp, #-16]!
  41cd6c:	mov	x29, sp
  41cd70:	bl	403c70 <chdir@plt>
  41cd74:	ldp	x29, x30, [sp], #16
  41cd78:	ret
  41cd7c:	stp	x29, x30, [sp, #-16]!
  41cd80:	mov	x29, sp
  41cd84:	bl	437328 <ferror@plt+0x332a8>
  41cd88:	ldp	x29, x30, [sp], #16
  41cd8c:	ret
  41cd90:	stp	x29, x30, [sp, #-16]!
  41cd94:	mov	x29, sp
  41cd98:	bl	437348 <ferror@plt+0x332c8>
  41cd9c:	ldp	x29, x30, [sp], #16
  41cda0:	ret
  41cda4:	stp	x29, x30, [sp, #-16]!
  41cda8:	mov	x29, sp
  41cdac:	bl	404010 <unlink@plt>
  41cdb0:	ldp	x29, x30, [sp], #16
  41cdb4:	ret
  41cdb8:	stp	x29, x30, [sp, #-16]!
  41cdbc:	mov	x29, sp
  41cdc0:	bl	403630 <remove@plt>
  41cdc4:	ldp	x29, x30, [sp], #16
  41cdc8:	ret
  41cdcc:	stp	x29, x30, [sp, #-16]!
  41cdd0:	mov	x29, sp
  41cdd4:	bl	403c20 <rmdir@plt>
  41cdd8:	ldp	x29, x30, [sp], #16
  41cddc:	ret
  41cde0:	stp	x29, x30, [sp, #-16]!
  41cde4:	mov	x29, sp
  41cde8:	bl	403850 <fopen@plt>
  41cdec:	ldp	x29, x30, [sp], #16
  41cdf0:	ret
  41cdf4:	stp	x29, x30, [sp, #-16]!
  41cdf8:	mov	x29, sp
  41cdfc:	bl	403d10 <freopen@plt>
  41ce00:	ldp	x29, x30, [sp], #16
  41ce04:	ret
  41ce08:	stp	x29, x30, [sp, #-16]!
  41ce0c:	mov	x29, sp
  41ce10:	bl	403d80 <utime@plt>
  41ce14:	ldp	x29, x30, [sp], #16
  41ce18:	ret
  41ce1c:	stp	x29, x30, [sp, #-64]!
  41ce20:	str	x23, [sp, #16]
  41ce24:	stp	x22, x21, [sp, #32]
  41ce28:	stp	x20, x19, [sp, #48]
  41ce2c:	mov	x29, sp
  41ce30:	mov	x19, x1
  41ce34:	bl	403ab0 <close@plt>
  41ce38:	cmn	w0, #0x1
  41ce3c:	b.ne	41ce50 <ferror@plt+0x18dd0>  // b.any
  41ce40:	bl	403f80 <__errno_location@plt>
  41ce44:	ldr	w21, [x0]
  41ce48:	cmp	w21, #0x4
  41ce4c:	b.ne	41ce68 <ferror@plt+0x18de8>  // b.any
  41ce50:	mov	w0, #0x1                   	// #1
  41ce54:	ldp	x20, x19, [sp, #48]
  41ce58:	ldp	x22, x21, [sp, #32]
  41ce5c:	ldr	x23, [sp, #16]
  41ce60:	ldp	x29, x30, [sp], #64
  41ce64:	ret
  41ce68:	mov	x20, x0
  41ce6c:	bl	409cc0 <ferror@plt+0x5c40>
  41ce70:	mov	w22, w0
  41ce74:	mov	w0, w21
  41ce78:	bl	409cfc <ferror@plt+0x5c7c>
  41ce7c:	mov	w23, w0
  41ce80:	mov	w0, w21
  41ce84:	bl	41d518 <ferror@plt+0x19498>
  41ce88:	mov	x3, x0
  41ce8c:	mov	x0, x19
  41ce90:	mov	w1, w22
  41ce94:	mov	w2, w23
  41ce98:	bl	4097a4 <ferror@plt+0x5724>
  41ce9c:	mov	w0, wzr
  41cea0:	str	w21, [x20]
  41cea4:	b	41ce54 <ferror@plt+0x18dd4>
  41cea8:	stp	x29, x30, [sp, #-48]!
  41ceac:	str	x21, [sp, #16]
  41ceb0:	stp	x20, x19, [sp, #32]
  41ceb4:	mov	x29, sp
  41ceb8:	cbz	x0, 41cee4 <ferror@plt+0x18e64>
  41cebc:	mov	x19, x0
  41cec0:	bl	403590 <strlen@plt>
  41cec4:	add	x21, x0, #0x1
  41cec8:	mov	x0, x21
  41cecc:	bl	412328 <ferror@plt+0xe2a8>
  41ced0:	mov	x1, x19
  41ced4:	mov	x2, x21
  41ced8:	mov	x20, x0
  41cedc:	bl	403520 <memcpy@plt>
  41cee0:	b	41cee8 <ferror@plt+0x18e68>
  41cee4:	mov	x20, xzr
  41cee8:	mov	x0, x20
  41ceec:	ldp	x20, x19, [sp, #32]
  41cef0:	ldr	x21, [sp, #16]
  41cef4:	ldp	x29, x30, [sp], #48
  41cef8:	ret
  41cefc:	stp	x29, x30, [sp, #-48]!
  41cf00:	str	x21, [sp, #16]
  41cf04:	stp	x20, x19, [sp, #32]
  41cf08:	mov	x29, sp
  41cf0c:	cbz	x0, 41cf34 <ferror@plt+0x18eb4>
  41cf10:	mov	w21, w1
  41cf14:	mov	x19, x0
  41cf18:	mov	x0, x21
  41cf1c:	bl	412328 <ferror@plt+0xe2a8>
  41cf20:	mov	x1, x19
  41cf24:	mov	x2, x21
  41cf28:	mov	x20, x0
  41cf2c:	bl	403520 <memcpy@plt>
  41cf30:	b	41cf38 <ferror@plt+0x18eb8>
  41cf34:	mov	x20, xzr
  41cf38:	mov	x0, x20
  41cf3c:	ldp	x20, x19, [sp, #32]
  41cf40:	ldr	x21, [sp, #16]
  41cf44:	ldp	x29, x30, [sp], #48
  41cf48:	ret
  41cf4c:	cbz	x0, 41cf84 <ferror@plt+0x18f04>
  41cf50:	stp	x29, x30, [sp, #-32]!
  41cf54:	stp	x20, x19, [sp, #16]
  41cf58:	mov	x20, x0
  41cf5c:	add	x0, x1, #0x1
  41cf60:	mov	x29, sp
  41cf64:	mov	x19, x1
  41cf68:	bl	412328 <ferror@plt+0xe2a8>
  41cf6c:	mov	x1, x20
  41cf70:	mov	x2, x19
  41cf74:	bl	403f10 <strncpy@plt>
  41cf78:	strb	wzr, [x0, x19]
  41cf7c:	ldp	x20, x19, [sp, #16]
  41cf80:	ldp	x29, x30, [sp], #32
  41cf84:	ret
  41cf88:	stp	x29, x30, [sp, #-48]!
  41cf8c:	stp	x20, x19, [sp, #32]
  41cf90:	mov	x20, x0
  41cf94:	add	x0, x0, #0x1
  41cf98:	str	x21, [sp, #16]
  41cf9c:	mov	x29, sp
  41cfa0:	mov	w19, w1
  41cfa4:	bl	412328 <ferror@plt+0xe2a8>
  41cfa8:	mov	w1, w19
  41cfac:	mov	x2, x20
  41cfb0:	mov	x21, x0
  41cfb4:	bl	403950 <memset@plt>
  41cfb8:	strb	wzr, [x21, x20]
  41cfbc:	mov	x0, x21
  41cfc0:	ldp	x20, x19, [sp, #32]
  41cfc4:	ldr	x21, [sp, #16]
  41cfc8:	ldp	x29, x30, [sp], #48
  41cfcc:	ret
  41cfd0:	stp	x29, x30, [sp, #-16]!
  41cfd4:	mov	x29, sp
  41cfd8:	cbz	x0, 41cfec <ferror@plt+0x18f6c>
  41cfdc:	cbz	x1, 41d008 <ferror@plt+0x18f88>
  41cfe0:	bl	4037f0 <stpcpy@plt>
  41cfe4:	ldp	x29, x30, [sp], #16
  41cfe8:	ret
  41cfec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41cff0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41cff4:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41cff8:	add	x0, x0, #0xb6
  41cffc:	add	x1, x1, #0x120
  41d000:	add	x2, x2, #0x148
  41d004:	b	41d020 <ferror@plt+0x18fa0>
  41d008:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d00c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d010:	adrp	x2, 439000 <ferror@plt+0x34f80>
  41d014:	add	x0, x0, #0xb6
  41d018:	add	x1, x1, #0x120
  41d01c:	add	x2, x2, #0x83a
  41d020:	bl	413114 <ferror@plt+0xf094>
  41d024:	mov	x0, xzr
  41d028:	ldp	x29, x30, [sp], #16
  41d02c:	ret
  41d030:	sub	sp, sp, #0x40
  41d034:	stp	x29, x30, [sp, #48]
  41d038:	add	x29, sp, #0x30
  41d03c:	stur	xzr, [x29, #-8]
  41d040:	ldp	q1, q0, [x1]
  41d044:	mov	x8, x0
  41d048:	sub	x0, x29, #0x8
  41d04c:	mov	x2, sp
  41d050:	mov	x1, x8
  41d054:	stp	q1, q0, [sp]
  41d058:	bl	42b40c <ferror@plt+0x2738c>
  41d05c:	ldur	x0, [x29, #-8]
  41d060:	ldp	x29, x30, [sp, #48]
  41d064:	add	sp, sp, #0x40
  41d068:	ret
  41d06c:	sub	sp, sp, #0x120
  41d070:	stp	x29, x30, [sp, #256]
  41d074:	add	x29, sp, #0x100
  41d078:	mov	x8, #0xffffffffffffffc8    	// #-56
  41d07c:	mov	x9, sp
  41d080:	sub	x10, x29, #0x78
  41d084:	movk	x8, #0xff80, lsl #32
  41d088:	add	x11, x29, #0x20
  41d08c:	add	x9, x9, #0x80
  41d090:	add	x10, x10, #0x38
  41d094:	stp	x9, x8, [x29, #-16]
  41d098:	stp	x11, x10, [x29, #-32]
  41d09c:	stp	x1, x2, [x29, #-120]
  41d0a0:	stp	x3, x4, [x29, #-104]
  41d0a4:	stp	x5, x6, [x29, #-88]
  41d0a8:	stur	x7, [x29, #-72]
  41d0ac:	stp	q0, q1, [sp]
  41d0b0:	ldp	q0, q1, [x29, #-32]
  41d0b4:	sub	x1, x29, #0x40
  41d0b8:	str	x28, [sp, #272]
  41d0bc:	stp	q2, q3, [sp, #32]
  41d0c0:	stp	q4, q5, [sp, #64]
  41d0c4:	stp	q6, q7, [sp, #96]
  41d0c8:	stp	q0, q1, [x29, #-64]
  41d0cc:	bl	41d030 <ferror@plt+0x18fb0>
  41d0d0:	ldr	x28, [sp, #272]
  41d0d4:	ldp	x29, x30, [sp, #256]
  41d0d8:	add	sp, sp, #0x120
  41d0dc:	ret
  41d0e0:	sub	sp, sp, #0x110
  41d0e4:	stp	x29, x30, [sp, #224]
  41d0e8:	add	x29, sp, #0xe0
  41d0ec:	stp	x28, x21, [sp, #240]
  41d0f0:	stp	x20, x19, [sp, #256]
  41d0f4:	stp	x1, x2, [x29, #-88]
  41d0f8:	stp	x3, x4, [x29, #-72]
  41d0fc:	stp	x5, x6, [x29, #-56]
  41d100:	stur	x7, [x29, #-40]
  41d104:	stp	q0, q1, [sp]
  41d108:	stp	q2, q3, [sp, #32]
  41d10c:	stp	q4, q5, [sp, #64]
  41d110:	stp	q6, q7, [sp, #96]
  41d114:	cbz	x0, 41d1c0 <ferror@plt+0x19140>
  41d118:	mov	x19, x0
  41d11c:	bl	403590 <strlen@plt>
  41d120:	sub	x10, x29, #0x58
  41d124:	mov	x11, sp
  41d128:	mov	x12, #0xffffffffffffffc8    	// #-56
  41d12c:	add	x20, x0, #0x1
  41d130:	add	x9, x29, #0x30
  41d134:	movk	x12, #0xff80, lsl #32
  41d138:	mov	x8, #0xffffffffffffffc8    	// #-56
  41d13c:	add	x10, x10, #0x38
  41d140:	add	x11, x11, #0x80
  41d144:	stp	x9, x10, [x29, #-32]
  41d148:	stp	x11, x12, [x29, #-16]
  41d14c:	tbz	w8, #31, 41d160 <ferror@plt+0x190e0>
  41d150:	add	w9, w8, #0x8
  41d154:	cmp	w9, #0x0
  41d158:	stur	w9, [x29, #-8]
  41d15c:	b.le	41d1c8 <ferror@plt+0x19148>
  41d160:	ldur	x8, [x29, #-32]
  41d164:	add	x9, x8, #0x8
  41d168:	stur	x9, [x29, #-32]
  41d16c:	ldr	x0, [x8]
  41d170:	cbz	x0, 41d1d8 <ferror@plt+0x19158>
  41d174:	ldur	x21, [x29, #-24]
  41d178:	b	41d190 <ferror@plt+0x19110>
  41d17c:	ldur	x8, [x29, #-32]
  41d180:	add	x9, x8, #0x8
  41d184:	stur	x9, [x29, #-32]
  41d188:	ldr	x0, [x8]
  41d18c:	cbz	x0, 41d1d8 <ferror@plt+0x19158>
  41d190:	bl	403590 <strlen@plt>
  41d194:	ldursw	x8, [x29, #-8]
  41d198:	add	x20, x0, x20
  41d19c:	tbz	w8, #31, 41d17c <ferror@plt+0x190fc>
  41d1a0:	add	w9, w8, #0x8
  41d1a4:	cmp	w9, #0x0
  41d1a8:	stur	w9, [x29, #-8]
  41d1ac:	b.gt	41d17c <ferror@plt+0x190fc>
  41d1b0:	add	x8, x21, x8
  41d1b4:	ldr	x0, [x8]
  41d1b8:	cbnz	x0, 41d190 <ferror@plt+0x19110>
  41d1bc:	b	41d1d8 <ferror@plt+0x19158>
  41d1c0:	mov	x20, xzr
  41d1c4:	b	41d21c <ferror@plt+0x1919c>
  41d1c8:	ldur	x9, [x29, #-24]
  41d1cc:	add	x8, x9, x8
  41d1d0:	ldr	x0, [x8]
  41d1d4:	cbnz	x0, 41d174 <ferror@plt+0x190f4>
  41d1d8:	mov	x0, x20
  41d1dc:	bl	412328 <ferror@plt+0xe2a8>
  41d1e0:	mov	x1, x19
  41d1e4:	mov	x20, x0
  41d1e8:	bl	41cfd0 <ferror@plt+0x18f50>
  41d1ec:	sub	x10, x29, #0x58
  41d1f0:	mov	x11, sp
  41d1f4:	mov	x12, #0xffffffffffffffc8    	// #-56
  41d1f8:	add	x9, x29, #0x30
  41d1fc:	movk	x12, #0xff80, lsl #32
  41d200:	mov	x8, #0xffffffffffffffc8    	// #-56
  41d204:	add	x10, x10, #0x38
  41d208:	add	x11, x11, #0x80
  41d20c:	stp	x9, x10, [x29, #-32]
  41d210:	stp	x11, x12, [x29, #-16]
  41d214:	tbz	w8, #31, 41d258 <ferror@plt+0x191d8>
  41d218:	b	41d234 <ferror@plt+0x191b4>
  41d21c:	mov	x0, x20
  41d220:	ldp	x20, x19, [sp, #256]
  41d224:	ldp	x28, x21, [sp, #240]
  41d228:	ldp	x29, x30, [sp, #224]
  41d22c:	add	sp, sp, #0x110
  41d230:	ret
  41d234:	add	w9, w8, #0x8
  41d238:	cmp	w9, #0x0
  41d23c:	stur	w9, [x29, #-8]
  41d240:	b.gt	41d258 <ferror@plt+0x191d8>
  41d244:	ldur	x9, [x29, #-24]
  41d248:	add	x8, x9, x8
  41d24c:	ldr	x1, [x8]
  41d250:	cbnz	x1, 41d26c <ferror@plt+0x191ec>
  41d254:	b	41d21c <ferror@plt+0x1919c>
  41d258:	ldur	x8, [x29, #-32]
  41d25c:	add	x9, x8, #0x8
  41d260:	stur	x9, [x29, #-32]
  41d264:	ldr	x1, [x8]
  41d268:	cbz	x1, 41d21c <ferror@plt+0x1919c>
  41d26c:	bl	41cfd0 <ferror@plt+0x18f50>
  41d270:	ldursw	x8, [x29, #-8]
  41d274:	tbz	w8, #31, 41d258 <ferror@plt+0x191d8>
  41d278:	b	41d234 <ferror@plt+0x191b4>
  41d27c:	sub	sp, sp, #0x40
  41d280:	str	d8, [sp, #16]
  41d284:	stp	x29, x30, [sp, #24]
  41d288:	str	x21, [sp, #40]
  41d28c:	stp	x20, x19, [sp, #48]
  41d290:	add	x29, sp, #0x10
  41d294:	cbz	x0, 41d320 <ferror@plt+0x192a0>
  41d298:	mov	x19, x1
  41d29c:	add	x1, sp, #0x8
  41d2a0:	mov	x20, x0
  41d2a4:	stp	xzr, xzr, [sp]
  41d2a8:	bl	403600 <strtod@plt>
  41d2ac:	ldr	x21, [sp, #8]
  41d2b0:	mov	v8.16b, v0.16b
  41d2b4:	fmov	d0, xzr
  41d2b8:	cbz	x21, 41d2d0 <ferror@plt+0x19250>
  41d2bc:	ldrb	w8, [x21]
  41d2c0:	cbz	w8, 41d2d0 <ferror@plt+0x19250>
  41d2c4:	mov	x1, sp
  41d2c8:	mov	x0, x20
  41d2cc:	bl	41d344 <ferror@plt+0x192c4>
  41d2d0:	cbz	x21, 41d2f8 <ferror@plt+0x19278>
  41d2d4:	ldrb	w8, [x21]
  41d2d8:	cbz	w8, 41d2f8 <ferror@plt+0x19278>
  41d2dc:	ldr	x8, [sp]
  41d2e0:	cmp	x21, x8
  41d2e4:	b.cs	41d2f8 <ferror@plt+0x19278>  // b.hs, b.nlast
  41d2e8:	cbz	x19, 41d2f0 <ferror@plt+0x19270>
  41d2ec:	str	x8, [x19]
  41d2f0:	mov	v8.16b, v0.16b
  41d2f4:	b	41d304 <ferror@plt+0x19284>
  41d2f8:	cbz	x19, 41d304 <ferror@plt+0x19284>
  41d2fc:	ldr	x8, [sp, #8]
  41d300:	str	x8, [x19]
  41d304:	mov	v0.16b, v8.16b
  41d308:	ldp	x20, x19, [sp, #48]
  41d30c:	ldr	x21, [sp, #40]
  41d310:	ldp	x29, x30, [sp, #24]
  41d314:	ldr	d8, [sp, #16]
  41d318:	add	sp, sp, #0x40
  41d31c:	ret
  41d320:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d324:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d328:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41d32c:	add	x0, x0, #0xb6
  41d330:	add	x1, x1, #0x155
  41d334:	add	x2, x2, #0x17f
  41d338:	bl	413114 <ferror@plt+0xf094>
  41d33c:	fmov	d8, xzr
  41d340:	b	41d304 <ferror@plt+0x19284>
  41d344:	stp	x29, x30, [sp, #-32]!
  41d348:	stp	x20, x19, [sp, #16]
  41d34c:	mov	x29, sp
  41d350:	cbz	x0, 41d384 <ferror@plt+0x19304>
  41d354:	mov	x19, x1
  41d358:	mov	x20, x0
  41d35c:	bl	403f80 <__errno_location@plt>
  41d360:	str	wzr, [x0]
  41d364:	bl	41d3a8 <ferror@plt+0x19328>
  41d368:	mov	x2, x0
  41d36c:	mov	x0, x20
  41d370:	mov	x1, x19
  41d374:	bl	403920 <strtod_l@plt>
  41d378:	ldp	x20, x19, [sp, #16]
  41d37c:	ldp	x29, x30, [sp], #32
  41d380:	ret
  41d384:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d388:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d38c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41d390:	add	x0, x0, #0xb6
  41d394:	add	x1, x1, #0x18c
  41d398:	add	x2, x2, #0x17f
  41d39c:	bl	413114 <ferror@plt+0xf094>
  41d3a0:	fmov	d0, xzr
  41d3a4:	b	41d378 <ferror@plt+0x192f8>
  41d3a8:	stp	x29, x30, [sp, #-32]!
  41d3ac:	str	x19, [sp, #16]
  41d3b0:	dmb	ish
  41d3b4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  41d3b8:	ldr	x8, [x8, #3576]
  41d3bc:	adrp	x19, 489000 <ferror@plt+0x84f80>
  41d3c0:	mov	x29, sp
  41d3c4:	cbnz	x8, 41d400 <ferror@plt+0x19380>
  41d3c8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41d3cc:	add	x0, x0, #0xdf8
  41d3d0:	bl	42453c <ferror@plt+0x204bc>
  41d3d4:	cbz	w0, 41d400 <ferror@plt+0x19380>
  41d3d8:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  41d3dc:	add	x1, x1, #0x231
  41d3e0:	mov	w0, #0x1fbf                	// #8127
  41d3e4:	mov	x2, xzr
  41d3e8:	bl	404030 <newlocale@plt>
  41d3ec:	str	x0, [x19, #3584]
  41d3f0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  41d3f4:	add	x0, x0, #0xdf8
  41d3f8:	mov	w1, #0x1                   	// #1
  41d3fc:	bl	4245e4 <ferror@plt+0x20564>
  41d400:	ldr	x0, [x19, #3584]
  41d404:	ldr	x19, [sp, #16]
  41d408:	ldp	x29, x30, [sp], #32
  41d40c:	ret
  41d410:	stp	x29, x30, [sp, #-16]!
  41d414:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41d418:	add	x2, x2, #0x1bc
  41d41c:	mov	x29, sp
  41d420:	bl	41d42c <ferror@plt+0x193ac>
  41d424:	ldp	x29, x30, [sp], #16
  41d428:	ret
  41d42c:	str	d8, [sp, #-64]!
  41d430:	stp	x29, x30, [sp, #16]
  41d434:	stp	x22, x21, [sp, #32]
  41d438:	stp	x20, x19, [sp, #48]
  41d43c:	mov	x29, sp
  41d440:	mov	v8.16b, v0.16b
  41d444:	mov	x19, x2
  41d448:	mov	w20, w1
  41d44c:	mov	x21, x0
  41d450:	bl	41d3a8 <ferror@plt+0x19328>
  41d454:	bl	403c00 <uselocale@plt>
  41d458:	mov	x22, x0
  41d45c:	sxtw	x1, w20
  41d460:	mov	x0, x21
  41d464:	mov	x2, x19
  41d468:	mov	v0.16b, v8.16b
  41d46c:	bl	4037e0 <snprintf@plt>
  41d470:	mov	x0, x22
  41d474:	bl	403c00 <uselocale@plt>
  41d478:	mov	x0, x21
  41d47c:	ldp	x20, x19, [sp, #48]
  41d480:	ldp	x22, x21, [sp, #32]
  41d484:	ldp	x29, x30, [sp, #16]
  41d488:	ldr	d8, [sp], #64
  41d48c:	ret
  41d490:	stp	x29, x30, [sp, #-48]!
  41d494:	str	x21, [sp, #16]
  41d498:	stp	x20, x19, [sp, #32]
  41d49c:	mov	x29, sp
  41d4a0:	mov	w19, w2
  41d4a4:	mov	x20, x1
  41d4a8:	mov	x21, x0
  41d4ac:	bl	41d3a8 <ferror@plt+0x19328>
  41d4b0:	mov	x3, x0
  41d4b4:	mov	x0, x21
  41d4b8:	mov	x1, x20
  41d4bc:	mov	w2, w19
  41d4c0:	bl	4037c0 <strtoull_l@plt>
  41d4c4:	ldp	x20, x19, [sp, #32]
  41d4c8:	ldr	x21, [sp, #16]
  41d4cc:	ldp	x29, x30, [sp], #48
  41d4d0:	ret
  41d4d4:	stp	x29, x30, [sp, #-48]!
  41d4d8:	str	x21, [sp, #16]
  41d4dc:	stp	x20, x19, [sp, #32]
  41d4e0:	mov	x29, sp
  41d4e4:	mov	w19, w2
  41d4e8:	mov	x20, x1
  41d4ec:	mov	x21, x0
  41d4f0:	bl	41d3a8 <ferror@plt+0x19328>
  41d4f4:	mov	x3, x0
  41d4f8:	mov	x0, x21
  41d4fc:	mov	x1, x20
  41d500:	mov	w2, w19
  41d504:	bl	4035e0 <strtoll_l@plt>
  41d508:	ldp	x20, x19, [sp, #32]
  41d50c:	ldr	x21, [sp, #16]
  41d510:	ldp	x29, x30, [sp], #48
  41d514:	ret
  41d518:	sub	sp, sp, #0x80
  41d51c:	stp	x29, x30, [sp, #64]
  41d520:	str	x23, [sp, #80]
  41d524:	stp	x22, x21, [sp, #96]
  41d528:	stp	x20, x19, [sp, #112]
  41d52c:	add	x29, sp, #0x40
  41d530:	mov	w20, w0
  41d534:	bl	403f80 <__errno_location@plt>
  41d538:	ldr	w23, [x0]
  41d53c:	mov	x19, x0
  41d540:	mov	w0, w20
  41d544:	bl	403a90 <strerror@plt>
  41d548:	mov	x21, x0
  41d54c:	mov	x0, xzr
  41d550:	bl	430650 <ferror@plt+0x2c5d0>
  41d554:	cbz	w0, 41d5ac <ferror@plt+0x1952c>
  41d558:	mov	x22, xzr
  41d55c:	cbnz	x21, 41d578 <ferror@plt+0x194f8>
  41d560:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d564:	add	x1, x1, #0x1c2
  41d568:	mov	x0, sp
  41d56c:	mov	w2, w20
  41d570:	mov	x21, sp
  41d574:	bl	4036b0 <sprintf@plt>
  41d578:	mov	x0, x21
  41d57c:	bl	418020 <ferror@plt+0x13fa0>
  41d580:	mov	x20, x0
  41d584:	mov	x0, x22
  41d588:	bl	41249c <ferror@plt+0xe41c>
  41d58c:	str	w23, [x19]
  41d590:	mov	x0, x20
  41d594:	ldp	x20, x19, [sp, #112]
  41d598:	ldp	x22, x21, [sp, #96]
  41d59c:	ldr	x23, [sp, #80]
  41d5a0:	ldp	x29, x30, [sp, #64]
  41d5a4:	add	sp, sp, #0x80
  41d5a8:	ret
  41d5ac:	mov	x1, #0xffffffffffffffff    	// #-1
  41d5b0:	mov	x0, x21
  41d5b4:	mov	x2, xzr
  41d5b8:	mov	x3, xzr
  41d5bc:	mov	x4, xzr
  41d5c0:	bl	43191c <ferror@plt+0x2d89c>
  41d5c4:	mov	x22, x0
  41d5c8:	mov	x21, x0
  41d5cc:	cbnz	x21, 41d578 <ferror@plt+0x194f8>
  41d5d0:	b	41d560 <ferror@plt+0x194e0>
  41d5d4:	stp	x29, x30, [sp, #-48]!
  41d5d8:	str	x21, [sp, #16]
  41d5dc:	stp	x20, x19, [sp, #32]
  41d5e0:	mov	x29, sp
  41d5e4:	mov	w19, w0
  41d5e8:	bl	403f20 <strsignal@plt>
  41d5ec:	mov	x20, x0
  41d5f0:	mov	x0, xzr
  41d5f4:	bl	430650 <ferror@plt+0x2c5d0>
  41d5f8:	cbz	w0, 41d644 <ferror@plt+0x195c4>
  41d5fc:	mov	x21, xzr
  41d600:	cbnz	x20, 41d61c <ferror@plt+0x1959c>
  41d604:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  41d608:	add	x0, x0, #0x1d5
  41d60c:	mov	w1, w19
  41d610:	bl	41d06c <ferror@plt+0x18fec>
  41d614:	mov	x21, x0
  41d618:	mov	x20, x0
  41d61c:	mov	x0, x20
  41d620:	bl	418020 <ferror@plt+0x13fa0>
  41d624:	mov	x19, x0
  41d628:	mov	x0, x21
  41d62c:	bl	41249c <ferror@plt+0xe41c>
  41d630:	mov	x0, x19
  41d634:	ldp	x20, x19, [sp, #32]
  41d638:	ldr	x21, [sp, #16]
  41d63c:	ldp	x29, x30, [sp], #48
  41d640:	ret
  41d644:	mov	x1, #0xffffffffffffffff    	// #-1
  41d648:	mov	x0, x20
  41d64c:	mov	x2, xzr
  41d650:	mov	x3, xzr
  41d654:	mov	x4, xzr
  41d658:	bl	43191c <ferror@plt+0x2d89c>
  41d65c:	mov	x21, x0
  41d660:	mov	x20, x0
  41d664:	cbnz	x20, 41d61c <ferror@plt+0x1959c>
  41d668:	b	41d604 <ferror@plt+0x19584>
  41d66c:	stp	x29, x30, [sp, #-16]!
  41d670:	mov	x29, sp
  41d674:	cbz	x0, 41d6f0 <ferror@plt+0x19670>
  41d678:	cbz	x1, 41d70c <ferror@plt+0x1968c>
  41d67c:	cbz	x2, 41d6b8 <ferror@plt+0x19638>
  41d680:	subs	x9, x2, #0x1
  41d684:	b.eq	41d6d8 <ferror@plt+0x19658>  // b.none
  41d688:	add	x10, x1, #0x1
  41d68c:	add	x11, x0, #0x1
  41d690:	mov	x8, x10
  41d694:	ldurb	w10, [x10, #-1]
  41d698:	mov	x0, x11
  41d69c:	sturb	w10, [x11, #-1]
  41d6a0:	cbz	w10, 41d6c0 <ferror@plt+0x19640>
  41d6a4:	subs	x9, x9, #0x1
  41d6a8:	add	x10, x8, #0x1
  41d6ac:	add	x11, x0, #0x1
  41d6b0:	b.ne	41d690 <ferror@plt+0x19610>  // b.any
  41d6b4:	b	41d6c0 <ferror@plt+0x19640>
  41d6b8:	mov	x9, xzr
  41d6bc:	mov	x8, x1
  41d6c0:	cbnz	x9, 41d6e0 <ferror@plt+0x19660>
  41d6c4:	cbz	x2, 41d6cc <ferror@plt+0x1964c>
  41d6c8:	strb	wzr, [x0]
  41d6cc:	ldrb	w9, [x8], #1
  41d6d0:	cbnz	w9, 41d6cc <ferror@plt+0x1964c>
  41d6d4:	b	41d6e0 <ferror@plt+0x19660>
  41d6d8:	mov	x8, x1
  41d6dc:	cbz	x9, 41d6c4 <ferror@plt+0x19644>
  41d6e0:	mvn	x9, x1
  41d6e4:	add	x0, x8, x9
  41d6e8:	ldp	x29, x30, [sp], #16
  41d6ec:	ret
  41d6f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d6f4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d6f8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41d6fc:	add	x0, x0, #0xb6
  41d700:	add	x1, x1, #0x1e9
  41d704:	add	x2, x2, #0x148
  41d708:	b	41d724 <ferror@plt+0x196a4>
  41d70c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d710:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d714:	adrp	x2, 439000 <ferror@plt+0x34f80>
  41d718:	add	x0, x0, #0xb6
  41d71c:	add	x1, x1, #0x1e9
  41d720:	add	x2, x2, #0x83a
  41d724:	bl	413114 <ferror@plt+0xf094>
  41d728:	mov	x0, xzr
  41d72c:	ldp	x29, x30, [sp], #16
  41d730:	ret
  41d734:	stp	x29, x30, [sp, #-32]!
  41d738:	str	x19, [sp, #16]
  41d73c:	mov	x29, sp
  41d740:	cbz	x0, 41d7f8 <ferror@plt+0x19778>
  41d744:	cbz	x1, 41d814 <ferror@plt+0x19794>
  41d748:	ldrb	w10, [x0]
  41d74c:	mov	x8, x0
  41d750:	cmp	w10, #0x0
  41d754:	cset	w9, eq  // eq = none
  41d758:	cbz	x2, 41d78c <ferror@plt+0x1970c>
  41d75c:	mov	x8, x0
  41d760:	cbz	w10, 41d78c <ferror@plt+0x1970c>
  41d764:	mov	x8, x0
  41d768:	mov	x10, x2
  41d76c:	ldrb	w11, [x8, #1]!
  41d770:	mvn	w9, w9
  41d774:	and	x9, x9, #0x1
  41d778:	sub	x10, x10, x9
  41d77c:	cmp	w11, #0x0
  41d780:	cset	w9, eq  // eq = none
  41d784:	cbz	x10, 41d78c <ferror@plt+0x1970c>
  41d788:	cbnz	w11, 41d76c <ferror@plt+0x196ec>
  41d78c:	sub	x19, x8, x0
  41d790:	subs	x9, x2, x19
  41d794:	b.eq	41d7cc <ferror@plt+0x1974c>  // b.none
  41d798:	ldrb	w11, [x1]
  41d79c:	cbz	w11, 41d7dc <ferror@plt+0x1975c>
  41d7a0:	mov	x10, x1
  41d7a4:	b	41d7b4 <ferror@plt+0x19734>
  41d7a8:	strb	w11, [x8], #1
  41d7ac:	ldrb	w11, [x10, #1]!
  41d7b0:	cbz	w11, 41d7e0 <ferror@plt+0x19760>
  41d7b4:	subs	x9, x9, #0x1
  41d7b8:	b.ne	41d7a8 <ferror@plt+0x19728>  // b.any
  41d7bc:	mov	w9, #0x1                   	// #1
  41d7c0:	ldrb	w11, [x10, #1]!
  41d7c4:	cbnz	w11, 41d7b4 <ferror@plt+0x19734>
  41d7c8:	b	41d7e0 <ferror@plt+0x19760>
  41d7cc:	mov	x0, x1
  41d7d0:	bl	403590 <strlen@plt>
  41d7d4:	add	x0, x0, x19
  41d7d8:	b	41d7ec <ferror@plt+0x1976c>
  41d7dc:	mov	x10, x1
  41d7e0:	strb	wzr, [x8]
  41d7e4:	sub	x8, x19, x1
  41d7e8:	add	x0, x8, x10
  41d7ec:	ldr	x19, [sp, #16]
  41d7f0:	ldp	x29, x30, [sp], #32
  41d7f4:	ret
  41d7f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d7fc:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d800:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41d804:	add	x0, x0, #0xb6
  41d808:	add	x1, x1, #0x218
  41d80c:	add	x2, x2, #0x148
  41d810:	b	41d82c <ferror@plt+0x197ac>
  41d814:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d818:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d81c:	adrp	x2, 439000 <ferror@plt+0x34f80>
  41d820:	add	x0, x0, #0xb6
  41d824:	add	x1, x1, #0x218
  41d828:	add	x2, x2, #0x83a
  41d82c:	bl	413114 <ferror@plt+0xf094>
  41d830:	mov	x0, xzr
  41d834:	b	41d7ec <ferror@plt+0x1976c>
  41d838:	stp	x29, x30, [sp, #-32]!
  41d83c:	stp	x20, x19, [sp, #16]
  41d840:	mov	x19, x0
  41d844:	mov	x29, sp
  41d848:	cbz	x0, 41d89c <ferror@plt+0x1981c>
  41d84c:	tbz	x1, #63, 41d85c <ferror@plt+0x197dc>
  41d850:	mov	x0, x19
  41d854:	bl	403590 <strlen@plt>
  41d858:	mov	x1, x0
  41d85c:	mov	x0, x19
  41d860:	bl	41cf4c <ferror@plt+0x18ecc>
  41d864:	ldrb	w8, [x0]
  41d868:	mov	x19, x0
  41d86c:	cbz	w8, 41d88c <ferror@plt+0x1980c>
  41d870:	add	x20, x19, #0x1
  41d874:	mov	w0, w8
  41d878:	bl	41d8bc <ferror@plt+0x1983c>
  41d87c:	ldrb	w8, [x20]
  41d880:	sturb	w0, [x20, #-1]
  41d884:	add	x20, x20, #0x1
  41d888:	cbnz	w8, 41d874 <ferror@plt+0x197f4>
  41d88c:	mov	x0, x19
  41d890:	ldp	x20, x19, [sp, #16]
  41d894:	ldp	x29, x30, [sp], #32
  41d898:	ret
  41d89c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d8a0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d8a4:	adrp	x2, 437000 <ferror@plt+0x32f80>
  41d8a8:	add	x0, x0, #0xb6
  41d8ac:	add	x1, x1, #0x247
  41d8b0:	add	x2, x2, #0xef6
  41d8b4:	bl	413114 <ferror@plt+0xf094>
  41d8b8:	b	41d88c <ferror@plt+0x1980c>
  41d8bc:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41d8c0:	and	x8, x0, #0xff
  41d8c4:	add	x9, x9, #0xf20
  41d8c8:	ldrh	w8, [x9, x8, lsl #1]
  41d8cc:	add	w9, w0, #0x20
  41d8d0:	tst	w8, #0x200
  41d8d4:	csel	w0, w0, w9, eq  // eq = none
  41d8d8:	ret
  41d8dc:	stp	x29, x30, [sp, #-32]!
  41d8e0:	stp	x20, x19, [sp, #16]
  41d8e4:	mov	x19, x0
  41d8e8:	mov	x29, sp
  41d8ec:	cbz	x0, 41d940 <ferror@plt+0x198c0>
  41d8f0:	tbz	x1, #63, 41d900 <ferror@plt+0x19880>
  41d8f4:	mov	x0, x19
  41d8f8:	bl	403590 <strlen@plt>
  41d8fc:	mov	x1, x0
  41d900:	mov	x0, x19
  41d904:	bl	41cf4c <ferror@plt+0x18ecc>
  41d908:	ldrb	w8, [x0]
  41d90c:	mov	x19, x0
  41d910:	cbz	w8, 41d930 <ferror@plt+0x198b0>
  41d914:	add	x20, x19, #0x1
  41d918:	mov	w0, w8
  41d91c:	bl	41d960 <ferror@plt+0x198e0>
  41d920:	ldrb	w8, [x20]
  41d924:	sturb	w0, [x20, #-1]
  41d928:	add	x20, x20, #0x1
  41d92c:	cbnz	w8, 41d918 <ferror@plt+0x19898>
  41d930:	mov	x0, x19
  41d934:	ldp	x20, x19, [sp, #16]
  41d938:	ldp	x29, x30, [sp], #32
  41d93c:	ret
  41d940:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d944:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d948:	adrp	x2, 437000 <ferror@plt+0x32f80>
  41d94c:	add	x0, x0, #0xb6
  41d950:	add	x1, x1, #0x275
  41d954:	add	x2, x2, #0xef6
  41d958:	bl	413114 <ferror@plt+0xf094>
  41d95c:	b	41d930 <ferror@plt+0x198b0>
  41d960:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41d964:	and	x8, x0, #0xff
  41d968:	add	x9, x9, #0xf20
  41d96c:	ldrh	w8, [x9, x8, lsl #1]
  41d970:	sub	w9, w0, #0x20
  41d974:	tst	w8, #0x20
  41d978:	csel	w0, w0, w9, eq  // eq = none
  41d97c:	ret
  41d980:	stp	x29, x30, [sp, #-48]!
  41d984:	stp	x20, x19, [sp, #32]
  41d988:	mov	x19, x0
  41d98c:	stp	x22, x21, [sp, #16]
  41d990:	mov	x29, sp
  41d994:	cbz	x0, 41d9dc <ferror@plt+0x1995c>
  41d998:	ldrb	w22, [x19]
  41d99c:	cbz	w22, 41d9f8 <ferror@plt+0x19978>
  41d9a0:	bl	403bf0 <__ctype_b_loc@plt>
  41d9a4:	mov	x20, x0
  41d9a8:	add	x21, x19, #0x1
  41d9ac:	b	41d9b8 <ferror@plt+0x19938>
  41d9b0:	ldrb	w22, [x21], #1
  41d9b4:	cbz	w22, 41d9f8 <ferror@plt+0x19978>
  41d9b8:	ldr	x8, [x20]
  41d9bc:	and	x22, x22, #0xff
  41d9c0:	ldrh	w8, [x8, x22, lsl #1]
  41d9c4:	tbz	w8, #8, 41d9b0 <ferror@plt+0x19930>
  41d9c8:	bl	4037d0 <__ctype_tolower_loc@plt>
  41d9cc:	ldr	x8, [x0]
  41d9d0:	ldr	w8, [x8, x22, lsl #2]
  41d9d4:	sturb	w8, [x21, #-1]
  41d9d8:	b	41d9b0 <ferror@plt+0x19930>
  41d9dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41d9e0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41d9e4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41d9e8:	add	x0, x0, #0xb6
  41d9ec:	add	x1, x1, #0x2a1
  41d9f0:	add	x2, x2, #0x560
  41d9f4:	bl	413114 <ferror@plt+0xf094>
  41d9f8:	mov	x0, x19
  41d9fc:	ldp	x20, x19, [sp, #32]
  41da00:	ldp	x22, x21, [sp, #16]
  41da04:	ldp	x29, x30, [sp], #48
  41da08:	ret
  41da0c:	stp	x29, x30, [sp, #-48]!
  41da10:	stp	x20, x19, [sp, #32]
  41da14:	mov	x19, x0
  41da18:	stp	x22, x21, [sp, #16]
  41da1c:	mov	x29, sp
  41da20:	cbz	x0, 41da68 <ferror@plt+0x199e8>
  41da24:	ldrb	w22, [x19]
  41da28:	cbz	w22, 41da84 <ferror@plt+0x19a04>
  41da2c:	bl	403bf0 <__ctype_b_loc@plt>
  41da30:	mov	x20, x0
  41da34:	add	x21, x19, #0x1
  41da38:	b	41da44 <ferror@plt+0x199c4>
  41da3c:	ldrb	w22, [x21], #1
  41da40:	cbz	w22, 41da84 <ferror@plt+0x19a04>
  41da44:	ldr	x8, [x20]
  41da48:	and	x22, x22, #0xff
  41da4c:	ldrh	w8, [x8, x22, lsl #1]
  41da50:	tbz	w8, #9, 41da3c <ferror@plt+0x199bc>
  41da54:	bl	403a60 <__ctype_toupper_loc@plt>
  41da58:	ldr	x8, [x0]
  41da5c:	ldr	w8, [x8, x22, lsl #2]
  41da60:	sturb	w8, [x21, #-1]
  41da64:	b	41da3c <ferror@plt+0x199bc>
  41da68:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41da6c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41da70:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41da74:	add	x0, x0, #0xb6
  41da78:	add	x1, x1, #0x2bb
  41da7c:	add	x2, x2, #0x560
  41da80:	bl	413114 <ferror@plt+0xf094>
  41da84:	mov	x0, x19
  41da88:	ldp	x20, x19, [sp, #32]
  41da8c:	ldp	x22, x21, [sp, #16]
  41da90:	ldp	x29, x30, [sp], #48
  41da94:	ret
  41da98:	stp	x29, x30, [sp, #-32]!
  41da9c:	str	x19, [sp, #16]
  41daa0:	mov	x19, x0
  41daa4:	mov	x29, sp
  41daa8:	cbz	x0, 41dafc <ferror@plt+0x19a7c>
  41daac:	ldrb	w8, [x19]
  41dab0:	cbz	w8, 41daec <ferror@plt+0x19a6c>
  41dab4:	mov	x0, x19
  41dab8:	bl	403590 <strlen@plt>
  41dabc:	add	x8, x19, x0
  41dac0:	sub	x8, x8, #0x1
  41dac4:	cmp	x8, x19
  41dac8:	b.ls	41daec <ferror@plt+0x19a6c>  // b.plast
  41dacc:	add	x9, x19, #0x1
  41dad0:	ldrb	w10, [x8]
  41dad4:	ldurb	w11, [x9, #-1]
  41dad8:	sturb	w10, [x9, #-1]
  41dadc:	strb	w11, [x8], #-1
  41dae0:	cmp	x9, x8
  41dae4:	add	x9, x9, #0x1
  41dae8:	b.cc	41dad0 <ferror@plt+0x19a50>  // b.lo, b.ul, b.last
  41daec:	mov	x0, x19
  41daf0:	ldr	x19, [sp, #16]
  41daf4:	ldp	x29, x30, [sp], #32
  41daf8:	ret
  41dafc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41db00:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41db04:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41db08:	add	x0, x0, #0xb6
  41db0c:	add	x1, x1, #0x2d3
  41db10:	add	x2, x2, #0x560
  41db14:	bl	413114 <ferror@plt+0xf094>
  41db18:	b	41daec <ferror@plt+0x19a6c>
  41db1c:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41db20:	and	x8, x0, #0xff
  41db24:	add	x9, x9, #0xf20
  41db28:	ldrh	w8, [x9, x8, lsl #1]
  41db2c:	and	w9, w0, #0xff
  41db30:	sub	w9, w9, #0x30
  41db34:	tst	w8, #0x8
  41db38:	csinv	w0, w9, wzr, ne  // ne = any
  41db3c:	ret
  41db40:	sub	w8, w0, #0x41
  41db44:	and	w8, w8, #0xff
  41db48:	cmp	w8, #0x5
  41db4c:	and	w8, w0, #0xff
  41db50:	b.hi	41db5c <ferror@plt+0x19adc>  // b.pmore
  41db54:	sub	w0, w8, #0x37
  41db58:	ret
  41db5c:	sub	w9, w0, #0x61
  41db60:	and	w9, w9, #0xff
  41db64:	cmp	w9, #0x5
  41db68:	b.hi	41db74 <ferror@plt+0x19af4>  // b.pmore
  41db6c:	sub	w0, w8, #0x57
  41db70:	ret
  41db74:	stp	x29, x30, [sp, #-16]!
  41db78:	mov	x29, sp
  41db7c:	bl	41db1c <ferror@plt+0x19a9c>
  41db80:	ldp	x29, x30, [sp], #16
  41db84:	ret
  41db88:	stp	x29, x30, [sp, #-16]!
  41db8c:	mov	x29, sp
  41db90:	cbz	x0, 41dc00 <ferror@plt+0x19b80>
  41db94:	cbz	x1, 41dc1c <ferror@plt+0x19b9c>
  41db98:	ldrb	w8, [x0]
  41db9c:	cbz	w8, 41dbec <ferror@plt+0x19b6c>
  41dba0:	add	x9, x0, #0x1
  41dba4:	ldrb	w10, [x1]
  41dba8:	cbz	w10, 41dbec <ferror@plt+0x19b6c>
  41dbac:	ldrb	w12, [x1]
  41dbb0:	sub	w10, w8, #0x41
  41dbb4:	and	w10, w10, #0xff
  41dbb8:	add	w11, w8, #0x20
  41dbbc:	cmp	w10, #0x1a
  41dbc0:	sub	w10, w12, #0x41
  41dbc4:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  41dbc8:	add	w11, w12, #0x20
  41dbcc:	cmp	w10, #0x1a
  41dbd0:	and	w8, w8, #0xff
  41dbd4:	csel	w10, w11, w12, cc  // cc = lo, ul, last
  41dbd8:	subs	w0, w8, w10, uxtb
  41dbdc:	b.ne	41dbf8 <ferror@plt+0x19b78>  // b.any
  41dbe0:	ldrb	w8, [x9], #1
  41dbe4:	add	x1, x1, #0x1
  41dbe8:	cbnz	w8, 41dba4 <ferror@plt+0x19b24>
  41dbec:	ldrb	w9, [x1]
  41dbf0:	and	w8, w8, #0xff
  41dbf4:	sub	w0, w8, w9
  41dbf8:	ldp	x29, x30, [sp], #16
  41dbfc:	ret
  41dc00:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dc04:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dc08:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dc0c:	add	x0, x0, #0xb6
  41dc10:	add	x1, x1, #0x2f0
  41dc14:	add	x2, x2, #0xb32
  41dc18:	b	41dc34 <ferror@plt+0x19bb4>
  41dc1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dc20:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dc24:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dc28:	add	x0, x0, #0xb6
  41dc2c:	add	x1, x1, #0x2f0
  41dc30:	add	x2, x2, #0xb41
  41dc34:	bl	413114 <ferror@plt+0xf094>
  41dc38:	mov	w0, wzr
  41dc3c:	ldp	x29, x30, [sp], #16
  41dc40:	ret
  41dc44:	stp	x29, x30, [sp, #-16]!
  41dc48:	mov	x29, sp
  41dc4c:	cbz	x0, 41dcc0 <ferror@plt+0x19c40>
  41dc50:	cbz	x1, 41dcdc <ferror@plt+0x19c5c>
  41dc54:	cbz	x2, 41dca4 <ferror@plt+0x19c24>
  41dc58:	ldrb	w8, [x0]
  41dc5c:	cbz	w8, 41dcac <ferror@plt+0x19c2c>
  41dc60:	ldrb	w9, [x1]
  41dc64:	cbz	w9, 41dcac <ferror@plt+0x19c2c>
  41dc68:	sub	w10, w8, #0x41
  41dc6c:	add	w11, w8, #0x20
  41dc70:	sub	w12, w9, #0x41
  41dc74:	cmp	w10, #0x1a
  41dc78:	add	w13, w9, #0x20
  41dc7c:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  41dc80:	cmp	w12, #0x1a
  41dc84:	and	w8, w8, #0xff
  41dc88:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  41dc8c:	subs	w8, w8, w9, uxtb
  41dc90:	b.ne	41dcb4 <ferror@plt+0x19c34>  // b.any
  41dc94:	subs	x2, x2, #0x1
  41dc98:	add	x0, x0, #0x1
  41dc9c:	add	x1, x1, #0x1
  41dca0:	b.ne	41dc58 <ferror@plt+0x19bd8>  // b.any
  41dca4:	mov	w8, wzr
  41dca8:	b	41dcb4 <ferror@plt+0x19c34>
  41dcac:	ldrb	w9, [x1]
  41dcb0:	sub	w8, w8, w9
  41dcb4:	mov	w0, w8
  41dcb8:	ldp	x29, x30, [sp], #16
  41dcbc:	ret
  41dcc0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dcc4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dcc8:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dccc:	add	x0, x0, #0xb6
  41dcd0:	add	x1, x1, #0x326
  41dcd4:	add	x2, x2, #0xb32
  41dcd8:	b	41dcf4 <ferror@plt+0x19c74>
  41dcdc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dce0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dce4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dce8:	add	x0, x0, #0xb6
  41dcec:	add	x1, x1, #0x326
  41dcf0:	add	x2, x2, #0xb41
  41dcf4:	bl	413114 <ferror@plt+0xf094>
  41dcf8:	mov	w8, wzr
  41dcfc:	b	41dcb4 <ferror@plt+0x19c34>
  41dd00:	stp	x29, x30, [sp, #-16]!
  41dd04:	mov	x29, sp
  41dd08:	cbz	x0, 41dd1c <ferror@plt+0x19c9c>
  41dd0c:	cbz	x1, 41dd38 <ferror@plt+0x19cb8>
  41dd10:	bl	403a20 <strcasecmp@plt>
  41dd14:	ldp	x29, x30, [sp], #16
  41dd18:	ret
  41dd1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dd20:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dd24:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dd28:	add	x0, x0, #0xb6
  41dd2c:	add	x1, x1, #0x364
  41dd30:	add	x2, x2, #0xb32
  41dd34:	b	41dd50 <ferror@plt+0x19cd0>
  41dd38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dd3c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dd40:	adrp	x2, 476000 <ferror@plt+0x71f80>
  41dd44:	add	x0, x0, #0xb6
  41dd48:	add	x1, x1, #0x364
  41dd4c:	add	x2, x2, #0xb41
  41dd50:	bl	413114 <ferror@plt+0xf094>
  41dd54:	mov	w0, wzr
  41dd58:	ldp	x29, x30, [sp], #16
  41dd5c:	ret
  41dd60:	stp	x29, x30, [sp, #-16]!
  41dd64:	mov	w2, w2
  41dd68:	mov	x29, sp
  41dd6c:	bl	403ce0 <strncasecmp@plt>
  41dd70:	ldp	x29, x30, [sp], #16
  41dd74:	ret
  41dd78:	stp	x29, x30, [sp, #-48]!
  41dd7c:	stp	x20, x19, [sp, #32]
  41dd80:	mov	x19, x0
  41dd84:	stp	x22, x21, [sp, #16]
  41dd88:	mov	x29, sp
  41dd8c:	cbz	x0, 41ddd4 <ferror@plt+0x19d54>
  41dd90:	ldrb	w8, [x19]
  41dd94:	adrp	x9, 43e000 <ferror@plt+0x39f80>
  41dd98:	add	x9, x9, #0x3c7
  41dd9c:	cmp	x1, #0x0
  41dda0:	csel	x21, x9, x1, eq  // eq = none
  41dda4:	cbz	w8, 41ddf0 <ferror@plt+0x19d70>
  41dda8:	mov	w20, w2
  41ddac:	add	x22, x19, #0x1
  41ddb0:	b	41ddbc <ferror@plt+0x19d3c>
  41ddb4:	ldrb	w8, [x22], #1
  41ddb8:	cbz	w8, 41ddf0 <ferror@plt+0x19d70>
  41ddbc:	and	w1, w8, #0xff
  41ddc0:	mov	x0, x21
  41ddc4:	bl	403d30 <strchr@plt>
  41ddc8:	cbz	x0, 41ddb4 <ferror@plt+0x19d34>
  41ddcc:	sturb	w20, [x22, #-1]
  41ddd0:	b	41ddb4 <ferror@plt+0x19d34>
  41ddd4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ddd8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dddc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41dde0:	add	x0, x0, #0xb6
  41dde4:	add	x1, x1, #0x394
  41dde8:	add	x2, x2, #0x560
  41ddec:	bl	413114 <ferror@plt+0xf094>
  41ddf0:	mov	x0, x19
  41ddf4:	ldp	x20, x19, [sp, #32]
  41ddf8:	ldp	x22, x21, [sp, #16]
  41ddfc:	ldp	x29, x30, [sp], #48
  41de00:	ret
  41de04:	stp	x29, x30, [sp, #-48]!
  41de08:	stp	x20, x19, [sp, #32]
  41de0c:	mov	x19, x0
  41de10:	stp	x22, x21, [sp, #16]
  41de14:	mov	x29, sp
  41de18:	cbz	x0, 41de58 <ferror@plt+0x19dd8>
  41de1c:	mov	x21, x1
  41de20:	cbz	x1, 41de78 <ferror@plt+0x19df8>
  41de24:	ldrb	w8, [x19]
  41de28:	cbz	w8, 41de98 <ferror@plt+0x19e18>
  41de2c:	mov	w20, w2
  41de30:	add	x22, x19, #0x1
  41de34:	b	41de40 <ferror@plt+0x19dc0>
  41de38:	ldrb	w8, [x22], #1
  41de3c:	cbz	w8, 41de98 <ferror@plt+0x19e18>
  41de40:	and	w1, w8, #0xff
  41de44:	mov	x0, x21
  41de48:	bl	403d30 <strchr@plt>
  41de4c:	cbnz	x0, 41de38 <ferror@plt+0x19db8>
  41de50:	sturb	w20, [x22, #-1]
  41de54:	b	41de38 <ferror@plt+0x19db8>
  41de58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41de5c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41de60:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41de64:	add	x0, x0, #0xb6
  41de68:	add	x1, x1, #0x3cf
  41de6c:	add	x2, x2, #0x560
  41de70:	bl	413114 <ferror@plt+0xf094>
  41de74:	b	41de98 <ferror@plt+0x19e18>
  41de78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41de7c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41de80:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41de84:	add	x0, x0, #0xb6
  41de88:	add	x1, x1, #0x3cf
  41de8c:	add	x2, x2, #0x400
  41de90:	bl	413114 <ferror@plt+0xf094>
  41de94:	mov	x19, xzr
  41de98:	mov	x0, x19
  41de9c:	ldp	x20, x19, [sp, #32]
  41dea0:	ldp	x22, x21, [sp, #16]
  41dea4:	ldp	x29, x30, [sp], #48
  41dea8:	ret
  41deac:	stp	x29, x30, [sp, #-48]!
  41deb0:	str	x21, [sp, #16]
  41deb4:	stp	x20, x19, [sp, #32]
  41deb8:	mov	x29, sp
  41debc:	cbz	x0, 41dfd4 <ferror@plt+0x19f54>
  41dec0:	mov	x20, x0
  41dec4:	bl	403590 <strlen@plt>
  41dec8:	add	x0, x0, #0x1
  41decc:	bl	412328 <ferror@plt+0xe2a8>
  41ded0:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  41ded4:	mov	x19, x0
  41ded8:	add	x8, x8, #0xe80
  41dedc:	mov	w9, #0x8                   	// #8
  41dee0:	mov	w10, #0xc                   	// #12
  41dee4:	mov	w11, #0xa                   	// #10
  41dee8:	mov	w12, #0xd                   	// #13
  41deec:	mov	w13, #0x9                   	// #9
  41def0:	mov	w14, #0xb                   	// #11
  41def4:	mov	x21, x0
  41def8:	b	41df0c <ferror@plt+0x19e8c>
  41defc:	add	x15, x20, x15
  41df00:	sub	x15, x15, #0x1
  41df04:	add	x21, x21, #0x1
  41df08:	add	x20, x15, #0x1
  41df0c:	ldrb	w15, [x20]
  41df10:	cmp	w15, #0x5c
  41df14:	b.eq	41df28 <ferror@plt+0x19ea8>  // b.none
  41df18:	cbz	w15, 41dfbc <ferror@plt+0x19f3c>
  41df1c:	strb	w15, [x21]
  41df20:	mov	x15, x20
  41df24:	b	41df04 <ferror@plt+0x19e84>
  41df28:	mov	x15, x20
  41df2c:	ldrb	w16, [x15, #1]!
  41df30:	cmp	w16, #0x76
  41df34:	b.hi	41df80 <ferror@plt+0x19f00>  // b.pmore
  41df38:	adr	x17, 41df48 <ferror@plt+0x19ec8>
  41df3c:	ldrb	w18, [x8, x16]
  41df40:	add	x17, x17, x18, lsl #2
  41df44:	br	x17
  41df48:	mov	w15, #0x1                   	// #1
  41df4c:	strb	wzr, [x21]
  41df50:	ldrb	w16, [x20, x15]
  41df54:	and	w17, w16, #0xf8
  41df58:	cmp	w17, #0x30
  41df5c:	b.ne	41defc <ferror@plt+0x19e7c>  // b.any
  41df60:	ldrb	w17, [x21]
  41df64:	add	x15, x15, #0x1
  41df68:	cmp	x15, #0x4
  41df6c:	add	w16, w16, w17, lsl #3
  41df70:	sub	w16, w16, #0x30
  41df74:	strb	w16, [x21]
  41df78:	b.ne	41df50 <ferror@plt+0x19ed0>  // b.any
  41df7c:	b	41defc <ferror@plt+0x19e7c>
  41df80:	strb	w16, [x21]
  41df84:	b	41df04 <ferror@plt+0x19e84>
  41df88:	strb	w9, [x21]
  41df8c:	b	41df04 <ferror@plt+0x19e84>
  41df90:	strb	w10, [x21]
  41df94:	b	41df04 <ferror@plt+0x19e84>
  41df98:	strb	w11, [x21]
  41df9c:	b	41df04 <ferror@plt+0x19e84>
  41dfa0:	strb	w12, [x21]
  41dfa4:	b	41df04 <ferror@plt+0x19e84>
  41dfa8:	strb	w13, [x21]
  41dfac:	b	41df04 <ferror@plt+0x19e84>
  41dfb0:	strb	w14, [x21]
  41dfb4:	b	41df04 <ferror@plt+0x19e84>
  41dfb8:	bl	41dff8 <ferror@plt+0x19f78>
  41dfbc:	strb	wzr, [x21]
  41dfc0:	mov	x0, x19
  41dfc4:	ldp	x20, x19, [sp, #32]
  41dfc8:	ldr	x21, [sp, #16]
  41dfcc:	ldp	x29, x30, [sp], #48
  41dfd0:	ret
  41dfd4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41dfd8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41dfdc:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  41dfe0:	add	x0, x0, #0xb6
  41dfe4:	add	x1, x1, #0x414
  41dfe8:	add	x2, x2, #0x8de
  41dfec:	bl	413114 <ferror@plt+0xf094>
  41dff0:	mov	x19, xzr
  41dff4:	b	41dfc0 <ferror@plt+0x19f40>
  41dff8:	sub	sp, sp, #0x120
  41dffc:	stp	x29, x30, [sp, #256]
  41e000:	add	x29, sp, #0x100
  41e004:	mov	x8, #0xffffffffffffffc8    	// #-56
  41e008:	mov	x9, sp
  41e00c:	sub	x10, x29, #0x78
  41e010:	movk	x8, #0xff80, lsl #32
  41e014:	add	x11, x29, #0x20
  41e018:	add	x9, x9, #0x80
  41e01c:	add	x10, x10, #0x38
  41e020:	stp	x9, x8, [x29, #-16]
  41e024:	stp	x11, x10, [x29, #-32]
  41e028:	stp	x1, x2, [x29, #-120]
  41e02c:	stp	x3, x4, [x29, #-104]
  41e030:	stp	x5, x6, [x29, #-88]
  41e034:	stur	x7, [x29, #-72]
  41e038:	stp	q0, q1, [sp]
  41e03c:	ldp	q0, q1, [x29, #-32]
  41e040:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e044:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41e048:	add	x0, x0, #0xb6
  41e04c:	add	x2, x2, #0x438
  41e050:	sub	x3, x29, #0x40
  41e054:	mov	w1, #0x10                  	// #16
  41e058:	str	x28, [sp, #272]
  41e05c:	stp	q2, q3, [sp, #32]
  41e060:	stp	q4, q5, [sp, #64]
  41e064:	stp	q6, q7, [sp, #96]
  41e068:	stp	q0, q1, [x29, #-64]
  41e06c:	bl	41336c <ferror@plt+0xf2ec>
  41e070:	ldr	x28, [sp, #272]
  41e074:	ldp	x29, x30, [sp, #256]
  41e078:	add	sp, sp, #0x120
  41e07c:	ret
  41e080:	sub	sp, sp, #0x130
  41e084:	stp	x29, x30, [sp, #256]
  41e088:	str	x28, [sp, #272]
  41e08c:	stp	x20, x19, [sp, #288]
  41e090:	add	x29, sp, #0x100
  41e094:	cbz	x0, 41e238 <ferror@plt+0x1a1b8>
  41e098:	mov	x20, x1
  41e09c:	mov	x19, x0
  41e0a0:	bl	403590 <strlen@plt>
  41e0a4:	mov	w8, #0x1                   	// #1
  41e0a8:	bfi	x8, x0, #2, #62
  41e0ac:	mov	x0, x8
  41e0b0:	bl	412328 <ferror@plt+0xe2a8>
  41e0b4:	movi	v0.2d, #0x0
  41e0b8:	stp	q0, q0, [sp]
  41e0bc:	stp	q0, q0, [sp, #32]
  41e0c0:	stp	q0, q0, [sp, #64]
  41e0c4:	stp	q0, q0, [sp, #96]
  41e0c8:	stp	q0, q0, [sp, #128]
  41e0cc:	stp	q0, q0, [sp, #160]
  41e0d0:	stp	q0, q0, [sp, #192]
  41e0d4:	stp	q0, q0, [sp, #224]
  41e0d8:	cbz	x20, 41e100 <ferror@plt+0x1a080>
  41e0dc:	ldrb	w8, [x20]
  41e0e0:	cbz	w8, 41e100 <ferror@plt+0x1a080>
  41e0e4:	add	x9, x20, #0x1
  41e0e8:	mov	x10, sp
  41e0ec:	mov	w11, #0x1                   	// #1
  41e0f0:	and	x8, x8, #0xff
  41e0f4:	strb	w11, [x10, x8]
  41e0f8:	ldrb	w8, [x9], #1
  41e0fc:	cbnz	w8, 41e0f0 <ferror@plt+0x1a070>
  41e100:	ldrb	w3, [x19]
  41e104:	mov	x18, x0
  41e108:	cbz	w3, 41e220 <ferror@plt+0x1a1a0>
  41e10c:	adrp	x12, 43d000 <ferror@plt+0x38f80>
  41e110:	add	x8, x19, #0x1
  41e114:	mov	x9, sp
  41e118:	mov	w10, #0x5c5c                	// #23644
  41e11c:	mov	w11, #0x5c                  	// #92
  41e120:	add	x12, x12, #0xef7
  41e124:	mov	w13, #0x625c                	// #25180
  41e128:	mov	w14, #0x745c                	// #29788
  41e12c:	mov	w15, #0x6e5c                	// #28252
  41e130:	mov	w16, #0x765c                	// #30300
  41e134:	mov	w17, #0x665c                	// #26204
  41e138:	mov	w1, #0x725c                	// #29276
  41e13c:	mov	w2, #0x225c                	// #8796
  41e140:	mov	x18, x0
  41e144:	b	41e154 <ferror@plt+0x1a0d4>
  41e148:	strb	w3, [x18], #1
  41e14c:	ldrb	w3, [x8], #1
  41e150:	cbz	w3, 41e220 <ferror@plt+0x1a1a0>
  41e154:	and	x4, x3, #0xff
  41e158:	ldrb	w4, [x9, x4]
  41e15c:	cbnz	w4, 41e148 <ferror@plt+0x1a0c8>
  41e160:	and	w5, w3, #0xff
  41e164:	sub	w4, w5, #0x8
  41e168:	cmp	w4, #0x1a
  41e16c:	b.hi	41e188 <ferror@plt+0x1a108>  // b.pmore
  41e170:	adr	x5, 41e180 <ferror@plt+0x1a100>
  41e174:	ldrb	w6, [x12, x4]
  41e178:	add	x5, x5, x6, lsl #2
  41e17c:	br	x5
  41e180:	strh	w13, [x18], #2
  41e184:	b	41e14c <ferror@plt+0x1a0cc>
  41e188:	cmp	w5, #0x5c
  41e18c:	b.ne	41e198 <ferror@plt+0x1a118>  // b.any
  41e190:	strh	w10, [x18], #2
  41e194:	b	41e14c <ferror@plt+0x1a0cc>
  41e198:	sub	w4, w3, #0x20
  41e19c:	and	w4, w4, #0xff
  41e1a0:	cmp	w4, #0x5f
  41e1a4:	b.cc	41e210 <ferror@plt+0x1a190>  // b.lo, b.ul, b.last
  41e1a8:	and	w4, w3, #0xff
  41e1ac:	mov	w5, #0x30                  	// #48
  41e1b0:	mov	w6, #0x30                  	// #48
  41e1b4:	mov	w7, #0x30                  	// #48
  41e1b8:	bfxil	w5, w3, #6, #2
  41e1bc:	bfxil	w6, w4, #3, #3
  41e1c0:	bfxil	w7, w3, #0, #3
  41e1c4:	add	x3, x18, #0x4
  41e1c8:	strb	w11, [x18]
  41e1cc:	strb	w5, [x18, #1]
  41e1d0:	strb	w6, [x18, #2]
  41e1d4:	strb	w7, [x18, #3]
  41e1d8:	mov	x18, x3
  41e1dc:	b	41e14c <ferror@plt+0x1a0cc>
  41e1e0:	strh	w14, [x18], #2
  41e1e4:	b	41e14c <ferror@plt+0x1a0cc>
  41e1e8:	strh	w15, [x18], #2
  41e1ec:	b	41e14c <ferror@plt+0x1a0cc>
  41e1f0:	strh	w16, [x18], #2
  41e1f4:	b	41e14c <ferror@plt+0x1a0cc>
  41e1f8:	strh	w17, [x18], #2
  41e1fc:	b	41e14c <ferror@plt+0x1a0cc>
  41e200:	strh	w1, [x18], #2
  41e204:	b	41e14c <ferror@plt+0x1a0cc>
  41e208:	strh	w2, [x18], #2
  41e20c:	b	41e14c <ferror@plt+0x1a0cc>
  41e210:	add	x4, x18, #0x1
  41e214:	strb	w3, [x18]
  41e218:	mov	x18, x4
  41e21c:	b	41e14c <ferror@plt+0x1a0cc>
  41e220:	strb	wzr, [x18]
  41e224:	ldp	x20, x19, [sp, #288]
  41e228:	ldr	x28, [sp, #272]
  41e22c:	ldp	x29, x30, [sp, #256]
  41e230:	add	sp, sp, #0x130
  41e234:	ret
  41e238:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e23c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e240:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  41e244:	add	x0, x0, #0xb6
  41e248:	add	x1, x1, #0x452
  41e24c:	add	x2, x2, #0x8de
  41e250:	bl	413114 <ferror@plt+0xf094>
  41e254:	mov	x0, xzr
  41e258:	b	41e224 <ferror@plt+0x1a1a4>
  41e25c:	stp	x29, x30, [sp, #-32]!
  41e260:	stp	x20, x19, [sp, #16]
  41e264:	mov	x19, x0
  41e268:	mov	x29, sp
  41e26c:	cbz	x0, 41e2c4 <ferror@plt+0x1a244>
  41e270:	ldrb	w8, [x19]
  41e274:	mov	x20, x19
  41e278:	cbz	w8, 41e29c <ferror@plt+0x1a21c>
  41e27c:	adrp	x9, 43d000 <ferror@plt+0x38f80>
  41e280:	add	x9, x9, #0xf20
  41e284:	mov	x20, x19
  41e288:	and	x8, x8, #0xff
  41e28c:	ldrh	w8, [x9, x8, lsl #1]
  41e290:	tbz	w8, #8, 41e29c <ferror@plt+0x1a21c>
  41e294:	ldrb	w8, [x20, #1]!
  41e298:	cbnz	w8, 41e288 <ferror@plt+0x1a208>
  41e29c:	mov	x0, x20
  41e2a0:	bl	403590 <strlen@plt>
  41e2a4:	add	x2, x0, #0x1
  41e2a8:	mov	x0, x19
  41e2ac:	mov	x1, x20
  41e2b0:	bl	403540 <memmove@plt>
  41e2b4:	mov	x0, x19
  41e2b8:	ldp	x20, x19, [sp, #16]
  41e2bc:	ldp	x29, x30, [sp], #32
  41e2c0:	ret
  41e2c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e2c8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e2cc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41e2d0:	add	x0, x0, #0xb6
  41e2d4:	add	x1, x1, #0x483
  41e2d8:	add	x2, x2, #0x560
  41e2dc:	bl	413114 <ferror@plt+0xf094>
  41e2e0:	b	41e2b4 <ferror@plt+0x1a234>
  41e2e4:	stp	x29, x30, [sp, #-32]!
  41e2e8:	str	x19, [sp, #16]
  41e2ec:	mov	x19, x0
  41e2f0:	mov	x29, sp
  41e2f4:	cbz	x0, 41e338 <ferror@plt+0x1a2b8>
  41e2f8:	mov	x0, x19
  41e2fc:	bl	403590 <strlen@plt>
  41e300:	cbz	x0, 41e328 <ferror@plt+0x1a2a8>
  41e304:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  41e308:	add	x8, x8, #0xf20
  41e30c:	add	x9, x19, x0
  41e310:	ldurb	w10, [x9, #-1]
  41e314:	ldrh	w10, [x8, x10, lsl #1]
  41e318:	tbz	w10, #8, 41e328 <ferror@plt+0x1a2a8>
  41e31c:	sub	x0, x0, #0x1
  41e320:	sturb	wzr, [x9, #-1]
  41e324:	cbnz	x0, 41e30c <ferror@plt+0x1a28c>
  41e328:	mov	x0, x19
  41e32c:	ldr	x19, [sp, #16]
  41e330:	ldp	x29, x30, [sp], #32
  41e334:	ret
  41e338:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e33c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e340:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41e344:	add	x0, x0, #0xb6
  41e348:	add	x1, x1, #0x49d
  41e34c:	add	x2, x2, #0x560
  41e350:	bl	413114 <ferror@plt+0xf094>
  41e354:	b	41e328 <ferror@plt+0x1a2a8>
  41e358:	stp	x29, x30, [sp, #-96]!
  41e35c:	stp	x20, x19, [sp, #80]
  41e360:	mov	x20, x0
  41e364:	str	x27, [sp, #16]
  41e368:	stp	x26, x25, [sp, #32]
  41e36c:	stp	x24, x23, [sp, #48]
  41e370:	stp	x22, x21, [sp, #64]
  41e374:	mov	x29, sp
  41e378:	cbz	x0, 41e4a4 <ferror@plt+0x1a424>
  41e37c:	mov	x21, x1
  41e380:	cbz	x1, 41e4c4 <ferror@plt+0x1a444>
  41e384:	ldrb	w8, [x21]
  41e388:	cbz	w8, 41e4e0 <ferror@plt+0x1a460>
  41e38c:	mov	x0, x20
  41e390:	mov	x1, x21
  41e394:	mov	w19, w2
  41e398:	bl	403ed0 <strstr@plt>
  41e39c:	cbz	x0, 41e418 <ferror@plt+0x1a398>
  41e3a0:	mov	x22, x0
  41e3a4:	mov	x0, x21
  41e3a8:	bl	403590 <strlen@plt>
  41e3ac:	subs	w8, w19, #0x1
  41e3b0:	mov	w9, #0x7ffffffe            	// #2147483646
  41e3b4:	csel	w8, w9, w8, lt  // lt = tstop
  41e3b8:	cbz	w8, 41e418 <ferror@plt+0x1a398>
  41e3bc:	mov	x23, x0
  41e3c0:	mov	x19, xzr
  41e3c4:	mov	w27, wzr
  41e3c8:	sub	w26, w8, #0x1
  41e3cc:	mov	x24, x20
  41e3d0:	sub	x1, x22, x24
  41e3d4:	mov	x0, x24
  41e3d8:	bl	41cf4c <ferror@plt+0x18ecc>
  41e3dc:	mov	x1, x0
  41e3e0:	mov	x0, x19
  41e3e4:	bl	41c3f8 <ferror@plt+0x18378>
  41e3e8:	add	x24, x22, x23
  41e3ec:	mov	x19, x0
  41e3f0:	mov	x0, x24
  41e3f4:	mov	x1, x21
  41e3f8:	add	w25, w27, #0x1
  41e3fc:	bl	403ed0 <strstr@plt>
  41e400:	cbz	x0, 41e424 <ferror@plt+0x1a3a4>
  41e404:	mov	x22, x0
  41e408:	cmp	w26, w27
  41e40c:	mov	w27, w25
  41e410:	b.ne	41e3d0 <ferror@plt+0x1a350>  // b.any
  41e414:	b	41e424 <ferror@plt+0x1a3a4>
  41e418:	mov	w25, wzr
  41e41c:	mov	x19, xzr
  41e420:	mov	x24, x20
  41e424:	ldrb	w8, [x20]
  41e428:	cbz	w8, 41e448 <ferror@plt+0x1a3c8>
  41e42c:	mov	x0, x24
  41e430:	add	w25, w25, #0x1
  41e434:	bl	41cea8 <ferror@plt+0x18e28>
  41e438:	mov	x1, x0
  41e43c:	mov	x0, x19
  41e440:	bl	41c3f8 <ferror@plt+0x18378>
  41e444:	mov	x19, x0
  41e448:	add	w0, w25, #0x1
  41e44c:	mov	w1, #0x8                   	// #8
  41e450:	bl	4125b0 <ferror@plt+0xe530>
  41e454:	mov	x20, x0
  41e458:	str	xzr, [x0, w25, uxtw #3]
  41e45c:	cbz	x19, 41e47c <ferror@plt+0x1a3fc>
  41e460:	sub	w8, w25, #0x1
  41e464:	mov	x9, x19
  41e468:	ldr	x10, [x9]
  41e46c:	str	x10, [x20, w8, uxtw #3]
  41e470:	ldr	x9, [x9, #8]
  41e474:	sub	w8, w8, #0x1
  41e478:	cbnz	x9, 41e468 <ferror@plt+0x1a3e8>
  41e47c:	mov	x0, x19
  41e480:	bl	41c2dc <ferror@plt+0x1825c>
  41e484:	mov	x0, x20
  41e488:	ldp	x20, x19, [sp, #80]
  41e48c:	ldp	x22, x21, [sp, #64]
  41e490:	ldp	x24, x23, [sp, #48]
  41e494:	ldp	x26, x25, [sp, #32]
  41e498:	ldr	x27, [sp, #16]
  41e49c:	ldp	x29, x30, [sp], #96
  41e4a0:	ret
  41e4a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e4a8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e4ac:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41e4b0:	add	x0, x0, #0xb6
  41e4b4:	add	x1, x1, #0x4b8
  41e4b8:	add	x2, x2, #0x560
  41e4bc:	bl	413114 <ferror@plt+0xf094>
  41e4c0:	b	41e484 <ferror@plt+0x1a404>
  41e4c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e4c8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e4cc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41e4d0:	add	x0, x0, #0xb6
  41e4d4:	add	x1, x1, #0x4b8
  41e4d8:	add	x2, x2, #0x4ef
  41e4dc:	b	41e4f8 <ferror@plt+0x1a478>
  41e4e0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e4e4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e4e8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41e4ec:	add	x0, x0, #0xb6
  41e4f0:	add	x1, x1, #0x4b8
  41e4f4:	add	x2, x2, #0x501
  41e4f8:	bl	413114 <ferror@plt+0xf094>
  41e4fc:	mov	x20, xzr
  41e500:	b	41e484 <ferror@plt+0x1a404>
  41e504:	stp	x29, x30, [sp, #-80]!
  41e508:	stp	x28, x25, [sp, #16]
  41e50c:	stp	x24, x23, [sp, #32]
  41e510:	stp	x22, x21, [sp, #48]
  41e514:	stp	x20, x19, [sp, #64]
  41e518:	mov	x29, sp
  41e51c:	sub	sp, sp, #0x400
  41e520:	mov	x19, x0
  41e524:	cbz	x0, 41e688 <ferror@plt+0x1a608>
  41e528:	mov	x20, x1
  41e52c:	cbz	x1, 41e6a8 <ferror@plt+0x1a628>
  41e530:	ldrb	w8, [x19]
  41e534:	cmp	w2, #0x1
  41e538:	mov	w9, #0x7fffffff            	// #2147483647
  41e53c:	csel	w21, w9, w2, lt  // lt = tstop
  41e540:	cbz	w8, 41e5e8 <ferror@plt+0x1a568>
  41e544:	mov	x0, sp
  41e548:	mov	w2, #0x400                 	// #1024
  41e54c:	mov	w1, wzr
  41e550:	mov	x22, sp
  41e554:	bl	403950 <memset@plt>
  41e558:	ldrb	w8, [x20]
  41e55c:	cbz	w8, 41e578 <ferror@plt+0x1a4f8>
  41e560:	add	x9, x20, #0x1
  41e564:	mov	w10, #0x1                   	// #1
  41e568:	and	x8, x8, #0xff
  41e56c:	str	w10, [x22, x8, lsl #2]
  41e570:	ldrb	w8, [x9], #1
  41e574:	cbnz	w8, 41e568 <ferror@plt+0x1a4e8>
  41e578:	ldrb	w8, [x19]
  41e57c:	cbz	w8, 41e5fc <ferror@plt+0x1a57c>
  41e580:	mov	x20, xzr
  41e584:	mov	w22, wzr
  41e588:	add	x23, x19, #0x1
  41e58c:	mov	x24, sp
  41e590:	b	41e59c <ferror@plt+0x1a51c>
  41e594:	ldrb	w8, [x23], #1
  41e598:	cbz	w8, 41e5e0 <ferror@plt+0x1a560>
  41e59c:	and	x8, x8, #0xff
  41e5a0:	ldr	w8, [x24, x8, lsl #2]
  41e5a4:	cbz	w8, 41e594 <ferror@plt+0x1a514>
  41e5a8:	add	w25, w22, #0x1
  41e5ac:	cmp	w25, w21
  41e5b0:	b.ge	41e594 <ferror@plt+0x1a514>  // b.tcont
  41e5b4:	sub	x8, x23, #0x1
  41e5b8:	sub	x1, x8, x19
  41e5bc:	mov	x0, x19
  41e5c0:	bl	41cf4c <ferror@plt+0x18ecc>
  41e5c4:	mov	x1, x0
  41e5c8:	mov	x0, x20
  41e5cc:	bl	41c3f8 <ferror@plt+0x18378>
  41e5d0:	mov	x20, x0
  41e5d4:	mov	x19, x23
  41e5d8:	mov	w22, w25
  41e5dc:	b	41e594 <ferror@plt+0x1a514>
  41e5e0:	sub	x8, x23, #0x1
  41e5e4:	b	41e608 <ferror@plt+0x1a588>
  41e5e8:	mov	w0, #0x8                   	// #8
  41e5ec:	bl	412328 <ferror@plt+0xe2a8>
  41e5f0:	mov	x19, x0
  41e5f4:	str	xzr, [x0]
  41e5f8:	b	41e668 <ferror@plt+0x1a5e8>
  41e5fc:	mov	w22, wzr
  41e600:	mov	x20, xzr
  41e604:	mov	x8, x19
  41e608:	sub	x1, x8, x19
  41e60c:	mov	x0, x19
  41e610:	bl	41cf4c <ferror@plt+0x18ecc>
  41e614:	mov	x1, x0
  41e618:	mov	x0, x20
  41e61c:	bl	41c3f8 <ferror@plt+0x18378>
  41e620:	add	w8, w22, #0x2
  41e624:	mov	x20, x0
  41e628:	sxtw	x0, w8
  41e62c:	mov	w1, #0x8                   	// #8
  41e630:	add	w21, w22, #0x1
  41e634:	bl	4125b0 <ferror@plt+0xe530>
  41e638:	mov	x19, x0
  41e63c:	str	xzr, [x0, w21, sxtw #3]
  41e640:	cbz	x20, 41e660 <ferror@plt+0x1a5e0>
  41e644:	add	x8, x19, w21, sxtw #3
  41e648:	sub	x8, x8, #0x8
  41e64c:	mov	x9, x20
  41e650:	ldr	x10, [x9]
  41e654:	str	x10, [x8], #-8
  41e658:	ldr	x9, [x9, #8]
  41e65c:	cbnz	x9, 41e650 <ferror@plt+0x1a5d0>
  41e660:	mov	x0, x20
  41e664:	bl	41c2dc <ferror@plt+0x1825c>
  41e668:	mov	x0, x19
  41e66c:	add	sp, sp, #0x400
  41e670:	ldp	x20, x19, [sp, #64]
  41e674:	ldp	x22, x21, [sp, #48]
  41e678:	ldp	x24, x23, [sp, #32]
  41e67c:	ldp	x28, x25, [sp, #16]
  41e680:	ldp	x29, x30, [sp], #80
  41e684:	ret
  41e688:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e68c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e690:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41e694:	add	x0, x0, #0xb6
  41e698:	add	x1, x1, #0x516
  41e69c:	add	x2, x2, #0x560
  41e6a0:	bl	413114 <ferror@plt+0xf094>
  41e6a4:	b	41e668 <ferror@plt+0x1a5e8>
  41e6a8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e6ac:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e6b0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41e6b4:	add	x0, x0, #0xb6
  41e6b8:	add	x1, x1, #0x516
  41e6bc:	add	x2, x2, #0x551
  41e6c0:	bl	413114 <ferror@plt+0xf094>
  41e6c4:	mov	x19, xzr
  41e6c8:	b	41e668 <ferror@plt+0x1a5e8>
  41e6cc:	cbz	x0, 41e708 <ferror@plt+0x1a688>
  41e6d0:	stp	x29, x30, [sp, #-32]!
  41e6d4:	stp	x20, x19, [sp, #16]
  41e6d8:	mov	x19, x0
  41e6dc:	ldr	x0, [x0]
  41e6e0:	mov	x29, sp
  41e6e4:	cbz	x0, 41e6f8 <ferror@plt+0x1a678>
  41e6e8:	add	x20, x19, #0x8
  41e6ec:	bl	41249c <ferror@plt+0xe41c>
  41e6f0:	ldr	x0, [x20], #8
  41e6f4:	cbnz	x0, 41e6ec <ferror@plt+0x1a66c>
  41e6f8:	mov	x0, x19
  41e6fc:	bl	41249c <ferror@plt+0xe41c>
  41e700:	ldp	x20, x19, [sp, #16]
  41e704:	ldp	x29, x30, [sp], #32
  41e708:	ret
  41e70c:	stp	x29, x30, [sp, #-48]!
  41e710:	str	x21, [sp, #16]
  41e714:	stp	x20, x19, [sp, #32]
  41e718:	mov	x29, sp
  41e71c:	cbz	x0, 41e77c <ferror@plt+0x1a6fc>
  41e720:	mov	x20, x0
  41e724:	mov	x8, xzr
  41e728:	ldr	x9, [x20, x8, lsl #3]
  41e72c:	add	x8, x8, #0x1
  41e730:	cbnz	x9, 41e728 <ferror@plt+0x1a6a8>
  41e734:	and	x0, x8, #0xffffffff
  41e738:	mov	w1, #0x8                   	// #8
  41e73c:	bl	4125b0 <ferror@plt+0xe530>
  41e740:	ldr	x8, [x20]
  41e744:	mov	x19, x0
  41e748:	cbz	x8, 41e774 <ferror@plt+0x1a6f4>
  41e74c:	mov	x21, xzr
  41e750:	add	x20, x20, #0x8
  41e754:	mov	x0, x8
  41e758:	bl	41cea8 <ferror@plt+0x18e28>
  41e75c:	lsl	x8, x21, #3
  41e760:	str	x0, [x19, x8]
  41e764:	ldr	x8, [x20, x8]
  41e768:	add	x21, x21, #0x1
  41e76c:	cbnz	x8, 41e754 <ferror@plt+0x1a6d4>
  41e770:	and	x8, x21, #0xffffffff
  41e774:	str	xzr, [x19, x8, lsl #3]
  41e778:	b	41e780 <ferror@plt+0x1a700>
  41e77c:	mov	x19, xzr
  41e780:	mov	x0, x19
  41e784:	ldp	x20, x19, [sp, #32]
  41e788:	ldr	x21, [sp, #16]
  41e78c:	ldp	x29, x30, [sp], #48
  41e790:	ret
  41e794:	stp	x29, x30, [sp, #-80]!
  41e798:	str	x25, [sp, #16]
  41e79c:	stp	x24, x23, [sp, #32]
  41e7a0:	stp	x22, x21, [sp, #48]
  41e7a4:	stp	x20, x19, [sp, #64]
  41e7a8:	mov	x29, sp
  41e7ac:	cbz	x1, 41e87c <ferror@plt+0x1a7fc>
  41e7b0:	ldr	x22, [x1]
  41e7b4:	adrp	x8, 478000 <ferror@plt+0x73f80>
  41e7b8:	add	x8, x8, #0x5bf
  41e7bc:	cmp	x0, #0x0
  41e7c0:	mov	x20, x1
  41e7c4:	csel	x19, x8, x0, eq  // eq = none
  41e7c8:	cbz	x22, 41e850 <ferror@plt+0x1a7d0>
  41e7cc:	mov	x0, x19
  41e7d0:	bl	403590 <strlen@plt>
  41e7d4:	mov	x21, x0
  41e7d8:	mov	x0, x22
  41e7dc:	bl	403590 <strlen@plt>
  41e7e0:	ldr	x8, [x20, #8]
  41e7e4:	add	x22, x0, #0x1
  41e7e8:	cbz	x8, 41e814 <ferror@plt+0x1a794>
  41e7ec:	mov	x23, xzr
  41e7f0:	add	x24, x20, #0x10
  41e7f4:	mov	x25, #0x100000000           	// #4294967296
  41e7f8:	mov	x0, x8
  41e7fc:	bl	403590 <strlen@plt>
  41e800:	ldr	x8, [x24], #8
  41e804:	add	x22, x0, x22
  41e808:	add	x23, x23, x25
  41e80c:	cbnz	x8, 41e7f8 <ferror@plt+0x1a778>
  41e810:	asr	x8, x23, #32
  41e814:	madd	x0, x21, x8, x22
  41e818:	bl	412328 <ferror@plt+0xe2a8>
  41e81c:	ldr	x1, [x20]
  41e820:	mov	x21, x0
  41e824:	bl	41cfd0 <ferror@plt+0x18f50>
  41e828:	ldr	x8, [x20, #8]
  41e82c:	cbz	x8, 41e860 <ferror@plt+0x1a7e0>
  41e830:	add	x20, x20, #0x10
  41e834:	mov	x1, x19
  41e838:	bl	41cfd0 <ferror@plt+0x18f50>
  41e83c:	ldur	x1, [x20, #-8]
  41e840:	bl	41cfd0 <ferror@plt+0x18f50>
  41e844:	ldr	x8, [x20], #8
  41e848:	cbnz	x8, 41e834 <ferror@plt+0x1a7b4>
  41e84c:	b	41e860 <ferror@plt+0x1a7e0>
  41e850:	adrp	x0, 478000 <ferror@plt+0x73f80>
  41e854:	add	x0, x0, #0x5bf
  41e858:	bl	41cea8 <ferror@plt+0x18e28>
  41e85c:	mov	x21, x0
  41e860:	mov	x0, x21
  41e864:	ldp	x20, x19, [sp, #64]
  41e868:	ldp	x22, x21, [sp, #48]
  41e86c:	ldp	x24, x23, [sp, #32]
  41e870:	ldr	x25, [sp, #16]
  41e874:	ldp	x29, x30, [sp], #80
  41e878:	ret
  41e87c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41e880:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41e884:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41e888:	add	x0, x0, #0xb6
  41e88c:	add	x1, x1, #0x564
  41e890:	add	x2, x2, #0x58f
  41e894:	bl	413114 <ferror@plt+0xf094>
  41e898:	mov	x21, xzr
  41e89c:	b	41e860 <ferror@plt+0x1a7e0>
  41e8a0:	sub	sp, sp, #0x120
  41e8a4:	adrp	x8, 478000 <ferror@plt+0x73f80>
  41e8a8:	add	x8, x8, #0x5bf
  41e8ac:	cmp	x0, #0x0
  41e8b0:	stp	x20, x19, [sp, #272]
  41e8b4:	csel	x19, x8, x0, eq  // eq = none
  41e8b8:	stp	x29, x30, [sp, #224]
  41e8bc:	add	x29, sp, #0xe0
  41e8c0:	mov	x0, x19
  41e8c4:	str	x28, [sp, #240]
  41e8c8:	stp	x22, x21, [sp, #256]
  41e8cc:	stp	x1, x2, [x29, #-88]
  41e8d0:	stp	x3, x4, [x29, #-72]
  41e8d4:	stp	x5, x6, [x29, #-56]
  41e8d8:	stur	x7, [x29, #-40]
  41e8dc:	stp	q0, q1, [sp]
  41e8e0:	stp	q2, q3, [sp, #32]
  41e8e4:	stp	q4, q5, [sp, #64]
  41e8e8:	stp	q6, q7, [sp, #96]
  41e8ec:	bl	403590 <strlen@plt>
  41e8f0:	sub	x10, x29, #0x58
  41e8f4:	mov	x11, sp
  41e8f8:	mov	x12, #0xffffffffffffffc8    	// #-56
  41e8fc:	mov	x20, x0
  41e900:	add	x9, x29, #0x40
  41e904:	movk	x12, #0xff80, lsl #32
  41e908:	mov	x8, #0xffffffffffffffc8    	// #-56
  41e90c:	add	x10, x10, #0x38
  41e910:	add	x11, x11, #0x80
  41e914:	stp	x9, x10, [x29, #-32]
  41e918:	stp	x11, x12, [x29, #-16]
  41e91c:	tbz	w8, #31, 41e930 <ferror@plt+0x1a8b0>
  41e920:	add	w9, w8, #0x8
  41e924:	cmp	w9, #0x0
  41e928:	stur	w9, [x29, #-8]
  41e92c:	b.le	41e9c8 <ferror@plt+0x1a948>
  41e930:	ldur	x8, [x29, #-32]
  41e934:	add	x9, x8, #0x8
  41e938:	stur	x9, [x29, #-32]
  41e93c:	ldr	x0, [x8]
  41e940:	cbz	x0, 41e9d8 <ferror@plt+0x1a958>
  41e944:	bl	403590 <strlen@plt>
  41e948:	ldursw	x8, [x29, #-8]
  41e94c:	add	x21, x0, #0x1
  41e950:	tbz	w8, #31, 41e964 <ferror@plt+0x1a8e4>
  41e954:	add	w9, w8, #0x8
  41e958:	cmp	w9, #0x0
  41e95c:	stur	w9, [x29, #-8]
  41e960:	b.le	41ea04 <ferror@plt+0x1a984>
  41e964:	ldur	x8, [x29, #-32]
  41e968:	add	x9, x8, #0x8
  41e96c:	stur	x9, [x29, #-32]
  41e970:	ldr	x0, [x8]
  41e974:	cbz	x0, 41ea14 <ferror@plt+0x1a994>
  41e978:	ldur	x22, [x29, #-24]
  41e97c:	b	41e994 <ferror@plt+0x1a914>
  41e980:	ldur	x8, [x29, #-32]
  41e984:	add	x9, x8, #0x8
  41e988:	stur	x9, [x29, #-32]
  41e98c:	ldr	x0, [x8]
  41e990:	cbz	x0, 41ea14 <ferror@plt+0x1a994>
  41e994:	bl	403590 <strlen@plt>
  41e998:	ldursw	x8, [x29, #-8]
  41e99c:	add	x9, x21, x20
  41e9a0:	add	x21, x9, x0
  41e9a4:	tbz	w8, #31, 41e980 <ferror@plt+0x1a900>
  41e9a8:	add	w9, w8, #0x8
  41e9ac:	cmp	w9, #0x0
  41e9b0:	stur	w9, [x29, #-8]
  41e9b4:	b.gt	41e980 <ferror@plt+0x1a900>
  41e9b8:	add	x8, x22, x8
  41e9bc:	ldr	x0, [x8]
  41e9c0:	cbnz	x0, 41e994 <ferror@plt+0x1a914>
  41e9c4:	b	41ea14 <ferror@plt+0x1a994>
  41e9c8:	ldur	x9, [x29, #-24]
  41e9cc:	add	x8, x9, x8
  41e9d0:	ldr	x0, [x8]
  41e9d4:	cbnz	x0, 41e944 <ferror@plt+0x1a8c4>
  41e9d8:	adrp	x0, 478000 <ferror@plt+0x73f80>
  41e9dc:	add	x0, x0, #0x5bf
  41e9e0:	bl	41cea8 <ferror@plt+0x18e28>
  41e9e4:	mov	x20, x0
  41e9e8:	mov	x0, x20
  41e9ec:	ldp	x20, x19, [sp, #272]
  41e9f0:	ldp	x22, x21, [sp, #256]
  41e9f4:	ldr	x28, [sp, #240]
  41e9f8:	ldp	x29, x30, [sp, #224]
  41e9fc:	add	sp, sp, #0x120
  41ea00:	ret
  41ea04:	ldur	x9, [x29, #-24]
  41ea08:	add	x8, x9, x8
  41ea0c:	ldr	x0, [x8]
  41ea10:	cbnz	x0, 41e978 <ferror@plt+0x1a8f8>
  41ea14:	mov	x0, x21
  41ea18:	bl	412328 <ferror@plt+0xe2a8>
  41ea1c:	sub	x10, x29, #0x58
  41ea20:	mov	x11, sp
  41ea24:	mov	x12, #0xffffffffffffffc8    	// #-56
  41ea28:	mov	x20, x0
  41ea2c:	add	x9, x29, #0x40
  41ea30:	movk	x12, #0xff80, lsl #32
  41ea34:	mov	x8, #0xffffffffffffffc8    	// #-56
  41ea38:	add	x10, x10, #0x38
  41ea3c:	add	x11, x11, #0x80
  41ea40:	stp	x9, x10, [x29, #-32]
  41ea44:	stp	x11, x12, [x29, #-16]
  41ea48:	tbz	w8, #31, 41ea5c <ferror@plt+0x1a9dc>
  41ea4c:	add	w9, w8, #0x8
  41ea50:	cmp	w9, #0x0
  41ea54:	stur	w9, [x29, #-8]
  41ea58:	b.le	41eac4 <ferror@plt+0x1aa44>
  41ea5c:	ldur	x8, [x29, #-32]
  41ea60:	add	x9, x8, #0x8
  41ea64:	stur	x9, [x29, #-32]
  41ea68:	ldr	x1, [x8]
  41ea6c:	mov	x0, x20
  41ea70:	bl	41cfd0 <ferror@plt+0x18f50>
  41ea74:	ldursw	x8, [x29, #-8]
  41ea78:	tbz	w8, #31, 41ea8c <ferror@plt+0x1aa0c>
  41ea7c:	add	w9, w8, #0x8
  41ea80:	cmp	w9, #0x0
  41ea84:	stur	w9, [x29, #-8]
  41ea88:	b.le	41eab0 <ferror@plt+0x1aa30>
  41ea8c:	ldur	x8, [x29, #-32]
  41ea90:	add	x9, x8, #0x8
  41ea94:	stur	x9, [x29, #-32]
  41ea98:	ldr	x21, [x8]
  41ea9c:	cbz	x21, 41e9e8 <ferror@plt+0x1a968>
  41eaa0:	mov	x1, x19
  41eaa4:	bl	41cfd0 <ferror@plt+0x18f50>
  41eaa8:	mov	x1, x21
  41eaac:	b	41ea70 <ferror@plt+0x1a9f0>
  41eab0:	ldur	x9, [x29, #-24]
  41eab4:	add	x8, x9, x8
  41eab8:	ldr	x21, [x8]
  41eabc:	cbnz	x21, 41eaa0 <ferror@plt+0x1aa20>
  41eac0:	b	41e9e8 <ferror@plt+0x1a968>
  41eac4:	ldur	x9, [x29, #-24]
  41eac8:	add	x8, x9, x8
  41eacc:	b	41ea68 <ferror@plt+0x1a9e8>
  41ead0:	stp	x29, x30, [sp, #-48]!
  41ead4:	str	x21, [sp, #16]
  41ead8:	stp	x20, x19, [sp, #32]
  41eadc:	mov	x29, sp
  41eae0:	cbz	x0, 41eb98 <ferror@plt+0x1ab18>
  41eae4:	mov	x19, x2
  41eae8:	cbz	x2, 41ebb4 <ferror@plt+0x1ab34>
  41eaec:	mov	x21, x1
  41eaf0:	mov	x20, x0
  41eaf4:	tbnz	x1, #63, 41eb24 <ferror@plt+0x1aaa4>
  41eaf8:	mov	x0, x19
  41eafc:	bl	403590 <strlen@plt>
  41eb00:	cbz	x0, 41eb80 <ferror@plt+0x1ab00>
  41eb04:	cmp	x0, x21
  41eb08:	b.hi	41eb1c <ferror@plt+0x1aa9c>  // b.pmore
  41eb0c:	add	x8, x20, x21
  41eb10:	sub	x9, x8, x0
  41eb14:	cmp	x9, x20
  41eb18:	b.cs	41eb38 <ferror@plt+0x1aab8>  // b.hs, b.nlast
  41eb1c:	mov	x8, xzr
  41eb20:	b	41eb84 <ferror@plt+0x1ab04>
  41eb24:	mov	x0, x20
  41eb28:	mov	x1, x19
  41eb2c:	bl	403ed0 <strstr@plt>
  41eb30:	mov	x8, x0
  41eb34:	b	41eb84 <ferror@plt+0x1ab04>
  41eb38:	ldrb	w10, [x20]
  41eb3c:	cmp	w10, #0x0
  41eb40:	csel	x8, xzr, x20, eq  // eq = none
  41eb44:	cbz	w10, 41eb84 <ferror@plt+0x1ab04>
  41eb48:	mov	x8, xzr
  41eb4c:	ldrb	w10, [x20, x8]
  41eb50:	ldrb	w11, [x19, x8]
  41eb54:	cmp	w10, w11
  41eb58:	b.ne	41eb6c <ferror@plt+0x1aaec>  // b.any
  41eb5c:	add	x8, x8, #0x1
  41eb60:	cmp	x0, x8
  41eb64:	b.ne	41eb4c <ferror@plt+0x1aacc>  // b.any
  41eb68:	b	41eb80 <ferror@plt+0x1ab00>
  41eb6c:	add	x20, x20, #0x1
  41eb70:	cmp	x20, x9
  41eb74:	mov	x8, xzr
  41eb78:	b.ls	41eb38 <ferror@plt+0x1aab8>  // b.plast
  41eb7c:	b	41eb84 <ferror@plt+0x1ab04>
  41eb80:	mov	x8, x20
  41eb84:	ldp	x20, x19, [sp, #32]
  41eb88:	ldr	x21, [sp, #16]
  41eb8c:	mov	x0, x8
  41eb90:	ldp	x29, x30, [sp], #48
  41eb94:	ret
  41eb98:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41eb9c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41eba0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41eba4:	add	x0, x0, #0xb6
  41eba8:	add	x1, x1, #0x5a1
  41ebac:	add	x2, x2, #0x5db
  41ebb0:	b	41ebcc <ferror@plt+0x1ab4c>
  41ebb4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ebb8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ebbc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ebc0:	add	x0, x0, #0xb6
  41ebc4:	add	x1, x1, #0x5a1
  41ebc8:	add	x2, x2, #0x5ec
  41ebcc:	bl	413114 <ferror@plt+0xf094>
  41ebd0:	mov	x8, xzr
  41ebd4:	b	41eb84 <ferror@plt+0x1ab04>
  41ebd8:	stp	x29, x30, [sp, #-48]!
  41ebdc:	str	x21, [sp, #16]
  41ebe0:	stp	x20, x19, [sp, #32]
  41ebe4:	mov	x29, sp
  41ebe8:	cbz	x0, 41ec84 <ferror@plt+0x1ac04>
  41ebec:	mov	x20, x1
  41ebf0:	cbz	x1, 41eca0 <ferror@plt+0x1ac20>
  41ebf4:	mov	x19, x0
  41ebf8:	mov	x0, x20
  41ebfc:	bl	403590 <strlen@plt>
  41ec00:	mov	x21, x0
  41ec04:	mov	x0, x19
  41ec08:	bl	403590 <strlen@plt>
  41ec0c:	cbz	x21, 41ec30 <ferror@plt+0x1abb0>
  41ec10:	cmp	x0, x21
  41ec14:	b.cc	41ec28 <ferror@plt+0x1aba8>  // b.lo, b.ul, b.last
  41ec18:	add	x8, x19, x0
  41ec1c:	sub	x8, x8, x21
  41ec20:	cmp	x8, x19
  41ec24:	b.cs	41ec38 <ferror@plt+0x1abb8>  // b.hs, b.nlast
  41ec28:	mov	x0, xzr
  41ec2c:	b	41ec74 <ferror@plt+0x1abf4>
  41ec30:	mov	x0, x19
  41ec34:	b	41ec74 <ferror@plt+0x1abf4>
  41ec38:	mov	x9, xzr
  41ec3c:	ldrb	w10, [x8, x9]
  41ec40:	ldrb	w11, [x20, x9]
  41ec44:	cmp	w10, w11
  41ec48:	b.ne	41ec5c <ferror@plt+0x1abdc>  // b.any
  41ec4c:	add	x9, x9, #0x1
  41ec50:	cmp	x21, x9
  41ec54:	b.ne	41ec3c <ferror@plt+0x1abbc>  // b.any
  41ec58:	b	41ec70 <ferror@plt+0x1abf0>
  41ec5c:	sub	x8, x8, #0x1
  41ec60:	cmp	x8, x19
  41ec64:	mov	x0, xzr
  41ec68:	b.cs	41ec38 <ferror@plt+0x1abb8>  // b.hs, b.nlast
  41ec6c:	b	41ec74 <ferror@plt+0x1abf4>
  41ec70:	mov	x0, x8
  41ec74:	ldp	x20, x19, [sp, #32]
  41ec78:	ldr	x21, [sp, #16]
  41ec7c:	ldp	x29, x30, [sp], #48
  41ec80:	ret
  41ec84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ec88:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ec8c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ec90:	add	x0, x0, #0xb6
  41ec94:	add	x1, x1, #0x5fb
  41ec98:	add	x2, x2, #0x5db
  41ec9c:	b	41ecb8 <ferror@plt+0x1ac38>
  41eca0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41eca4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41eca8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ecac:	add	x0, x0, #0xb6
  41ecb0:	add	x1, x1, #0x5fb
  41ecb4:	add	x2, x2, #0x5ec
  41ecb8:	bl	413114 <ferror@plt+0xf094>
  41ecbc:	mov	x0, xzr
  41ecc0:	b	41ec74 <ferror@plt+0x1abf4>
  41ecc4:	stp	x29, x30, [sp, #-48]!
  41ecc8:	str	x21, [sp, #16]
  41eccc:	stp	x20, x19, [sp, #32]
  41ecd0:	mov	x29, sp
  41ecd4:	cbz	x0, 41edac <ferror@plt+0x1ad2c>
  41ecd8:	mov	x19, x2
  41ecdc:	cbz	x2, 41edc8 <ferror@plt+0x1ad48>
  41ece0:	mov	x21, x1
  41ece4:	mov	x20, x0
  41ece8:	tbnz	x1, #63, 41ed38 <ferror@plt+0x1acb8>
  41ecec:	mov	x0, x19
  41ecf0:	bl	403590 <strlen@plt>
  41ecf4:	mov	x8, x20
  41ecf8:	cbz	x21, 41ed18 <ferror@plt+0x1ac98>
  41ecfc:	add	x9, x20, x21
  41ed00:	mov	x8, x20
  41ed04:	ldrb	w10, [x8]
  41ed08:	cbz	w10, 41ed18 <ferror@plt+0x1ac98>
  41ed0c:	add	x8, x8, #0x1
  41ed10:	cmp	x8, x9
  41ed14:	b.cc	41ed04 <ferror@plt+0x1ac84>  // b.lo, b.ul, b.last
  41ed18:	add	x9, x20, x0
  41ed1c:	cmp	x8, x9
  41ed20:	b.cc	41ed30 <ferror@plt+0x1acb0>  // b.lo, b.ul, b.last
  41ed24:	sub	x8, x8, x0
  41ed28:	cmp	x8, x20
  41ed2c:	b.cs	41ed4c <ferror@plt+0x1accc>  // b.hs, b.nlast
  41ed30:	mov	x1, xzr
  41ed34:	b	41ed90 <ferror@plt+0x1ad10>
  41ed38:	mov	x0, x20
  41ed3c:	mov	x1, x19
  41ed40:	bl	41ebd8 <ferror@plt+0x1ab58>
  41ed44:	mov	x1, x0
  41ed48:	b	41ed90 <ferror@plt+0x1ad10>
  41ed4c:	mov	x9, x8
  41ed50:	cbz	x0, 41eda4 <ferror@plt+0x1ad24>
  41ed54:	mov	x10, xzr
  41ed58:	ldrb	w11, [x9, x10]
  41ed5c:	ldrb	w12, [x19, x10]
  41ed60:	cmp	w11, w12
  41ed64:	b.ne	41ed78 <ferror@plt+0x1acf8>  // b.any
  41ed68:	add	x10, x10, #0x1
  41ed6c:	cmp	x0, x10
  41ed70:	b.ne	41ed58 <ferror@plt+0x1acd8>  // b.any
  41ed74:	b	41ed8c <ferror@plt+0x1ad0c>
  41ed78:	sub	x9, x9, #0x1
  41ed7c:	cmp	x9, x20
  41ed80:	mov	x1, xzr
  41ed84:	b.cs	41ed50 <ferror@plt+0x1acd0>  // b.hs, b.nlast
  41ed88:	b	41ed90 <ferror@plt+0x1ad10>
  41ed8c:	mov	x1, x9
  41ed90:	ldp	x20, x19, [sp, #32]
  41ed94:	ldr	x21, [sp, #16]
  41ed98:	mov	x0, x1
  41ed9c:	ldp	x29, x30, [sp], #48
  41eda0:	ret
  41eda4:	mov	x1, x8
  41eda8:	b	41ed90 <ferror@plt+0x1ad10>
  41edac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41edb0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41edb4:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41edb8:	add	x0, x0, #0xb6
  41edbc:	add	x1, x1, #0x62a
  41edc0:	add	x2, x2, #0x5db
  41edc4:	b	41ede0 <ferror@plt+0x1ad60>
  41edc8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41edcc:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41edd0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41edd4:	add	x0, x0, #0xb6
  41edd8:	add	x1, x1, #0x62a
  41eddc:	add	x2, x2, #0x5ec
  41ede0:	bl	413114 <ferror@plt+0xf094>
  41ede4:	mov	x1, xzr
  41ede8:	b	41ed90 <ferror@plt+0x1ad10>
  41edec:	stp	x29, x30, [sp, #-48]!
  41edf0:	str	x21, [sp, #16]
  41edf4:	stp	x20, x19, [sp, #32]
  41edf8:	mov	x29, sp
  41edfc:	cbz	x0, 41ee54 <ferror@plt+0x1add4>
  41ee00:	mov	x19, x1
  41ee04:	cbz	x1, 41ee70 <ferror@plt+0x1adf0>
  41ee08:	mov	x20, x0
  41ee0c:	bl	403590 <strlen@plt>
  41ee10:	mov	x21, x0
  41ee14:	mov	x0, x19
  41ee18:	bl	403590 <strlen@plt>
  41ee1c:	cmp	w21, w0
  41ee20:	b.ge	41ee2c <ferror@plt+0x1adac>  // b.tcont
  41ee24:	mov	w0, wzr
  41ee28:	b	41ee44 <ferror@plt+0x1adc4>
  41ee2c:	add	x8, x20, w21, sxtw
  41ee30:	sub	x0, x8, w0, sxtw
  41ee34:	mov	x1, x19
  41ee38:	bl	403bc0 <strcmp@plt>
  41ee3c:	cmp	w0, #0x0
  41ee40:	cset	w0, eq  // eq = none
  41ee44:	ldp	x20, x19, [sp, #32]
  41ee48:	ldr	x21, [sp, #16]
  41ee4c:	ldp	x29, x30, [sp], #48
  41ee50:	ret
  41ee54:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ee58:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ee5c:	adrp	x2, 437000 <ferror@plt+0x32f80>
  41ee60:	add	x0, x0, #0xb6
  41ee64:	add	x1, x1, #0x665
  41ee68:	add	x2, x2, #0xef6
  41ee6c:	b	41ee88 <ferror@plt+0x1ae08>
  41ee70:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ee74:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ee78:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ee7c:	add	x0, x0, #0xb6
  41ee80:	add	x1, x1, #0x665
  41ee84:	add	x2, x2, #0x69d
  41ee88:	bl	413114 <ferror@plt+0xf094>
  41ee8c:	mov	w0, wzr
  41ee90:	b	41ee44 <ferror@plt+0x1adc4>
  41ee94:	stp	x29, x30, [sp, #-48]!
  41ee98:	str	x21, [sp, #16]
  41ee9c:	stp	x20, x19, [sp, #32]
  41eea0:	mov	x29, sp
  41eea4:	cbz	x0, 41eefc <ferror@plt+0x1ae7c>
  41eea8:	mov	x19, x1
  41eeac:	cbz	x1, 41ef18 <ferror@plt+0x1ae98>
  41eeb0:	mov	x20, x0
  41eeb4:	bl	403590 <strlen@plt>
  41eeb8:	mov	x21, x0
  41eebc:	mov	x0, x19
  41eec0:	bl	403590 <strlen@plt>
  41eec4:	cmp	w21, w0
  41eec8:	b.ge	41eed4 <ferror@plt+0x1ae54>  // b.tcont
  41eecc:	mov	w0, wzr
  41eed0:	b	41eeec <ferror@plt+0x1ae6c>
  41eed4:	sxtw	x2, w0
  41eed8:	mov	x0, x20
  41eedc:	mov	x1, x19
  41eee0:	bl	403900 <strncmp@plt>
  41eee4:	cmp	w0, #0x0
  41eee8:	cset	w0, eq  // eq = none
  41eeec:	ldp	x20, x19, [sp, #32]
  41eef0:	ldr	x21, [sp, #16]
  41eef4:	ldp	x29, x30, [sp], #48
  41eef8:	ret
  41eefc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ef00:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ef04:	adrp	x2, 437000 <ferror@plt+0x32f80>
  41ef08:	add	x0, x0, #0xb6
  41ef0c:	add	x1, x1, #0x6ac
  41ef10:	add	x2, x2, #0xef6
  41ef14:	b	41ef30 <ferror@plt+0x1aeb0>
  41ef18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ef1c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ef20:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ef24:	add	x0, x0, #0xb6
  41ef28:	add	x1, x1, #0x6ac
  41ef2c:	add	x2, x2, #0x6e4
  41ef30:	bl	413114 <ferror@plt+0xf094>
  41ef34:	mov	w0, wzr
  41ef38:	b	41eeec <ferror@plt+0x1ae6c>
  41ef3c:	stp	x29, x30, [sp, #-16]!
  41ef40:	mov	x29, sp
  41ef44:	cbz	x0, 41ef64 <ferror@plt+0x1aee4>
  41ef48:	mov	w8, #0xffffffff            	// #-1
  41ef4c:	add	w8, w8, #0x1
  41ef50:	ldr	x9, [x0, w8, uxtw #3]
  41ef54:	cbnz	x9, 41ef4c <ferror@plt+0x1aecc>
  41ef58:	mov	w0, w8
  41ef5c:	ldp	x29, x30, [sp], #16
  41ef60:	ret
  41ef64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ef68:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ef6c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ef70:	add	x0, x0, #0xb6
  41ef74:	add	x1, x1, #0x6f3
  41ef78:	add	x2, x2, #0x58f
  41ef7c:	bl	413114 <ferror@plt+0xf094>
  41ef80:	mov	w8, wzr
  41ef84:	b	41ef58 <ferror@plt+0x1aed8>
  41ef88:	stp	x29, x30, [sp, #-32]!
  41ef8c:	stp	x20, x19, [sp, #16]
  41ef90:	mov	x19, x0
  41ef94:	mov	w0, #0x18                  	// #24
  41ef98:	mov	x29, sp
  41ef9c:	bl	41a9a8 <ferror@plt+0x16928>
  41efa0:	cmp	x19, #0x2
  41efa4:	mov	w8, #0x2                   	// #2
  41efa8:	csel	x1, x19, x8, hi  // hi = pmore
  41efac:	mov	x20, x0
  41efb0:	stp	xzr, xzr, [x0, #8]
  41efb4:	str	xzr, [x0]
  41efb8:	bl	41efd4 <ferror@plt+0x1af54>
  41efbc:	ldr	x8, [x20]
  41efc0:	mov	x0, x20
  41efc4:	strb	wzr, [x8]
  41efc8:	ldp	x20, x19, [sp, #16]
  41efcc:	ldp	x29, x30, [sp], #32
  41efd0:	ret
  41efd4:	stp	x29, x30, [sp, #-32]!
  41efd8:	str	x19, [sp, #16]
  41efdc:	ldp	x8, x9, [x0, #8]
  41efe0:	mov	x29, sp
  41efe4:	add	x8, x8, x1
  41efe8:	cmp	x8, x9
  41efec:	b.cc	41f014 <ferror@plt+0x1af94>  // b.lo, b.ul, b.last
  41eff0:	mov	x19, x0
  41eff4:	add	x0, x8, #0x1
  41eff8:	bl	420400 <ferror@plt+0x1c380>
  41effc:	ldr	x8, [x19]
  41f000:	mov	x1, x0
  41f004:	str	x0, [x19, #16]
  41f008:	mov	x0, x8
  41f00c:	bl	41243c <ferror@plt+0xe3bc>
  41f010:	str	x0, [x19]
  41f014:	ldr	x19, [sp, #16]
  41f018:	ldp	x29, x30, [sp], #32
  41f01c:	ret
  41f020:	stp	x29, x30, [sp, #-48]!
  41f024:	str	x21, [sp, #16]
  41f028:	stp	x20, x19, [sp, #32]
  41f02c:	mov	x29, sp
  41f030:	cbz	x0, 41f06c <ferror@plt+0x1afec>
  41f034:	ldrb	w8, [x0]
  41f038:	mov	x19, x0
  41f03c:	cbz	w8, 41f06c <ferror@plt+0x1afec>
  41f040:	mov	x0, x19
  41f044:	bl	403590 <strlen@plt>
  41f048:	mov	x21, x0
  41f04c:	add	w8, w21, #0x2
  41f050:	sxtw	x0, w8
  41f054:	bl	41ef88 <ferror@plt+0x1af08>
  41f058:	sxtw	x2, w21
  41f05c:	mov	x1, x19
  41f060:	mov	x20, x0
  41f064:	bl	41f08c <ferror@plt+0x1b00c>
  41f068:	b	41f078 <ferror@plt+0x1aff8>
  41f06c:	mov	w0, #0x2                   	// #2
  41f070:	bl	41ef88 <ferror@plt+0x1af08>
  41f074:	mov	x20, x0
  41f078:	mov	x0, x20
  41f07c:	ldp	x20, x19, [sp, #32]
  41f080:	ldr	x21, [sp, #16]
  41f084:	ldp	x29, x30, [sp], #48
  41f088:	ret
  41f08c:	stp	x29, x30, [sp, #-32]!
  41f090:	str	x19, [sp, #16]
  41f094:	mov	x19, x0
  41f098:	mov	x29, sp
  41f09c:	cbz	x0, 41f0d0 <ferror@plt+0x1b050>
  41f0a0:	mov	x3, x2
  41f0a4:	mov	x2, x1
  41f0a8:	cbnz	x1, 41f0b0 <ferror@plt+0x1b030>
  41f0ac:	cbnz	x3, 41f0f0 <ferror@plt+0x1b070>
  41f0b0:	mov	x1, #0xffffffffffffffff    	// #-1
  41f0b4:	mov	x0, x19
  41f0b8:	bl	41f47c <ferror@plt+0x1b3fc>
  41f0bc:	mov	x19, x0
  41f0c0:	mov	x0, x19
  41f0c4:	ldr	x19, [sp, #16]
  41f0c8:	ldp	x29, x30, [sp], #32
  41f0cc:	ret
  41f0d0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f0d4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f0d8:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f0dc:	add	x0, x0, #0xb6
  41f0e0:	add	x1, x1, #0x90e
  41f0e4:	add	x2, x2, #0x560
  41f0e8:	bl	413114 <ferror@plt+0xf094>
  41f0ec:	b	41f0c0 <ferror@plt+0x1b040>
  41f0f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f0f4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f0f8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f0fc:	add	x0, x0, #0xb6
  41f100:	add	x1, x1, #0x90e
  41f104:	add	x2, x2, #0x846
  41f108:	bl	413114 <ferror@plt+0xf094>
  41f10c:	b	41f0c0 <ferror@plt+0x1b040>
  41f110:	stp	x29, x30, [sp, #-48]!
  41f114:	stp	x20, x19, [sp, #32]
  41f118:	mov	x20, x0
  41f11c:	str	x21, [sp, #16]
  41f120:	mov	x29, sp
  41f124:	tbnz	x1, #63, 41f150 <ferror@plt+0x1b0d0>
  41f128:	mov	x0, x1
  41f12c:	mov	x21, x1
  41f130:	bl	41ef88 <ferror@plt+0x1af08>
  41f134:	mov	x19, x0
  41f138:	cbz	x20, 41f15c <ferror@plt+0x1b0dc>
  41f13c:	mov	x0, x19
  41f140:	mov	x1, x20
  41f144:	mov	x2, x21
  41f148:	bl	41f08c <ferror@plt+0x1b00c>
  41f14c:	b	41f15c <ferror@plt+0x1b0dc>
  41f150:	mov	x0, x20
  41f154:	bl	41f020 <ferror@plt+0x1afa0>
  41f158:	mov	x19, x0
  41f15c:	mov	x0, x19
  41f160:	ldp	x20, x19, [sp, #32]
  41f164:	ldr	x21, [sp, #16]
  41f168:	ldp	x29, x30, [sp], #48
  41f16c:	ret
  41f170:	stp	x29, x30, [sp, #-32]!
  41f174:	stp	x20, x19, [sp, #16]
  41f178:	mov	x29, sp
  41f17c:	cbz	x0, 41f1b4 <ferror@plt+0x1b134>
  41f180:	ldr	x20, [x0]
  41f184:	mov	x19, x0
  41f188:	cbz	w1, 41f198 <ferror@plt+0x1b118>
  41f18c:	mov	x0, x20
  41f190:	bl	41249c <ferror@plt+0xe41c>
  41f194:	mov	x20, xzr
  41f198:	mov	w0, #0x18                  	// #24
  41f19c:	mov	x1, x19
  41f1a0:	bl	41ad98 <ferror@plt+0x16d18>
  41f1a4:	mov	x0, x20
  41f1a8:	ldp	x20, x19, [sp, #16]
  41f1ac:	ldp	x29, x30, [sp], #32
  41f1b0:	ret
  41f1b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f1b8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f1bc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f1c0:	add	x0, x0, #0xb6
  41f1c4:	add	x1, x1, #0x711
  41f1c8:	add	x2, x2, #0x560
  41f1cc:	bl	413114 <ferror@plt+0xf094>
  41f1d0:	mov	x20, xzr
  41f1d4:	b	41f1a4 <ferror@plt+0x1b124>
  41f1d8:	stp	x29, x30, [sp, #-32]!
  41f1dc:	str	x19, [sp, #16]
  41f1e0:	mov	x29, sp
  41f1e4:	cbz	x0, 41f208 <ferror@plt+0x1b188>
  41f1e8:	ldr	x19, [x0, #8]
  41f1ec:	mov	w1, wzr
  41f1f0:	bl	41f170 <ferror@plt+0x1b0f0>
  41f1f4:	mov	x1, x19
  41f1f8:	bl	42fff8 <ferror@plt+0x2bf78>
  41f1fc:	ldr	x19, [sp, #16]
  41f200:	ldp	x29, x30, [sp], #32
  41f204:	ret
  41f208:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f20c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f210:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f214:	add	x0, x0, #0xb6
  41f218:	add	x1, x1, #0x73b
  41f21c:	add	x2, x2, #0x560
  41f220:	bl	413114 <ferror@plt+0xf094>
  41f224:	mov	x0, xzr
  41f228:	b	41f1fc <ferror@plt+0x1b17c>
  41f22c:	ldr	x8, [x0, #8]
  41f230:	ldr	x9, [x1, #8]
  41f234:	cmp	x8, x9
  41f238:	b.ne	41f270 <ferror@plt+0x1b1f0>  // b.any
  41f23c:	cbz	x8, 41f268 <ferror@plt+0x1b1e8>
  41f240:	ldr	x9, [x1]
  41f244:	ldr	x10, [x0]
  41f248:	ldrb	w11, [x10]
  41f24c:	ldrb	w12, [x9]
  41f250:	cmp	w11, w12
  41f254:	b.ne	41f270 <ferror@plt+0x1b1f0>  // b.any
  41f258:	add	x10, x10, #0x1
  41f25c:	subs	x8, x8, #0x1
  41f260:	add	x9, x9, #0x1
  41f264:	b.ne	41f248 <ferror@plt+0x1b1c8>  // b.any
  41f268:	mov	w0, #0x1                   	// #1
  41f26c:	ret
  41f270:	mov	w0, wzr
  41f274:	ret
  41f278:	ldr	x8, [x0, #8]
  41f27c:	cbz	x8, 41f2a4 <ferror@plt+0x1b224>
  41f280:	ldr	x9, [x0]
  41f284:	mov	w0, wzr
  41f288:	ldrb	w10, [x9], #1
  41f28c:	lsl	w11, w0, #5
  41f290:	sub	w11, w11, w0
  41f294:	sub	x8, x8, #0x1
  41f298:	add	w0, w11, w10
  41f29c:	cbnz	x8, 41f288 <ferror@plt+0x1b208>
  41f2a0:	ret
  41f2a4:	mov	w0, wzr
  41f2a8:	ret
  41f2ac:	stp	x29, x30, [sp, #-32]!
  41f2b0:	stp	x20, x19, [sp, #16]
  41f2b4:	mov	x19, x0
  41f2b8:	mov	x29, sp
  41f2bc:	cbz	x0, 41f2fc <ferror@plt+0x1b27c>
  41f2c0:	mov	x20, x1
  41f2c4:	cbz	x1, 41f31c <ferror@plt+0x1b29c>
  41f2c8:	ldr	x8, [x19]
  41f2cc:	cmp	x8, x20
  41f2d0:	b.eq	41f2ec <ferror@plt+0x1b26c>  // b.none
  41f2d4:	mov	x0, x19
  41f2d8:	mov	x1, xzr
  41f2dc:	bl	41f33c <ferror@plt+0x1b2bc>
  41f2e0:	mov	x0, x19
  41f2e4:	mov	x1, x20
  41f2e8:	bl	41f38c <ferror@plt+0x1b30c>
  41f2ec:	mov	x0, x19
  41f2f0:	ldp	x20, x19, [sp, #16]
  41f2f4:	ldp	x29, x30, [sp], #32
  41f2f8:	ret
  41f2fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f300:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f304:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f308:	add	x0, x0, #0xb6
  41f30c:	add	x1, x1, #0x765
  41f310:	add	x2, x2, #0x560
  41f314:	bl	413114 <ferror@plt+0xf094>
  41f318:	b	41f2ec <ferror@plt+0x1b26c>
  41f31c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f320:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f324:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f328:	add	x0, x0, #0xb6
  41f32c:	add	x1, x1, #0x765
  41f330:	add	x2, x2, #0x798
  41f334:	bl	413114 <ferror@plt+0xf094>
  41f338:	b	41f2ec <ferror@plt+0x1b26c>
  41f33c:	stp	x29, x30, [sp, #-16]!
  41f340:	mov	x29, sp
  41f344:	cbz	x0, 41f364 <ferror@plt+0x1b2e4>
  41f348:	ldp	x9, x8, [x0]
  41f34c:	cmp	x8, x1
  41f350:	csel	x8, x1, x8, hi  // hi = pmore
  41f354:	str	x8, [x0, #8]
  41f358:	strb	wzr, [x9, x8]
  41f35c:	ldp	x29, x30, [sp], #16
  41f360:	ret
  41f364:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f368:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f36c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f370:	add	x0, x0, #0xb6
  41f374:	add	x1, x1, #0x7a5
  41f378:	add	x2, x2, #0x560
  41f37c:	bl	413114 <ferror@plt+0xf094>
  41f380:	mov	x0, xzr
  41f384:	ldp	x29, x30, [sp], #16
  41f388:	ret
  41f38c:	stp	x29, x30, [sp, #-32]!
  41f390:	str	x19, [sp, #16]
  41f394:	mov	x19, x0
  41f398:	mov	x29, sp
  41f39c:	cbz	x0, 41f3cc <ferror@plt+0x1b34c>
  41f3a0:	mov	x2, x1
  41f3a4:	cbz	x1, 41f3ec <ferror@plt+0x1b36c>
  41f3a8:	mov	x1, #0xffffffffffffffff    	// #-1
  41f3ac:	mov	x3, #0xffffffffffffffff    	// #-1
  41f3b0:	mov	x0, x19
  41f3b4:	bl	41f47c <ferror@plt+0x1b3fc>
  41f3b8:	mov	x19, x0
  41f3bc:	mov	x0, x19
  41f3c0:	ldr	x19, [sp, #16]
  41f3c4:	ldp	x29, x30, [sp], #32
  41f3c8:	ret
  41f3cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f3d0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f3d4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f3d8:	add	x0, x0, #0xb6
  41f3dc:	add	x1, x1, #0x8db
  41f3e0:	add	x2, x2, #0x560
  41f3e4:	bl	413114 <ferror@plt+0xf094>
  41f3e8:	b	41f3bc <ferror@plt+0x1b33c>
  41f3ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f3f0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f3f4:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f3f8:	add	x0, x0, #0xb6
  41f3fc:	add	x1, x1, #0x8db
  41f400:	add	x2, x2, #0x852
  41f404:	bl	413114 <ferror@plt+0xf094>
  41f408:	b	41f3bc <ferror@plt+0x1b33c>
  41f40c:	stp	x29, x30, [sp, #-32]!
  41f410:	stp	x20, x19, [sp, #16]
  41f414:	mov	x19, x0
  41f418:	mov	x29, sp
  41f41c:	cbz	x0, 41f45c <ferror@plt+0x1b3dc>
  41f420:	ldr	x8, [x19, #16]
  41f424:	mov	x20, x1
  41f428:	cmp	x8, x1
  41f42c:	b.hi	41f440 <ferror@plt+0x1b3c0>  // b.pmore
  41f430:	ldr	x8, [x19, #8]
  41f434:	mov	x0, x19
  41f438:	sub	x1, x20, x8
  41f43c:	bl	41efd4 <ferror@plt+0x1af54>
  41f440:	ldr	x8, [x19]
  41f444:	str	x20, [x19, #8]
  41f448:	strb	wzr, [x8, x20]
  41f44c:	mov	x0, x19
  41f450:	ldp	x20, x19, [sp, #16]
  41f454:	ldp	x29, x30, [sp], #32
  41f458:	ret
  41f45c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f460:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f464:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f468:	add	x0, x0, #0xb6
  41f46c:	add	x1, x1, #0x7d2
  41f470:	add	x2, x2, #0x560
  41f474:	bl	413114 <ferror@plt+0xf094>
  41f478:	b	41f44c <ferror@plt+0x1b3cc>
  41f47c:	stp	x29, x30, [sp, #-64]!
  41f480:	stp	x20, x19, [sp, #48]
  41f484:	mov	x19, x0
  41f488:	str	x23, [sp, #16]
  41f48c:	stp	x22, x21, [sp, #32]
  41f490:	mov	x29, sp
  41f494:	cbz	x0, 41f610 <ferror@plt+0x1b590>
  41f498:	mov	x20, x3
  41f49c:	mov	x22, x2
  41f4a0:	mov	x21, x1
  41f4a4:	cbnz	x2, 41f4ac <ferror@plt+0x1b42c>
  41f4a8:	cbnz	x20, 41f630 <ferror@plt+0x1b5b0>
  41f4ac:	cbz	x20, 41f5f8 <ferror@plt+0x1b578>
  41f4b0:	tbnz	x20, #63, 41f4e4 <ferror@plt+0x1b464>
  41f4b4:	ldr	x8, [x19, #8]
  41f4b8:	tbnz	x21, #63, 41f4f8 <ferror@plt+0x1b478>
  41f4bc:	cmp	x8, x21
  41f4c0:	b.cs	41f4fc <ferror@plt+0x1b47c>  // b.hs, b.nlast
  41f4c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f4c8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f4cc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f4d0:	add	x0, x0, #0xb6
  41f4d4:	add	x1, x1, #0x7ff
  41f4d8:	add	x2, x2, #0x85e
  41f4dc:	bl	413114 <ferror@plt+0xf094>
  41f4e0:	b	41f5f8 <ferror@plt+0x1b578>
  41f4e4:	mov	x0, x22
  41f4e8:	bl	403590 <strlen@plt>
  41f4ec:	mov	x20, x0
  41f4f0:	ldr	x8, [x19, #8]
  41f4f4:	tbz	x21, #63, 41f4bc <ferror@plt+0x1b43c>
  41f4f8:	mov	x21, x8
  41f4fc:	ldr	x9, [x19]
  41f500:	cmp	x9, x22
  41f504:	b.hi	41f570 <ferror@plt+0x1b4f0>  // b.pmore
  41f508:	add	x8, x9, x8
  41f50c:	cmp	x8, x22
  41f510:	b.cc	41f570 <ferror@plt+0x1b4f0>  // b.lo, b.ul, b.last
  41f514:	mov	x0, x19
  41f518:	mov	x1, x20
  41f51c:	sub	x22, x22, x9
  41f520:	bl	41efd4 <ferror@plt+0x1af54>
  41f524:	ldp	x23, x8, [x19]
  41f528:	subs	x2, x8, x21
  41f52c:	b.ls	41f53c <ferror@plt+0x1b4bc>  // b.plast
  41f530:	add	x1, x23, x21
  41f534:	add	x0, x1, x20
  41f538:	bl	403540 <memmove@plt>
  41f53c:	subs	x8, x21, x22
  41f540:	add	x22, x23, x22
  41f544:	b.ls	41f5b0 <ferror@plt+0x1b530>  // b.plast
  41f548:	ldr	x9, [x19]
  41f54c:	cmp	x20, x8
  41f550:	csel	x23, x20, x8, cc  // cc = lo, ul, last
  41f554:	mov	x1, x22
  41f558:	add	x0, x9, x21
  41f55c:	mov	x2, x23
  41f560:	bl	403520 <memcpy@plt>
  41f564:	subs	x2, x20, x23
  41f568:	b.hi	41f5bc <ferror@plt+0x1b53c>  // b.pmore
  41f56c:	b	41f5e8 <ferror@plt+0x1b568>
  41f570:	mov	x0, x19
  41f574:	mov	x1, x20
  41f578:	bl	41efd4 <ferror@plt+0x1af54>
  41f57c:	ldr	x8, [x19, #8]
  41f580:	subs	x2, x8, x21
  41f584:	b.ls	41f598 <ferror@plt+0x1b518>  // b.plast
  41f588:	ldr	x8, [x19]
  41f58c:	add	x1, x8, x21
  41f590:	add	x0, x1, x20
  41f594:	bl	403540 <memmove@plt>
  41f598:	cmp	x20, #0x1
  41f59c:	b.ne	41f5d4 <ferror@plt+0x1b554>  // b.any
  41f5a0:	ldrb	w8, [x22]
  41f5a4:	ldr	x9, [x19]
  41f5a8:	strb	w8, [x9, x21]
  41f5ac:	b	41f5e8 <ferror@plt+0x1b568>
  41f5b0:	mov	x23, xzr
  41f5b4:	subs	x2, x20, x23
  41f5b8:	b.ls	41f5e8 <ferror@plt+0x1b568>  // b.plast
  41f5bc:	ldr	x8, [x19]
  41f5c0:	add	x9, x22, x23
  41f5c4:	add	x1, x9, x20
  41f5c8:	add	x8, x8, x21
  41f5cc:	add	x0, x8, x23
  41f5d0:	b	41f5e4 <ferror@plt+0x1b564>
  41f5d4:	ldr	x8, [x19]
  41f5d8:	mov	x1, x22
  41f5dc:	mov	x2, x20
  41f5e0:	add	x0, x8, x21
  41f5e4:	bl	403520 <memcpy@plt>
  41f5e8:	ldp	x9, x8, [x19]
  41f5ec:	add	x8, x8, x20
  41f5f0:	str	x8, [x19, #8]
  41f5f4:	strb	wzr, [x9, x8]
  41f5f8:	mov	x0, x19
  41f5fc:	ldp	x20, x19, [sp, #48]
  41f600:	ldp	x22, x21, [sp, #32]
  41f604:	ldr	x23, [sp, #16]
  41f608:	ldp	x29, x30, [sp], #64
  41f60c:	ret
  41f610:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f614:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f618:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f61c:	add	x0, x0, #0xb6
  41f620:	add	x1, x1, #0x7ff
  41f624:	add	x2, x2, #0x560
  41f628:	bl	413114 <ferror@plt+0xf094>
  41f62c:	b	41f5f8 <ferror@plt+0x1b578>
  41f630:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f634:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f638:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f63c:	add	x0, x0, #0xb6
  41f640:	add	x1, x1, #0x7ff
  41f644:	add	x2, x2, #0x846
  41f648:	bl	413114 <ferror@plt+0xf094>
  41f64c:	b	41f5f8 <ferror@plt+0x1b578>
  41f650:	stp	x29, x30, [sp, #-96]!
  41f654:	stp	x20, x19, [sp, #80]
  41f658:	mov	x19, x0
  41f65c:	str	x27, [sp, #16]
  41f660:	stp	x26, x25, [sp, #32]
  41f664:	stp	x24, x23, [sp, #48]
  41f668:	stp	x22, x21, [sp, #64]
  41f66c:	mov	x29, sp
  41f670:	cbz	x0, 41f740 <ferror@plt+0x1b6c0>
  41f674:	mov	x22, x1
  41f678:	cbz	x1, 41f760 <ferror@plt+0x1b6e0>
  41f67c:	ldrb	w27, [x22]
  41f680:	cbz	w27, 41f780 <ferror@plt+0x1b700>
  41f684:	mov	x0, x22
  41f688:	mov	w20, w3
  41f68c:	mov	x21, x2
  41f690:	bl	403590 <strlen@plt>
  41f694:	adrp	x8, 456000 <ferror@plt+0x51f80>
  41f698:	ldr	x24, [x8, #3912]
  41f69c:	adrp	x26, 43e000 <ferror@plt+0x39f80>
  41f6a0:	add	x25, x22, x0
  41f6a4:	add	x26, x26, #0xce2
  41f6a8:	b	41f6e8 <ferror@plt+0x1b668>
  41f6ac:	mov	w1, #0x25                  	// #37
  41f6b0:	mov	x0, x19
  41f6b4:	bl	41f818 <ferror@plt+0x1b798>
  41f6b8:	lsr	x8, x23, #4
  41f6bc:	ldrb	w1, [x26, x8]
  41f6c0:	mov	x0, x19
  41f6c4:	bl	41f818 <ferror@plt+0x1b798>
  41f6c8:	and	x8, x23, #0xf
  41f6cc:	ldrb	w1, [x26, x8]
  41f6d0:	mov	x0, x19
  41f6d4:	bl	41f818 <ferror@plt+0x1b798>
  41f6d8:	mov	w23, #0x1                   	// #1
  41f6dc:	add	x22, x22, x23
  41f6e0:	ldrb	w27, [x22]
  41f6e4:	cbz	w27, 41f780 <ferror@plt+0x1b700>
  41f6e8:	and	w23, w27, #0xff
  41f6ec:	cbz	w20, 41f724 <ferror@plt+0x1b6a4>
  41f6f0:	sxtb	w8, w27
  41f6f4:	tbz	w8, #31, 41f724 <ferror@plt+0x1b6a4>
  41f6f8:	sub	x1, x25, x22
  41f6fc:	mov	x0, x22
  41f700:	bl	427640 <ferror@plt+0x235c0>
  41f704:	bl	41f7a0 <ferror@plt+0x1b720>
  41f708:	cbz	w0, 41f724 <ferror@plt+0x1b6a4>
  41f70c:	ldrb	w23, [x24, w23, uxtw]
  41f710:	mov	x0, x19
  41f714:	mov	x1, x22
  41f718:	mov	x2, x23
  41f71c:	bl	41f08c <ferror@plt+0x1b00c>
  41f720:	b	41f6dc <ferror@plt+0x1b65c>
  41f724:	mov	w0, w23
  41f728:	mov	x1, x21
  41f72c:	bl	41f7ac <ferror@plt+0x1b72c>
  41f730:	cbz	w0, 41f6ac <ferror@plt+0x1b62c>
  41f734:	mov	x0, x19
  41f738:	mov	w1, w23
  41f73c:	b	41f6d4 <ferror@plt+0x1b654>
  41f740:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f744:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f748:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f74c:	add	x0, x0, #0xb6
  41f750:	add	x1, x1, #0x871
  41f754:	add	x2, x2, #0x560
  41f758:	bl	413114 <ferror@plt+0xf094>
  41f75c:	b	41f780 <ferror@plt+0x1b700>
  41f760:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f764:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f768:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f76c:	add	x0, x0, #0xb6
  41f770:	add	x1, x1, #0x871
  41f774:	add	x2, x2, #0x8c9
  41f778:	bl	413114 <ferror@plt+0xf094>
  41f77c:	mov	x19, xzr
  41f780:	mov	x0, x19
  41f784:	ldp	x20, x19, [sp, #80]
  41f788:	ldp	x22, x21, [sp, #64]
  41f78c:	ldp	x24, x23, [sp, #48]
  41f790:	ldp	x26, x25, [sp, #32]
  41f794:	ldr	x27, [sp, #16]
  41f798:	ldp	x29, x30, [sp], #96
  41f79c:	ret
  41f7a0:	cmn	w0, #0x2
  41f7a4:	cset	w0, cc  // cc = lo, ul, last
  41f7a8:	ret
  41f7ac:	stp	x29, x30, [sp, #-16]!
  41f7b0:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  41f7b4:	ldr	x8, [x8, #3864]
  41f7b8:	and	x9, x0, #0xff
  41f7bc:	mov	x29, sp
  41f7c0:	ldrh	w8, [x8, x9, lsl #1]
  41f7c4:	tbnz	w8, #0, 41f800 <ferror@plt+0x1b780>
  41f7c8:	and	w8, w0, #0xff
  41f7cc:	sub	w9, w8, #0x2d
  41f7d0:	cmp	w9, #0x2
  41f7d4:	mov	w0, #0x1                   	// #1
  41f7d8:	b.cc	41f810 <ferror@plt+0x1b790>  // b.lo, b.ul, b.last
  41f7dc:	cmp	w8, #0x5f
  41f7e0:	b.eq	41f810 <ferror@plt+0x1b790>  // b.none
  41f7e4:	cmp	w8, #0x7e
  41f7e8:	b.eq	41f810 <ferror@plt+0x1b790>  // b.none
  41f7ec:	cbz	x1, 41f80c <ferror@plt+0x1b78c>
  41f7f0:	mov	x0, x1
  41f7f4:	mov	w1, w8
  41f7f8:	bl	403d30 <strchr@plt>
  41f7fc:	cbz	x0, 41f80c <ferror@plt+0x1b78c>
  41f800:	mov	w0, #0x1                   	// #1
  41f804:	ldp	x29, x30, [sp], #16
  41f808:	ret
  41f80c:	mov	w0, wzr
  41f810:	ldp	x29, x30, [sp], #16
  41f814:	ret
  41f818:	stp	x29, x30, [sp, #-16]!
  41f81c:	ldp	x8, x10, [x0, #8]
  41f820:	mov	w2, w1
  41f824:	mov	x29, sp
  41f828:	add	x9, x8, #0x1
  41f82c:	cmp	x9, x10
  41f830:	b.cs	41f850 <ferror@plt+0x1b7d0>  // b.hs, b.nlast
  41f834:	ldr	x10, [x0]
  41f838:	str	x9, [x0, #8]
  41f83c:	strb	w2, [x10, x8]
  41f840:	ldp	x8, x9, [x0]
  41f844:	strb	wzr, [x8, x9]
  41f848:	ldp	x29, x30, [sp], #16
  41f84c:	ret
  41f850:	mov	x1, #0xffffffffffffffff    	// #-1
  41f854:	bl	41f8a8 <ferror@plt+0x1b828>
  41f858:	ldp	x29, x30, [sp], #16
  41f85c:	ret
  41f860:	stp	x29, x30, [sp, #-16]!
  41f864:	mov	x29, sp
  41f868:	cbz	x0, 41f880 <ferror@plt+0x1b800>
  41f86c:	mov	w2, w1
  41f870:	mov	x1, #0xffffffffffffffff    	// #-1
  41f874:	bl	41f8a8 <ferror@plt+0x1b828>
  41f878:	ldp	x29, x30, [sp], #16
  41f87c:	ret
  41f880:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f884:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f888:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f88c:	add	x0, x0, #0xb6
  41f890:	add	x1, x1, #0x94d
  41f894:	add	x2, x2, #0x560
  41f898:	bl	413114 <ferror@plt+0xf094>
  41f89c:	mov	x0, xzr
  41f8a0:	ldp	x29, x30, [sp], #16
  41f8a4:	ret
  41f8a8:	stp	x29, x30, [sp, #-48]!
  41f8ac:	stp	x20, x19, [sp, #32]
  41f8b0:	mov	x19, x0
  41f8b4:	str	x21, [sp, #16]
  41f8b8:	mov	x29, sp
  41f8bc:	cbz	x0, 41f938 <ferror@plt+0x1b8b8>
  41f8c0:	mov	x21, x1
  41f8c4:	mov	w1, #0x1                   	// #1
  41f8c8:	mov	x0, x19
  41f8cc:	mov	w20, w2
  41f8d0:	bl	41efd4 <ferror@plt+0x1af54>
  41f8d4:	ldr	x8, [x19, #8]
  41f8d8:	tbnz	x21, #63, 41f928 <ferror@plt+0x1b8a8>
  41f8dc:	cmp	x8, x21
  41f8e0:	b.cc	41f954 <ferror@plt+0x1b8d4>  // b.lo, b.ul, b.last
  41f8e4:	subs	x2, x8, x21
  41f8e8:	b.ls	41f8fc <ferror@plt+0x1b87c>  // b.plast
  41f8ec:	ldr	x8, [x19]
  41f8f0:	add	x1, x8, x21
  41f8f4:	add	x0, x1, #0x1
  41f8f8:	bl	403540 <memmove@plt>
  41f8fc:	ldr	x8, [x19]
  41f900:	strb	w20, [x8, x21]
  41f904:	ldp	x9, x8, [x19]
  41f908:	add	x8, x8, #0x1
  41f90c:	str	x8, [x19, #8]
  41f910:	strb	wzr, [x9, x8]
  41f914:	mov	x0, x19
  41f918:	ldp	x20, x19, [sp, #32]
  41f91c:	ldr	x21, [sp, #16]
  41f920:	ldp	x29, x30, [sp], #48
  41f924:	ret
  41f928:	mov	x21, x8
  41f92c:	subs	x2, x8, x21
  41f930:	b.hi	41f8ec <ferror@plt+0x1b86c>  // b.pmore
  41f934:	b	41f8fc <ferror@plt+0x1b87c>
  41f938:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f93c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f940:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f944:	add	x0, x0, #0xb6
  41f948:	add	x1, x1, #0xac4
  41f94c:	add	x2, x2, #0x560
  41f950:	b	41f96c <ferror@plt+0x1b8ec>
  41f954:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f958:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f95c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41f960:	add	x0, x0, #0xb6
  41f964:	add	x1, x1, #0xac4
  41f968:	add	x2, x2, #0x85e
  41f96c:	bl	413114 <ferror@plt+0xf094>
  41f970:	b	41f914 <ferror@plt+0x1b894>
  41f974:	stp	x29, x30, [sp, #-16]!
  41f978:	mov	x29, sp
  41f97c:	cbz	x0, 41f994 <ferror@plt+0x1b914>
  41f980:	mov	w2, w1
  41f984:	mov	x1, #0xffffffffffffffff    	// #-1
  41f988:	bl	41f9bc <ferror@plt+0x1b93c>
  41f98c:	ldp	x29, x30, [sp], #16
  41f990:	ret
  41f994:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41f998:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41f99c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41f9a0:	add	x0, x0, #0xb6
  41f9a4:	add	x1, x1, #0x97a
  41f9a8:	add	x2, x2, #0x560
  41f9ac:	bl	413114 <ferror@plt+0xf094>
  41f9b0:	mov	x0, xzr
  41f9b4:	ldp	x29, x30, [sp], #16
  41f9b8:	ret
  41f9bc:	stp	x29, x30, [sp, #-64]!
  41f9c0:	stp	x20, x19, [sp, #48]
  41f9c4:	mov	x19, x0
  41f9c8:	str	x23, [sp, #16]
  41f9cc:	stp	x22, x21, [sp, #32]
  41f9d0:	mov	x29, sp
  41f9d4:	cbz	x0, 41faf8 <ferror@plt+0x1ba78>
  41f9d8:	mov	w20, w2
  41f9dc:	mov	x21, x1
  41f9e0:	cmp	w2, #0x80
  41f9e4:	b.cs	41f9f4 <ferror@plt+0x1b974>  // b.hs, b.nlast
  41f9e8:	mov	w23, wzr
  41f9ec:	mov	w8, #0x1                   	// #1
  41f9f0:	b	41fa4c <ferror@plt+0x1b9cc>
  41f9f4:	cmp	w20, #0x800
  41f9f8:	b.cs	41fa08 <ferror@plt+0x1b988>  // b.hs, b.nlast
  41f9fc:	mov	w23, #0xc0                  	// #192
  41fa00:	mov	w8, #0x2                   	// #2
  41fa04:	b	41fa4c <ferror@plt+0x1b9cc>
  41fa08:	cmp	w20, #0x10, lsl #12
  41fa0c:	b.cs	41fa1c <ferror@plt+0x1b99c>  // b.hs, b.nlast
  41fa10:	mov	w23, #0xe0                  	// #224
  41fa14:	mov	w8, #0x3                   	// #3
  41fa18:	b	41fa4c <ferror@plt+0x1b9cc>
  41fa1c:	cmp	w20, #0x200, lsl #12
  41fa20:	b.cs	41fa30 <ferror@plt+0x1b9b0>  // b.hs, b.nlast
  41fa24:	mov	w23, #0xf0                  	// #240
  41fa28:	mov	w8, #0x4                   	// #4
  41fa2c:	b	41fa4c <ferror@plt+0x1b9cc>
  41fa30:	lsr	w8, w20, #26
  41fa34:	mov	w9, #0x5                   	// #5
  41fa38:	mov	w10, #0xfc                  	// #252
  41fa3c:	mov	w11, #0xf8                  	// #248
  41fa40:	cmp	w8, #0x0
  41fa44:	cinc	w8, w9, ne  // ne = any
  41fa48:	csel	w23, w11, w10, eq  // eq = none
  41fa4c:	mov	w22, w8
  41fa50:	mov	x0, x19
  41fa54:	mov	x1, x22
  41fa58:	bl	41efd4 <ferror@plt+0x1af54>
  41fa5c:	ldr	x8, [x19, #8]
  41fa60:	tbnz	x21, #63, 41fae8 <ferror@plt+0x1ba68>
  41fa64:	cmp	x8, x21
  41fa68:	b.cc	41fb14 <ferror@plt+0x1ba94>  // b.lo, b.ul, b.last
  41fa6c:	subs	x2, x8, x21
  41fa70:	b.ls	41fa84 <ferror@plt+0x1ba04>  // b.plast
  41fa74:	ldr	x8, [x19]
  41fa78:	add	x1, x8, x21
  41fa7c:	add	x0, x1, x22
  41fa80:	bl	403540 <memmove@plt>
  41fa84:	ldr	x8, [x19]
  41fa88:	cmp	w22, #0x2
  41fa8c:	b.cc	41fab8 <ferror@plt+0x1ba38>  // b.lo, b.ul, b.last
  41fa90:	add	x9, x21, x8
  41fa94:	sub	x9, x9, #0x1
  41fa98:	mov	x10, x22
  41fa9c:	mov	w11, #0x80                  	// #128
  41faa0:	bfxil	w11, w20, #0, #6
  41faa4:	cmp	x10, #0x2
  41faa8:	strb	w11, [x9, x10]
  41faac:	sub	x10, x10, #0x1
  41fab0:	lsr	w20, w20, #6
  41fab4:	b.gt	41fa9c <ferror@plt+0x1ba1c>
  41fab8:	orr	w9, w20, w23
  41fabc:	strb	w9, [x8, x21]
  41fac0:	ldp	x9, x8, [x19]
  41fac4:	add	x8, x8, x22
  41fac8:	str	x8, [x19, #8]
  41facc:	strb	wzr, [x9, x8]
  41fad0:	mov	x0, x19
  41fad4:	ldp	x20, x19, [sp, #48]
  41fad8:	ldp	x22, x21, [sp, #32]
  41fadc:	ldr	x23, [sp, #16]
  41fae0:	ldp	x29, x30, [sp], #64
  41fae4:	ret
  41fae8:	mov	x21, x8
  41faec:	subs	x2, x8, x21
  41faf0:	b.hi	41fa74 <ferror@plt+0x1b9f4>  // b.pmore
  41faf4:	b	41fa84 <ferror@plt+0x1ba04>
  41faf8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fafc:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fb00:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fb04:	add	x0, x0, #0xb6
  41fb08:	add	x1, x1, #0xaf9
  41fb0c:	add	x2, x2, #0x560
  41fb10:	b	41fb2c <ferror@plt+0x1baac>
  41fb14:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fb18:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fb1c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fb20:	add	x0, x0, #0xb6
  41fb24:	add	x1, x1, #0xaf9
  41fb28:	add	x2, x2, #0x85e
  41fb2c:	bl	413114 <ferror@plt+0xf094>
  41fb30:	b	41fad0 <ferror@plt+0x1ba50>
  41fb34:	stp	x29, x30, [sp, #-32]!
  41fb38:	str	x19, [sp, #16]
  41fb3c:	mov	x19, x0
  41fb40:	mov	x29, sp
  41fb44:	cbz	x0, 41fb74 <ferror@plt+0x1baf4>
  41fb48:	mov	x2, x1
  41fb4c:	cbz	x1, 41fb94 <ferror@plt+0x1bb14>
  41fb50:	mov	x3, #0xffffffffffffffff    	// #-1
  41fb54:	mov	x0, x19
  41fb58:	mov	x1, xzr
  41fb5c:	bl	41f47c <ferror@plt+0x1b3fc>
  41fb60:	mov	x19, x0
  41fb64:	mov	x0, x19
  41fb68:	ldr	x19, [sp, #16]
  41fb6c:	ldp	x29, x30, [sp], #32
  41fb70:	ret
  41fb74:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fb78:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fb7c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fb80:	add	x0, x0, #0xb6
  41fb84:	add	x1, x1, #0x9b0
  41fb88:	add	x2, x2, #0x560
  41fb8c:	bl	413114 <ferror@plt+0xf094>
  41fb90:	b	41fb64 <ferror@plt+0x1bae4>
  41fb94:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fb98:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fb9c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fba0:	add	x0, x0, #0xb6
  41fba4:	add	x1, x1, #0x9b0
  41fba8:	add	x2, x2, #0x852
  41fbac:	bl	413114 <ferror@plt+0xf094>
  41fbb0:	b	41fb64 <ferror@plt+0x1bae4>
  41fbb4:	stp	x29, x30, [sp, #-32]!
  41fbb8:	str	x19, [sp, #16]
  41fbbc:	mov	x19, x0
  41fbc0:	mov	x29, sp
  41fbc4:	cbz	x0, 41fbf4 <ferror@plt+0x1bb74>
  41fbc8:	mov	x3, x2
  41fbcc:	mov	x2, x1
  41fbd0:	cbz	x1, 41fc14 <ferror@plt+0x1bb94>
  41fbd4:	mov	x0, x19
  41fbd8:	mov	x1, xzr
  41fbdc:	bl	41f47c <ferror@plt+0x1b3fc>
  41fbe0:	mov	x19, x0
  41fbe4:	mov	x0, x19
  41fbe8:	ldr	x19, [sp, #16]
  41fbec:	ldp	x29, x30, [sp], #32
  41fbf0:	ret
  41fbf4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fbf8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fbfc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fc00:	add	x0, x0, #0xb6
  41fc04:	add	x1, x1, #0x9e4
  41fc08:	add	x2, x2, #0x560
  41fc0c:	bl	413114 <ferror@plt+0xf094>
  41fc10:	b	41fbe4 <ferror@plt+0x1bb64>
  41fc14:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fc18:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fc1c:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fc20:	add	x0, x0, #0xb6
  41fc24:	add	x1, x1, #0x9e4
  41fc28:	add	x2, x2, #0x852
  41fc2c:	bl	413114 <ferror@plt+0xf094>
  41fc30:	b	41fbe4 <ferror@plt+0x1bb64>
  41fc34:	stp	x29, x30, [sp, #-16]!
  41fc38:	mov	x29, sp
  41fc3c:	cbz	x0, 41fc54 <ferror@plt+0x1bbd4>
  41fc40:	mov	w2, w1
  41fc44:	mov	x1, xzr
  41fc48:	bl	41f8a8 <ferror@plt+0x1b828>
  41fc4c:	ldp	x29, x30, [sp], #16
  41fc50:	ret
  41fc54:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fc58:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fc5c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fc60:	add	x0, x0, #0xb6
  41fc64:	add	x1, x1, #0xa24
  41fc68:	add	x2, x2, #0x560
  41fc6c:	bl	413114 <ferror@plt+0xf094>
  41fc70:	mov	x0, xzr
  41fc74:	ldp	x29, x30, [sp], #16
  41fc78:	ret
  41fc7c:	stp	x29, x30, [sp, #-16]!
  41fc80:	mov	x29, sp
  41fc84:	cbz	x0, 41fc9c <ferror@plt+0x1bc1c>
  41fc88:	mov	w2, w1
  41fc8c:	mov	x1, xzr
  41fc90:	bl	41f9bc <ferror@plt+0x1b93c>
  41fc94:	ldp	x29, x30, [sp], #16
  41fc98:	ret
  41fc9c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fca0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fca4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fca8:	add	x0, x0, #0xb6
  41fcac:	add	x1, x1, #0xa52
  41fcb0:	add	x2, x2, #0x560
  41fcb4:	bl	413114 <ferror@plt+0xf094>
  41fcb8:	mov	x0, xzr
  41fcbc:	ldp	x29, x30, [sp], #16
  41fcc0:	ret
  41fcc4:	stp	x29, x30, [sp, #-32]!
  41fcc8:	str	x19, [sp, #16]
  41fccc:	mov	x19, x0
  41fcd0:	mov	x29, sp
  41fcd4:	cbz	x0, 41fd0c <ferror@plt+0x1bc8c>
  41fcd8:	cbz	x2, 41fd2c <ferror@plt+0x1bcac>
  41fcdc:	tbnz	x1, #63, 41fcec <ferror@plt+0x1bc6c>
  41fce0:	ldr	x8, [x19, #8]
  41fce4:	cmp	x8, x1
  41fce8:	b.cc	41fd4c <ferror@plt+0x1bccc>  // b.lo, b.ul, b.last
  41fcec:	mov	x3, #0xffffffffffffffff    	// #-1
  41fcf0:	mov	x0, x19
  41fcf4:	bl	41f47c <ferror@plt+0x1b3fc>
  41fcf8:	mov	x19, x0
  41fcfc:	mov	x0, x19
  41fd00:	ldr	x19, [sp, #16]
  41fd04:	ldp	x29, x30, [sp], #32
  41fd08:	ret
  41fd0c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fd10:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fd14:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fd18:	add	x0, x0, #0xb6
  41fd1c:	add	x1, x1, #0xa89
  41fd20:	add	x2, x2, #0x560
  41fd24:	bl	413114 <ferror@plt+0xf094>
  41fd28:	b	41fcfc <ferror@plt+0x1bc7c>
  41fd2c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fd30:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fd34:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fd38:	add	x0, x0, #0xb6
  41fd3c:	add	x1, x1, #0xa89
  41fd40:	add	x2, x2, #0x852
  41fd44:	bl	413114 <ferror@plt+0xf094>
  41fd48:	b	41fcfc <ferror@plt+0x1bc7c>
  41fd4c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fd50:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fd54:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fd58:	add	x0, x0, #0xb6
  41fd5c:	add	x1, x1, #0xa89
  41fd60:	add	x2, x2, #0x85e
  41fd64:	bl	413114 <ferror@plt+0xf094>
  41fd68:	b	41fcfc <ferror@plt+0x1bc7c>
  41fd6c:	stp	x29, x30, [sp, #-48]!
  41fd70:	stp	x20, x19, [sp, #32]
  41fd74:	mov	x19, x0
  41fd78:	str	x21, [sp, #16]
  41fd7c:	mov	x29, sp
  41fd80:	cbz	x2, 41fdc0 <ferror@plt+0x1bd40>
  41fd84:	mov	x0, x2
  41fd88:	mov	x20, x2
  41fd8c:	mov	x21, x1
  41fd90:	bl	403590 <strlen@plt>
  41fd94:	mov	x3, x0
  41fd98:	mov	x0, x19
  41fd9c:	mov	x1, x21
  41fda0:	mov	x2, x20
  41fda4:	bl	41fde0 <ferror@plt+0x1bd60>
  41fda8:	mov	x19, x0
  41fdac:	mov	x0, x19
  41fdb0:	ldp	x20, x19, [sp, #32]
  41fdb4:	ldr	x21, [sp, #16]
  41fdb8:	ldp	x29, x30, [sp], #48
  41fdbc:	ret
  41fdc0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fdc4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fdc8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fdcc:	add	x0, x0, #0xb6
  41fdd0:	add	x1, x1, #0xb37
  41fdd4:	add	x2, x2, #0x852
  41fdd8:	bl	413114 <ferror@plt+0xf094>
  41fddc:	b	41fdac <ferror@plt+0x1bd2c>
  41fde0:	stp	x29, x30, [sp, #-64]!
  41fde4:	stp	x20, x19, [sp, #48]
  41fde8:	mov	x19, x0
  41fdec:	stp	x24, x23, [sp, #16]
  41fdf0:	stp	x22, x21, [sp, #32]
  41fdf4:	mov	x29, sp
  41fdf8:	cbz	x0, 41fe84 <ferror@plt+0x1be04>
  41fdfc:	mov	x21, x3
  41fe00:	cbz	x3, 41fe6c <ferror@plt+0x1bdec>
  41fe04:	mov	x20, x2
  41fe08:	cbz	x2, 41fea4 <ferror@plt+0x1be24>
  41fe0c:	ldr	x24, [x19, #8]
  41fe10:	mov	x22, x1
  41fe14:	cmp	x24, x1
  41fe18:	b.cc	41fec4 <ferror@plt+0x1be44>  // b.lo, b.ul, b.last
  41fe1c:	tbz	x21, #63, 41fe2c <ferror@plt+0x1bdac>
  41fe20:	mov	x0, x20
  41fe24:	bl	403590 <strlen@plt>
  41fe28:	mov	x21, x0
  41fe2c:	add	x23, x21, x22
  41fe30:	subs	x1, x23, x24
  41fe34:	b.ls	41fe40 <ferror@plt+0x1bdc0>  // b.plast
  41fe38:	mov	x0, x19
  41fe3c:	bl	41efd4 <ferror@plt+0x1af54>
  41fe40:	ldr	x8, [x19]
  41fe44:	mov	x1, x20
  41fe48:	mov	x2, x21
  41fe4c:	add	x0, x8, x22
  41fe50:	bl	403520 <memcpy@plt>
  41fe54:	ldr	x8, [x19, #8]
  41fe58:	cmp	x23, x8
  41fe5c:	b.ls	41fe6c <ferror@plt+0x1bdec>  // b.plast
  41fe60:	ldr	x8, [x19]
  41fe64:	strb	wzr, [x8, x23]
  41fe68:	str	x23, [x19, #8]
  41fe6c:	mov	x0, x19
  41fe70:	ldp	x20, x19, [sp, #48]
  41fe74:	ldp	x22, x21, [sp, #32]
  41fe78:	ldp	x24, x23, [sp, #16]
  41fe7c:	ldp	x29, x30, [sp], #64
  41fe80:	ret
  41fe84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fe88:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fe8c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41fe90:	add	x0, x0, #0xb6
  41fe94:	add	x1, x1, #0xb74
  41fe98:	add	x2, x2, #0x560
  41fe9c:	bl	413114 <ferror@plt+0xf094>
  41fea0:	b	41fe6c <ferror@plt+0x1bdec>
  41fea4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fea8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41feac:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41feb0:	add	x0, x0, #0xb6
  41feb4:	add	x1, x1, #0xb74
  41feb8:	add	x2, x2, #0x852
  41febc:	bl	413114 <ferror@plt+0xf094>
  41fec0:	b	41fe6c <ferror@plt+0x1bdec>
  41fec4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41fec8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41fecc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41fed0:	add	x0, x0, #0xb6
  41fed4:	add	x1, x1, #0xb74
  41fed8:	add	x2, x2, #0x85e
  41fedc:	bl	413114 <ferror@plt+0xf094>
  41fee0:	b	41fe6c <ferror@plt+0x1bdec>
  41fee4:	stp	x29, x30, [sp, #-32]!
  41fee8:	stp	x20, x19, [sp, #16]
  41feec:	mov	x19, x0
  41fef0:	mov	x29, sp
  41fef4:	cbz	x0, 41ff58 <ferror@plt+0x1bed8>
  41fef8:	tbnz	x1, #63, 41ff78 <ferror@plt+0x1bef8>
  41fefc:	ldr	x8, [x19, #8]
  41ff00:	subs	x9, x8, x1
  41ff04:	b.cc	41ff98 <ferror@plt+0x1bf18>  // b.lo, b.ul, b.last
  41ff08:	mov	x20, x2
  41ff0c:	tbnz	x2, #63, 41ff34 <ferror@plt+0x1beb4>
  41ff10:	add	x9, x20, x1
  41ff14:	subs	x2, x8, x9
  41ff18:	b.cc	41ffb8 <ferror@plt+0x1bf38>  // b.lo, b.ul, b.last
  41ff1c:	b.ls	41ff38 <ferror@plt+0x1beb8>  // b.plast
  41ff20:	ldr	x8, [x19]
  41ff24:	add	x0, x8, x1
  41ff28:	add	x1, x0, x20
  41ff2c:	bl	403540 <memmove@plt>
  41ff30:	b	41ff38 <ferror@plt+0x1beb8>
  41ff34:	mov	x20, x9
  41ff38:	ldp	x9, x8, [x19]
  41ff3c:	sub	x8, x8, x20
  41ff40:	str	x8, [x19, #8]
  41ff44:	strb	wzr, [x9, x8]
  41ff48:	mov	x0, x19
  41ff4c:	ldp	x20, x19, [sp, #16]
  41ff50:	ldp	x29, x30, [sp], #32
  41ff54:	ret
  41ff58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ff5c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ff60:	adrp	x2, 475000 <ferror@plt+0x70f80>
  41ff64:	add	x0, x0, #0xb6
  41ff68:	add	x1, x1, #0xbbd
  41ff6c:	add	x2, x2, #0x560
  41ff70:	bl	413114 <ferror@plt+0xf094>
  41ff74:	b	41ff48 <ferror@plt+0x1bec8>
  41ff78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ff7c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ff80:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ff84:	add	x0, x0, #0xb6
  41ff88:	add	x1, x1, #0xbbd
  41ff8c:	add	x2, x2, #0xbf0
  41ff90:	bl	413114 <ferror@plt+0xf094>
  41ff94:	b	41ff48 <ferror@plt+0x1bec8>
  41ff98:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ff9c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ffa0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ffa4:	add	x0, x0, #0xb6
  41ffa8:	add	x1, x1, #0xbbd
  41ffac:	add	x2, x2, #0x85e
  41ffb0:	bl	413114 <ferror@plt+0xf094>
  41ffb4:	b	41ff48 <ferror@plt+0x1bec8>
  41ffb8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  41ffbc:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  41ffc0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  41ffc4:	add	x0, x0, #0xb6
  41ffc8:	add	x1, x1, #0xbbd
  41ffcc:	add	x2, x2, #0xbf9
  41ffd0:	bl	413114 <ferror@plt+0xf094>
  41ffd4:	b	41ff48 <ferror@plt+0x1bec8>
  41ffd8:	stp	x29, x30, [sp, #-48]!
  41ffdc:	stp	x20, x19, [sp, #32]
  41ffe0:	mov	x19, x0
  41ffe4:	str	x21, [sp, #16]
  41ffe8:	mov	x29, sp
  41ffec:	cbz	x0, 420024 <ferror@plt+0x1bfa4>
  41fff0:	ldr	w20, [x19, #8]
  41fff4:	cbz	w20, 420010 <ferror@plt+0x1bf90>
  41fff8:	ldr	x21, [x19]
  41fffc:	ldrb	w0, [x21]
  420000:	bl	41d8bc <ferror@plt+0x1983c>
  420004:	subs	w20, w20, #0x1
  420008:	strb	w0, [x21], #1
  42000c:	b.ne	41fffc <ferror@plt+0x1bf7c>  // b.any
  420010:	mov	x0, x19
  420014:	ldp	x20, x19, [sp, #32]
  420018:	ldr	x21, [sp, #16]
  42001c:	ldp	x29, x30, [sp], #48
  420020:	ret
  420024:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420028:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  42002c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  420030:	add	x0, x0, #0xb6
  420034:	add	x1, x1, #0xc12
  420038:	add	x2, x2, #0x560
  42003c:	bl	413114 <ferror@plt+0xf094>
  420040:	b	420010 <ferror@plt+0x1bf90>
  420044:	stp	x29, x30, [sp, #-48]!
  420048:	stp	x20, x19, [sp, #32]
  42004c:	mov	x19, x0
  420050:	str	x21, [sp, #16]
  420054:	mov	x29, sp
  420058:	cbz	x0, 420090 <ferror@plt+0x1c010>
  42005c:	ldr	w20, [x19, #8]
  420060:	cbz	w20, 42007c <ferror@plt+0x1bffc>
  420064:	ldr	x21, [x19]
  420068:	ldrb	w0, [x21]
  42006c:	bl	41d960 <ferror@plt+0x198e0>
  420070:	subs	w20, w20, #0x1
  420074:	strb	w0, [x21], #1
  420078:	b.ne	420068 <ferror@plt+0x1bfe8>  // b.any
  42007c:	mov	x0, x19
  420080:	ldp	x20, x19, [sp, #32]
  420084:	ldr	x21, [sp, #16]
  420088:	ldp	x29, x30, [sp], #48
  42008c:	ret
  420090:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420094:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420098:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42009c:	add	x0, x0, #0xb6
  4200a0:	add	x1, x1, #0xc3a
  4200a4:	add	x2, x2, #0x560
  4200a8:	bl	413114 <ferror@plt+0xf094>
  4200ac:	b	42007c <ferror@plt+0x1bffc>
  4200b0:	stp	x29, x30, [sp, #-64]!
  4200b4:	stp	x20, x19, [sp, #48]
  4200b8:	mov	x19, x0
  4200bc:	str	x23, [sp, #16]
  4200c0:	stp	x22, x21, [sp, #32]
  4200c4:	mov	x29, sp
  4200c8:	cbz	x0, 420114 <ferror@plt+0x1c094>
  4200cc:	ldr	x21, [x19, #8]
  4200d0:	cbz	x21, 420130 <ferror@plt+0x1c0b0>
  4200d4:	ldr	x22, [x19]
  4200d8:	bl	403bf0 <__ctype_b_loc@plt>
  4200dc:	mov	x20, x0
  4200e0:	b	4200f0 <ferror@plt+0x1c070>
  4200e4:	subs	x21, x21, #0x1
  4200e8:	add	x22, x22, #0x1
  4200ec:	b.eq	420130 <ferror@plt+0x1c0b0>  // b.none
  4200f0:	ldr	x8, [x20]
  4200f4:	ldrb	w23, [x22]
  4200f8:	ldrh	w8, [x8, x23, lsl #1]
  4200fc:	tbz	w8, #8, 4200e4 <ferror@plt+0x1c064>
  420100:	bl	4037d0 <__ctype_tolower_loc@plt>
  420104:	ldr	x8, [x0]
  420108:	ldr	w8, [x8, x23, lsl #2]
  42010c:	strb	w8, [x22]
  420110:	b	4200e4 <ferror@plt+0x1c064>
  420114:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420118:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  42011c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  420120:	add	x0, x0, #0xb6
  420124:	add	x1, x1, #0xc60
  420128:	add	x2, x2, #0x560
  42012c:	bl	413114 <ferror@plt+0xf094>
  420130:	mov	x0, x19
  420134:	ldp	x20, x19, [sp, #48]
  420138:	ldp	x22, x21, [sp, #32]
  42013c:	ldr	x23, [sp, #16]
  420140:	ldp	x29, x30, [sp], #64
  420144:	ret
  420148:	stp	x29, x30, [sp, #-64]!
  42014c:	stp	x20, x19, [sp, #48]
  420150:	mov	x19, x0
  420154:	str	x23, [sp, #16]
  420158:	stp	x22, x21, [sp, #32]
  42015c:	mov	x29, sp
  420160:	cbz	x0, 4201ac <ferror@plt+0x1c12c>
  420164:	ldr	x21, [x19, #8]
  420168:	cbz	x21, 4201c8 <ferror@plt+0x1c148>
  42016c:	ldr	x22, [x19]
  420170:	bl	403bf0 <__ctype_b_loc@plt>
  420174:	mov	x20, x0
  420178:	b	420188 <ferror@plt+0x1c108>
  42017c:	subs	x21, x21, #0x1
  420180:	add	x22, x22, #0x1
  420184:	b.eq	4201c8 <ferror@plt+0x1c148>  // b.none
  420188:	ldr	x8, [x20]
  42018c:	ldrb	w23, [x22]
  420190:	ldrh	w8, [x8, x23, lsl #1]
  420194:	tbz	w8, #9, 42017c <ferror@plt+0x1c0fc>
  420198:	bl	403a60 <__ctype_toupper_loc@plt>
  42019c:	ldr	x8, [x0]
  4201a0:	ldr	w8, [x8, x23, lsl #2]
  4201a4:	strb	w8, [x22]
  4201a8:	b	42017c <ferror@plt+0x1c0fc>
  4201ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4201b0:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  4201b4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  4201b8:	add	x0, x0, #0xb6
  4201bc:	add	x1, x1, #0xc82
  4201c0:	add	x2, x2, #0x560
  4201c4:	bl	413114 <ferror@plt+0xf094>
  4201c8:	mov	x0, x19
  4201cc:	ldp	x20, x19, [sp, #48]
  4201d0:	ldp	x22, x21, [sp, #32]
  4201d4:	ldr	x23, [sp, #16]
  4201d8:	ldp	x29, x30, [sp], #64
  4201dc:	ret
  4201e0:	sub	sp, sp, #0x50
  4201e4:	stp	x29, x30, [sp, #32]
  4201e8:	str	x21, [sp, #48]
  4201ec:	stp	x20, x19, [sp, #64]
  4201f0:	add	x29, sp, #0x20
  4201f4:	cbz	x0, 42026c <ferror@plt+0x1c1ec>
  4201f8:	cbz	x1, 42028c <ferror@plt+0x1c20c>
  4201fc:	ldp	q1, q0, [x2]
  420200:	mov	x19, x0
  420204:	add	x0, x29, #0x18
  420208:	mov	x2, sp
  42020c:	stp	q1, q0, [sp]
  420210:	bl	42b40c <ferror@plt+0x2738c>
  420214:	tbnz	w0, #31, 420258 <ferror@plt+0x1c1d8>
  420218:	mov	w20, w0
  42021c:	sxtw	x21, w20
  420220:	mov	x0, x19
  420224:	mov	x1, x21
  420228:	bl	41efd4 <ferror@plt+0x1af54>
  42022c:	ldp	x8, x9, [x19]
  420230:	ldr	x1, [x29, #24]
  420234:	add	w10, w20, #0x1
  420238:	sxtw	x2, w10
  42023c:	add	x0, x8, x9
  420240:	bl	403520 <memcpy@plt>
  420244:	ldr	x8, [x19, #8]
  420248:	add	x8, x8, x21
  42024c:	str	x8, [x19, #8]
  420250:	ldr	x0, [x29, #24]
  420254:	bl	41249c <ferror@plt+0xe41c>
  420258:	ldp	x20, x19, [sp, #64]
  42025c:	ldr	x21, [sp, #48]
  420260:	ldp	x29, x30, [sp, #32]
  420264:	add	sp, sp, #0x50
  420268:	ret
  42026c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420270:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420274:	adrp	x2, 475000 <ferror@plt+0x70f80>
  420278:	add	x0, x0, #0xb6
  42027c:	add	x1, x1, #0xca2
  420280:	add	x2, x2, #0x560
  420284:	bl	413114 <ferror@plt+0xf094>
  420288:	b	420258 <ferror@plt+0x1c1d8>
  42028c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420290:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420294:	adrp	x2, 438000 <ferror@plt+0x33f80>
  420298:	add	x0, x0, #0xb6
  42029c:	add	x1, x1, #0xca2
  4202a0:	add	x2, x2, #0x192
  4202a4:	bl	413114 <ferror@plt+0xf094>
  4202a8:	b	420258 <ferror@plt+0x1c1d8>
  4202ac:	sub	sp, sp, #0x50
  4202b0:	stp	x20, x19, [sp, #64]
  4202b4:	mov	x20, x1
  4202b8:	mov	x1, xzr
  4202bc:	stp	x29, x30, [sp, #32]
  4202c0:	str	x21, [sp, #48]
  4202c4:	add	x29, sp, #0x20
  4202c8:	mov	x19, x2
  4202cc:	mov	x21, x0
  4202d0:	bl	41f33c <ferror@plt+0x1b2bc>
  4202d4:	ldp	q1, q0, [x19]
  4202d8:	mov	x2, sp
  4202dc:	mov	x0, x21
  4202e0:	mov	x1, x20
  4202e4:	stp	q1, q0, [sp]
  4202e8:	bl	4201e0 <ferror@plt+0x1c160>
  4202ec:	ldp	x20, x19, [sp, #64]
  4202f0:	ldr	x21, [sp, #48]
  4202f4:	ldp	x29, x30, [sp, #32]
  4202f8:	add	sp, sp, #0x50
  4202fc:	ret
  420300:	sub	sp, sp, #0x120
  420304:	stp	x29, x30, [sp, #240]
  420308:	stp	x20, x19, [sp, #272]
  42030c:	add	x29, sp, #0xf0
  420310:	mov	x19, x1
  420314:	mov	x1, xzr
  420318:	str	x28, [sp, #256]
  42031c:	mov	x20, x0
  420320:	stp	x2, x3, [x29, #-112]
  420324:	stp	x4, x5, [x29, #-96]
  420328:	stp	x6, x7, [x29, #-80]
  42032c:	stp	q1, q2, [sp, #16]
  420330:	stp	q3, q4, [sp, #48]
  420334:	str	q0, [sp]
  420338:	stp	q5, q6, [sp, #80]
  42033c:	str	q7, [sp, #112]
  420340:	bl	41f33c <ferror@plt+0x1b2bc>
  420344:	sub	x9, x29, #0x70
  420348:	mov	x10, sp
  42034c:	mov	x11, #0xffffffffffffffd0    	// #-48
  420350:	add	x8, x29, #0x30
  420354:	movk	x11, #0xff80, lsl #32
  420358:	add	x9, x9, #0x30
  42035c:	add	x10, x10, #0x80
  420360:	stp	x8, x9, [x29, #-32]
  420364:	stp	x10, x11, [x29, #-16]
  420368:	ldp	q0, q1, [x29, #-32]
  42036c:	sub	x2, x29, #0x40
  420370:	mov	x0, x20
  420374:	mov	x1, x19
  420378:	stp	q0, q1, [x29, #-64]
  42037c:	bl	4201e0 <ferror@plt+0x1c160>
  420380:	ldp	x20, x19, [sp, #272]
  420384:	ldr	x28, [sp, #256]
  420388:	ldp	x29, x30, [sp, #240]
  42038c:	add	sp, sp, #0x120
  420390:	ret
  420394:	sub	sp, sp, #0x100
  420398:	stp	x29, x30, [sp, #240]
  42039c:	add	x29, sp, #0xf0
  4203a0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4203a4:	mov	x9, sp
  4203a8:	sub	x10, x29, #0x70
  4203ac:	movk	x8, #0xff80, lsl #32
  4203b0:	add	x11, x29, #0x10
  4203b4:	add	x9, x9, #0x80
  4203b8:	add	x10, x10, #0x30
  4203bc:	stp	x9, x8, [x29, #-16]
  4203c0:	stp	x11, x10, [x29, #-32]
  4203c4:	stp	x2, x3, [x29, #-112]
  4203c8:	stp	x4, x5, [x29, #-96]
  4203cc:	stp	x6, x7, [x29, #-80]
  4203d0:	stp	q1, q2, [sp, #16]
  4203d4:	str	q0, [sp]
  4203d8:	ldp	q0, q1, [x29, #-32]
  4203dc:	sub	x2, x29, #0x40
  4203e0:	stp	q3, q4, [sp, #48]
  4203e4:	stp	q5, q6, [sp, #80]
  4203e8:	str	q7, [sp, #112]
  4203ec:	stp	q0, q1, [x29, #-64]
  4203f0:	bl	4201e0 <ferror@plt+0x1c160>
  4203f4:	ldp	x29, x30, [sp, #240]
  4203f8:	add	sp, sp, #0x100
  4203fc:	ret
  420400:	tbnz	x0, #63, 420420 <ferror@plt+0x1c3a0>
  420404:	mov	w9, #0x1                   	// #1
  420408:	mov	x8, x9
  42040c:	cmp	x9, x0
  420410:	lsl	x9, x9, #1
  420414:	b.cc	420408 <ferror@plt+0x1c388>  // b.lo, b.ul, b.last
  420418:	mov	x0, x8
  42041c:	ret
  420420:	mov	x0, #0xffffffffffffffff    	// #-1
  420424:	ret
  420428:	cmp	w0, #0xb
  42042c:	b.hi	420440 <ferror@plt+0x1c3c0>  // b.pmore
  420430:	adrp	x8, 43e000 <ferror@plt+0x39f80>
  420434:	add	x8, x8, #0xd58
  420438:	ldr	x0, [x8, w0, sxtw #3]
  42043c:	ret
  420440:	adrp	x0, 437000 <ferror@plt+0x32f80>
  420444:	add	x0, x0, #0xd4c
  420448:	ret
  42044c:	sub	sp, sp, #0x120
  420450:	stp	x29, x30, [sp, #208]
  420454:	stp	x20, x19, [sp, #272]
  420458:	add	x29, sp, #0xd0
  42045c:	mov	x20, x0
  420460:	mov	w0, #0x5                   	// #5
  420464:	str	x28, [sp, #224]
  420468:	stp	x24, x23, [sp, #240]
  42046c:	stp	x22, x21, [sp, #256]
  420470:	mov	x19, x1
  420474:	stp	x2, x3, [x29, #-80]
  420478:	stp	x4, x5, [x29, #-64]
  42047c:	stp	x6, x7, [x29, #-48]
  420480:	stp	q1, q2, [sp, #16]
  420484:	stp	q3, q4, [sp, #48]
  420488:	str	q0, [sp]
  42048c:	stp	q5, q6, [sp, #80]
  420490:	str	q7, [sp, #112]
  420494:	bl	412e44 <ferror@plt+0xedc4>
  420498:	orr	w0, w0, #0x18
  42049c:	bl	412e44 <ferror@plt+0xedc4>
  4204a0:	cbz	x20, 420700 <ferror@plt+0x1c680>
  4204a4:	cbz	x19, 420720 <ferror@plt+0x1c6a0>
  4204a8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4204ac:	ldr	w9, [x8, #1968]
  4204b0:	cbnz	w9, 420740 <ferror@plt+0x1c6c0>
  4204b4:	mov	w10, #0x1                   	// #1
  4204b8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4204bc:	mov	x12, sp
  4204c0:	sub	x13, x29, #0x50
  4204c4:	movk	x11, #0xff80, lsl #32
  4204c8:	add	x14, x29, #0x50
  4204cc:	mov	x9, #0xffffffffffffffd0    	// #-48
  4204d0:	str	w10, [x8, #1968]
  4204d4:	add	x8, x12, #0x80
  4204d8:	add	x10, x13, #0x30
  4204dc:	stp	x8, x11, [x29, #-16]
  4204e0:	stp	x14, x10, [x29, #-32]
  4204e4:	tbz	w9, #31, 4204f8 <ferror@plt+0x1c478>
  4204e8:	add	w8, w9, #0x8
  4204ec:	cmp	w8, #0x0
  4204f0:	stur	w8, [x29, #-8]
  4204f4:	b.le	4206d0 <ferror@plt+0x1c650>
  4204f8:	ldur	x8, [x29, #-32]
  4204fc:	add	x9, x8, #0x8
  420500:	stur	x9, [x29, #-32]
  420504:	ldr	x8, [x8]
  420508:	cbnz	x8, 4206e0 <ferror@plt+0x1c660>
  42050c:	bl	419ba4 <ferror@plt+0x15b24>
  420510:	mov	w21, w0
  420514:	bl	419ba4 <ferror@plt+0x15b24>
  420518:	mov	w22, w0
  42051c:	bl	419ba4 <ferror@plt+0x15b24>
  420520:	mov	w23, w0
  420524:	bl	419ba4 <ferror@plt+0x15b24>
  420528:	adrp	x24, 489000 <ferror@plt+0x84f80>
  42052c:	add	x24, x24, #0xe10
  420530:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  420534:	mov	w6, w0
  420538:	add	x2, x2, #0xe7a
  42053c:	mov	w1, #0x25                  	// #37
  420540:	mov	x0, x24
  420544:	mov	w3, w21
  420548:	mov	w4, w22
  42054c:	mov	w5, w23
  420550:	bl	42b32c <ferror@plt+0x272ac>
  420554:	adrp	x23, 489000 <ferror@plt+0x84f80>
  420558:	mov	x0, x20
  42055c:	mov	x1, x19
  420560:	str	x24, [x23, #3640]
  420564:	bl	420760 <ferror@plt+0x1c6e0>
  420568:	bl	429f24 <ferror@plt+0x25ea4>
  42056c:	cbnz	x0, 42057c <ferror@plt+0x1c4fc>
  420570:	ldr	x8, [x19]
  420574:	ldr	x0, [x8]
  420578:	bl	429f60 <ferror@plt+0x25ee0>
  42057c:	mov	w0, #0x9fb6                	// #40886
  420580:	movk	w0, #0xc8c4, lsl #16
  420584:	bl	419370 <ferror@plt+0x152f0>
  420588:	mov	x19, x0
  42058c:	bl	41988c <ferror@plt+0x1580c>
  420590:	mov	w22, w0
  420594:	mov	x0, x19
  420598:	bl	41988c <ferror@plt+0x1580c>
  42059c:	mov	w20, w0
  4205a0:	mov	x0, x19
  4205a4:	bl	41988c <ferror@plt+0x1580c>
  4205a8:	mov	w21, w0
  4205ac:	mov	x0, x19
  4205b0:	bl	41988c <ferror@plt+0x1580c>
  4205b4:	mov	w8, #0x9f9b                	// #40859
  4205b8:	movk	w8, #0xfab3, lsl #16
  4205bc:	cmp	w22, w8
  4205c0:	b.ne	4205f4 <ferror@plt+0x1c574>  // b.any
  4205c4:	mov	w8, #0xfb0e                	// #64270
  4205c8:	movk	w8, #0xb948, lsl #16
  4205cc:	cmp	w20, w8
  4205d0:	b.ne	4205f4 <ferror@plt+0x1c574>  // b.any
  4205d4:	mov	w8, #0xbe26                	// #48678
  4205d8:	movk	w8, #0x3d31, lsl #16
  4205dc:	cmp	w21, w8
  4205e0:	b.ne	4205f4 <ferror@plt+0x1c574>  // b.any
  4205e4:	mov	w8, #0x9d66                	// #40294
  4205e8:	movk	w8, #0x43a1, lsl #16
  4205ec:	cmp	w0, w8
  4205f0:	b.eq	4205f8 <ferror@plt+0x1c578>  // b.none
  4205f4:	bl	420d7c <ferror@plt+0x1ccfc>
  4205f8:	mov	x0, x19
  4205fc:	bl	419744 <ferror@plt+0x156c4>
  420600:	ldr	x0, [x23, #3640]
  420604:	bl	420e04 <ferror@plt+0x1cd84>
  420608:	adrp	x0, 420000 <ferror@plt+0x1bf80>
  42060c:	add	x0, x0, #0xfb4
  420610:	mov	x1, xzr
  420614:	bl	41313c <ferror@plt+0xf0bc>
  420618:	bl	429f24 <ferror@plt+0x25ea4>
  42061c:	ldr	x2, [x23, #3640]
  420620:	mov	x1, x0
  420624:	mov	w0, #0x2                   	// #2
  420628:	mov	w3, wzr
  42062c:	mov	x4, xzr
  420630:	bl	421184 <ferror@plt+0x1d104>
  420634:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420638:	ldr	x0, [x8, #3648]
  42063c:	bl	40af1c <ferror@plt+0x6e9c>
  420640:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420644:	adrp	x20, 489000 <ferror@plt+0x84f80>
  420648:	add	x1, x1, #0xeea
  42064c:	str	x0, [x20, #3656]
  420650:	bl	41edec <ferror@plt+0x1ad6c>
  420654:	cbz	w0, 420674 <ferror@plt+0x1c5f4>
  420658:	ldr	x0, [x20, #3656]
  42065c:	bl	40af1c <ferror@plt+0x6e9c>
  420660:	ldr	x8, [x20, #3656]
  420664:	mov	x19, x0
  420668:	mov	x0, x8
  42066c:	bl	41249c <ferror@plt+0xe41c>
  420670:	str	x19, [x20, #3656]
  420674:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  420678:	add	x0, x0, #0xef1
  42067c:	bl	409104 <ferror@plt+0x5084>
  420680:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420684:	str	x0, [x8, #3664]
  420688:	cbnz	x0, 420694 <ferror@plt+0x1c614>
  42068c:	ldr	x9, [x20, #3656]
  420690:	str	x9, [x8, #3664]
  420694:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  420698:	add	x0, x0, #0xeff
  42069c:	bl	409104 <ferror@plt+0x5084>
  4206a0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4206a4:	str	x0, [x8, #3672]
  4206a8:	cbnz	x0, 4206b4 <ferror@plt+0x1c634>
  4206ac:	ldr	x9, [x20, #3656]
  4206b0:	str	x9, [x8, #3672]
  4206b4:	ldp	x20, x19, [sp, #272]
  4206b8:	ldp	x22, x21, [sp, #256]
  4206bc:	ldp	x24, x23, [sp, #240]
  4206c0:	ldr	x28, [sp, #224]
  4206c4:	ldp	x29, x30, [sp, #208]
  4206c8:	add	sp, sp, #0x120
  4206cc:	ret
  4206d0:	ldur	x8, [x29, #-24]
  4206d4:	add	x8, x8, x9
  4206d8:	ldr	x8, [x8]
  4206dc:	cbz	x8, 42050c <ferror@plt+0x1c48c>
  4206e0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4206e4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  4206e8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  4206ec:	add	x0, x0, #0xb6
  4206f0:	add	x1, x1, #0xdfb
  4206f4:	add	x2, x2, #0xe6a
  4206f8:	bl	413114 <ferror@plt+0xf094>
  4206fc:	b	4206b4 <ferror@plt+0x1c634>
  420700:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420704:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420708:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42070c:	add	x0, x0, #0xb6
  420710:	add	x1, x1, #0xdfb
  420714:	add	x2, x2, #0xe22
  420718:	bl	413114 <ferror@plt+0xf094>
  42071c:	b	4206b4 <ferror@plt+0x1c634>
  420720:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420724:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420728:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42072c:	add	x0, x0, #0xb6
  420730:	add	x1, x1, #0xdfb
  420734:	add	x2, x2, #0xe2f
  420738:	bl	413114 <ferror@plt+0xf094>
  42073c:	b	4206b4 <ferror@plt+0x1c634>
  420740:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420744:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420748:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42074c:	add	x0, x0, #0xb6
  420750:	add	x1, x1, #0xdfb
  420754:	add	x2, x2, #0xe3c
  420758:	bl	413114 <ferror@plt+0xf094>
  42075c:	b	4206b4 <ferror@plt+0x1c634>
  420760:	sub	sp, sp, #0x80
  420764:	stp	x29, x30, [sp, #32]
  420768:	stp	x28, x27, [sp, #48]
  42076c:	stp	x26, x25, [sp, #64]
  420770:	stp	x24, x23, [sp, #80]
  420774:	stp	x22, x21, [sp, #96]
  420778:	stp	x20, x19, [sp, #112]
  42077c:	ldr	x27, [x1]
  420780:	ldr	w26, [x0]
  420784:	adrp	x9, 489000 <ferror@plt+0x84f80>
  420788:	add	x29, sp, #0x20
  42078c:	ldr	x8, [x27]
  420790:	str	x0, [sp, #8]
  420794:	str	x8, [x9, #3648]
  420798:	bl	40afd0 <ferror@plt+0x6f50>
  42079c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4207a0:	cmp	w26, #0x2
  4207a4:	str	x0, [x8, #3776]
  4207a8:	b.cc	420ce0 <ferror@plt+0x1cc60>  // b.lo, b.ul, b.last
  4207ac:	adrp	x20, 43f000 <ferror@plt+0x3af80>
  4207b0:	adrp	x21, 43f000 <ferror@plt+0x3af80>
  4207b4:	adrp	x22, 43f000 <ferror@plt+0x3af80>
  4207b8:	mov	w25, #0x1                   	// #1
  4207bc:	add	x20, x20, #0x918
  4207c0:	add	x21, x21, #0x92b
  4207c4:	adrp	x24, 489000 <ferror@plt+0x84f80>
  4207c8:	add	x22, x22, #0x938
  4207cc:	mov	w23, #0x1                   	// #1
  4207d0:	add	x19, x27, w23, uxtw #3
  4207d4:	ldr	x28, [x19]
  4207d8:	mov	x1, x20
  4207dc:	mov	x0, x28
  4207e0:	bl	403bc0 <strcmp@plt>
  4207e4:	cbz	w0, 4209e4 <ferror@plt+0x1c964>
  4207e8:	mov	x0, x28
  4207ec:	mov	x1, x21
  4207f0:	bl	403bc0 <strcmp@plt>
  4207f4:	cbz	w0, 4209dc <ferror@plt+0x1c95c>
  4207f8:	mov	x0, x28
  4207fc:	mov	x1, x22
  420800:	bl	403bc0 <strcmp@plt>
  420804:	cbz	w0, 4209dc <ferror@plt+0x1c95c>
  420808:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42080c:	mov	x0, x28
  420810:	add	x1, x1, #0x93b
  420814:	bl	403bc0 <strcmp@plt>
  420818:	cbz	w0, 420a08 <ferror@plt+0x1c988>
  42081c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420820:	mov	x0, x28
  420824:	add	x1, x1, #0x947
  420828:	bl	403bc0 <strcmp@plt>
  42082c:	cbz	w0, 420a34 <ferror@plt+0x1c9b4>
  420830:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420834:	add	x0, x0, #0x665
  420838:	mov	x1, x28
  42083c:	bl	403bc0 <strcmp@plt>
  420840:	cbz	w0, 420a14 <ferror@plt+0x1c994>
  420844:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420848:	mov	w2, #0xd                   	// #13
  42084c:	add	x0, x0, #0x94d
  420850:	mov	x1, x28
  420854:	bl	403900 <strncmp@plt>
  420858:	cbz	w0, 420a14 <ferror@plt+0x1c994>
  42085c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420860:	add	x0, x0, #0x95b
  420864:	mov	x1, x28
  420868:	bl	403bc0 <strcmp@plt>
  42086c:	cbz	w0, 420a70 <ferror@plt+0x1c9f0>
  420870:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420874:	mov	w2, #0x11                  	// #17
  420878:	add	x0, x0, #0x96c
  42087c:	mov	x1, x28
  420880:	bl	403900 <strncmp@plt>
  420884:	cbz	w0, 420a70 <ferror@plt+0x1c9f0>
  420888:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42088c:	add	x0, x0, #0x653
  420890:	mov	x1, x28
  420894:	bl	403bc0 <strcmp@plt>
  420898:	cbz	w0, 420ae8 <ferror@plt+0x1ca68>
  42089c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4208a0:	add	x0, x0, #0x650
  4208a4:	mov	x1, x28
  4208a8:	bl	403bc0 <strcmp@plt>
  4208ac:	cbz	w0, 420ac4 <ferror@plt+0x1ca44>
  4208b0:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4208b4:	mov	w2, #0x3                   	// #3
  4208b8:	add	x0, x0, #0x97e
  4208bc:	mov	x1, x28
  4208c0:	bl	403900 <strncmp@plt>
  4208c4:	cbz	w0, 420ac4 <ferror@plt+0x1ca44>
  4208c8:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4208cc:	add	x0, x0, #0x982
  4208d0:	mov	x1, x28
  4208d4:	bl	403bc0 <strcmp@plt>
  4208d8:	cbz	w0, 420b34 <ferror@plt+0x1cab4>
  4208dc:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4208e0:	mov	w2, #0x3                   	// #3
  4208e4:	add	x0, x0, #0x985
  4208e8:	mov	x1, x28
  4208ec:	bl	403900 <strncmp@plt>
  4208f0:	cbz	w0, 420b34 <ferror@plt+0x1cab4>
  4208f4:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4208f8:	add	x0, x0, #0x989
  4208fc:	mov	x1, x28
  420900:	bl	403bc0 <strcmp@plt>
  420904:	cbz	w0, 420b84 <ferror@plt+0x1cb04>
  420908:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42090c:	mov	w2, #0x3                   	// #3
  420910:	add	x0, x0, #0x98c
  420914:	mov	x1, x28
  420918:	bl	403900 <strncmp@plt>
  42091c:	cbz	w0, 420b84 <ferror@plt+0x1cb04>
  420920:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420924:	add	x0, x0, #0x64d
  420928:	mov	x1, x28
  42092c:	bl	403bc0 <strcmp@plt>
  420930:	cbz	w0, 420c3c <ferror@plt+0x1cbbc>
  420934:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420938:	add	x0, x0, #0x9ca
  42093c:	mov	x1, x28
  420940:	bl	403bc0 <strcmp@plt>
  420944:	cbz	w0, 420c3c <ferror@plt+0x1cbbc>
  420948:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42094c:	add	x0, x0, #0x9d2
  420950:	mov	x1, x28
  420954:	bl	403bc0 <strcmp@plt>
  420958:	cbz	w0, 420c68 <ferror@plt+0x1cbe8>
  42095c:	adrp	x0, 438000 <ferror@plt+0x33f80>
  420960:	add	x0, x0, #0xb94
  420964:	mov	x1, x28
  420968:	bl	403bc0 <strcmp@plt>
  42096c:	cbz	w0, 420ca4 <ferror@plt+0x1cc24>
  420970:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420974:	add	x0, x0, #0x9dc
  420978:	mov	x1, x28
  42097c:	bl	403bc0 <strcmp@plt>
  420980:	cbz	w0, 420c88 <ferror@plt+0x1cc08>
  420984:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420988:	mov	w2, #0x7                   	// #7
  42098c:	add	x0, x0, #0x9e3
  420990:	mov	x1, x28
  420994:	bl	403900 <strncmp@plt>
  420998:	cbz	w0, 420c88 <ferror@plt+0x1cc08>
  42099c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4209a0:	add	x0, x0, #0x9eb
  4209a4:	mov	x1, x28
  4209a8:	bl	403bc0 <strcmp@plt>
  4209ac:	cbz	w0, 420d54 <ferror@plt+0x1ccd4>
  4209b0:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4209b4:	add	x0, x0, #0x9ee
  4209b8:	mov	x1, x28
  4209bc:	bl	403bc0 <strcmp@plt>
  4209c0:	cbz	w0, 420d54 <ferror@plt+0x1ccd4>
  4209c4:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4209c8:	add	x0, x0, #0x580
  4209cc:	mov	x1, x28
  4209d0:	bl	403bc0 <strcmp@plt>
  4209d4:	cbnz	w0, 4209f8 <ferror@plt+0x1c978>
  4209d8:	b	420d54 <ferror@plt+0x1ccd4>
  4209dc:	strb	w25, [x24, #3816]
  4209e0:	b	4209f4 <ferror@plt+0x1c974>
  4209e4:	mov	w0, #0x5                   	// #5
  4209e8:	bl	412e44 <ferror@plt+0xedc4>
  4209ec:	orr	w0, w0, #0x18
  4209f0:	bl	412e44 <ferror@plt+0xedc4>
  4209f4:	str	xzr, [x19]
  4209f8:	add	w23, w23, #0x1
  4209fc:	cmp	w23, w26
  420a00:	b.cc	4207d0 <ferror@plt+0x1c750>  // b.lo, b.ul, b.last
  420a04:	b	420ce0 <ferror@plt+0x1cc60>
  420a08:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420a0c:	strb	w25, [x8, #3820]
  420a10:	b	4209f4 <ferror@plt+0x1c974>
  420a14:	ldrb	w8, [x28, #12]
  420a18:	cmp	w8, #0x3d
  420a1c:	b.ne	420a40 <ferror@plt+0x1c9c0>  // b.any
  420a20:	add	x0, x28, #0xd
  420a24:	mov	x1, xzr
  420a28:	mov	w2, wzr
  420a2c:	bl	41d490 <ferror@plt+0x19410>
  420a30:	b	420a64 <ferror@plt+0x1c9e4>
  420a34:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420a38:	strb	w25, [x8, #3824]
  420a3c:	b	4209f4 <ferror@plt+0x1c974>
  420a40:	add	w28, w23, #0x1
  420a44:	cmp	w28, w26
  420a48:	b.cs	420abc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  420a4c:	str	xzr, [x19]
  420a50:	ldr	x0, [x27, w28, uxtw #3]
  420a54:	mov	x1, xzr
  420a58:	mov	w2, wzr
  420a5c:	bl	41d490 <ferror@plt+0x19410>
  420a60:	mov	w23, w28
  420a64:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420a68:	str	w0, [x8, #1996]
  420a6c:	b	420abc <ferror@plt+0x1ca3c>
  420a70:	ldrb	w8, [x28, #16]
  420a74:	cmp	w8, #0x3d
  420a78:	b.ne	420a90 <ferror@plt+0x1ca10>  // b.any
  420a7c:	add	x0, x28, #0x11
  420a80:	mov	x1, xzr
  420a84:	mov	w2, wzr
  420a88:	bl	41d490 <ferror@plt+0x19410>
  420a8c:	b	420ab4 <ferror@plt+0x1ca34>
  420a90:	add	w28, w23, #0x1
  420a94:	cmp	w28, w26
  420a98:	b.cs	420abc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  420a9c:	str	xzr, [x19]
  420aa0:	ldr	x0, [x27, w28, uxtw #3]
  420aa4:	mov	x1, xzr
  420aa8:	mov	w2, wzr
  420aac:	bl	41d490 <ferror@plt+0x19410>
  420ab0:	mov	w23, w28
  420ab4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420ab8:	str	w0, [x8, #3828]
  420abc:	add	x19, x27, w23, uxtw #3
  420ac0:	b	4209f4 <ferror@plt+0x1c974>
  420ac4:	ldrb	w8, [x28, #2]
  420ac8:	cmp	w8, #0x3d
  420acc:	b.ne	420b08 <ferror@plt+0x1ca88>  // b.any
  420ad0:	adrp	x19, 489000 <ferror@plt+0x84f80>
  420ad4:	ldr	x0, [x19, #3752]
  420ad8:	add	x1, x28, #0x3
  420adc:	bl	41c3f8 <ferror@plt+0x18378>
  420ae0:	str	x0, [x19, #3752]
  420ae4:	b	420abc <ferror@plt+0x1ca3c>
  420ae8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420aec:	add	x1, sp, #0x10
  420af0:	mov	w0, #0x4                   	// #4
  420af4:	strb	w25, [x8, #3784]
  420af8:	stp	xzr, xzr, [sp, #16]
  420afc:	bl	403730 <setrlimit@plt>
  420b00:	bl	4145d0 <ferror@plt+0x10550>
  420b04:	b	4209f4 <ferror@plt+0x1c974>
  420b08:	add	w28, w23, #0x1
  420b0c:	cmp	w28, w26
  420b10:	b.cs	420abc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  420b14:	str	xzr, [x19]
  420b18:	adrp	x19, 489000 <ferror@plt+0x84f80>
  420b1c:	ldr	x0, [x19, #3752]
  420b20:	ldr	x1, [x27, w28, uxtw #3]
  420b24:	bl	41c3f8 <ferror@plt+0x18378>
  420b28:	mov	w23, w28
  420b2c:	str	x0, [x19, #3752]
  420b30:	b	420abc <ferror@plt+0x1ca3c>
  420b34:	ldrb	w8, [x28, #2]
  420b38:	cmp	w8, #0x3d
  420b3c:	b.ne	420b58 <ferror@plt+0x1cad8>  // b.any
  420b40:	adrp	x19, 489000 <ferror@plt+0x84f80>
  420b44:	ldr	x0, [x19, #3720]
  420b48:	add	x1, x28, #0x3
  420b4c:	bl	41c3f8 <ferror@plt+0x18378>
  420b50:	str	x0, [x19, #3720]
  420b54:	b	420abc <ferror@plt+0x1ca3c>
  420b58:	add	w28, w23, #0x1
  420b5c:	cmp	w28, w26
  420b60:	b.cs	420abc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  420b64:	str	xzr, [x19]
  420b68:	adrp	x19, 489000 <ferror@plt+0x84f80>
  420b6c:	ldr	x0, [x19, #3720]
  420b70:	ldr	x1, [x27, w28, uxtw #3]
  420b74:	bl	41c3f8 <ferror@plt+0x18378>
  420b78:	mov	w23, w28
  420b7c:	str	x0, [x19, #3720]
  420b80:	b	420abc <ferror@plt+0x1ca3c>
  420b84:	ldrb	w8, [x28, #2]
  420b88:	cmp	w8, #0x3d
  420b8c:	b.ne	420b98 <ferror@plt+0x1cb18>  // b.any
  420b90:	add	x28, x28, #0x3
  420b94:	b	420bb8 <ferror@plt+0x1cb38>
  420b98:	add	w8, w23, #0x1
  420b9c:	adrp	x28, 478000 <ferror@plt+0x73f80>
  420ba0:	cmp	w8, w26
  420ba4:	add	x28, x28, #0x5bf
  420ba8:	b.cs	420bb8 <ferror@plt+0x1cb38>  // b.hs, b.nlast
  420bac:	str	xzr, [x19]
  420bb0:	ldr	x28, [x27, w8, uxtw #3]
  420bb4:	mov	w23, w8
  420bb8:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  420bbc:	mov	x0, x28
  420bc0:	add	x1, x1, #0xdd7
  420bc4:	bl	403bc0 <strcmp@plt>
  420bc8:	cbz	w0, 420c5c <ferror@plt+0x1cbdc>
  420bcc:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420bd0:	mov	x0, x28
  420bd4:	add	x1, x1, #0x990
  420bd8:	bl	403bc0 <strcmp@plt>
  420bdc:	cbz	w0, 420c50 <ferror@plt+0x1cbd0>
  420be0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420be4:	mov	x0, x28
  420be8:	add	x1, x1, #0x995
  420bec:	bl	403bc0 <strcmp@plt>
  420bf0:	cbz	w0, 420c50 <ferror@plt+0x1cbd0>
  420bf4:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420bf8:	mov	x0, x28
  420bfc:	add	x1, x1, #0x99e
  420c00:	bl	403bc0 <strcmp@plt>
  420c04:	cbz	w0, 420c78 <ferror@plt+0x1cbf8>
  420c08:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420c0c:	mov	x0, x28
  420c10:	add	x1, x1, #0x9a7
  420c14:	bl	403bc0 <strcmp@plt>
  420c18:	cbz	w0, 420cb0 <ferror@plt+0x1cc30>
  420c1c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420c20:	mov	x0, x28
  420c24:	add	x1, x1, #0x9a4
  420c28:	bl	403bc0 <strcmp@plt>
  420c2c:	cbnz	w0, 420d6c <ferror@plt+0x1ccec>
  420c30:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c34:	str	wzr, [x8, #1988]
  420c38:	b	420abc <ferror@plt+0x1ca3c>
  420c3c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c40:	add	x8, x8, #0x7bc
  420c44:	mov	x9, #0x100000000           	// #4294967296
  420c48:	str	x9, [x8]
  420c4c:	b	4209f4 <ferror@plt+0x1c974>
  420c50:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c54:	str	wzr, [x8, #1972]
  420c58:	b	420abc <ferror@plt+0x1ca3c>
  420c5c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c60:	str	w25, [x8, #1976]
  420c64:	b	420abc <ferror@plt+0x1ca3c>
  420c68:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c6c:	add	x8, x8, #0x7bc
  420c70:	str	x25, [x8]
  420c74:	b	4209f4 <ferror@plt+0x1c974>
  420c78:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420c7c:	add	x8, x8, #0x7b4
  420c80:	str	x25, [x8]
  420c84:	b	420abc <ferror@plt+0x1ca3c>
  420c88:	ldrb	w8, [x28, #6]
  420c8c:	cmp	w8, #0x3d
  420c90:	b.ne	420cbc <ferror@plt+0x1cc3c>  // b.any
  420c94:	add	x8, x28, #0x7
  420c98:	adrp	x9, 489000 <ferror@plt+0x84f80>
  420c9c:	str	x8, [x9, #3640]
  420ca0:	b	420abc <ferror@plt+0x1ca3c>
  420ca4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420ca8:	strb	w25, [x8, #3832]
  420cac:	b	4209f4 <ferror@plt+0x1c974>
  420cb0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  420cb4:	str	w25, [x8, #1988]
  420cb8:	b	420abc <ferror@plt+0x1ca3c>
  420cbc:	add	w8, w23, #0x1
  420cc0:	cmp	w8, w26
  420cc4:	b.cs	420abc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  420cc8:	str	xzr, [x19]
  420ccc:	ldr	x9, [x27, w8, uxtw #3]
  420cd0:	adrp	x10, 489000 <ferror@plt+0x84f80>
  420cd4:	mov	w23, w8
  420cd8:	str	x9, [x10, #3640]
  420cdc:	b	420abc <ferror@plt+0x1ca3c>
  420ce0:	cmp	w26, #0x2
  420ce4:	b.cc	420d28 <ferror@plt+0x1cca8>  // b.lo, b.ul, b.last
  420ce8:	mov	w8, #0x1                   	// #1
  420cec:	mov	w10, #0x1                   	// #1
  420cf0:	b	420d08 <ferror@plt+0x1cc88>
  420cf4:	mov	w9, w10
  420cf8:	add	x8, x8, #0x1
  420cfc:	cmp	x26, x8
  420d00:	mov	w10, w9
  420d04:	b.eq	420d2c <ferror@plt+0x1ccac>  // b.none
  420d08:	ldr	x11, [x27, x8, lsl #3]
  420d0c:	cbz	x11, 420cf4 <ferror@plt+0x1cc74>
  420d10:	add	w9, w10, #0x1
  420d14:	cmp	x8, x9
  420d18:	str	x11, [x27, w10, uxtw #3]
  420d1c:	b.cc	420cf8 <ferror@plt+0x1cc78>  // b.lo, b.ul, b.last
  420d20:	str	xzr, [x27, x8, lsl #3]
  420d24:	b	420cf8 <ferror@plt+0x1cc78>
  420d28:	mov	w9, #0x1                   	// #1
  420d2c:	ldr	x8, [sp, #8]
  420d30:	str	w9, [x8]
  420d34:	ldp	x20, x19, [sp, #112]
  420d38:	ldp	x22, x21, [sp, #96]
  420d3c:	ldp	x24, x23, [sp, #80]
  420d40:	ldp	x26, x25, [sp, #64]
  420d44:	ldp	x28, x27, [sp, #48]
  420d48:	ldp	x29, x30, [sp, #32]
  420d4c:	add	sp, sp, #0x80
  420d50:	ret
  420d54:	ldr	x1, [x27]
  420d58:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420d5c:	add	x0, x0, #0x9f1
  420d60:	bl	403f60 <printf@plt>
  420d64:	mov	w0, wzr
  420d68:	bl	4035c0 <exit@plt>
  420d6c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420d70:	add	x0, x0, #0x9b1
  420d74:	mov	x1, x28
  420d78:	bl	421eb8 <ferror@plt+0x1de38>
  420d7c:	sub	sp, sp, #0x120
  420d80:	stp	x29, x30, [sp, #256]
  420d84:	add	x29, sp, #0x100
  420d88:	mov	x8, #0xffffffffffffffc8    	// #-56
  420d8c:	mov	x9, sp
  420d90:	sub	x10, x29, #0x78
  420d94:	movk	x8, #0xff80, lsl #32
  420d98:	add	x11, x29, #0x20
  420d9c:	add	x9, x9, #0x80
  420da0:	add	x10, x10, #0x38
  420da4:	stp	x9, x8, [x29, #-16]
  420da8:	stp	x11, x10, [x29, #-32]
  420dac:	stp	x1, x2, [x29, #-120]
  420db0:	stp	x3, x4, [x29, #-104]
  420db4:	stp	x5, x6, [x29, #-88]
  420db8:	stur	x7, [x29, #-72]
  420dbc:	stp	q0, q1, [sp]
  420dc0:	ldp	q0, q1, [x29, #-32]
  420dc4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  420dc8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  420dcc:	add	x0, x0, #0xb6
  420dd0:	add	x2, x2, #0xe8f
  420dd4:	sub	x3, x29, #0x40
  420dd8:	mov	w1, #0x10                  	// #16
  420ddc:	str	x28, [sp, #272]
  420de0:	stp	q2, q3, [sp, #32]
  420de4:	stp	q4, q5, [sp, #64]
  420de8:	stp	q6, q7, [sp, #96]
  420dec:	stp	q0, q1, [x29, #-64]
  420df0:	bl	41336c <ferror@plt+0xf2ec>
  420df4:	ldr	x28, [sp, #272]
  420df8:	ldp	x29, x30, [sp, #256]
  420dfc:	add	sp, sp, #0x120
  420e00:	ret
  420e04:	sub	sp, sp, #0x50
  420e08:	stp	x20, x19, [sp, #64]
  420e0c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  420e10:	ldr	x8, [x20, #3680]
  420e14:	mov	x19, x0
  420e18:	stp	x29, x30, [sp, #32]
  420e1c:	str	x21, [sp, #48]
  420e20:	add	x29, sp, #0x20
  420e24:	cbz	x8, 420e30 <ferror@plt+0x1cdb0>
  420e28:	mov	x0, x8
  420e2c:	bl	419744 <ferror@plt+0x156c4>
  420e30:	mov	x9, #0x3e01                	// #15873
  420e34:	sub	x19, x19, #0x1
  420e38:	mov	w8, #0x1                   	// #1
  420e3c:	movk	x9, #0x1, lsl #32
  420e40:	str	xzr, [x20, #3680]
  420e44:	ldrb	w10, [x19, #1]!
  420e48:	cmp	x10, #0x3f
  420e4c:	b.hi	420e5c <ferror@plt+0x1cddc>  // b.pmore
  420e50:	lsl	x10, x8, x10
  420e54:	and	x10, x10, x9
  420e58:	cbnz	x10, 420e44 <ferror@plt+0x1cdc4>
  420e5c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  420e60:	add	x1, x1, #0xe3a
  420e64:	mov	w2, #0x4                   	// #4
  420e68:	mov	x0, x19
  420e6c:	bl	403900 <strncmp@plt>
  420e70:	cbnz	w0, 420fa4 <ferror@plt+0x1cf24>
  420e74:	add	x0, x19, #0x4
  420e78:	bl	403590 <strlen@plt>
  420e7c:	cmp	x0, #0x20
  420e80:	b.cc	420f88 <ferror@plt+0x1cf08>  // b.lo, b.ul, b.last
  420e84:	strb	wzr, [sp, #8]
  420e88:	str	xzr, [sp]
  420e8c:	ldur	x8, [x19, #4]
  420e90:	mov	x0, sp
  420e94:	add	x1, x29, #0x18
  420e98:	mov	w2, #0x10                  	// #16
  420e9c:	str	x8, [sp]
  420ea0:	bl	41d490 <ferror@plt+0x19410>
  420ea4:	ldr	x8, [x29, #24]
  420ea8:	str	w0, [sp, #16]
  420eac:	cbz	x8, 420ec0 <ferror@plt+0x1ce40>
  420eb0:	ldrb	w8, [x8]
  420eb4:	cmp	w8, #0x0
  420eb8:	cset	w21, ne  // ne = any
  420ebc:	b	420ec4 <ferror@plt+0x1ce44>
  420ec0:	mov	w21, wzr
  420ec4:	ldur	x8, [x19, #12]
  420ec8:	mov	x0, sp
  420ecc:	add	x1, x29, #0x18
  420ed0:	mov	w2, #0x10                  	// #16
  420ed4:	str	x8, [sp]
  420ed8:	bl	41d490 <ferror@plt+0x19410>
  420edc:	ldr	x8, [x29, #24]
  420ee0:	str	w0, [sp, #20]
  420ee4:	cbz	x8, 420ef4 <ferror@plt+0x1ce74>
  420ee8:	ldrb	w8, [x8]
  420eec:	cmp	w8, #0x0
  420ef0:	cset	w8, ne  // ne = any
  420ef4:	ldur	x9, [x19, #20]
  420ef8:	mov	x0, sp
  420efc:	add	x1, x29, #0x18
  420f00:	mov	w2, #0x10                  	// #16
  420f04:	add	w21, w8, w21
  420f08:	str	x9, [sp]
  420f0c:	bl	41d490 <ferror@plt+0x19410>
  420f10:	ldr	x8, [x29, #24]
  420f14:	str	w0, [sp, #24]
  420f18:	cbz	x8, 420f28 <ferror@plt+0x1cea8>
  420f1c:	ldrb	w8, [x8]
  420f20:	cmp	w8, #0x0
  420f24:	cset	w8, ne  // ne = any
  420f28:	ldur	x9, [x19, #28]
  420f2c:	mov	x0, sp
  420f30:	add	x1, x29, #0x18
  420f34:	mov	w2, #0x10                  	// #16
  420f38:	add	w21, w21, w8
  420f3c:	str	x9, [sp]
  420f40:	bl	41d490 <ferror@plt+0x19410>
  420f44:	ldr	x8, [x29, #24]
  420f48:	str	w0, [sp, #28]
  420f4c:	cbz	x8, 420f5c <ferror@plt+0x1cedc>
  420f50:	ldrb	w8, [x8]
  420f54:	cmp	w8, #0x0
  420f58:	csetm	w8, ne  // ne = any
  420f5c:	cmp	w21, w8
  420f60:	b.ne	420f80 <ferror@plt+0x1cf00>  // b.any
  420f64:	add	x0, sp, #0x10
  420f68:	mov	w1, #0x4                   	// #4
  420f6c:	bl	4194a8 <ferror@plt+0x15428>
  420f70:	mov	w8, #0x1                   	// #1
  420f74:	str	x0, [x20, #3680]
  420f78:	cbnz	w8, 420f8c <ferror@plt+0x1cf0c>
  420f7c:	b	420f88 <ferror@plt+0x1cf08>
  420f80:	mov	w8, wzr
  420f84:	cbnz	w8, 420f8c <ferror@plt+0x1cf0c>
  420f88:	mov	w8, wzr
  420f8c:	cbz	w8, 420fa4 <ferror@plt+0x1cf24>
  420f90:	ldp	x20, x19, [sp, #64]
  420f94:	ldr	x21, [sp, #48]
  420f98:	ldp	x29, x30, [sp, #32]
  420f9c:	add	sp, sp, #0x50
  420fa0:	ret
  420fa4:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  420fa8:	add	x0, x0, #0xe3f
  420fac:	mov	x1, x19
  420fb0:	bl	421eb8 <ferror@plt+0x1de38>
  420fb4:	sub	sp, sp, #0xc0
  420fb8:	stp	x22, x21, [sp, #160]
  420fbc:	stp	x20, x19, [sp, #176]
  420fc0:	mov	x19, x3
  420fc4:	mov	x20, x2
  420fc8:	mov	w21, w1
  420fcc:	mov	x22, x0
  420fd0:	stp	x29, x30, [sp, #128]
  420fd4:	stp	x24, x23, [sp, #144]
  420fd8:	add	x29, sp, #0x80
  420fdc:	cbz	x0, 421000 <ferror@plt+0x1cf80>
  420fe0:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  420fe4:	add	x8, x8, #0xb1a
  420fe8:	stp	x22, x8, [sp]
  420fec:	mov	w8, #0x2                   	// #2
  420ff0:	tbnz	w21, #1, 421008 <ferror@plt+0x1cf88>
  420ff4:	mov	w24, wzr
  420ff8:	tbnz	w21, #0, 421024 <ferror@plt+0x1cfa4>
  420ffc:	b	42103c <ferror@plt+0x1cfbc>
  421000:	mov	w8, wzr
  421004:	tbz	w21, #1, 420ff4 <ferror@plt+0x1cf74>
  421008:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  42100c:	add	x9, x9, #0xebd
  421010:	mov	x10, sp
  421014:	str	x9, [x10, w8, uxtw #3]
  421018:	orr	w8, w8, #0x1
  42101c:	mov	w24, #0x1                   	// #1
  421020:	tbz	w21, #0, 42103c <ferror@plt+0x1cfbc>
  421024:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  421028:	add	x9, x9, #0xec4
  42102c:	add	w10, w8, #0x1
  421030:	mov	x11, sp
  421034:	str	x9, [x11, w8, uxtw #3]
  421038:	mov	w8, w10
  42103c:	tbnz	w21, #2, 4210f4 <ferror@plt+0x1d074>
  421040:	tbnz	w21, #3, 421110 <ferror@plt+0x1d090>
  421044:	tbnz	w21, #4, 42112c <ferror@plt+0x1d0ac>
  421048:	tbnz	w21, #5, 421148 <ferror@plt+0x1d0c8>
  42104c:	tbnz	w21, #6, 421164 <ferror@plt+0x1d0e4>
  421050:	tbz	w21, #7, 42106c <ferror@plt+0x1cfec>
  421054:	adrp	x9, 478000 <ferror@plt+0x73f80>
  421058:	add	x9, x9, #0x608
  42105c:	add	w10, w8, #0x1
  421060:	mov	x11, sp
  421064:	str	x9, [x11, w8, uxtw #3]
  421068:	mov	w8, w10
  42106c:	adrp	x10, 43f000 <ferror@plt+0x3af80>
  421070:	adrp	x0, 478000 <ferror@plt+0x73f80>
  421074:	add	w9, w8, #0x1
  421078:	add	x10, x10, #0x4c9
  42107c:	mov	x11, sp
  421080:	add	w12, w8, #0x2
  421084:	add	x0, x0, #0x5bf
  421088:	mov	x1, sp
  42108c:	str	x10, [x11, w8, uxtw #3]
  421090:	str	x20, [x11, w9, uxtw #3]
  421094:	str	xzr, [x11, w12, uxtw #3]
  421098:	bl	41e794 <ferror@plt+0x1a714>
  42109c:	mov	x23, x0
  4210a0:	cmp	w24, #0x0
  4210a4:	mov	w8, #0x9                   	// #9
  4210a8:	csinc	w0, w8, wzr, eq  // eq = none
  4210ac:	mov	x1, x23
  4210b0:	mov	x2, xzr
  4210b4:	mov	w3, wzr
  4210b8:	mov	x4, xzr
  4210bc:	bl	421184 <ferror@plt+0x1d104>
  4210c0:	mov	x0, x22
  4210c4:	mov	w1, w21
  4210c8:	mov	x2, x20
  4210cc:	mov	x3, x19
  4210d0:	bl	4137b4 <ferror@plt+0xf734>
  4210d4:	mov	x0, x23
  4210d8:	bl	41249c <ferror@plt+0xe41c>
  4210dc:	ldp	x20, x19, [sp, #176]
  4210e0:	ldp	x22, x21, [sp, #160]
  4210e4:	ldp	x24, x23, [sp, #144]
  4210e8:	ldp	x29, x30, [sp, #128]
  4210ec:	add	sp, sp, #0xc0
  4210f0:	ret
  4210f4:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  4210f8:	add	x9, x9, #0x184
  4210fc:	add	w10, w8, #0x1
  421100:	mov	x11, sp
  421104:	str	x9, [x11, w8, uxtw #3]
  421108:	mov	w8, w10
  42110c:	tbz	w21, #3, 421044 <ferror@plt+0x1cfc4>
  421110:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  421114:	add	x9, x9, #0x18a
  421118:	add	w10, w8, #0x1
  42111c:	mov	x11, sp
  421120:	str	x9, [x11, w8, uxtw #3]
  421124:	mov	w8, w10
  421128:	tbz	w21, #4, 421048 <ferror@plt+0x1cfc8>
  42112c:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  421130:	add	x9, x9, #0xecf
  421134:	add	w10, w8, #0x1
  421138:	mov	x11, sp
  42113c:	str	x9, [x11, w8, uxtw #3]
  421140:	mov	w8, w10
  421144:	tbz	w21, #5, 42104c <ferror@plt+0x1cfcc>
  421148:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  42114c:	add	x9, x9, #0xed7
  421150:	add	w10, w8, #0x1
  421154:	mov	x11, sp
  421158:	str	x9, [x11, w8, uxtw #3]
  42115c:	mov	w8, w10
  421160:	tbz	w21, #6, 421050 <ferror@plt+0x1cfd0>
  421164:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  421168:	add	x9, x9, #0x193
  42116c:	add	w10, w8, #0x1
  421170:	mov	x11, sp
  421174:	str	x9, [x11, w8, uxtw #3]
  421178:	mov	w8, w10
  42117c:	tbnz	w21, #7, 421054 <ferror@plt+0x1cfd4>
  421180:	b	42106c <ferror@plt+0x1cfec>
  421184:	sub	sp, sp, #0xb0
  421188:	sub	w8, w0, #0x1
  42118c:	stp	x24, x23, [sp, #128]
  421190:	stp	x22, x21, [sp, #144]
  421194:	stp	x20, x19, [sp, #160]
  421198:	mov	x21, x4
  42119c:	mov	w23, w3
  4211a0:	mov	x22, x2
  4211a4:	mov	x19, x1
  4211a8:	mov	w20, w0
  4211ac:	cmp	w8, #0xa
  4211b0:	adrp	x24, 489000 <ferror@plt+0x84f80>
  4211b4:	stp	x29, x30, [sp, #96]
  4211b8:	str	x25, [sp, #112]
  4211bc:	add	x29, sp, #0x60
  4211c0:	stp	xzr, xzr, [sp, #40]
  4211c4:	str	xzr, [sp, #56]
  4211c8:	b.hi	4213cc <ferror@plt+0x1d34c>  // b.pmore
  4211cc:	adrp	x9, 43e000 <ferror@plt+0x39f80>
  4211d0:	add	x9, x9, #0xd40
  4211d4:	adr	x10, 4211e4 <ferror@plt+0x1d164>
  4211d8:	ldrb	w11, [x9, x8]
  4211dc:	add	x10, x10, x11, lsl #2
  4211e0:	br	x10
  4211e4:	ldrb	w8, [x24, #3824]
  4211e8:	cmp	w8, #0x1
  4211ec:	b.ne	421214 <ferror@plt+0x1d194>  // b.any
  4211f0:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4211f4:	add	x0, x0, #0xdc1
  4211f8:	b	4213c4 <ferror@plt+0x1d344>
  4211fc:	ldrb	w8, [x24, #3824]
  421200:	cmp	w8, #0x1
  421204:	b.ne	42134c <ferror@plt+0x1d2cc>  // b.any
  421208:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42120c:	add	x0, x0, #0xda3
  421210:	b	4213c4 <ferror@plt+0x1d344>
  421214:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421218:	ldr	w8, [x8, #1980]
  42121c:	cbz	w8, 4213cc <ferror@plt+0x1d34c>
  421220:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421224:	add	x0, x0, #0xdc7
  421228:	b	4213c4 <ferror@plt+0x1d344>
  42122c:	ldrb	w8, [x24, #3824]
  421230:	cmp	w8, #0x1
  421234:	b.ne	4213cc <ferror@plt+0x1d34c>  // b.any
  421238:	ldrb	w8, [x19]
  42123c:	cbz	w8, 4213cc <ferror@plt+0x1d34c>
  421240:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421244:	add	x0, x0, #0xd08
  421248:	b	4213c4 <ferror@plt+0x1d344>
  42124c:	ldrb	w8, [x24, #3824]
  421250:	cmp	w8, #0x1
  421254:	b.ne	4213cc <ferror@plt+0x1d34c>  // b.any
  421258:	ldrb	w8, [x19]
  42125c:	cbz	w8, 42148c <ferror@plt+0x1d40c>
  421260:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421264:	add	x0, x0, #0xd1d
  421268:	b	4213c4 <ferror@plt+0x1d344>
  42126c:	ldrb	w8, [x24, #3824]
  421270:	cmp	w8, #0x1
  421274:	b.ne	421364 <ferror@plt+0x1d2e4>  // b.any
  421278:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42127c:	add	x0, x0, #0xcdd
  421280:	mov	x1, x22
  421284:	b	4213c8 <ferror@plt+0x1d348>
  421288:	adrp	x8, 43e000 <ferror@plt+0x39f80>
  42128c:	ldr	q0, [x21]
  421290:	ldr	q1, [x8, #3328]
  421294:	str	q0, [sp, #16]
  421298:	bl	4368b0 <ferror@plt+0x32830>
  42129c:	adrp	x8, 43e000 <ferror@plt+0x39f80>
  4212a0:	ldr	q1, [x8, #3344]
  4212a4:	ldr	q0, [sp, #16]
  4212a8:	cmp	w0, #0x0
  4212ac:	cset	w25, ne  // ne = any
  4212b0:	str	q1, [sp, #16]
  4212b4:	bl	4368b0 <ferror@plt+0x32830>
  4212b8:	ldrb	w8, [x24, #3824]
  4212bc:	cmp	w0, #0x0
  4212c0:	cset	w9, ne  // ne = any
  4212c4:	and	w25, w25, w9
  4212c8:	cmp	w8, #0x1
  4212cc:	b.ne	421380 <ferror@plt+0x1d300>  // b.any
  4212d0:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4212d4:	ldr	w2, [x9, #3836]
  4212d8:	adrp	x8, 43f000 <ferror@plt+0x3af80>
  4212dc:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  4212e0:	add	x8, x8, #0xd44
  4212e4:	add	x9, x9, #0xd40
  4212e8:	cmp	w25, #0x0
  4212ec:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4212f0:	csel	x1, x9, x8, ne  // ne = any
  4212f4:	add	x0, x0, #0xd37
  4212f8:	mov	x3, x19
  4212fc:	bl	414300 <ferror@plt+0x10280>
  421300:	adrp	x8, 43e000 <ferror@plt+0x39f80>
  421304:	ldr	q0, [x21]
  421308:	ldr	q1, [x8, #3360]
  42130c:	str	q0, [sp]
  421310:	bl	4368b0 <ferror@plt+0x32830>
  421314:	cbnz	w0, 4214a4 <ferror@plt+0x1d424>
  421318:	adrp	x8, 478000 <ferror@plt+0x73f80>
  42131c:	add	x8, x8, #0x5bf
  421320:	cmp	x22, #0x0
  421324:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421328:	csel	x1, x8, x22, eq  // eq = none
  42132c:	add	x0, x0, #0xd47
  421330:	b	4214f8 <ferror@plt+0x1d478>
  421334:	ldrb	w8, [x24, #3824]
  421338:	cmp	w8, #0x1
  42133c:	b.ne	4213b0 <ferror@plt+0x1d330>  // b.any
  421340:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421344:	add	x0, x0, #0xd85
  421348:	b	4213c4 <ferror@plt+0x1d344>
  42134c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421350:	ldr	w8, [x8, #1980]
  421354:	cbz	w8, 4213cc <ferror@plt+0x1d34c>
  421358:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42135c:	add	x0, x0, #0xdb3
  421360:	b	4213c4 <ferror@plt+0x1d344>
  421364:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421368:	ldr	w8, [x8, #1980]
  42136c:	cbz	w8, 4213cc <ferror@plt+0x1d34c>
  421370:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421374:	add	x0, x0, #0xcf0
  421378:	mov	x1, x22
  42137c:	b	4213c8 <ferror@plt+0x1d348>
  421380:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421384:	ldr	w8, [x8, #1980]
  421388:	cbz	w8, 4214cc <ferror@plt+0x1d44c>
  42138c:	adrp	x8, 43f000 <ferror@plt+0x3af80>
  421390:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  421394:	add	x8, x8, #0xd77
  421398:	add	x9, x9, #0xd72
  42139c:	cmp	w25, #0x0
  4213a0:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4213a4:	csel	x1, x9, x8, ne  // ne = any
  4213a8:	add	x0, x0, #0xd5f
  4213ac:	b	4214f8 <ferror@plt+0x1d478>
  4213b0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4213b4:	ldr	w8, [x8, #1980]
  4213b8:	cbz	w8, 4213cc <ferror@plt+0x1d34c>
  4213bc:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4213c0:	add	x0, x0, #0xd95
  4213c4:	mov	x1, x19
  4213c8:	bl	414300 <ferror@plt+0x10280>
  4213cc:	cmp	x22, #0x0
  4213d0:	add	x8, sp, #0x28
  4213d4:	cset	w9, ne  // ne = any
  4213d8:	cmp	x19, #0x0
  4213dc:	stur	x8, [x29, #-24]
  4213e0:	cset	w8, ne  // ne = any
  4213e4:	and	w8, w8, w9
  4213e8:	csel	x10, x22, xzr, ne  // ne = any
  4213ec:	cinc	w8, w8, ne  // ne = any
  4213f0:	sub	x0, x29, #0x20
  4213f4:	add	x1, x29, #0x1c
  4213f8:	stur	w23, [x29, #-16]
  4213fc:	stp	x19, x10, [sp, #40]
  421400:	stp	w20, w8, [x29, #-32]
  421404:	stur	x21, [x29, #-8]
  421408:	bl	423a78 <ferror@plt+0x1f9f8>
  42140c:	ldr	w8, [x29, #28]
  421410:	mov	x21, x0
  421414:	mov	x1, x21
  421418:	mov	w0, w8
  42141c:	bl	423b88 <ferror@plt+0x1fb08>
  421420:	mov	x0, x21
  421424:	bl	41249c <ferror@plt+0xe41c>
  421428:	cmp	w20, #0x5
  42142c:	b.ne	421464 <ferror@plt+0x1d3e4>  // b.any
  421430:	ldrb	w8, [x24, #3824]
  421434:	tbnz	w8, #0, 421464 <ferror@plt+0x1d3e4>
  421438:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42143c:	ldr	w8, [x8, #1980]
  421440:	cbz	w8, 421458 <ferror@plt+0x1d3d8>
  421444:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421448:	add	x0, x0, #0xdd2
  42144c:	mov	x1, x19
  421450:	bl	414300 <ferror@plt+0x10280>
  421454:	b	421464 <ferror@plt+0x1d3e4>
  421458:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42145c:	ldr	w8, [x8, #1984]
  421460:	cbz	w8, 421480 <ferror@plt+0x1d400>
  421464:	ldp	x20, x19, [sp, #160]
  421468:	ldp	x22, x21, [sp, #144]
  42146c:	ldp	x24, x23, [sp, #128]
  421470:	ldr	x25, [sp, #112]
  421474:	ldp	x29, x30, [sp, #96]
  421478:	add	sp, sp, #0xb0
  42147c:	ret
  421480:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421484:	add	x0, x0, #0xde2
  421488:	b	42144c <ferror@plt+0x1d3cc>
  42148c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421490:	ldr	w1, [x8, #3836]
  421494:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421498:	add	x0, x0, #0xd30
  42149c:	bl	414300 <ferror@plt+0x10280>
  4214a0:	b	4213cc <ferror@plt+0x1d34c>
  4214a4:	ldp	q0, q1, [sp]
  4214a8:	bl	4368b0 <ferror@plt+0x32830>
  4214ac:	cbnz	w0, 421530 <ferror@plt+0x1d4b0>
  4214b0:	adrp	x8, 478000 <ferror@plt+0x73f80>
  4214b4:	add	x8, x8, #0x5bf
  4214b8:	cmp	x22, #0x0
  4214bc:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4214c0:	csel	x1, x8, x22, eq  // eq = none
  4214c4:	add	x0, x0, #0xd53
  4214c8:	b	4214f8 <ferror@plt+0x1d478>
  4214cc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4214d0:	ldr	w8, [x8, #1984]
  4214d4:	cbnz	w8, 4214fc <ferror@plt+0x1d47c>
  4214d8:	adrp	x8, 43f000 <ferror@plt+0x3af80>
  4214dc:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  4214e0:	add	x8, x8, #0xd77
  4214e4:	add	x9, x9, #0xd72
  4214e8:	cmp	w25, #0x0
  4214ec:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4214f0:	csel	x1, x9, x8, ne  // ne = any
  4214f4:	add	x0, x0, #0x3f7
  4214f8:	bl	414300 <ferror@plt+0x10280>
  4214fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421500:	ldrb	w8, [x8, #3816]
  421504:	eor	w8, w8, #0x1
  421508:	and	w8, w25, w8
  42150c:	cmp	w8, #0x1
  421510:	b.ne	4213cc <ferror@plt+0x1d34c>  // b.any
  421514:	ldrb	w8, [x24, #3824]
  421518:	cmp	w8, #0x1
  42151c:	b.ne	42152c <ferror@plt+0x1d4ac>  // b.any
  421520:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421524:	add	x0, x0, #0xd7a
  421528:	bl	414300 <ferror@plt+0x10280>
  42152c:	bl	403b30 <abort@plt>
  421530:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  421534:	add	x0, x0, #0x574
  421538:	bl	414300 <ferror@plt+0x10280>
  42153c:	b	4214fc <ferror@plt+0x1d47c>
  421540:	stp	x29, x30, [sp, #-16]!
  421544:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421548:	ldr	x0, [x8, #3680]
  42154c:	mov	x29, sp
  421550:	bl	41988c <ferror@plt+0x1580c>
  421554:	ldp	x29, x30, [sp], #16
  421558:	ret
  42155c:	stp	x29, x30, [sp, #-16]!
  421560:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421564:	ldr	x8, [x8, #3680]
  421568:	mov	w2, w1
  42156c:	mov	w1, w0
  421570:	mov	x29, sp
  421574:	mov	x0, x8
  421578:	bl	4199bc <ferror@plt+0x1593c>
  42157c:	ldp	x29, x30, [sp], #16
  421580:	ret
  421584:	stp	x29, x30, [sp, #-16]!
  421588:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42158c:	ldr	x0, [x8, #3680]
  421590:	mov	x29, sp
  421594:	bl	419b44 <ferror@plt+0x15ac4>
  421598:	ldp	x29, x30, [sp], #16
  42159c:	ret
  4215a0:	stp	x29, x30, [sp, #-16]!
  4215a4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4215a8:	ldr	x0, [x8, #3680]
  4215ac:	mov	x29, sp
  4215b0:	bl	419b0c <ferror@plt+0x15a8c>
  4215b4:	ldp	x29, x30, [sp], #16
  4215b8:	ret
  4215bc:	stp	x29, x30, [sp, #-32]!
  4215c0:	str	x19, [sp, #16]
  4215c4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  4215c8:	ldr	x8, [x19, #3688]
  4215cc:	mov	x29, sp
  4215d0:	cbnz	x8, 4215dc <ferror@plt+0x1d55c>
  4215d4:	bl	424ad0 <ferror@plt+0x20a50>
  4215d8:	str	x0, [x19, #3688]
  4215dc:	ldr	x0, [x19, #3688]
  4215e0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4215e4:	str	xzr, [x8, #3696]
  4215e8:	bl	424b48 <ferror@plt+0x20ac8>
  4215ec:	ldr	x19, [sp, #16]
  4215f0:	ldp	x29, x30, [sp], #32
  4215f4:	ret
  4215f8:	stp	x29, x30, [sp, #-16]!
  4215fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421600:	ldr	x0, [x8, #3688]
  421604:	mov	x29, sp
  421608:	cbz	x0, 421618 <ferror@plt+0x1d598>
  42160c:	mov	x1, xzr
  421610:	bl	424cc8 <ferror@plt+0x20c48>
  421614:	b	42161c <ferror@plt+0x1d59c>
  421618:	fmov	d0, xzr
  42161c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421620:	str	d0, [x8, #3696]
  421624:	ldp	x29, x30, [sp], #16
  421628:	ret
  42162c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421630:	ldr	d0, [x8, #3696]
  421634:	ret
  421638:	sub	sp, sp, #0x120
  42163c:	stp	x29, x30, [sp, #256]
  421640:	stp	x28, x19, [sp, #272]
  421644:	add	x29, sp, #0x100
  421648:	mov	x19, x0
  42164c:	stp	x1, x2, [sp, #120]
  421650:	stp	x3, x4, [sp, #136]
  421654:	stp	x5, x6, [sp, #152]
  421658:	str	x7, [sp, #168]
  42165c:	stp	q1, q2, [sp]
  421660:	stp	q3, q4, [sp, #32]
  421664:	stp	q5, q6, [sp, #64]
  421668:	str	q7, [sp, #96]
  42166c:	bl	436dc0 <ferror@plt+0x32d40>
  421670:	mov	x8, #0xffffffffffffffc8    	// #-56
  421674:	mov	x9, sp
  421678:	movk	x8, #0xff90, lsl #32
  42167c:	add	x10, sp, #0x78
  421680:	add	x9, x9, #0x70
  421684:	stp	x9, x8, [x29, #-32]
  421688:	add	x8, x29, #0x20
  42168c:	add	x9, x10, #0x38
  421690:	stp	x8, x9, [x29, #-48]
  421694:	ldp	q1, q2, [x29, #-48]
  421698:	sub	x1, x29, #0x50
  42169c:	mov	x0, x19
  4216a0:	stur	q0, [x29, #-16]
  4216a4:	stp	q1, q2, [x29, #-80]
  4216a8:	bl	41d030 <ferror@plt+0x18fb0>
  4216ac:	mov	x19, x0
  4216b0:	sub	x4, x29, #0x10
  4216b4:	mov	w0, #0x7                   	// #7
  4216b8:	mov	w3, #0x1                   	// #1
  4216bc:	mov	x1, x19
  4216c0:	mov	x2, xzr
  4216c4:	bl	421184 <ferror@plt+0x1d104>
  4216c8:	mov	x0, x19
  4216cc:	bl	41249c <ferror@plt+0xe41c>
  4216d0:	ldp	x28, x19, [sp, #272]
  4216d4:	ldp	x29, x30, [sp, #256]
  4216d8:	add	sp, sp, #0x120
  4216dc:	ret
  4216e0:	sub	sp, sp, #0x120
  4216e4:	stp	x29, x30, [sp, #256]
  4216e8:	stp	x28, x19, [sp, #272]
  4216ec:	add	x29, sp, #0x100
  4216f0:	mov	x19, x0
  4216f4:	stp	x1, x2, [sp, #120]
  4216f8:	stp	x3, x4, [sp, #136]
  4216fc:	stp	x5, x6, [sp, #152]
  421700:	str	x7, [sp, #168]
  421704:	stp	q1, q2, [sp]
  421708:	stp	q3, q4, [sp, #32]
  42170c:	stp	q5, q6, [sp, #64]
  421710:	str	q7, [sp, #96]
  421714:	bl	436dc0 <ferror@plt+0x32d40>
  421718:	mov	x8, #0xffffffffffffffc8    	// #-56
  42171c:	mov	x9, sp
  421720:	movk	x8, #0xff90, lsl #32
  421724:	add	x10, sp, #0x78
  421728:	add	x9, x9, #0x70
  42172c:	stp	x9, x8, [x29, #-32]
  421730:	add	x8, x29, #0x20
  421734:	add	x9, x10, #0x38
  421738:	stp	x8, x9, [x29, #-48]
  42173c:	ldp	q1, q2, [x29, #-48]
  421740:	sub	x1, x29, #0x50
  421744:	mov	x0, x19
  421748:	stur	q0, [x29, #-16]
  42174c:	stp	q1, q2, [x29, #-80]
  421750:	bl	41d030 <ferror@plt+0x18fb0>
  421754:	mov	x19, x0
  421758:	sub	x4, x29, #0x10
  42175c:	mov	w0, #0x8                   	// #8
  421760:	mov	w3, #0x1                   	// #1
  421764:	mov	x1, x19
  421768:	mov	x2, xzr
  42176c:	bl	421184 <ferror@plt+0x1d104>
  421770:	mov	x0, x19
  421774:	bl	41249c <ferror@plt+0xe41c>
  421778:	ldp	x28, x19, [sp, #272]
  42177c:	ldp	x29, x30, [sp, #256]
  421780:	add	sp, sp, #0x120
  421784:	ret
  421788:	sub	sp, sp, #0x120
  42178c:	stp	x29, x30, [sp, #256]
  421790:	add	x29, sp, #0x100
  421794:	mov	x8, #0xffffffffffffffc8    	// #-56
  421798:	mov	x9, sp
  42179c:	sub	x10, x29, #0x78
  4217a0:	movk	x8, #0xff80, lsl #32
  4217a4:	add	x11, x29, #0x20
  4217a8:	add	x9, x9, #0x80
  4217ac:	add	x10, x10, #0x38
  4217b0:	stp	x9, x8, [x29, #-16]
  4217b4:	stp	x11, x10, [x29, #-32]
  4217b8:	stp	x1, x2, [x29, #-120]
  4217bc:	stp	x3, x4, [x29, #-104]
  4217c0:	stp	x5, x6, [x29, #-88]
  4217c4:	stur	x7, [x29, #-72]
  4217c8:	stp	q0, q1, [sp]
  4217cc:	ldp	q0, q1, [x29, #-32]
  4217d0:	sub	x1, x29, #0x40
  4217d4:	stp	x28, x19, [sp, #272]
  4217d8:	stp	q2, q3, [sp, #32]
  4217dc:	stp	q4, q5, [sp, #64]
  4217e0:	stp	q6, q7, [sp, #96]
  4217e4:	stp	q0, q1, [x29, #-64]
  4217e8:	bl	41d030 <ferror@plt+0x18fb0>
  4217ec:	mov	x19, x0
  4217f0:	mov	w0, #0x9                   	// #9
  4217f4:	mov	x1, x19
  4217f8:	mov	x2, xzr
  4217fc:	mov	w3, wzr
  421800:	mov	x4, xzr
  421804:	bl	421184 <ferror@plt+0x1d104>
  421808:	mov	x0, x19
  42180c:	bl	41249c <ferror@plt+0xe41c>
  421810:	ldp	x28, x19, [sp, #272]
  421814:	ldp	x29, x30, [sp, #256]
  421818:	add	sp, sp, #0x120
  42181c:	ret
  421820:	stp	x29, x30, [sp, #-32]!
  421824:	stp	x20, x19, [sp, #16]
  421828:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42182c:	ldr	x8, [x20, #3704]
  421830:	mov	x19, x0
  421834:	mov	x29, sp
  421838:	mov	x0, x8
  42183c:	bl	41249c <ferror@plt+0xe41c>
  421840:	mov	x0, x19
  421844:	bl	41cea8 <ferror@plt+0x18e28>
  421848:	str	x0, [x20, #3704]
  42184c:	ldp	x20, x19, [sp, #16]
  421850:	ldp	x29, x30, [sp], #32
  421854:	ret
  421858:	stp	x29, x30, [sp, #-48]!
  42185c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421860:	stp	x20, x19, [sp, #32]
  421864:	ldr	x20, [x8, #3704]
  421868:	str	x21, [sp, #16]
  42186c:	mov	x29, sp
  421870:	cbz	x20, 421900 <ferror@plt+0x1d880>
  421874:	mov	x19, x0
  421878:	cbz	x0, 421920 <ferror@plt+0x1d8a0>
  42187c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  421880:	add	x1, x1, #0x1c
  421884:	mov	x0, x20
  421888:	bl	403ed0 <strstr@plt>
  42188c:	cbz	x0, 4218dc <ferror@plt+0x1d85c>
  421890:	mov	x21, x0
  421894:	sub	x1, x0, x20
  421898:	mov	x0, x20
  42189c:	bl	41cf4c <ferror@plt+0x18ecc>
  4218a0:	add	x2, x21, #0x2
  4218a4:	mov	x1, x19
  4218a8:	mov	x3, xzr
  4218ac:	mov	x20, x0
  4218b0:	bl	41d0e0 <ferror@plt+0x19060>
  4218b4:	mov	x19, x0
  4218b8:	mov	x0, x20
  4218bc:	bl	41249c <ferror@plt+0xe41c>
  4218c0:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  4218c4:	add	x0, x0, #0xf5b
  4218c8:	mov	x1, x19
  4218cc:	bl	421788 <ferror@plt+0x1d708>
  4218d0:	mov	x0, x19
  4218d4:	bl	41249c <ferror@plt+0xe41c>
  4218d8:	b	4218f0 <ferror@plt+0x1d870>
  4218dc:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  4218e0:	add	x0, x0, #0xf6d
  4218e4:	mov	x1, x20
  4218e8:	mov	x2, x19
  4218ec:	bl	421788 <ferror@plt+0x1d708>
  4218f0:	ldp	x20, x19, [sp, #32]
  4218f4:	ldr	x21, [sp, #16]
  4218f8:	ldp	x29, x30, [sp], #48
  4218fc:	ret
  421900:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421904:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421908:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42190c:	add	x0, x0, #0xb6
  421910:	add	x1, x1, #0xf0f
  421914:	add	x2, x2, #0xf2d
  421918:	bl	413114 <ferror@plt+0xf094>
  42191c:	b	4218f0 <ferror@plt+0x1d870>
  421920:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421924:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421928:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42192c:	add	x0, x0, #0xb6
  421930:	add	x1, x1, #0xf0f
  421934:	add	x2, x2, #0xf43
  421938:	bl	413114 <ferror@plt+0xf094>
  42193c:	b	4218f0 <ferror@plt+0x1d870>
  421940:	stp	x29, x30, [sp, #-32]!
  421944:	str	x19, [sp, #16]
  421948:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42194c:	ldr	x8, [x19, #3712]
  421950:	mov	x29, sp
  421954:	cbnz	x8, 421988 <ferror@plt+0x1d908>
  421958:	adrp	x0, 43e000 <ferror@plt+0x39f80>
  42195c:	add	x0, x0, #0xf81
  421960:	bl	421998 <ferror@plt+0x1d918>
  421964:	ldr	x8, [x0]
  421968:	str	x0, [x19, #3712]
  42196c:	mov	x0, x8
  421970:	bl	41249c <ferror@plt+0xe41c>
  421974:	adrp	x0, 478000 <ferror@plt+0x73f80>
  421978:	add	x0, x0, #0x5bf
  42197c:	bl	41cea8 <ferror@plt+0x18e28>
  421980:	ldr	x8, [x19, #3712]
  421984:	str	x0, [x8]
  421988:	ldr	x0, [x19, #3712]
  42198c:	ldr	x19, [sp, #16]
  421990:	ldp	x29, x30, [sp], #32
  421994:	ret
  421998:	stp	x29, x30, [sp, #-32]!
  42199c:	stp	x20, x19, [sp, #16]
  4219a0:	mov	x29, sp
  4219a4:	cbz	x0, 4219e8 <ferror@plt+0x1d968>
  4219a8:	mov	w1, #0x2f                  	// #47
  4219ac:	mov	x19, x0
  4219b0:	bl	403d30 <strchr@plt>
  4219b4:	cbnz	x0, 421a04 <ferror@plt+0x1d984>
  4219b8:	ldrb	w8, [x19]
  4219bc:	cbz	w8, 421a20 <ferror@plt+0x1d9a0>
  4219c0:	mov	w0, #0x18                  	// #24
  4219c4:	bl	41ad14 <ferror@plt+0x16c94>
  4219c8:	mov	x20, x0
  4219cc:	mov	x0, x19
  4219d0:	bl	41cea8 <ferror@plt+0x18e28>
  4219d4:	str	x0, [x20]
  4219d8:	mov	x0, x20
  4219dc:	ldp	x20, x19, [sp, #16]
  4219e0:	ldp	x29, x30, [sp], #32
  4219e4:	ret
  4219e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4219ec:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4219f0:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4219f4:	add	x0, x0, #0xb6
  4219f8:	add	x1, x1, #0x240
  4219fc:	add	x2, x2, #0x26e
  421a00:	b	421a38 <ferror@plt+0x1d9b8>
  421a04:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421a08:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421a0c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421a10:	add	x0, x0, #0xb6
  421a14:	add	x1, x1, #0x240
  421a18:	add	x2, x2, #0x281
  421a1c:	b	421a38 <ferror@plt+0x1d9b8>
  421a20:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421a24:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421a28:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421a2c:	add	x0, x0, #0xb6
  421a30:	add	x1, x1, #0x240
  421a34:	add	x2, x2, #0x2a2
  421a38:	bl	413114 <ferror@plt+0xf094>
  421a3c:	mov	x20, xzr
  421a40:	b	4219d8 <ferror@plt+0x1d958>
  421a44:	stp	x29, x30, [sp, #-16]!
  421a48:	mov	x29, sp
  421a4c:	bl	421940 <ferror@plt+0x1d8c0>
  421a50:	bl	421a5c <ferror@plt+0x1d9dc>
  421a54:	ldp	x29, x30, [sp], #16
  421a58:	ret
  421a5c:	stp	x29, x30, [sp, #-80]!
  421a60:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421a64:	ldr	w8, [x8, #1968]
  421a68:	str	x25, [sp, #16]
  421a6c:	stp	x24, x23, [sp, #32]
  421a70:	stp	x22, x21, [sp, #48]
  421a74:	stp	x20, x19, [sp, #64]
  421a78:	mov	x29, sp
  421a7c:	cbz	w8, 421b78 <ferror@plt+0x1daf8>
  421a80:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421a84:	ldrb	w9, [x8, #3744]
  421a88:	cmp	w9, #0x1
  421a8c:	b.eq	421b94 <ferror@plt+0x1db14>  // b.none
  421a90:	adrp	x9, 489000 <ferror@plt+0x84f80>
  421a94:	mov	x19, x0
  421a98:	ldr	x0, [x9, #3752]
  421a9c:	mov	w9, #0x1                   	// #1
  421aa0:	strb	w9, [x8, #3744]
  421aa4:	cbz	x0, 421ab0 <ferror@plt+0x1da30>
  421aa8:	bl	41c760 <ferror@plt+0x186e0>
  421aac:	b	421abc <ferror@plt+0x1da3c>
  421ab0:	adrp	x1, 478000 <ferror@plt+0x73f80>
  421ab4:	add	x1, x1, #0x5bf
  421ab8:	bl	41c3f8 <ferror@plt+0x18378>
  421abc:	mov	w20, wzr
  421ac0:	mov	x21, x0
  421ac4:	cbz	x0, 421bb4 <ferror@plt+0x1db34>
  421ac8:	adrp	x25, 478000 <ferror@plt+0x73f80>
  421acc:	add	x25, x25, #0x5bf
  421ad0:	b	421ae8 <ferror@plt+0x1da68>
  421ad4:	mov	x0, x19
  421ad8:	mov	x1, x23
  421adc:	bl	422344 <ferror@plt+0x1e2c4>
  421ae0:	add	w20, w0, w20
  421ae4:	cbz	x21, 421bb4 <ferror@plt+0x1db34>
  421ae8:	ldr	x0, [x19]
  421aec:	ldr	x23, [x21]
  421af0:	bl	403590 <strlen@plt>
  421af4:	mov	x22, x0
  421af8:	mov	x0, x21
  421afc:	mov	x1, x21
  421b00:	bl	41c72c <ferror@plt+0x186ac>
  421b04:	mov	x21, x0
  421b08:	sub	x23, x23, #0x1
  421b0c:	ldrb	w8, [x23, #1]!
  421b10:	cmp	w8, #0x2f
  421b14:	b.eq	421b0c <ferror@plt+0x1da8c>  // b.none
  421b18:	cbz	w22, 421ad4 <ferror@plt+0x1da54>
  421b1c:	mov	w1, #0x2f                  	// #47
  421b20:	mov	x0, x23
  421b24:	bl	403d30 <strchr@plt>
  421b28:	mov	x24, x0
  421b2c:	mov	x0, x23
  421b30:	bl	403590 <strlen@plt>
  421b34:	sub	x8, x24, x23
  421b38:	cmp	x8, w0, uxtw
  421b3c:	csel	w8, w0, w8, gt
  421b40:	cmp	x24, #0x0
  421b44:	csel	w8, w8, w0, ne  // ne = any
  421b48:	cbz	w8, 421b54 <ferror@plt+0x1dad4>
  421b4c:	cmp	w8, w22
  421b50:	b.ne	421ae4 <ferror@plt+0x1da64>  // b.any
  421b54:	ldr	x1, [x19]
  421b58:	and	x2, x22, #0xffffffff
  421b5c:	mov	x0, x23
  421b60:	bl	403900 <strncmp@plt>
  421b64:	cbnz	w0, 421ae4 <ferror@plt+0x1da64>
  421b68:	cmp	x24, #0x0
  421b6c:	csel	x1, x24, x25, ne  // ne = any
  421b70:	mov	x0, x19
  421b74:	b	421adc <ferror@plt+0x1da5c>
  421b78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421b7c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421b80:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421b84:	add	x0, x0, #0xb6
  421b88:	add	x1, x1, #0x38d
  421b8c:	add	x2, x2, #0x3b0
  421b90:	b	421bac <ferror@plt+0x1db2c>
  421b94:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421b98:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421b9c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421ba0:	add	x0, x0, #0xb6
  421ba4:	add	x1, x1, #0x38d
  421ba8:	add	x2, x2, #0x3d5
  421bac:	bl	413114 <ferror@plt+0xf094>
  421bb0:	mov	w20, #0xffffffff            	// #-1
  421bb4:	mov	w0, w20
  421bb8:	ldp	x20, x19, [sp, #64]
  421bbc:	ldp	x22, x21, [sp, #48]
  421bc0:	ldp	x24, x23, [sp, #32]
  421bc4:	ldr	x25, [sp, #16]
  421bc8:	ldp	x29, x30, [sp], #80
  421bcc:	ret
  421bd0:	stp	x29, x30, [sp, #-80]!
  421bd4:	str	x25, [sp, #16]
  421bd8:	stp	x24, x23, [sp, #32]
  421bdc:	stp	x22, x21, [sp, #48]
  421be0:	stp	x20, x19, [sp, #64]
  421be4:	mov	x29, sp
  421be8:	cbz	x0, 421c5c <ferror@plt+0x1dbdc>
  421bec:	mov	x23, x1
  421bf0:	mov	w1, #0x2f                  	// #47
  421bf4:	mov	x19, x5
  421bf8:	mov	x20, x4
  421bfc:	mov	x22, x3
  421c00:	mov	x21, x2
  421c04:	mov	x24, x0
  421c08:	bl	403d30 <strchr@plt>
  421c0c:	cbnz	x0, 421c78 <ferror@plt+0x1dbf8>
  421c10:	ldrb	w8, [x24]
  421c14:	cbz	w8, 421c94 <ferror@plt+0x1dc14>
  421c18:	cbz	x20, 421cb0 <ferror@plt+0x1dc30>
  421c1c:	mov	w0, #0x30                  	// #48
  421c20:	bl	41ad14 <ferror@plt+0x16c94>
  421c24:	mov	x25, x0
  421c28:	mov	x0, x24
  421c2c:	bl	41cea8 <ferror@plt+0x18e28>
  421c30:	str	x0, [x25]
  421c34:	str	w23, [x25, #8]
  421c38:	stp	x22, x20, [x25, #16]
  421c3c:	stp	x19, x21, [x25, #32]
  421c40:	mov	x0, x25
  421c44:	ldp	x20, x19, [sp, #64]
  421c48:	ldp	x22, x21, [sp, #48]
  421c4c:	ldp	x24, x23, [sp, #32]
  421c50:	ldr	x25, [sp, #16]
  421c54:	ldp	x29, x30, [sp], #80
  421c58:	ret
  421c5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421c60:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421c64:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  421c68:	add	x0, x0, #0xb6
  421c6c:	add	x1, x1, #0xf86
  421c70:	add	x2, x2, #0xffe
  421c74:	b	421cc8 <ferror@plt+0x1dc48>
  421c78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421c7c:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421c80:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421c84:	add	x0, x0, #0xb6
  421c88:	add	x1, x1, #0xf86
  421c8c:	add	x2, x2, #0x10
  421c90:	b	421cc8 <ferror@plt+0x1dc48>
  421c94:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421c98:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421c9c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421ca0:	add	x0, x0, #0xb6
  421ca4:	add	x1, x1, #0xf86
  421ca8:	add	x2, x2, #0x30
  421cac:	b	421cc8 <ferror@plt+0x1dc48>
  421cb0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421cb4:	adrp	x1, 43e000 <ferror@plt+0x39f80>
  421cb8:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421cbc:	add	x0, x0, #0xb6
  421cc0:	add	x1, x1, #0xf86
  421cc4:	add	x2, x2, #0x42
  421cc8:	bl	413114 <ferror@plt+0xf094>
  421ccc:	mov	x25, xzr
  421cd0:	b	421c40 <ferror@plt+0x1dbc0>
  421cd4:	stp	x29, x30, [sp, #-96]!
  421cd8:	stp	x28, x27, [sp, #16]
  421cdc:	stp	x26, x25, [sp, #32]
  421ce0:	stp	x24, x23, [sp, #48]
  421ce4:	stp	x22, x21, [sp, #64]
  421ce8:	stp	x20, x19, [sp, #80]
  421cec:	mov	x29, sp
  421cf0:	cbz	x0, 421e18 <ferror@plt+0x1dd98>
  421cf4:	mov	x19, x5
  421cf8:	mov	x21, x4
  421cfc:	mov	x22, x3
  421d00:	mov	x23, x2
  421d04:	mov	x24, x1
  421d08:	mov	x20, x0
  421d0c:	bl	409b38 <ferror@plt+0x5ab8>
  421d10:	cbz	w0, 421e38 <ferror@plt+0x1ddb8>
  421d14:	cbz	x21, 421e58 <ferror@plt+0x1ddd8>
  421d18:	adrp	x8, 489000 <ferror@plt+0x84f80>
  421d1c:	ldr	x0, [x8, #3720]
  421d20:	adrp	x2, 421000 <ferror@plt+0x1cf80>
  421d24:	add	x2, x2, #0xe88
  421d28:	mov	x1, x20
  421d2c:	bl	41c8f4 <ferror@plt+0x18874>
  421d30:	cbnz	x0, 421dfc <ferror@plt+0x1dd7c>
  421d34:	bl	421940 <ferror@plt+0x1d8c0>
  421d38:	adrp	x1, 477000 <ferror@plt+0x72f80>
  421d3c:	mov	x25, x0
  421d40:	add	x1, x1, #0xd
  421d44:	mov	w2, #0xffffffff            	// #-1
  421d48:	mov	x0, x20
  421d4c:	bl	41e358 <ferror@plt+0x1a2d8>
  421d50:	ldr	x28, [x0]
  421d54:	mov	x26, x0
  421d58:	cbz	x28, 421df4 <ferror@plt+0x1dd74>
  421d5c:	mov	w27, #0x1                   	// #1
  421d60:	b	421d98 <ferror@plt+0x1dd18>
  421d64:	mov	x0, x28
  421d68:	mov	x1, x24
  421d6c:	mov	x2, x23
  421d70:	mov	x3, x22
  421d74:	mov	x4, x21
  421d78:	mov	x5, x19
  421d7c:	bl	421bd0 <ferror@plt+0x1db50>
  421d80:	mov	x1, x0
  421d84:	mov	x0, x25
  421d88:	bl	421fbc <ferror@plt+0x1df3c>
  421d8c:	ldr	x28, [x26, w27, uxtw #3]
  421d90:	add	w27, w27, #0x1
  421d94:	cbz	x28, 421df4 <ferror@plt+0x1dd74>
  421d98:	ldr	x8, [x26, w27, uxtw #3]
  421d9c:	cbnz	x8, 421da8 <ferror@plt+0x1dd28>
  421da0:	ldrb	w9, [x28]
  421da4:	cbz	w9, 421e78 <ferror@plt+0x1ddf8>
  421da8:	ldrb	w9, [x28]
  421dac:	cbz	w9, 421d8c <ferror@plt+0x1dd0c>
  421db0:	cbz	x8, 421d64 <ferror@plt+0x1dce4>
  421db4:	ldr	x0, [x25, #8]
  421db8:	adrp	x2, 421000 <ferror@plt+0x1cf80>
  421dbc:	mov	x1, x28
  421dc0:	add	x2, x2, #0xf34
  421dc4:	bl	41c8f4 <ferror@plt+0x18874>
  421dc8:	cbz	x0, 421dd4 <ferror@plt+0x1dd54>
  421dcc:	ldr	x25, [x0]
  421dd0:	b	421d8c <ferror@plt+0x1dd0c>
  421dd4:	mov	x0, x28
  421dd8:	bl	421998 <ferror@plt+0x1d918>
  421ddc:	mov	x28, x0
  421de0:	mov	x0, x25
  421de4:	mov	x1, x28
  421de8:	bl	421f4c <ferror@plt+0x1decc>
  421dec:	mov	x25, x28
  421df0:	b	421d8c <ferror@plt+0x1dd0c>
  421df4:	mov	x0, x26
  421df8:	bl	41e6cc <ferror@plt+0x1a64c>
  421dfc:	ldp	x20, x19, [sp, #80]
  421e00:	ldp	x22, x21, [sp, #64]
  421e04:	ldp	x24, x23, [sp, #48]
  421e08:	ldp	x26, x25, [sp, #32]
  421e0c:	ldp	x28, x27, [sp, #16]
  421e10:	ldp	x29, x30, [sp], #96
  421e14:	ret
  421e18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421e1c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421e20:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421e24:	add	x0, x0, #0xb6
  421e28:	add	x1, x1, #0x54
  421e2c:	add	x2, x2, #0xc5
  421e30:	bl	413114 <ferror@plt+0xf094>
  421e34:	b	421dfc <ferror@plt+0x1dd7c>
  421e38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421e3c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421e40:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421e44:	add	x0, x0, #0xb6
  421e48:	add	x1, x1, #0x54
  421e4c:	add	x2, x2, #0xd6
  421e50:	bl	413114 <ferror@plt+0xf094>
  421e54:	b	421dfc <ferror@plt+0x1dd7c>
  421e58:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421e5c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421e60:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421e64:	add	x0, x0, #0xb6
  421e68:	add	x1, x1, #0x54
  421e6c:	add	x2, x2, #0xf4
  421e70:	bl	413114 <ferror@plt+0xf094>
  421e74:	b	421dfc <ferror@plt+0x1dd7c>
  421e78:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  421e7c:	add	x0, x0, #0x10e
  421e80:	mov	x1, x20
  421e84:	bl	421eb8 <ferror@plt+0x1de38>
  421e88:	cbz	x0, 421ea4 <ferror@plt+0x1de24>
  421e8c:	cbz	x1, 421eb0 <ferror@plt+0x1de30>
  421e90:	stp	x29, x30, [sp, #-16]!
  421e94:	mov	x29, sp
  421e98:	bl	403bc0 <strcmp@plt>
  421e9c:	ldp	x29, x30, [sp], #16
  421ea0:	ret
  421ea4:	cmp	x1, #0x0
  421ea8:	csetm	w0, ne  // ne = any
  421eac:	ret
  421eb0:	mov	w0, #0x1                   	// #1
  421eb4:	ret
  421eb8:	sub	sp, sp, #0x120
  421ebc:	stp	x29, x30, [sp, #256]
  421ec0:	add	x29, sp, #0x100
  421ec4:	mov	x9, #0xffffffffffffffc8    	// #-56
  421ec8:	mov	x10, sp
  421ecc:	sub	x11, x29, #0x78
  421ed0:	movk	x9, #0xff80, lsl #32
  421ed4:	add	x12, x29, #0x20
  421ed8:	add	x10, x10, #0x80
  421edc:	add	x11, x11, #0x38
  421ee0:	stp	x10, x9, [x29, #-16]
  421ee4:	stp	x12, x11, [x29, #-32]
  421ee8:	stp	x1, x2, [x29, #-120]
  421eec:	stp	x3, x4, [x29, #-104]
  421ef0:	stp	x5, x6, [x29, #-88]
  421ef4:	stur	x7, [x29, #-72]
  421ef8:	stp	q0, q1, [sp]
  421efc:	ldp	q0, q1, [x29, #-32]
  421f00:	mov	x8, x0
  421f04:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421f08:	add	x0, x0, #0xb6
  421f0c:	sub	x3, x29, #0x40
  421f10:	mov	w1, #0x4                   	// #4
  421f14:	mov	x2, x8
  421f18:	str	x28, [sp, #272]
  421f1c:	stp	q2, q3, [sp, #32]
  421f20:	stp	q4, q5, [sp, #64]
  421f24:	stp	q6, q7, [sp, #96]
  421f28:	stp	q0, q1, [x29, #-64]
  421f2c:	bl	41336c <ferror@plt+0xf2ec>
  421f30:	b	421f30 <ferror@plt+0x1deb0>
  421f34:	stp	x29, x30, [sp, #-16]!
  421f38:	ldr	x0, [x0]
  421f3c:	mov	x29, sp
  421f40:	bl	403bc0 <strcmp@plt>
  421f44:	ldp	x29, x30, [sp], #16
  421f48:	ret
  421f4c:	stp	x29, x30, [sp, #-32]!
  421f50:	str	x19, [sp, #16]
  421f54:	mov	x29, sp
  421f58:	cbz	x0, 421f7c <ferror@plt+0x1defc>
  421f5c:	cbz	x1, 421f9c <ferror@plt+0x1df1c>
  421f60:	mov	x19, x0
  421f64:	ldr	x0, [x0, #8]
  421f68:	bl	41c3f8 <ferror@plt+0x18378>
  421f6c:	str	x0, [x19, #8]
  421f70:	ldr	x19, [sp, #16]
  421f74:	ldp	x29, x30, [sp], #32
  421f78:	ret
  421f7c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421f80:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421f84:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421f88:	add	x0, x0, #0xb6
  421f8c:	add	x1, x1, #0x2f8
  421f90:	add	x2, x2, #0x336
  421f94:	bl	413114 <ferror@plt+0xf094>
  421f98:	b	421f70 <ferror@plt+0x1def0>
  421f9c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421fa0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421fa4:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421fa8:	add	x0, x0, #0xb6
  421fac:	add	x1, x1, #0x2f8
  421fb0:	add	x2, x2, #0x330
  421fb4:	bl	413114 <ferror@plt+0xf094>
  421fb8:	b	421f70 <ferror@plt+0x1def0>
  421fbc:	stp	x29, x30, [sp, #-32]!
  421fc0:	str	x19, [sp, #16]
  421fc4:	mov	x29, sp
  421fc8:	cbz	x0, 421fec <ferror@plt+0x1df6c>
  421fcc:	cbz	x1, 42200c <ferror@plt+0x1df8c>
  421fd0:	mov	x19, x0
  421fd4:	ldr	x0, [x0, #16]
  421fd8:	bl	41c3f8 <ferror@plt+0x18378>
  421fdc:	str	x0, [x19, #16]
  421fe0:	ldr	x19, [sp, #16]
  421fe4:	ldp	x29, x30, [sp], #32
  421fe8:	ret
  421fec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  421ff0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  421ff4:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  421ff8:	add	x0, x0, #0xb6
  421ffc:	add	x1, x1, #0x2b5
  422000:	add	x2, x2, #0x336
  422004:	bl	413114 <ferror@plt+0xf094>
  422008:	b	421fe0 <ferror@plt+0x1df60>
  42200c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422010:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422014:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422018:	add	x0, x0, #0xb6
  42201c:	add	x1, x1, #0x2b5
  422020:	add	x2, x2, #0x2e6
  422024:	bl	413114 <ferror@plt+0xf094>
  422028:	b	421fe0 <ferror@plt+0x1df60>
  42202c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422030:	mov	w9, #0x2                   	// #2
  422034:	str	w9, [x8, #1992]
  422038:	ret
  42203c:	stp	x29, x30, [sp, #-32]!
  422040:	stp	x20, x19, [sp, #16]
  422044:	adrp	x20, 489000 <ferror@plt+0x84f80>
  422048:	mov	x19, x0
  42204c:	ldr	x0, [x20, #3728]
  422050:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422054:	mov	w9, #0x3                   	// #3
  422058:	mov	x29, sp
  42205c:	str	w9, [x8, #1992]
  422060:	bl	41249c <ferror@plt+0xe41c>
  422064:	mov	x0, x19
  422068:	bl	41cea8 <ferror@plt+0x18e28>
  42206c:	str	x0, [x20, #3728]
  422070:	ldp	x20, x19, [sp, #16]
  422074:	ldp	x29, x30, [sp], #32
  422078:	ret
  42207c:	stp	x29, x30, [sp, #-32]!
  422080:	stp	x20, x19, [sp, #16]
  422084:	adrp	x20, 489000 <ferror@plt+0x84f80>
  422088:	mov	x19, x0
  42208c:	ldr	x0, [x20, #3728]
  422090:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422094:	mov	w9, #0x1                   	// #1
  422098:	mov	x29, sp
  42209c:	str	w9, [x8, #1992]
  4220a0:	bl	41249c <ferror@plt+0xe41c>
  4220a4:	mov	x0, x19
  4220a8:	bl	41cea8 <ferror@plt+0x18e28>
  4220ac:	str	x0, [x20, #3728]
  4220b0:	ldp	x20, x19, [sp, #16]
  4220b4:	ldp	x29, x30, [sp], #32
  4220b8:	ret
  4220bc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4220c0:	ldr	w8, [x8, #1992]
  4220c4:	cmp	w8, #0x0
  4220c8:	cset	w0, ne  // ne = any
  4220cc:	ret
  4220d0:	stp	x29, x30, [sp, #-16]!
  4220d4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4220d8:	ldr	w8, [x8, #1968]
  4220dc:	mov	x29, sp
  4220e0:	cbz	w8, 4220ec <ferror@plt+0x1e06c>
  4220e4:	ldp	x29, x30, [sp], #16
  4220e8:	ret
  4220ec:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4220f0:	add	x0, x0, #0x129
  4220f4:	bl	421eb8 <ferror@plt+0x1de38>
  4220f8:	stp	x29, x30, [sp, #-16]!
  4220fc:	mov	x29, sp
  422100:	cbz	x0, 422134 <ferror@plt+0x1e0b4>
  422104:	ldrb	w8, [x0]
  422108:	cmp	w8, #0x2f
  42210c:	b.ne	422150 <ferror@plt+0x1e0d0>  // b.any
  422110:	mov	x4, x1
  422114:	cbz	x1, 42216c <ferror@plt+0x1e0ec>
  422118:	mov	x1, xzr
  42211c:	mov	x2, xzr
  422120:	mov	x3, xzr
  422124:	mov	x5, xzr
  422128:	bl	421cd4 <ferror@plt+0x1dc54>
  42212c:	ldp	x29, x30, [sp], #16
  422130:	ret
  422134:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422138:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42213c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422140:	add	x0, x0, #0xb6
  422144:	add	x1, x1, #0x163
  422148:	add	x2, x2, #0xc5
  42214c:	b	422184 <ferror@plt+0x1e104>
  422150:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422154:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422158:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42215c:	add	x0, x0, #0xb6
  422160:	add	x1, x1, #0x163
  422164:	add	x2, x2, #0x191
  422168:	b	422184 <ferror@plt+0x1e104>
  42216c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422170:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422174:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422178:	add	x0, x0, #0xb6
  42217c:	add	x1, x1, #0x163
  422180:	add	x2, x2, #0xfc
  422184:	bl	413114 <ferror@plt+0xf094>
  422188:	ldp	x29, x30, [sp], #16
  42218c:	ret
  422190:	stp	x29, x30, [sp, #-16]!
  422194:	mov	x29, sp
  422198:	cbz	x0, 4221cc <ferror@plt+0x1e14c>
  42219c:	ldrb	w8, [x0]
  4221a0:	cmp	w8, #0x2f
  4221a4:	b.ne	4221e8 <ferror@plt+0x1e168>  // b.any
  4221a8:	mov	x4, x2
  4221ac:	cbz	x2, 422204 <ferror@plt+0x1e184>
  4221b0:	mov	x2, x1
  4221b4:	mov	x1, xzr
  4221b8:	mov	x3, xzr
  4221bc:	mov	x5, xzr
  4221c0:	bl	421cd4 <ferror@plt+0x1dc54>
  4221c4:	ldp	x29, x30, [sp], #16
  4221c8:	ret
  4221cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4221d0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4221d4:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4221d8:	add	x0, x0, #0xb6
  4221dc:	add	x1, x1, #0x1a4
  4221e0:	add	x2, x2, #0xc5
  4221e4:	b	42221c <ferror@plt+0x1e19c>
  4221e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4221ec:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4221f0:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4221f4:	add	x0, x0, #0xb6
  4221f8:	add	x1, x1, #0x1a4
  4221fc:	add	x2, x2, #0x191
  422200:	b	42221c <ferror@plt+0x1e19c>
  422204:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422208:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42220c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422210:	add	x0, x0, #0xb6
  422214:	add	x1, x1, #0x1a4
  422218:	add	x2, x2, #0xfc
  42221c:	bl	413114 <ferror@plt+0xf094>
  422220:	ldp	x29, x30, [sp], #16
  422224:	ret
  422228:	stp	x29, x30, [sp, #-16]!
  42222c:	mov	x29, sp
  422230:	cbz	x0, 422264 <ferror@plt+0x1e1e4>
  422234:	ldrb	w8, [x0]
  422238:	cmp	w8, #0x2f
  42223c:	b.ne	422280 <ferror@plt+0x1e200>  // b.any
  422240:	mov	x4, x2
  422244:	cbz	x2, 42229c <ferror@plt+0x1e21c>
  422248:	mov	x5, x3
  42224c:	mov	x2, x1
  422250:	mov	x1, xzr
  422254:	mov	x3, xzr
  422258:	bl	421cd4 <ferror@plt+0x1dc54>
  42225c:	ldp	x29, x30, [sp], #16
  422260:	ret
  422264:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422268:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42226c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422270:	add	x0, x0, #0xb6
  422274:	add	x1, x1, #0x1ea
  422278:	add	x2, x2, #0xc5
  42227c:	b	4222b4 <ferror@plt+0x1e234>
  422280:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422284:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422288:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42228c:	add	x0, x0, #0xb6
  422290:	add	x1, x1, #0x1ea
  422294:	add	x2, x2, #0x191
  422298:	b	4222b4 <ferror@plt+0x1e234>
  42229c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4222a0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4222a4:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4222a8:	add	x0, x0, #0xb6
  4222ac:	add	x1, x1, #0x1ea
  4222b0:	add	x2, x2, #0xfc
  4222b4:	bl	413114 <ferror@plt+0xf094>
  4222b8:	ldp	x29, x30, [sp], #16
  4222bc:	ret
  4222c0:	cbz	x0, 4222e0 <ferror@plt+0x1e260>
  4222c4:	stp	x29, x30, [sp, #-16]!
  4222c8:	mov	x1, x0
  4222cc:	adrp	x0, 412000 <ferror@plt+0xdf80>
  4222d0:	add	x0, x0, #0x49c
  4222d4:	mov	x29, sp
  4222d8:	bl	4222e4 <ferror@plt+0x1e264>
  4222dc:	ldp	x29, x30, [sp], #16
  4222e0:	ret
  4222e4:	stp	x29, x30, [sp, #-32]!
  4222e8:	stp	x20, x19, [sp, #16]
  4222ec:	mov	x29, sp
  4222f0:	cbz	x0, 422324 <ferror@plt+0x1e2a4>
  4222f4:	mov	x20, x0
  4222f8:	mov	w0, #0x18                  	// #24
  4222fc:	mov	x19, x1
  422300:	bl	41ad14 <ferror@plt+0x16c94>
  422304:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422308:	ldr	x9, [x8, #3736]
  42230c:	stp	x20, x19, [x0, #8]
  422310:	str	x0, [x8, #3736]
  422314:	str	x9, [x0]
  422318:	ldp	x20, x19, [sp, #16]
  42231c:	ldp	x29, x30, [sp], #32
  422320:	ret
  422324:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422328:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42232c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422330:	add	x0, x0, #0xb6
  422334:	add	x1, x1, #0x344
  422338:	add	x2, x2, #0x378
  42233c:	bl	413114 <ferror@plt+0xf094>
  422340:	b	422318 <ferror@plt+0x1e298>
  422344:	stp	x29, x30, [sp, #-96]!
  422348:	stp	x28, x27, [sp, #16]
  42234c:	stp	x26, x25, [sp, #32]
  422350:	stp	x24, x23, [sp, #48]
  422354:	stp	x22, x21, [sp, #64]
  422358:	stp	x20, x19, [sp, #80]
  42235c:	mov	x29, sp
  422360:	cbz	x0, 42254c <ferror@plt+0x1e4cc>
  422364:	mov	x21, x1
  422368:	adrp	x26, 489000 <ferror@plt+0x84f80>
  42236c:	ldr	x1, [x0]
  422370:	ldr	x20, [x26, #2000]
  422374:	mov	x19, x0
  422378:	mov	w0, #0xa                   	// #10
  42237c:	mov	x2, xzr
  422380:	mov	w3, wzr
  422384:	mov	x4, xzr
  422388:	bl	421184 <ferror@plt+0x1d104>
  42238c:	sub	x21, x21, #0x1
  422390:	ldrb	w8, [x21, #1]!
  422394:	cmp	w8, #0x2f
  422398:	b.eq	422390 <ferror@plt+0x1e310>  // b.none
  42239c:	mov	x0, x21
  4223a0:	bl	403590 <strlen@plt>
  4223a4:	mov	x22, x0
  4223a8:	mov	w1, #0x2f                  	// #47
  4223ac:	mov	x0, x21
  4223b0:	bl	403d30 <strchr@plt>
  4223b4:	ldr	x2, [x19]
  4223b8:	sub	x8, x0, x21
  4223bc:	cmp	x8, w22, uxtw
  4223c0:	csel	w8, w22, w8, gt
  4223c4:	ldrb	w9, [x2]
  4223c8:	cmp	x0, #0x0
  4223cc:	mov	x23, x0
  4223d0:	csel	w27, w8, w22, ne  // ne = any
  4223d4:	cbz	w9, 4223f0 <ferror@plt+0x1e370>
  4223d8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4223dc:	add	x1, x1, #0xd
  4223e0:	mov	x0, x20
  4223e4:	mov	x3, xzr
  4223e8:	bl	41d0e0 <ferror@plt+0x19060>
  4223ec:	b	4223f8 <ferror@plt+0x1e378>
  4223f0:	ldr	x0, [x26, #2000]
  4223f4:	bl	41cea8 <ferror@plt+0x18e28>
  4223f8:	str	x0, [x26, #2000]
  4223fc:	ldr	x0, [x19, #16]
  422400:	bl	41c760 <ferror@plt+0x186e0>
  422404:	bl	41c844 <ferror@plt+0x187c4>
  422408:	mov	x24, x0
  42240c:	mov	w22, wzr
  422410:	cbz	x0, 422474 <ferror@plt+0x1e3f4>
  422414:	mov	x28, x24
  422418:	b	422424 <ferror@plt+0x1e3a4>
  42241c:	ldr	x28, [x28, #8]
  422420:	cbz	x28, 422474 <ferror@plt+0x1e3f4>
  422424:	ldr	x25, [x28]
  422428:	cbz	w27, 42243c <ferror@plt+0x1e3bc>
  42242c:	ldr	x0, [x25]
  422430:	bl	403590 <strlen@plt>
  422434:	cbz	x23, 422444 <ferror@plt+0x1e3c4>
  422438:	b	42241c <ferror@plt+0x1e39c>
  42243c:	mov	x0, xzr
  422440:	cbnz	x23, 42241c <ferror@plt+0x1e39c>
  422444:	cmp	w27, w0
  422448:	b.ne	42241c <ferror@plt+0x1e39c>  // b.any
  42244c:	ldr	x1, [x25]
  422450:	and	x2, x0, #0xffffffff
  422454:	mov	x0, x21
  422458:	bl	403900 <strncmp@plt>
  42245c:	cbnz	w0, 42241c <ferror@plt+0x1e39c>
  422460:	mov	x0, x25
  422464:	bl	423e40 <ferror@plt+0x1fdc0>
  422468:	cmp	w0, #0x0
  42246c:	cinc	w22, w22, eq  // eq = none
  422470:	b	42241c <ferror@plt+0x1e39c>
  422474:	mov	x0, x24
  422478:	bl	41c2dc <ferror@plt+0x1825c>
  42247c:	ldr	x0, [x19, #8]
  422480:	bl	41c760 <ferror@plt+0x186e0>
  422484:	bl	41c844 <ferror@plt+0x187c4>
  422488:	mov	x24, x0
  42248c:	cbz	x0, 422500 <ferror@plt+0x1e480>
  422490:	adrp	x8, 478000 <ferror@plt+0x73f80>
  422494:	add	x8, x8, #0x5bf
  422498:	cmp	x23, #0x0
  42249c:	csel	x23, x23, x8, ne  // ne = any
  4224a0:	mov	x28, x24
  4224a4:	b	4224b0 <ferror@plt+0x1e430>
  4224a8:	ldr	x28, [x28, #8]
  4224ac:	cbz	x28, 422500 <ferror@plt+0x1e480>
  4224b0:	ldr	x25, [x28]
  4224b4:	cbz	w27, 4224cc <ferror@plt+0x1e44c>
  4224b8:	ldr	x0, [x25]
  4224bc:	bl	403590 <strlen@plt>
  4224c0:	cmp	w27, w0
  4224c4:	b.ne	4224a8 <ferror@plt+0x1e428>  // b.any
  4224c8:	b	4224d8 <ferror@plt+0x1e458>
  4224cc:	mov	x0, xzr
  4224d0:	cmp	w27, w0
  4224d4:	b.ne	4224a8 <ferror@plt+0x1e428>  // b.any
  4224d8:	ldr	x1, [x25]
  4224dc:	and	x2, x0, #0xffffffff
  4224e0:	mov	x0, x21
  4224e4:	bl	403900 <strncmp@plt>
  4224e8:	cbnz	w0, 4224a8 <ferror@plt+0x1e428>
  4224ec:	mov	x0, x25
  4224f0:	mov	x1, x23
  4224f4:	bl	422344 <ferror@plt+0x1e2c4>
  4224f8:	add	w22, w0, w22
  4224fc:	b	4224a8 <ferror@plt+0x1e428>
  422500:	mov	x0, x24
  422504:	bl	41c2dc <ferror@plt+0x1825c>
  422508:	ldr	x0, [x26, #2000]
  42250c:	bl	41249c <ferror@plt+0xe41c>
  422510:	str	x20, [x26, #2000]
  422514:	ldr	x1, [x19]
  422518:	mov	w0, #0xb                   	// #11
  42251c:	mov	x2, xzr
  422520:	mov	w3, wzr
  422524:	mov	x4, xzr
  422528:	bl	421184 <ferror@plt+0x1d104>
  42252c:	mov	w0, w22
  422530:	ldp	x20, x19, [sp, #80]
  422534:	ldp	x22, x21, [sp, #64]
  422538:	ldp	x24, x23, [sp, #48]
  42253c:	ldp	x26, x25, [sp, #32]
  422540:	ldp	x28, x27, [sp, #16]
  422544:	ldp	x29, x30, [sp], #96
  422548:	ret
  42254c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  422550:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422554:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  422558:	add	x0, x0, #0xb6
  42255c:	add	x1, x1, #0xe62
  422560:	add	x2, x2, #0x336
  422564:	bl	413114 <ferror@plt+0xf094>
  422568:	mov	w22, #0xffffffff            	// #-1
  42256c:	b	42252c <ferror@plt+0x1e4ac>
  422570:	sub	sp, sp, #0x70
  422574:	stp	x20, x19, [sp, #96]
  422578:	mov	x19, x3
  42257c:	mov	w3, w2
  422580:	adrp	x8, 43c000 <ferror@plt+0x37f80>
  422584:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  422588:	stp	x22, x21, [sp, #80]
  42258c:	mov	x20, x1
  422590:	mov	x21, x0
  422594:	add	x8, x8, #0x17
  422598:	cmp	x4, #0x0
  42259c:	add	x2, x2, #0xff8
  4225a0:	add	x0, sp, #0x20
  4225a4:	mov	w1, #0x20                  	// #32
  4225a8:	stp	x29, x30, [sp, #64]
  4225ac:	add	x29, sp, #0x40
  4225b0:	csel	x22, x8, x4, eq  // eq = none
  4225b4:	bl	42b32c <ferror@plt+0x272ac>
  4225b8:	adrp	x8, 478000 <ferror@plt+0x73f80>
  4225bc:	add	x8, x8, #0x5bf
  4225c0:	cmp	x21, #0x0
  4225c4:	adrp	x4, 43b000 <ferror@plt+0x36f80>
  4225c8:	csel	x0, x21, x8, ne  // ne = any
  4225cc:	add	x4, x4, #0xffc
  4225d0:	mov	x1, x8
  4225d4:	cbz	x21, 4225e4 <ferror@plt+0x1e564>
  4225d8:	ldrb	w9, [x21]
  4225dc:	cmp	w9, #0x0
  4225e0:	csel	x1, x8, x4, eq  // eq = none
  4225e4:	ldrb	w9, [x19]
  4225e8:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4225ec:	add	x2, x2, #0x3ed
  4225f0:	add	x5, sp, #0x20
  4225f4:	cmp	w9, #0x0
  4225f8:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  4225fc:	csel	x8, x8, x4, eq  // eq = none
  422600:	add	x9, x9, #0x107
  422604:	mov	x3, x20
  422608:	mov	x6, x4
  42260c:	mov	x7, x19
  422610:	stp	x22, xzr, [sp, #16]
  422614:	stp	x8, x9, [sp]
  422618:	bl	41d0e0 <ferror@plt+0x19060>
  42261c:	mov	x19, x0
  422620:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422624:	add	x0, x0, #0x3f4
  422628:	mov	x1, x19
  42262c:	bl	414470 <ferror@plt+0x103f0>
  422630:	adrp	x20, 489000 <ferror@plt+0x84f80>
  422634:	ldr	x0, [x20, #3592]
  422638:	cbz	x0, 422640 <ferror@plt+0x1e5c0>
  42263c:	bl	403c80 <free@plt>
  422640:	mov	x0, x19
  422644:	bl	403590 <strlen@plt>
  422648:	add	x0, x0, #0x1
  42264c:	bl	403860 <malloc@plt>
  422650:	mov	x1, x19
  422654:	str	x0, [x20, #3592]
  422658:	bl	403dc0 <strcpy@plt>
  42265c:	mov	w0, #0x1                   	// #1
  422660:	mov	x1, x19
  422664:	mov	x2, xzr
  422668:	mov	w3, wzr
  42266c:	mov	x4, xzr
  422670:	bl	421184 <ferror@plt+0x1d104>
  422674:	mov	x0, x19
  422678:	bl	41249c <ferror@plt+0xe41c>
  42267c:	bl	412e20 <ferror@plt+0xeda0>
  422680:	stp	x29, x30, [sp, #-48]!
  422684:	stp	x22, x21, [sp, #16]
  422688:	stp	x20, x19, [sp, #32]
  42268c:	mov	x19, x3
  422690:	mov	w20, w2
  422694:	mov	x21, x1
  422698:	mov	x22, x0
  42269c:	mov	x29, sp
  4226a0:	cbnz	x4, 4226b4 <ferror@plt+0x1e634>
  4226a4:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  4226a8:	add	x0, x0, #0x17
  4226ac:	bl	41cea8 <ferror@plt+0x18e28>
  4226b0:	b	4226d0 <ferror@plt+0x1e650>
  4226b4:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4226b8:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4226bc:	add	x0, x0, #0x3fb
  4226c0:	add	x2, x2, #0xa8d
  4226c4:	mov	x1, x4
  4226c8:	mov	x3, xzr
  4226cc:	bl	41d0e0 <ferror@plt+0x19060>
  4226d0:	mov	x4, x0
  4226d4:	mov	x0, x22
  4226d8:	mov	x1, x21
  4226dc:	mov	w2, w20
  4226e0:	mov	x3, x19
  4226e4:	bl	422570 <ferror@plt+0x1e4f0>
  4226e8:	sub	sp, sp, #0x60
  4226ec:	and	w8, w6, #0xff
  4226f0:	stp	x24, x23, [sp, #48]
  4226f4:	stp	x22, x21, [sp, #64]
  4226f8:	stp	x20, x19, [sp, #80]
  4226fc:	mov	x23, x5
  422700:	mov	x24, x4
  422704:	mov	x19, x3
  422708:	mov	w20, w2
  42270c:	mov	x21, x1
  422710:	cmp	w8, #0x66
  422714:	mov	x22, x0
  422718:	str	d8, [sp, #16]
  42271c:	stp	x29, x30, [sp, #24]
  422720:	str	x25, [sp, #40]
  422724:	add	x29, sp, #0x10
  422728:	b.eq	422760 <ferror@plt+0x1e6e0>  // b.none
  42272c:	cmp	w8, #0x78
  422730:	b.eq	422794 <ferror@plt+0x1e714>  // b.none
  422734:	cmp	w8, #0x69
  422738:	b.ne	4227cc <ferror@plt+0x1e74c>  // b.any
  42273c:	str	q1, [sp]
  422740:	bl	436aa0 <ferror@plt+0x32a20>
  422744:	ldr	q0, [sp]
  422748:	mov	x25, x0
  42274c:	bl	436aa0 <ferror@plt+0x32a20>
  422750:	mov	x4, x0
  422754:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422758:	add	x0, x0, #0x40f
  42275c:	b	4227b4 <ferror@plt+0x1e734>
  422760:	str	q1, [sp]
  422764:	bl	436f10 <ferror@plt+0x32e90>
  422768:	mov	v8.16b, v0.16b
  42276c:	ldr	q0, [sp]
  422770:	bl	436f10 <ferror@plt+0x32e90>
  422774:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422778:	mov	v1.16b, v0.16b
  42277c:	add	x0, x0, #0x45f
  422780:	mov	x1, x24
  422784:	mov	v0.16b, v8.16b
  422788:	mov	x2, x23
  42278c:	bl	41d06c <ferror@plt+0x18fec>
  422790:	b	4227c4 <ferror@plt+0x1e744>
  422794:	str	q1, [sp]
  422798:	bl	436bd8 <ferror@plt+0x32b58>
  42279c:	ldr	q0, [sp]
  4227a0:	mov	x25, x0
  4227a4:	bl	436bd8 <ferror@plt+0x32b58>
  4227a8:	mov	x4, x0
  4227ac:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4227b0:	add	x0, x0, #0x433
  4227b4:	mov	x1, x24
  4227b8:	mov	x2, x25
  4227bc:	mov	x3, x23
  4227c0:	bl	41d06c <ferror@plt+0x18fec>
  4227c4:	mov	x4, x0
  4227c8:	b	4227d0 <ferror@plt+0x1e750>
  4227cc:	mov	x4, xzr
  4227d0:	mov	x0, x22
  4227d4:	mov	x1, x21
  4227d8:	mov	w2, w20
  4227dc:	mov	x3, x19
  4227e0:	bl	422570 <ferror@plt+0x1e4f0>
  4227e4:	stp	x29, x30, [sp, #-96]!
  4227e8:	stp	x28, x27, [sp, #16]
  4227ec:	stp	x24, x23, [sp, #48]
  4227f0:	stp	x22, x21, [sp, #64]
  4227f4:	stp	x20, x19, [sp, #80]
  4227f8:	mov	x27, x7
  4227fc:	mov	x23, x6
  422800:	mov	x24, x4
  422804:	mov	x19, x3
  422808:	mov	w20, w2
  42280c:	mov	x21, x1
  422810:	mov	x22, x0
  422814:	stp	x26, x25, [sp, #32]
  422818:	mov	x29, sp
  42281c:	cbnz	x5, 422868 <ferror@plt+0x1e7e8>
  422820:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  422824:	add	x0, x0, #0xe55
  422828:	bl	41cea8 <ferror@plt+0x18e28>
  42282c:	mov	x25, x0
  422830:	mov	x26, xzr
  422834:	cbz	x27, 422898 <ferror@plt+0x1e818>
  422838:	mov	x0, x27
  42283c:	mov	x1, xzr
  422840:	bl	41e080 <ferror@plt+0x1a000>
  422844:	mov	x28, x0
  422848:	adrp	x0, 439000 <ferror@plt+0x34f80>
  42284c:	add	x0, x0, #0xb6f
  422850:	mov	x1, x28
  422854:	mov	x2, x0
  422858:	mov	x3, xzr
  42285c:	bl	41d0e0 <ferror@plt+0x19060>
  422860:	mov	x27, x0
  422864:	b	4228ac <ferror@plt+0x1e82c>
  422868:	mov	x0, x5
  42286c:	mov	x1, xzr
  422870:	bl	41e080 <ferror@plt+0x1a000>
  422874:	mov	x26, x0
  422878:	adrp	x0, 439000 <ferror@plt+0x34f80>
  42287c:	add	x0, x0, #0xb6f
  422880:	mov	x1, x26
  422884:	mov	x2, x0
  422888:	mov	x3, xzr
  42288c:	bl	41d0e0 <ferror@plt+0x19060>
  422890:	mov	x25, x0
  422894:	cbnz	x27, 422838 <ferror@plt+0x1e7b8>
  422898:	adrp	x0, 43c000 <ferror@plt+0x37f80>
  42289c:	add	x0, x0, #0xe55
  4228a0:	bl	41cea8 <ferror@plt+0x18e28>
  4228a4:	mov	x27, x0
  4228a8:	mov	x28, xzr
  4228ac:	mov	x0, x26
  4228b0:	bl	41249c <ferror@plt+0xe41c>
  4228b4:	mov	x0, x28
  4228b8:	bl	41249c <ferror@plt+0xe41c>
  4228bc:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  4228c0:	add	x0, x0, #0x485
  4228c4:	mov	x1, x24
  4228c8:	mov	x2, x25
  4228cc:	mov	x3, x23
  4228d0:	mov	x4, x27
  4228d4:	bl	41d06c <ferror@plt+0x18fec>
  4228d8:	mov	x23, x0
  4228dc:	mov	x0, x25
  4228e0:	bl	41249c <ferror@plt+0xe41c>
  4228e4:	mov	x0, x27
  4228e8:	bl	41249c <ferror@plt+0xe41c>
  4228ec:	mov	x0, x22
  4228f0:	mov	x1, x21
  4228f4:	mov	w2, w20
  4228f8:	mov	x3, x19
  4228fc:	mov	x4, x23
  422900:	bl	422570 <ferror@plt+0x1e4f0>
  422904:	stp	x29, x30, [sp, #-96]!
  422908:	stp	x22, x21, [sp, #64]
  42290c:	mov	x22, x0
  422910:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422914:	add	x0, x0, #0x4a7
  422918:	str	x27, [sp, #16]
  42291c:	stp	x26, x25, [sp, #32]
  422920:	stp	x24, x23, [sp, #48]
  422924:	stp	x20, x19, [sp, #80]
  422928:	mov	x29, sp
  42292c:	mov	w26, w7
  422930:	mov	w27, w6
  422934:	mov	x24, x5
  422938:	mov	x25, x4
  42293c:	mov	x19, x3
  422940:	mov	w20, w2
  422944:	mov	x21, x1
  422948:	bl	41f020 <ferror@plt+0x1afa0>
  42294c:	mov	x23, x0
  422950:	cbnz	w27, 422998 <ferror@plt+0x1e918>
  422954:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422958:	add	x1, x1, #0x4cc
  42295c:	mov	x0, x23
  422960:	mov	x2, x25
  422964:	bl	420394 <ferror@plt+0x1c314>
  422968:	cbz	x24, 4229c0 <ferror@plt+0x1e940>
  42296c:	ldr	w0, [x24]
  422970:	ldr	x25, [x24, #8]
  422974:	bl	417ff0 <ferror@plt+0x13f70>
  422978:	ldr	w4, [x24, #4]
  42297c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422980:	mov	x3, x0
  422984:	add	x1, x1, #0x4db
  422988:	mov	x0, x23
  42298c:	mov	x2, x25
  422990:	bl	420394 <ferror@plt+0x1c314>
  422994:	b	4229d4 <ferror@plt+0x1e954>
  422998:	mov	w0, w27
  42299c:	bl	417ff0 <ferror@plt+0x13f70>
  4229a0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4229a4:	mov	x3, x0
  4229a8:	add	x1, x1, #0x4b9
  4229ac:	mov	x0, x23
  4229b0:	mov	x2, x25
  4229b4:	mov	w4, w26
  4229b8:	bl	420394 <ferror@plt+0x1c314>
  4229bc:	cbnz	x24, 42296c <ferror@plt+0x1e8ec>
  4229c0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4229c4:	add	x1, x1, #0x4e7
  4229c8:	mov	x0, x23
  4229cc:	mov	x2, x25
  4229d0:	bl	420394 <ferror@plt+0x1c314>
  4229d4:	ldr	x4, [x23]
  4229d8:	mov	x0, x22
  4229dc:	mov	x1, x21
  4229e0:	mov	w2, w20
  4229e4:	mov	x3, x19
  4229e8:	bl	422570 <ferror@plt+0x1e4f0>
  4229ec:	sub	sp, sp, #0x40
  4229f0:	stp	x29, x30, [sp, #16]
  4229f4:	add	x29, sp, #0x10
  4229f8:	mov	x8, #0xffffffffffffffff    	// #-1
  4229fc:	str	x21, [sp, #32]
  422a00:	stp	x20, x19, [sp, #48]
  422a04:	mov	w19, w1
  422a08:	mov	x20, x0
  422a0c:	str	x8, [x29, #24]
  422a10:	str	x8, [sp, #8]
  422a14:	bl	422b90 <ferror@plt+0x1eb10>
  422a18:	add	x0, x29, #0x18
  422a1c:	bl	4036d0 <pipe@plt>
  422a20:	tbnz	w0, #31, 422b3c <ferror@plt+0x1eabc>
  422a24:	add	x0, sp, #0x8
  422a28:	bl	4036d0 <pipe@plt>
  422a2c:	tbnz	w0, #31, 422b3c <ferror@plt+0x1eabc>
  422a30:	bl	403770 <fork@plt>
  422a34:	adrp	x21, 489000 <ferror@plt+0x84f80>
  422a38:	str	w0, [x21, #3760]
  422a3c:	tbnz	w0, #31, 422b58 <ferror@plt+0x1ead8>
  422a40:	cbz	w0, 422a8c <ferror@plt+0x1ea0c>
  422a44:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422a48:	ldr	w9, [x8, #3764]
  422a4c:	ldr	w0, [x29, #28]
  422a50:	add	w9, w9, #0x1
  422a54:	str	w9, [x8, #3764]
  422a58:	bl	403ab0 <close@plt>
  422a5c:	ldr	w0, [sp, #12]
  422a60:	bl	403ab0 <close@plt>
  422a64:	ldr	w0, [x21, #3760]
  422a68:	ldr	w1, [x29, #24]
  422a6c:	ldr	w3, [sp, #8]
  422a70:	mov	w8, #0x1                   	// #1
  422a74:	bic	w2, w8, w19, lsr #7
  422a78:	bic	w4, w8, w19, lsr #8
  422a7c:	mov	x5, x20
  422a80:	bl	422ca8 <ferror@plt+0x1ec28>
  422a84:	mov	w0, wzr
  422a88:	b	422b28 <ferror@plt+0x1eaa8>
  422a8c:	ldr	w0, [x29, #24]
  422a90:	bl	403ab0 <close@plt>
  422a94:	ldr	w0, [sp, #8]
  422a98:	bl	403ab0 <close@plt>
  422a9c:	tbnz	w19, #9, 422abc <ferror@plt+0x1ea3c>
  422aa0:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422aa4:	add	x0, x0, #0x542
  422aa8:	mov	w1, wzr
  422aac:	mov	w2, wzr
  422ab0:	bl	403880 <open@plt>
  422ab4:	mov	w19, w0
  422ab8:	b	422ac0 <ferror@plt+0x1ea40>
  422abc:	mov	w19, #0xffffffff            	// #-1
  422ac0:	ldr	w0, [x29, #28]
  422ac4:	mov	w1, #0x1                   	// #1
  422ac8:	bl	422c58 <ferror@plt+0x1ebd8>
  422acc:	tbnz	w0, #31, 422b74 <ferror@plt+0x1eaf4>
  422ad0:	ldr	w0, [sp, #12]
  422ad4:	mov	w1, #0x2                   	// #2
  422ad8:	bl	422c58 <ferror@plt+0x1ebd8>
  422adc:	tbnz	w0, #31, 422b74 <ferror@plt+0x1eaf4>
  422ae0:	tbnz	w19, #31, 422af4 <ferror@plt+0x1ea74>
  422ae4:	mov	w0, w19
  422ae8:	mov	w1, wzr
  422aec:	bl	422c58 <ferror@plt+0x1ebd8>
  422af0:	tbnz	w0, #31, 422b74 <ferror@plt+0x1eaf4>
  422af4:	cmp	w19, #0x3
  422af8:	b.lt	422b04 <ferror@plt+0x1ea84>  // b.tstop
  422afc:	mov	w0, w19
  422b00:	bl	403ab0 <close@plt>
  422b04:	ldr	w0, [x29, #28]
  422b08:	cmp	w0, #0x3
  422b0c:	b.lt	422b14 <ferror@plt+0x1ea94>  // b.tstop
  422b10:	bl	403ab0 <close@plt>
  422b14:	ldr	w0, [sp, #12]
  422b18:	cmp	w0, #0x3
  422b1c:	b.lt	422b24 <ferror@plt+0x1eaa4>  // b.tstop
  422b20:	bl	403ab0 <close@plt>
  422b24:	mov	w0, #0x1                   	// #1
  422b28:	ldp	x20, x19, [sp, #48]
  422b2c:	ldr	x21, [sp, #32]
  422b30:	ldp	x29, x30, [sp, #16]
  422b34:	add	sp, sp, #0x40
  422b38:	ret
  422b3c:	bl	403f80 <__errno_location@plt>
  422b40:	ldr	w0, [x0]
  422b44:	bl	41d518 <ferror@plt+0x19498>
  422b48:	mov	x1, x0
  422b4c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422b50:	add	x0, x0, #0x4f2
  422b54:	bl	421eb8 <ferror@plt+0x1de38>
  422b58:	bl	403f80 <__errno_location@plt>
  422b5c:	ldr	w0, [x0]
  422b60:	bl	41d518 <ferror@plt+0x19498>
  422b64:	mov	x1, x0
  422b68:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422b6c:	add	x0, x0, #0x522
  422b70:	bl	421eb8 <ferror@plt+0x1de38>
  422b74:	bl	403f80 <__errno_location@plt>
  422b78:	ldr	w0, [x0]
  422b7c:	bl	41d518 <ferror@plt+0x19498>
  422b80:	mov	x1, x0
  422b84:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422b88:	add	x0, x0, #0x54c
  422b8c:	bl	421eb8 <ferror@plt+0x1de38>
  422b90:	stp	x29, x30, [sp, #-16]!
  422b94:	adrp	x9, 489000 <ferror@plt+0x84f80>
  422b98:	str	wzr, [x9, #3788]
  422b9c:	adrp	x9, 489000 <ferror@plt+0x84f80>
  422ba0:	adrp	x10, 489000 <ferror@plt+0x84f80>
  422ba4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422ba8:	add	x9, x9, #0xeb8
  422bac:	mov	x29, sp
  422bb0:	str	wzr, [x10, #3760]
  422bb4:	b	422bbc <ferror@plt+0x1eb3c>
  422bb8:	clrex
  422bbc:	dmb	ish
  422bc0:	ldr	x0, [x8, #3768]
  422bc4:	ldaxr	x10, [x9]
  422bc8:	cmp	x10, x0
  422bcc:	b.ne	422bb8 <ferror@plt+0x1eb38>  // b.any
  422bd0:	stlxr	w10, xzr, [x9]
  422bd4:	cbnz	w10, 422bc4 <ferror@plt+0x1eb44>
  422bd8:	cbz	x0, 422be0 <ferror@plt+0x1eb60>
  422bdc:	bl	41249c <ferror@plt+0xe41c>
  422be0:	adrp	x9, 489000 <ferror@plt+0x84f80>
  422be4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422be8:	add	x9, x9, #0xed0
  422bec:	b	422bf4 <ferror@plt+0x1eb74>
  422bf0:	clrex
  422bf4:	dmb	ish
  422bf8:	ldr	x0, [x8, #3792]
  422bfc:	ldaxr	x10, [x9]
  422c00:	cmp	x10, x0
  422c04:	b.ne	422bf0 <ferror@plt+0x1eb70>  // b.any
  422c08:	stlxr	w10, xzr, [x9]
  422c0c:	cbnz	w10, 422bfc <ferror@plt+0x1eb7c>
  422c10:	cbz	x0, 422c18 <ferror@plt+0x1eb98>
  422c14:	bl	41249c <ferror@plt+0xe41c>
  422c18:	adrp	x9, 489000 <ferror@plt+0x84f80>
  422c1c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422c20:	add	x9, x9, #0xed8
  422c24:	b	422c2c <ferror@plt+0x1ebac>
  422c28:	clrex
  422c2c:	dmb	ish
  422c30:	ldr	x0, [x8, #3800]
  422c34:	ldaxr	x10, [x9]
  422c38:	cmp	x10, x0
  422c3c:	b.ne	422c28 <ferror@plt+0x1eba8>  // b.any
  422c40:	stlxr	w10, xzr, [x9]
  422c44:	cbnz	w10, 422c34 <ferror@plt+0x1ebb4>
  422c48:	cbz	x0, 422c50 <ferror@plt+0x1ebd0>
  422c4c:	bl	41249c <ferror@plt+0xe41c>
  422c50:	ldp	x29, x30, [sp], #16
  422c54:	ret
  422c58:	stp	x29, x30, [sp, #-48]!
  422c5c:	stp	x20, x19, [sp, #32]
  422c60:	mov	w19, w1
  422c64:	mov	w20, w0
  422c68:	str	x21, [sp, #16]
  422c6c:	mov	x29, sp
  422c70:	mov	w0, w20
  422c74:	mov	w1, w19
  422c78:	bl	403f00 <dup2@plt>
  422c7c:	mov	w21, w0
  422c80:	tbz	w0, #31, 422c94 <ferror@plt+0x1ec14>
  422c84:	bl	403f80 <__errno_location@plt>
  422c88:	ldr	w8, [x0]
  422c8c:	cmp	w8, #0x4
  422c90:	b.eq	422c70 <ferror@plt+0x1ebf0>  // b.none
  422c94:	mov	w0, w21
  422c98:	ldp	x20, x19, [sp, #32]
  422c9c:	ldr	x21, [sp, #16]
  422ca0:	ldp	x29, x30, [sp], #48
  422ca4:	ret
  422ca8:	sub	sp, sp, #0xb0
  422cac:	mov	w8, #0xffffffff            	// #-1
  422cb0:	stp	x29, x30, [sp, #80]
  422cb4:	str	x27, [sp, #96]
  422cb8:	stp	x26, x25, [sp, #112]
  422cbc:	stp	x24, x23, [sp, #128]
  422cc0:	stp	x22, x21, [sp, #144]
  422cc4:	stp	x20, x19, [sp, #160]
  422cc8:	add	x29, sp, #0x50
  422ccc:	mov	x21, x5
  422cd0:	mov	w23, w4
  422cd4:	mov	w22, w3
  422cd8:	mov	w24, w2
  422cdc:	mov	w25, w1
  422ce0:	mov	w19, w0
  422ce4:	str	w0, [sp, #8]
  422ce8:	str	w8, [sp, #24]
  422cec:	bl	40dee8 <ferror@plt+0x9e68>
  422cf0:	mov	w1, wzr
  422cf4:	mov	x20, x0
  422cf8:	bl	410af4 <ferror@plt+0xca74>
  422cfc:	str	x0, [sp, #16]
  422d00:	mov	w0, w19
  422d04:	bl	41170c <ferror@plt+0xd68c>
  422d08:	adrp	x1, 424000 <ferror@plt+0x1ff80>
  422d0c:	add	x1, x1, #0x1ac
  422d10:	add	x2, sp, #0x8
  422d14:	mov	x3, xzr
  422d18:	mov	x26, x0
  422d1c:	add	x27, sp, #0x8
  422d20:	bl	40ef64 <ferror@plt+0xaee4>
  422d24:	mov	x0, x26
  422d28:	mov	x1, x20
  422d2c:	bl	40e448 <ferror@plt+0xa3c8>
  422d30:	mov	x0, x26
  422d34:	bl	40f4cc <ferror@plt+0xb44c>
  422d38:	mov	x0, xzr
  422d3c:	str	w24, [sp, #40]
  422d40:	bl	41f020 <ferror@plt+0x1afa0>
  422d44:	str	x0, [sp, #48]
  422d48:	mov	w0, w25
  422d4c:	bl	42ca38 <ferror@plt+0x289b8>
  422d50:	mov	w1, #0x1                   	// #1
  422d54:	str	x0, [sp, #32]
  422d58:	bl	4335d4 <ferror@plt+0x2f554>
  422d5c:	ldr	x0, [sp, #32]
  422d60:	mov	x1, xzr
  422d64:	mov	x2, xzr
  422d68:	bl	4339a4 <ferror@plt+0x2f924>
  422d6c:	ldr	x0, [sp, #32]
  422d70:	mov	w1, wzr
  422d74:	bl	4338a8 <ferror@plt+0x2f828>
  422d78:	ldr	x0, [sp, #32]
  422d7c:	mov	w1, #0x19                  	// #25
  422d80:	bl	433204 <ferror@plt+0x2f184>
  422d84:	adrp	x25, 424000 <ferror@plt+0x1ff80>
  422d88:	add	x25, x25, #0x210
  422d8c:	add	x2, sp, #0x8
  422d90:	mov	x1, x25
  422d94:	mov	x3, xzr
  422d98:	mov	x24, x0
  422d9c:	bl	40ef64 <ferror@plt+0xaee4>
  422da0:	mov	x0, x24
  422da4:	mov	x1, x20
  422da8:	bl	40e448 <ferror@plt+0xa3c8>
  422dac:	mov	x0, x24
  422db0:	bl	40f4cc <ferror@plt+0xb44c>
  422db4:	mov	x0, xzr
  422db8:	str	w23, [sp, #64]
  422dbc:	bl	41f020 <ferror@plt+0x1afa0>
  422dc0:	str	x0, [sp, #72]
  422dc4:	mov	w0, w22
  422dc8:	bl	42ca38 <ferror@plt+0x289b8>
  422dcc:	mov	w1, #0x1                   	// #1
  422dd0:	str	x0, [sp, #56]
  422dd4:	bl	4335d4 <ferror@plt+0x2f554>
  422dd8:	ldr	x0, [sp, #56]
  422ddc:	mov	x1, xzr
  422de0:	mov	x2, xzr
  422de4:	bl	4339a4 <ferror@plt+0x2f924>
  422de8:	ldr	x0, [sp, #56]
  422dec:	mov	w1, wzr
  422df0:	bl	4338a8 <ferror@plt+0x2f828>
  422df4:	ldr	x0, [sp, #56]
  422df8:	mov	w1, #0x19                  	// #25
  422dfc:	bl	433204 <ferror@plt+0x2f184>
  422e00:	add	x2, sp, #0x8
  422e04:	mov	x1, x25
  422e08:	mov	x3, xzr
  422e0c:	mov	x22, x0
  422e10:	bl	40ef64 <ferror@plt+0xaee4>
  422e14:	mov	x0, x22
  422e18:	mov	x1, x20
  422e1c:	bl	40e448 <ferror@plt+0xa3c8>
  422e20:	mov	x0, x22
  422e24:	bl	40f4cc <ferror@plt+0xb44c>
  422e28:	cbz	x21, 422e74 <ferror@plt+0x1edf4>
  422e2c:	mov	w0, wzr
  422e30:	bl	411274 <ferror@plt+0xd1f4>
  422e34:	mov	x22, x0
  422e38:	bl	40fd30 <ferror@plt+0xbcb0>
  422e3c:	add	x1, x0, x21
  422e40:	mov	x0, x22
  422e44:	bl	40f150 <ferror@plt+0xb0d0>
  422e48:	adrp	x1, 424000 <ferror@plt+0x1ff80>
  422e4c:	add	x1, x1, #0x394
  422e50:	add	x2, sp, #0x8
  422e54:	mov	x0, x22
  422e58:	mov	x3, xzr
  422e5c:	bl	40ef64 <ferror@plt+0xaee4>
  422e60:	mov	x0, x22
  422e64:	mov	x1, x20
  422e68:	bl	40e448 <ferror@plt+0xa3c8>
  422e6c:	mov	x0, x22
  422e70:	bl	40f4cc <ferror@plt+0xb44c>
  422e74:	ldr	x0, [sp, #16]
  422e78:	add	x22, x27, #0x18
  422e7c:	add	x21, x27, #0x30
  422e80:	bl	410c48 <ferror@plt+0xcbc8>
  422e84:	ldr	x0, [sp, #16]
  422e88:	bl	410bb0 <ferror@plt+0xcb30>
  422e8c:	mov	x0, x20
  422e90:	bl	40db30 <ferror@plt+0x9ab0>
  422e94:	ldr	w9, [sp, #24]
  422e98:	ldr	x0, [sp, #48]
  422e9c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422ea0:	str	w19, [x8, #3760]
  422ea4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422ea8:	mov	w1, wzr
  422eac:	str	w9, [x8, #3788]
  422eb0:	bl	41f170 <ferror@plt+0x1b0f0>
  422eb4:	ldr	x8, [sp, #72]
  422eb8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  422ebc:	str	x0, [x9, #3792]
  422ec0:	mov	w1, wzr
  422ec4:	mov	x0, x8
  422ec8:	bl	41f170 <ferror@plt+0x1b0f0>
  422ecc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422ed0:	str	x0, [x8, #3800]
  422ed4:	b	422edc <ferror@plt+0x1ee5c>
  422ed8:	clrex
  422edc:	dmb	ish
  422ee0:	ldr	x0, [sp, #32]
  422ee4:	ldaxr	x8, [x22]
  422ee8:	cmp	x8, x0
  422eec:	b.ne	422ed8 <ferror@plt+0x1ee58>  // b.any
  422ef0:	stlxr	w8, xzr, [x22]
  422ef4:	cbnz	w8, 422ee4 <ferror@plt+0x1ee64>
  422ef8:	cbz	x0, 422f08 <ferror@plt+0x1ee88>
  422efc:	bl	4328f0 <ferror@plt+0x2e870>
  422f00:	b	422f08 <ferror@plt+0x1ee88>
  422f04:	clrex
  422f08:	dmb	ish
  422f0c:	ldr	x0, [sp, #56]
  422f10:	ldaxr	x8, [x21]
  422f14:	cmp	x8, x0
  422f18:	b.ne	422f04 <ferror@plt+0x1ee84>  // b.any
  422f1c:	stlxr	w8, xzr, [x21]
  422f20:	cbnz	w8, 422f10 <ferror@plt+0x1ee90>
  422f24:	cbz	x0, 422f2c <ferror@plt+0x1eeac>
  422f28:	bl	4328f0 <ferror@plt+0x2e870>
  422f2c:	ldp	x20, x19, [sp, #160]
  422f30:	ldp	x22, x21, [sp, #144]
  422f34:	ldp	x24, x23, [sp, #128]
  422f38:	ldp	x26, x25, [sp, #112]
  422f3c:	ldr	x27, [sp, #96]
  422f40:	ldp	x29, x30, [sp, #80]
  422f44:	add	sp, sp, #0xb0
  422f48:	ret
  422f4c:	sub	sp, sp, #0xe0
  422f50:	stp	x29, x30, [sp, #176]
  422f54:	add	x29, sp, #0xb0
  422f58:	tst	w2, #0x380
  422f5c:	stp	x22, x21, [sp, #192]
  422f60:	stp	x20, x19, [sp, #208]
  422f64:	stur	xzr, [x29, #-8]
  422f68:	b.ne	4230dc <ferror@plt+0x1f05c>  // b.any
  422f6c:	mov	w20, w2
  422f70:	mov	x19, x1
  422f74:	mov	x22, x0
  422f78:	bl	421940 <ferror@plt+0x1d8c0>
  422f7c:	mov	x1, x22
  422f80:	bl	423128 <ferror@plt+0x1f0a8>
  422f84:	cbz	w0, 423104 <ferror@plt+0x1f084>
  422f88:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422f8c:	ldr	w8, [x8, #1980]
  422f90:	cbz	w8, 422fa4 <ferror@plt+0x1ef24>
  422f94:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  422f98:	add	x0, x0, #0x636
  422f9c:	mov	x1, x22
  422fa0:	bl	414300 <ferror@plt+0x10280>
  422fa4:	bl	422b90 <ferror@plt+0x1eb10>
  422fa8:	mov	x0, x22
  422fac:	bl	41cea8 <ferror@plt+0x18e28>
  422fb0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422fb4:	str	x0, [x8, #3768]
  422fb8:	bl	42f3d8 <ferror@plt+0x2b358>
  422fbc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  422fc0:	ldr	x1, [x8, #3648]
  422fc4:	mov	x21, x0
  422fc8:	bl	42fb58 <ferror@plt+0x2bad8>
  422fcc:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422fd0:	add	x1, x1, #0x64d
  422fd4:	mov	x0, x21
  422fd8:	bl	42fb58 <ferror@plt+0x2bad8>
  422fdc:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422fe0:	add	x1, x1, #0x650
  422fe4:	mov	x0, x21
  422fe8:	bl	42fb58 <ferror@plt+0x2bad8>
  422fec:	mov	x0, x21
  422ff0:	mov	x1, x22
  422ff4:	bl	42fb58 <ferror@plt+0x2bad8>
  422ff8:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  422ffc:	add	x1, x1, #0x653
  423000:	mov	x0, x21
  423004:	bl	42fb58 <ferror@plt+0x2bad8>
  423008:	adrp	x22, 489000 <ferror@plt+0x84f80>
  42300c:	ldr	w8, [x22, #1996]
  423010:	cmn	w8, #0x1
  423014:	b.eq	42304c <ferror@plt+0x1efcc>  // b.none
  423018:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42301c:	add	x1, x1, #0x665
  423020:	mov	x0, x21
  423024:	bl	42fb58 <ferror@plt+0x2bad8>
  423028:	ldr	w3, [x22, #1996]
  42302c:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  423030:	add	x2, x2, #0xff8
  423034:	add	x0, sp, #0x20
  423038:	mov	w1, #0x80                  	// #128
  42303c:	bl	42b32c <ferror@plt+0x272ac>
  423040:	add	x1, sp, #0x20
  423044:	mov	x0, x21
  423048:	bl	42fb58 <ferror@plt+0x2bad8>
  42304c:	mov	x0, x21
  423050:	mov	x1, xzr
  423054:	bl	42fb58 <ferror@plt+0x2bad8>
  423058:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42305c:	ldr	x0, [x8, #3776]
  423060:	ldr	x1, [x21]
  423064:	tst	w20, #0x200
  423068:	mov	w8, #0x22                  	// #34
  42306c:	mov	w9, #0x2                   	// #2
  423070:	csel	w3, w9, w8, eq  // eq = none
  423074:	sub	x8, x29, #0x8
  423078:	sub	x9, x29, #0xc
  42307c:	add	x10, sp, #0x20
  423080:	sub	x6, x29, #0x10
  423084:	mov	x2, xzr
  423088:	mov	x4, xzr
  42308c:	mov	x5, xzr
  423090:	mov	x7, xzr
  423094:	stp	x9, x8, [sp, #8]
  423098:	str	x10, [sp]
  42309c:	bl	42d064 <ferror@plt+0x28fe4>
  4230a0:	cbz	w0, 423114 <ferror@plt+0x1f094>
  4230a4:	mov	w1, #0x1                   	// #1
  4230a8:	mov	x0, x21
  4230ac:	bl	42f678 <ferror@plt+0x2b5f8>
  4230b0:	ldp	w0, w3, [x29, #-16]
  4230b4:	ldr	w1, [sp, #32]
  4230b8:	ubfx	w2, w20, #1, #1
  4230bc:	ubfx	w4, w20, #2, #1
  4230c0:	mov	x5, x19
  4230c4:	bl	422ca8 <ferror@plt+0x1ec28>
  4230c8:	ldp	x20, x19, [sp, #208]
  4230cc:	ldp	x22, x21, [sp, #192]
  4230d0:	ldp	x29, x30, [sp, #176]
  4230d4:	add	sp, sp, #0xe0
  4230d8:	ret
  4230dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4230e0:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4230e4:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  4230e8:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  4230ec:	add	x0, x0, #0xb6
  4230f0:	add	x1, x1, #0x578
  4230f4:	add	x3, x3, #0x585
  4230f8:	add	x4, x4, #0x59c
  4230fc:	mov	w2, #0xad6                 	// #2774
  423100:	bl	422680 <ferror@plt+0x1e600>
  423104:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423108:	add	x0, x0, #0x606
  42310c:	mov	x1, x22
  423110:	bl	421eb8 <ferror@plt+0x1de38>
  423114:	ldur	x8, [x29, #-8]
  423118:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42311c:	add	x0, x0, #0x672
  423120:	ldr	x1, [x8, #8]
  423124:	bl	421eb8 <ferror@plt+0x1de38>
  423128:	stp	x29, x30, [sp, #-64]!
  42312c:	stp	x20, x19, [sp, #48]
  423130:	add	x19, x1, #0x1
  423134:	stp	x22, x21, [sp, #32]
  423138:	mov	x21, x0
  42313c:	mov	w1, #0x2f                  	// #47
  423140:	mov	x0, x19
  423144:	str	x23, [sp, #16]
  423148:	mov	x29, sp
  42314c:	bl	403d30 <strchr@plt>
  423150:	cbz	x0, 4231a0 <ferror@plt+0x1f120>
  423154:	ldr	x23, [x21, #8]
  423158:	cbz	x23, 4231c4 <ferror@plt+0x1f144>
  42315c:	mov	x20, x0
  423160:	sub	x21, x0, x19
  423164:	b	423170 <ferror@plt+0x1f0f0>
  423168:	ldr	x23, [x23, #8]
  42316c:	cbz	x23, 4231c4 <ferror@plt+0x1f144>
  423170:	ldr	x22, [x23]
  423174:	mov	x1, x19
  423178:	mov	x2, x21
  42317c:	ldr	x0, [x22]
  423180:	bl	403900 <strncmp@plt>
  423184:	cbnz	w0, 423168 <ferror@plt+0x1f0e8>
  423188:	mov	x0, x22
  42318c:	mov	x1, x20
  423190:	bl	423128 <ferror@plt+0x1f0a8>
  423194:	cbz	w0, 423168 <ferror@plt+0x1f0e8>
  423198:	mov	w0, #0x1                   	// #1
  42319c:	b	4231c8 <ferror@plt+0x1f148>
  4231a0:	ldr	x20, [x21, #16]
  4231a4:	cbz	x20, 4231c4 <ferror@plt+0x1f144>
  4231a8:	ldr	x8, [x20]
  4231ac:	mov	x1, x19
  4231b0:	ldr	x0, [x8]
  4231b4:	bl	403bc0 <strcmp@plt>
  4231b8:	cbz	w0, 423198 <ferror@plt+0x1f118>
  4231bc:	ldr	x20, [x20, #8]
  4231c0:	cbnz	x20, 4231a8 <ferror@plt+0x1f128>
  4231c4:	mov	w0, wzr
  4231c8:	ldp	x20, x19, [sp, #48]
  4231cc:	ldp	x22, x21, [sp, #32]
  4231d0:	ldr	x23, [sp, #16]
  4231d4:	ldp	x29, x30, [sp], #64
  4231d8:	ret
  4231dc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4231e0:	ldrb	w0, [x8, #3784]
  4231e4:	ret
  4231e8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4231ec:	ldr	w8, [x8, #3788]
  4231f0:	cmp	w8, #0x0
  4231f4:	cset	w0, eq  // eq = none
  4231f8:	ret
  4231fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423200:	ldr	w8, [x8, #3788]
  423204:	cmp	w8, #0x400
  423208:	cset	w0, ne  // ne = any
  42320c:	ret
  423210:	stp	x29, x30, [sp, #-96]!
  423214:	adrp	x9, 489000 <ferror@plt+0x84f80>
  423218:	stp	x22, x21, [sp, #64]
  42321c:	mov	x21, x1
  423220:	ldr	x1, [x9, #3768]
  423224:	adrp	x9, 489000 <ferror@plt+0x84f80>
  423228:	stp	x20, x19, [sp, #80]
  42322c:	mov	w20, w2
  423230:	ldr	w2, [x9, #3760]
  423234:	adrp	x8, 43f000 <ferror@plt+0x3af80>
  423238:	adrp	x9, 43f000 <ferror@plt+0x3af80>
  42323c:	add	x8, x8, #0x6a7
  423240:	add	x9, x9, #0x697
  423244:	tst	x4, #0x1
  423248:	stp	x26, x25, [sp, #32]
  42324c:	stp	x24, x23, [sp, #48]
  423250:	mov	x25, x5
  423254:	mov	x26, x4
  423258:	mov	x19, x3
  42325c:	mov	x22, x0
  423260:	csel	x23, x9, x8, eq  // eq = none
  423264:	stp	x28, x27, [sp, #16]
  423268:	mov	x29, sp
  42326c:	cbz	x1, 423280 <ferror@plt+0x1f200>
  423270:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423274:	add	x0, x0, #0x6be
  423278:	bl	41d06c <ferror@plt+0x18fec>
  42327c:	b	423294 <ferror@plt+0x1f214>
  423280:	cbz	w2, 423380 <ferror@plt+0x1f300>
  423284:	adrp	x0, 43b000 <ferror@plt+0x36f80>
  423288:	add	x0, x0, #0xff8
  42328c:	mov	w1, w2
  423290:	bl	41d06c <ferror@plt+0x18fec>
  423294:	mov	x24, x0
  423298:	cmp	x26, #0x1
  42329c:	b.eq	4232b4 <ferror@plt+0x1f234>  // b.none
  4232a0:	cbnz	x26, 4232bc <ferror@plt+0x1f23c>
  4232a4:	bl	4231e8 <ferror@plt+0x1f168>
  4232a8:	cbz	w0, 42338c <ferror@plt+0x1f30c>
  4232ac:	cmp	x26, #0x1
  4232b0:	b.ne	4232bc <ferror@plt+0x1f23c>  // b.any
  4232b4:	bl	4231e8 <ferror@plt+0x1f168>
  4232b8:	cbnz	w0, 423374 <ferror@plt+0x1f2f4>
  4232bc:	mvn	w8, w26
  4232c0:	lsl	x9, x26, #62
  4232c4:	and	x27, x25, x9, asr #63
  4232c8:	and	w28, w8, #0x1
  4232cc:	cbz	x27, 4232f0 <ferror@plt+0x1f270>
  4232d0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4232d4:	ldr	x1, [x8, #3792]
  4232d8:	mov	x0, x27
  4232dc:	bl	417de8 <ferror@plt+0x13d68>
  4232e0:	cmp	w0, #0x0
  4232e4:	cset	w8, eq  // eq = none
  4232e8:	cmp	w28, w8
  4232ec:	b.eq	423340 <ferror@plt+0x1f2c0>  // b.none
  4232f0:	lsl	x8, x26, #61
  4232f4:	and	x25, x25, x8, asr #63
  4232f8:	cbz	x25, 42331c <ferror@plt+0x1f29c>
  4232fc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423300:	ldr	x1, [x8, #3800]
  423304:	mov	x0, x25
  423308:	bl	417de8 <ferror@plt+0x13d68>
  42330c:	cmp	w0, #0x0
  423310:	cset	w8, eq  // eq = none
  423314:	cmp	w28, w8
  423318:	b.eq	423358 <ferror@plt+0x1f2d8>  // b.none
  42331c:	mov	x0, x24
  423320:	bl	41249c <ferror@plt+0xe41c>
  423324:	ldp	x20, x19, [sp, #80]
  423328:	ldp	x22, x21, [sp, #64]
  42332c:	ldp	x24, x23, [sp, #48]
  423330:	ldp	x26, x25, [sp, #32]
  423334:	ldp	x28, x27, [sp, #16]
  423338:	ldp	x29, x30, [sp], #96
  42333c:	ret
  423340:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423344:	add	x0, x0, #0x745
  423348:	mov	x1, x24
  42334c:	mov	x2, x23
  423350:	mov	x3, x27
  423354:	b	42336c <ferror@plt+0x1f2ec>
  423358:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42335c:	add	x0, x0, #0x769
  423360:	mov	x1, x24
  423364:	mov	x2, x23
  423368:	mov	x3, x25
  42336c:	bl	41d06c <ferror@plt+0x18fec>
  423370:	b	42339c <ferror@plt+0x1f31c>
  423374:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423378:	add	x0, x0, #0x719
  42337c:	b	423394 <ferror@plt+0x1f314>
  423380:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423384:	add	x0, x0, #0x6c6
  423388:	bl	421eb8 <ferror@plt+0x1de38>
  42338c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423390:	add	x0, x0, #0x6f2
  423394:	mov	x1, x24
  423398:	bl	41d06c <ferror@plt+0x18fec>
  42339c:	mov	x4, x0
  4233a0:	mov	x0, x22
  4233a4:	mov	x1, x21
  4233a8:	mov	w2, w20
  4233ac:	mov	x3, x19
  4233b0:	bl	422570 <ferror@plt+0x1e4f0>
  4233b4:	stp	x29, x30, [sp, #-32]!
  4233b8:	mov	w0, #0x10                  	// #16
  4233bc:	str	x19, [sp, #16]
  4233c0:	mov	x29, sp
  4233c4:	bl	4123ec <ferror@plt+0xe36c>
  4233c8:	mov	x19, x0
  4233cc:	mov	w0, #0x400                 	// #1024
  4233d0:	bl	41ef88 <ferror@plt+0x1af08>
  4233d4:	str	x0, [x19]
  4233d8:	mov	x0, x19
  4233dc:	ldr	x19, [sp, #16]
  4233e0:	ldp	x29, x30, [sp], #32
  4233e4:	ret
  4233e8:	stp	x29, x30, [sp, #-32]!
  4233ec:	str	x19, [sp, #16]
  4233f0:	mov	x29, sp
  4233f4:	cbz	x0, 423438 <ferror@plt+0x1f3b8>
  4233f8:	mov	x19, x0
  4233fc:	ldr	x8, [x19, #8]
  423400:	cbz	x8, 423418 <ferror@plt+0x1f398>
  423404:	mov	x0, x19
  423408:	bl	4234b0 <ferror@plt+0x1f430>
  42340c:	bl	423458 <ferror@plt+0x1f3d8>
  423410:	ldr	x8, [x19, #8]
  423414:	cbnz	x8, 423404 <ferror@plt+0x1f384>
  423418:	ldr	x0, [x19]
  42341c:	mov	w1, #0x1                   	// #1
  423420:	bl	41f170 <ferror@plt+0x1b0f0>
  423424:	mov	x0, x19
  423428:	bl	41249c <ferror@plt+0xe41c>
  42342c:	ldr	x19, [sp, #16]
  423430:	ldp	x29, x30, [sp], #32
  423434:	ret
  423438:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42343c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423440:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  423444:	add	x0, x0, #0xb6
  423448:	add	x1, x1, #0x78d
  42344c:	add	x2, x2, #0x7bb
  423450:	bl	413114 <ferror@plt+0xf094>
  423454:	b	42342c <ferror@plt+0x1f3ac>
  423458:	stp	x29, x30, [sp, #-32]!
  42345c:	str	x19, [sp, #16]
  423460:	mov	x29, sp
  423464:	cbz	x0, 423490 <ferror@plt+0x1f410>
  423468:	mov	x19, x0
  42346c:	ldr	x0, [x0, #8]
  423470:	bl	41e6cc <ferror@plt+0x1a64c>
  423474:	ldr	x0, [x19, #24]
  423478:	bl	41249c <ferror@plt+0xe41c>
  42347c:	mov	x0, x19
  423480:	bl	41249c <ferror@plt+0xe41c>
  423484:	ldr	x19, [sp, #16]
  423488:	ldp	x29, x30, [sp], #32
  42348c:	ret
  423490:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423494:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423498:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42349c:	add	x0, x0, #0xb6
  4234a0:	add	x1, x1, #0x853
  4234a4:	add	x2, x2, #0x87b
  4234a8:	bl	413114 <ferror@plt+0xf094>
  4234ac:	b	423484 <ferror@plt+0x1f404>
  4234b0:	stp	x29, x30, [sp, #-32]!
  4234b4:	stp	x20, x19, [sp, #16]
  4234b8:	mov	x29, sp
  4234bc:	cbz	x0, 4234e8 <ferror@plt+0x1f468>
  4234c0:	mov	x19, x0
  4234c4:	ldr	x0, [x0, #8]
  4234c8:	cbz	x0, 423504 <ferror@plt+0x1f484>
  4234cc:	bl	41c3d8 <ferror@plt+0x18358>
  4234d0:	mov	x1, x0
  4234d4:	ldr	x20, [x0]
  4234d8:	ldr	x0, [x19, #8]
  4234dc:	bl	41c72c <ferror@plt+0x186ac>
  4234e0:	str	x0, [x19, #8]
  4234e4:	b	423508 <ferror@plt+0x1f488>
  4234e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4234ec:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4234f0:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4234f4:	add	x0, x0, #0xb6
  4234f8:	add	x1, x1, #0x81e
  4234fc:	add	x2, x2, #0x7bb
  423500:	bl	413114 <ferror@plt+0xf094>
  423504:	mov	x20, xzr
  423508:	mov	x0, x20
  42350c:	ldp	x20, x19, [sp, #16]
  423510:	ldp	x29, x30, [sp], #32
  423514:	ret
  423518:	stp	x29, x30, [sp, #-32]!
  42351c:	str	x19, [sp, #16]
  423520:	mov	x29, sp
  423524:	cbz	x0, 423560 <ferror@plt+0x1f4e0>
  423528:	cbz	w1, 423554 <ferror@plt+0x1f4d4>
  42352c:	cbz	x2, 423580 <ferror@plt+0x1f500>
  423530:	mov	x19, x0
  423534:	ldr	x0, [x0]
  423538:	mov	w8, w1
  42353c:	mov	x1, x2
  423540:	mov	x2, x8
  423544:	bl	41f08c <ferror@plt+0x1b00c>
  423548:	mov	x0, x19
  42354c:	bl	4235a0 <ferror@plt+0x1f520>
  423550:	cbnz	w0, 423548 <ferror@plt+0x1f4c8>
  423554:	ldr	x19, [sp, #16]
  423558:	ldp	x29, x30, [sp], #32
  42355c:	ret
  423560:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423564:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423568:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42356c:	add	x0, x0, #0xb6
  423570:	add	x1, x1, #0x7cb
  423574:	add	x2, x2, #0x7bb
  423578:	bl	413114 <ferror@plt+0xf094>
  42357c:	b	423554 <ferror@plt+0x1f4d4>
  423580:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423584:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423588:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42358c:	add	x0, x0, #0xb6
  423590:	add	x1, x1, #0x7cb
  423594:	add	x2, x2, #0x810
  423598:	bl	413114 <ferror@plt+0xf094>
  42359c:	b	423554 <ferror@plt+0x1f4d4>
  4235a0:	sub	sp, sp, #0x60
  4235a4:	stp	x29, x30, [sp, #32]
  4235a8:	stp	x22, x21, [sp, #64]
  4235ac:	stp	x20, x19, [sp, #80]
  4235b0:	ldr	x8, [x0]
  4235b4:	str	x23, [sp, #48]
  4235b8:	add	x29, sp, #0x20
  4235bc:	ldp	x9, x8, [x8]
  4235c0:	cmp	x8, #0x14
  4235c4:	str	x9, [x29, #24]
  4235c8:	b.cc	4235ec <ferror@plt+0x1f56c>  // b.lo, b.ul, b.last
  4235cc:	mov	x19, x0
  4235d0:	add	x0, x29, #0x18
  4235d4:	bl	4243f0 <ferror@plt+0x20370>
  4235d8:	ldr	x8, [x19]
  4235dc:	mov	w20, w0
  4235e0:	ldr	x8, [x8, #8]
  4235e4:	cmp	x8, x20
  4235e8:	b.cs	4235f4 <ferror@plt+0x1f574>  // b.hs, b.nlast
  4235ec:	mov	w0, wzr
  4235f0:	b	423708 <ferror@plt+0x1f688>
  4235f4:	add	x0, x29, #0x18
  4235f8:	bl	4243f0 <ferror@plt+0x20370>
  4235fc:	str	w0, [sp]
  423600:	add	x0, x29, #0x18
  423604:	bl	4243f0 <ferror@plt+0x20370>
  423608:	str	w0, [sp, #4]
  42360c:	add	x0, x29, #0x18
  423610:	bl	4243f0 <ferror@plt+0x20370>
  423614:	str	w0, [sp, #16]
  423618:	add	x0, x29, #0x18
  42361c:	bl	4243f0 <ferror@plt+0x20370>
  423620:	cbnz	w0, 423720 <ferror@plt+0x1f6a0>
  423624:	ldr	w8, [sp, #4]
  423628:	mov	w1, #0x8                   	// #8
  42362c:	add	w0, w8, #0x1
  423630:	bl	4125f0 <ferror@plt+0xe570>
  423634:	ldr	w8, [sp, #16]
  423638:	str	x0, [sp, #8]
  42363c:	mov	w1, #0x10                  	// #16
  423640:	mov	x0, x8
  423644:	bl	4125f0 <ferror@plt+0xe570>
  423648:	ldr	w8, [sp, #4]
  42364c:	str	x0, [sp, #24]
  423650:	cbz	w8, 423694 <ferror@plt+0x1f614>
  423654:	mov	x23, xzr
  423658:	add	x0, x29, #0x18
  42365c:	bl	4243f0 <ferror@plt+0x20370>
  423660:	ldr	x21, [x29, #24]
  423664:	mov	w22, w0
  423668:	mov	x1, x22
  42366c:	mov	x0, x21
  423670:	bl	41cf4c <ferror@plt+0x18ecc>
  423674:	ldr	x8, [sp, #8]
  423678:	add	x9, x21, x22
  42367c:	str	x0, [x8, x23, lsl #3]
  423680:	ldr	w8, [sp, #4]
  423684:	add	x23, x23, #0x1
  423688:	str	x9, [x29, #24]
  42368c:	cmp	x23, x8
  423690:	b.cc	423658 <ferror@plt+0x1f5d8>  // b.lo, b.ul, b.last
  423694:	ldr	w8, [sp, #16]
  423698:	cbz	w8, 4236c0 <ferror@plt+0x1f640>
  42369c:	mov	x21, xzr
  4236a0:	add	x0, x29, #0x18
  4236a4:	bl	424408 <ferror@plt+0x20388>
  4236a8:	ldr	x8, [sp, #24]
  4236ac:	str	q0, [x8, x21, lsl #4]
  4236b0:	ldr	w8, [sp, #16]
  4236b4:	add	x21, x21, #0x1
  4236b8:	cmp	x21, x8
  4236bc:	b.cc	4236a0 <ferror@plt+0x1f620>  // b.lo, b.ul, b.last
  4236c0:	ldr	x0, [x19]
  4236c4:	ldr	x9, [x29, #24]
  4236c8:	ldr	x8, [x0]
  4236cc:	add	x8, x8, x20
  4236d0:	cmp	x9, x8
  4236d4:	b.hi	423720 <ferror@plt+0x1f6a0>  // b.pmore
  4236d8:	mov	x1, xzr
  4236dc:	mov	x2, x20
  4236e0:	bl	41fee4 <ferror@plt+0x1be64>
  4236e4:	ldr	x20, [x19, #8]
  4236e8:	mov	x0, sp
  4236ec:	mov	w1, #0x20                  	// #32
  4236f0:	bl	41cefc <ferror@plt+0x18e7c>
  4236f4:	mov	x1, x0
  4236f8:	mov	x0, x20
  4236fc:	bl	41c3f8 <ferror@plt+0x18378>
  423700:	str	x0, [x19, #8]
  423704:	mov	w0, #0x1                   	// #1
  423708:	ldp	x20, x19, [sp, #80]
  42370c:	ldp	x22, x21, [sp, #64]
  423710:	ldr	x23, [sp, #48]
  423714:	ldp	x29, x30, [sp, #32]
  423718:	add	sp, sp, #0x60
  42371c:	ret
  423720:	ldr	x0, [sp, #24]
  423724:	bl	41249c <ferror@plt+0xe41c>
  423728:	ldr	x0, [sp, #8]
  42372c:	bl	41e6cc <ferror@plt+0x1a64c>
  423730:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423734:	add	x0, x0, #0xef0
  423738:	bl	421eb8 <ferror@plt+0x1de38>
  42373c:	sub	sp, sp, #0x100
  423740:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423744:	ldr	w8, [x8, #1968]
  423748:	stp	x29, x30, [sp, #240]
  42374c:	add	x29, sp, #0xf0
  423750:	stp	x2, x3, [x29, #-112]
  423754:	stp	x4, x5, [x29, #-96]
  423758:	stp	x6, x7, [x29, #-80]
  42375c:	stp	q1, q2, [sp, #16]
  423760:	str	q3, [sp, #48]
  423764:	str	q0, [sp]
  423768:	stp	q4, q5, [sp, #64]
  42376c:	stp	q6, q7, [sp, #96]
  423770:	cbz	w8, 4237b4 <ferror@plt+0x1f734>
  423774:	mov	x8, #0xffffffffffffffd0    	// #-48
  423778:	mov	x10, sp
  42377c:	sub	x11, x29, #0x70
  423780:	movk	x8, #0xff80, lsl #32
  423784:	add	x9, x29, #0x10
  423788:	add	x10, x10, #0x80
  42378c:	add	x11, x11, #0x30
  423790:	stp	x10, x8, [x29, #-16]
  423794:	stp	x9, x11, [x29, #-32]
  423798:	ldp	q0, q1, [x29, #-32]
  42379c:	sub	x2, x29, #0x40
  4237a0:	stp	q0, q1, [x29, #-64]
  4237a4:	bl	4237dc <ferror@plt+0x1f75c>
  4237a8:	ldp	x29, x30, [sp, #240]
  4237ac:	add	sp, sp, #0x100
  4237b0:	ret
  4237b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4237b8:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4237bc:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  4237c0:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  4237c4:	add	x0, x0, #0xb6
  4237c8:	add	x1, x1, #0x578
  4237cc:	add	x3, x3, #0x888
  4237d0:	add	x4, x4, #0x89e
  4237d4:	mov	w2, #0xc90                 	// #3216
  4237d8:	bl	422680 <ferror@plt+0x1e600>
  4237dc:	sub	sp, sp, #0x90
  4237e0:	cmp	w0, #0x1
  4237e4:	stp	x29, x30, [sp, #128]
  4237e8:	add	x29, sp, #0x80
  4237ec:	b.eq	423800 <ferror@plt+0x1f780>  // b.none
  4237f0:	cbnz	w0, 4238c4 <ferror@plt+0x1f844>
  4237f4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4237f8:	ldr	x8, [x8, #3664]
  4237fc:	b	423808 <ferror@plt+0x1f788>
  423800:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423804:	ldr	x8, [x8, #3672]
  423808:	stp	x8, x1, [sp]
  42380c:	mov	w8, #0x1                   	// #1
  423810:	mov	w0, #0x2                   	// #2
  423814:	mov	x9, sp
  423818:	ldrsw	x10, [x2, #24]
  42381c:	tbz	w10, #31, 423830 <ferror@plt+0x1f7b0>
  423820:	add	w11, w10, #0x8
  423824:	cmp	w11, #0x0
  423828:	str	w11, [x2, #24]
  42382c:	b.le	423860 <ferror@plt+0x1f7e0>
  423830:	ldr	x10, [x2]
  423834:	add	x11, x10, #0x8
  423838:	str	x11, [x2]
  42383c:	ldr	x10, [x10]
  423840:	str	x10, [x9, x0, lsl #3]
  423844:	cbz	x10, 42386c <ferror@plt+0x1f7ec>
  423848:	cmp	x0, #0xf
  42384c:	add	x0, x0, #0x1
  423850:	cset	w8, cc  // cc = lo, ul, last
  423854:	cmp	x0, #0x10
  423858:	b.ne	423818 <ferror@plt+0x1f798>  // b.any
  42385c:	b	423884 <ferror@plt+0x1f804>
  423860:	ldr	x11, [x2, #8]
  423864:	add	x10, x11, x10
  423868:	b	42383c <ferror@plt+0x1f7bc>
  42386c:	tbz	w8, #0, 423884 <ferror@plt+0x1f804>
  423870:	mov	x0, sp
  423874:	bl	40ac28 <ferror@plt+0x6ba8>
  423878:	ldp	x29, x30, [sp, #128]
  42387c:	add	sp, sp, #0x90
  423880:	ret
  423884:	bl	436a38 <ferror@plt+0x329b8>
  423888:	adrp	x8, 43e000 <ferror@plt+0x39f80>
  42388c:	ldr	q1, [x8, #3376]
  423890:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423894:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423898:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  42389c:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  4238a0:	adrp	x5, 437000 <ferror@plt+0x32f80>
  4238a4:	add	x0, x0, #0xb6
  4238a8:	add	x1, x1, #0x578
  4238ac:	add	x3, x3, #0xf15
  4238b0:	add	x4, x4, #0xf2e
  4238b4:	add	x5, x5, #0x54a
  4238b8:	mov	w2, #0xc4a                 	// #3146
  4238bc:	mov	w6, #0x69                  	// #105
  4238c0:	bl	4226e8 <ferror@plt+0x1e668>
  4238c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4238c8:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4238cc:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  4238d0:	add	x0, x0, #0xb6
  4238d4:	add	x1, x1, #0x578
  4238d8:	add	x3, x3, #0xf15
  4238dc:	mov	w2, #0xc3f                 	// #3135
  4238e0:	mov	x4, xzr
  4238e4:	bl	422680 <ferror@plt+0x1e600>
  4238e8:	stp	x29, x30, [sp, #-16]!
  4238ec:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4238f0:	ldr	w8, [x8, #1968]
  4238f4:	mov	x29, sp
  4238f8:	cbz	w8, 423928 <ferror@plt+0x1f8a8>
  4238fc:	cbz	w0, 423914 <ferror@plt+0x1f894>
  423900:	cmp	w0, #0x1
  423904:	b.ne	423950 <ferror@plt+0x1f8d0>  // b.any
  423908:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42390c:	add	x8, x8, #0xe58
  423910:	b	42391c <ferror@plt+0x1f89c>
  423914:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423918:	add	x8, x8, #0xe50
  42391c:	ldr	x0, [x8]
  423920:	ldp	x29, x30, [sp], #16
  423924:	ret
  423928:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42392c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423930:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  423934:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  423938:	add	x0, x0, #0xb6
  42393c:	add	x1, x1, #0x578
  423940:	add	x3, x3, #0x8b4
  423944:	add	x4, x4, #0x89e
  423948:	mov	w2, #0xcaa                 	// #3242
  42394c:	bl	422680 <ferror@plt+0x1e600>
  423950:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423954:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423958:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  42395c:	add	x0, x0, #0xb6
  423960:	add	x1, x1, #0x578
  423964:	add	x3, x3, #0x8b4
  423968:	mov	w2, #0xcb1                 	// #3249
  42396c:	mov	x4, xzr
  423970:	bl	422680 <ferror@plt+0x1e600>
  423974:	sub	sp, sp, #0x120
  423978:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42397c:	ldr	w8, [x8, #1968]
  423980:	stp	x29, x30, [sp, #240]
  423984:	add	x29, sp, #0xf0
  423988:	str	x28, [sp, #256]
  42398c:	stp	x20, x19, [sp, #272]
  423990:	stp	x2, x3, [x29, #-112]
  423994:	stp	x4, x5, [x29, #-96]
  423998:	stp	x6, x7, [x29, #-80]
  42399c:	stp	q1, q2, [sp, #16]
  4239a0:	str	q3, [sp, #48]
  4239a4:	str	q0, [sp]
  4239a8:	stp	q4, q5, [sp, #64]
  4239ac:	stp	q6, q7, [sp, #96]
  4239b0:	cbz	w8, 423a44 <ferror@plt+0x1f9c4>
  4239b4:	adrp	x20, 489000 <ferror@plt+0x84f80>
  4239b8:	ldr	x8, [x20, #3808]
  4239bc:	cbz	x8, 423a6c <ferror@plt+0x1f9ec>
  4239c0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4239c4:	mov	x10, sp
  4239c8:	sub	x11, x29, #0x70
  4239cc:	movk	x8, #0xff80, lsl #32
  4239d0:	add	x9, x29, #0x30
  4239d4:	add	x10, x10, #0x80
  4239d8:	add	x11, x11, #0x30
  4239dc:	stp	x10, x8, [x29, #-16]
  4239e0:	stp	x9, x11, [x29, #-32]
  4239e4:	ldp	q0, q1, [x29, #-32]
  4239e8:	sub	x2, x29, #0x40
  4239ec:	stp	q0, q1, [x29, #-64]
  4239f0:	bl	4237dc <ferror@plt+0x1f75c>
  4239f4:	mov	x19, x0
  4239f8:	mov	x0, xzr
  4239fc:	mov	x1, x19
  423a00:	bl	41c3f8 <ferror@plt+0x18378>
  423a04:	b	423a0c <ferror@plt+0x1f98c>
  423a08:	clrex
  423a0c:	ldr	x8, [x20, #3808]
  423a10:	ldr	x9, [x8]
  423a14:	str	x9, [x0, #8]
  423a18:	ldaxr	x10, [x8]
  423a1c:	cmp	x10, x9
  423a20:	b.ne	423a08 <ferror@plt+0x1f988>  // b.any
  423a24:	stlxr	w10, x0, [x8]
  423a28:	cbnz	w10, 423a18 <ferror@plt+0x1f998>
  423a2c:	mov	x0, x19
  423a30:	ldp	x20, x19, [sp, #272]
  423a34:	ldr	x28, [sp, #256]
  423a38:	ldp	x29, x30, [sp, #240]
  423a3c:	add	sp, sp, #0x120
  423a40:	ret
  423a44:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423a48:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423a4c:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  423a50:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  423a54:	add	x0, x0, #0xb6
  423a58:	add	x1, x1, #0x578
  423a5c:	add	x3, x3, #0x8c3
  423a60:	add	x4, x4, #0x89e
  423a64:	mov	w2, #0xcd4                 	// #3284
  423a68:	bl	422680 <ferror@plt+0x1e600>
  423a6c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423a70:	add	x0, x0, #0x8d7
  423a74:	bl	421eb8 <ferror@plt+0x1de38>
  423a78:	stp	x29, x30, [sp, #-64]!
  423a7c:	stp	x22, x21, [sp, #32]
  423a80:	mov	x21, x0
  423a84:	mov	w0, #0x400                 	// #1024
  423a88:	stp	x24, x23, [sp, #16]
  423a8c:	stp	x20, x19, [sp, #48]
  423a90:	mov	x29, sp
  423a94:	mov	x20, x1
  423a98:	bl	41ef88 <ferror@plt+0x1af08>
  423a9c:	mov	w1, wzr
  423aa0:	mov	x19, x0
  423aa4:	bl	423db4 <ferror@plt+0x1fd34>
  423aa8:	ldr	w1, [x21]
  423aac:	mov	x0, x19
  423ab0:	bl	423db4 <ferror@plt+0x1fd34>
  423ab4:	ldr	w1, [x21, #4]
  423ab8:	mov	x0, x19
  423abc:	bl	423db4 <ferror@plt+0x1fd34>
  423ac0:	ldr	w1, [x21, #16]
  423ac4:	mov	x0, x19
  423ac8:	bl	423db4 <ferror@plt+0x1fd34>
  423acc:	mov	x0, x19
  423ad0:	mov	w1, wzr
  423ad4:	bl	423db4 <ferror@plt+0x1fd34>
  423ad8:	ldr	w8, [x21, #4]
  423adc:	cbz	w8, 423b28 <ferror@plt+0x1faa8>
  423ae0:	mov	x23, xzr
  423ae4:	ldr	x8, [x21, #8]
  423ae8:	lsl	x24, x23, #3
  423aec:	ldr	x0, [x8, x24]
  423af0:	bl	403590 <strlen@plt>
  423af4:	mov	x22, x0
  423af8:	mov	x0, x19
  423afc:	mov	w1, w22
  423b00:	bl	423db4 <ferror@plt+0x1fd34>
  423b04:	ldr	x8, [x21, #8]
  423b08:	and	x2, x22, #0xffffffff
  423b0c:	mov	x0, x19
  423b10:	ldr	x1, [x8, x24]
  423b14:	bl	41f08c <ferror@plt+0x1b00c>
  423b18:	ldr	w8, [x21, #4]
  423b1c:	add	x23, x23, #0x1
  423b20:	cmp	x23, x8
  423b24:	b.cc	423ae4 <ferror@plt+0x1fa64>  // b.lo, b.ul, b.last
  423b28:	ldr	w8, [x21, #16]
  423b2c:	cbz	w8, 423b58 <ferror@plt+0x1fad8>
  423b30:	mov	x22, xzr
  423b34:	ldr	x8, [x21, #24]
  423b38:	ldr	q0, [x8, x22, lsl #4]
  423b3c:	bl	436f10 <ferror@plt+0x32e90>
  423b40:	mov	x0, x19
  423b44:	bl	423de0 <ferror@plt+0x1fd60>
  423b48:	ldr	w8, [x21, #16]
  423b4c:	add	x22, x22, #0x1
  423b50:	cmp	x22, x8
  423b54:	b.cc	423b34 <ferror@plt+0x1fab4>  // b.lo, b.ul, b.last
  423b58:	ldr	w1, [x19, #8]
  423b5c:	mov	x0, x19
  423b60:	str	w1, [x20]
  423b64:	bl	423e10 <ferror@plt+0x1fd90>
  423b68:	mov	x0, x19
  423b6c:	mov	w1, wzr
  423b70:	bl	41f170 <ferror@plt+0x1b0f0>
  423b74:	ldp	x20, x19, [sp, #48]
  423b78:	ldp	x22, x21, [sp, #32]
  423b7c:	ldp	x24, x23, [sp, #16]
  423b80:	ldp	x29, x30, [sp], #64
  423b84:	ret
  423b88:	sub	sp, sp, #0x60
  423b8c:	stp	x22, x21, [sp, #64]
  423b90:	adrp	x22, 489000 <ferror@plt+0x84f80>
  423b94:	ldr	w8, [x22, #1996]
  423b98:	stp	x20, x19, [sp, #80]
  423b9c:	mov	x19, x1
  423ba0:	mov	w21, w0
  423ba4:	stp	x29, x30, [sp, #16]
  423ba8:	stp	x26, x25, [sp, #32]
  423bac:	stp	x24, x23, [sp, #48]
  423bb0:	add	x29, sp, #0x10
  423bb4:	tbnz	w8, #31, 423be0 <ferror@plt+0x1fb60>
  423bb8:	mov	w20, w21
  423bbc:	ldr	w0, [x22, #1996]
  423bc0:	mov	x1, x19
  423bc4:	mov	x2, x20
  423bc8:	bl	403b10 <write@plt>
  423bcc:	tbz	w0, #31, 423be0 <ferror@plt+0x1fb60>
  423bd0:	bl	403f80 <__errno_location@plt>
  423bd4:	ldr	w8, [x0]
  423bd8:	cmp	w8, #0x4
  423bdc:	b.eq	423bbc <ferror@plt+0x1fb3c>  // b.none
  423be0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423be4:	ldrb	w8, [x8, #3820]
  423be8:	cmp	w8, #0x1
  423bec:	b.ne	423d40 <ferror@plt+0x1fcc0>  // b.any
  423bf0:	bl	4233b4 <ferror@plt+0x1f334>
  423bf4:	mov	w1, w21
  423bf8:	mov	x2, x19
  423bfc:	mov	x20, x0
  423c00:	bl	423518 <ferror@plt+0x1f498>
  423c04:	mov	x0, x20
  423c08:	bl	4234b0 <ferror@plt+0x1f430>
  423c0c:	mov	x19, x0
  423c10:	cbz	x0, 423d5c <ferror@plt+0x1fcdc>
  423c14:	ldr	x8, [x20]
  423c18:	ldr	x8, [x8, #8]
  423c1c:	cbnz	x8, 423d88 <ferror@plt+0x1fd08>
  423c20:	mov	x0, x20
  423c24:	bl	4233e8 <ferror@plt+0x1f368>
  423c28:	ldr	w0, [x19]
  423c2c:	bl	420428 <ferror@plt+0x1c3a8>
  423c30:	mov	x1, x0
  423c34:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423c38:	add	x0, x0, #0xe0f
  423c3c:	bl	414470 <ferror@plt+0x103f0>
  423c40:	ldr	w8, [x19, #4]
  423c44:	cbz	w8, 423c74 <ferror@plt+0x1fbf4>
  423c48:	adrp	x20, 43f000 <ferror@plt+0x3af80>
  423c4c:	mov	x21, xzr
  423c50:	add	x20, x20, #0xe19
  423c54:	ldr	x8, [x19, #8]
  423c58:	mov	x0, x20
  423c5c:	ldr	x1, [x8, x21, lsl #3]
  423c60:	bl	414470 <ferror@plt+0x103f0>
  423c64:	ldr	w8, [x19, #4]
  423c68:	add	x21, x21, #0x1
  423c6c:	cmp	x21, x8
  423c70:	b.cc	423c54 <ferror@plt+0x1fbd4>  // b.lo, b.ul, b.last
  423c74:	ldr	w8, [x19, #16]
  423c78:	cbz	w8, 423d2c <ferror@plt+0x1fcac>
  423c7c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423c80:	add	x0, x0, #0xe1f
  423c84:	bl	414470 <ferror@plt+0x103f0>
  423c88:	ldr	w8, [x19, #16]
  423c8c:	cbz	w8, 423d20 <ferror@plt+0x1fca0>
  423c90:	adrp	x25, 43f000 <ferror@plt+0x3af80>
  423c94:	adrp	x26, 478000 <ferror@plt+0x73f80>
  423c98:	adrp	x20, 43f000 <ferror@plt+0x3af80>
  423c9c:	adrp	x21, 43f000 <ferror@plt+0x3af80>
  423ca0:	mov	x24, xzr
  423ca4:	add	x25, x25, #0xe28
  423ca8:	add	x26, x26, #0x5bf
  423cac:	add	x20, x20, #0xe22
  423cb0:	add	x21, x21, #0xe2a
  423cb4:	b	423cdc <ferror@plt+0x1fc5c>
  423cb8:	ldr	q0, [sp]
  423cbc:	bl	436f10 <ferror@plt+0x32e90>
  423cc0:	mov	x0, x21
  423cc4:	mov	x1, x22
  423cc8:	bl	414470 <ferror@plt+0x103f0>
  423ccc:	ldr	w8, [x19, #16]
  423cd0:	add	x24, x24, #0x1
  423cd4:	cmp	x24, x8
  423cd8:	b.cs	423d20 <ferror@plt+0x1fca0>  // b.hs, b.nlast
  423cdc:	ldr	x8, [x19, #24]
  423ce0:	ldr	q0, [x8, x24, lsl #4]
  423ce4:	str	q0, [sp]
  423ce8:	bl	436aa0 <ferror@plt+0x32a20>
  423cec:	mov	x23, x0
  423cf0:	bl	436cf8 <ferror@plt+0x32c78>
  423cf4:	mov	v1.16b, v0.16b
  423cf8:	ldr	q0, [sp]
  423cfc:	cmp	x24, #0x0
  423d00:	csel	x22, x26, x25, eq  // eq = none
  423d04:	bl	4368b0 <ferror@plt+0x32830>
  423d08:	cbnz	w0, 423cb8 <ferror@plt+0x1fc38>
  423d0c:	mov	x0, x20
  423d10:	mov	x1, x22
  423d14:	mov	x2, x23
  423d18:	bl	414470 <ferror@plt+0x103f0>
  423d1c:	b	423ccc <ferror@plt+0x1fc4c>
  423d20:	adrp	x0, 43d000 <ferror@plt+0x38f80>
  423d24:	add	x0, x0, #0xa8d
  423d28:	bl	414470 <ferror@plt+0x103f0>
  423d2c:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423d30:	add	x0, x0, #0xe32
  423d34:	bl	414470 <ferror@plt+0x103f0>
  423d38:	mov	x0, x19
  423d3c:	bl	423458 <ferror@plt+0x1f3d8>
  423d40:	ldp	x20, x19, [sp, #80]
  423d44:	ldp	x22, x21, [sp, #64]
  423d48:	ldp	x24, x23, [sp, #48]
  423d4c:	ldp	x26, x25, [sp, #32]
  423d50:	ldp	x29, x30, [sp, #16]
  423d54:	add	sp, sp, #0x60
  423d58:	ret
  423d5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423d60:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423d64:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  423d68:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  423d6c:	add	x0, x0, #0xb6
  423d70:	add	x1, x1, #0x578
  423d74:	add	x3, x3, #0xde7
  423d78:	add	x4, x4, #0x87c
  423d7c:	mov	w2, #0x2a1                 	// #673
  423d80:	bl	413bc8 <ferror@plt+0xfb48>
  423d84:	b	423c14 <ferror@plt+0x1fb94>
  423d88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  423d8c:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423d90:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  423d94:	adrp	x4, 43f000 <ferror@plt+0x3af80>
  423d98:	add	x0, x0, #0xb6
  423d9c:	add	x1, x1, #0x578
  423da0:	add	x3, x3, #0xde7
  423da4:	add	x4, x4, #0xdf7
  423da8:	mov	w2, #0x2a2                 	// #674
  423dac:	bl	413bc8 <ferror@plt+0xfb48>
  423db0:	b	423c20 <ferror@plt+0x1fba0>
  423db4:	sub	sp, sp, #0x20
  423db8:	stp	x29, x30, [sp, #16]
  423dbc:	add	x29, sp, #0x10
  423dc0:	rev	w8, w1
  423dc4:	sub	x1, x29, #0x4
  423dc8:	mov	w2, #0x4                   	// #4
  423dcc:	stur	w8, [x29, #-4]
  423dd0:	bl	41f08c <ferror@plt+0x1b00c>
  423dd4:	ldp	x29, x30, [sp, #16]
  423dd8:	add	sp, sp, #0x20
  423ddc:	ret
  423de0:	sub	sp, sp, #0x20
  423de4:	fmov	x8, d0
  423de8:	rev	x8, x8
  423dec:	add	x1, sp, #0x8
  423df0:	mov	w2, #0x8                   	// #8
  423df4:	stp	x29, x30, [sp, #16]
  423df8:	add	x29, sp, #0x10
  423dfc:	str	x8, [sp, #8]
  423e00:	bl	41f08c <ferror@plt+0x1b00c>
  423e04:	ldp	x29, x30, [sp, #16]
  423e08:	add	sp, sp, #0x20
  423e0c:	ret
  423e10:	sub	sp, sp, #0x20
  423e14:	stp	x29, x30, [sp, #16]
  423e18:	add	x29, sp, #0x10
  423e1c:	rev	w8, w1
  423e20:	sub	x2, x29, #0x4
  423e24:	mov	w3, #0x4                   	// #4
  423e28:	mov	x1, xzr
  423e2c:	stur	w8, [x29, #-4]
  423e30:	bl	41fde0 <ferror@plt+0x1bd60>
  423e34:	ldp	x29, x30, [sp, #16]
  423e38:	add	sp, sp, #0x20
  423e3c:	ret
  423e40:	sub	sp, sp, #0xb0
  423e44:	stp	x24, x23, [sp, #128]
  423e48:	adrp	x24, 489000 <ferror@plt+0x84f80>
  423e4c:	ldr	x8, [x24, #3704]
  423e50:	stp	x26, x25, [sp, #112]
  423e54:	adrp	x26, 489000 <ferror@plt+0x84f80>
  423e58:	stp	x20, x19, [sp, #160]
  423e5c:	ldr	x19, [x26, #2000]
  423e60:	stp	x22, x21, [sp, #144]
  423e64:	mov	x21, x0
  423e68:	mov	x0, x8
  423e6c:	stp	x29, x30, [sp, #80]
  423e70:	stp	x28, x27, [sp, #96]
  423e74:	add	x29, sp, #0x50
  423e78:	bl	41cea8 <ferror@plt+0x18e28>
  423e7c:	adrp	x27, 489000 <ferror@plt+0x84f80>
  423e80:	sub	x8, x29, #0x8
  423e84:	stur	xzr, [x29, #-8]
  423e88:	ldr	x28, [x27, #3808]
  423e8c:	str	x8, [x27, #3808]
  423e90:	ldr	x2, [x21]
  423e94:	adrp	x1, 477000 <ferror@plt+0x72f80>
  423e98:	mov	x20, x0
  423e9c:	add	x1, x1, #0xd
  423ea0:	mov	x0, x19
  423ea4:	mov	x3, xzr
  423ea8:	bl	41d0e0 <ferror@plt+0x19060>
  423eac:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  423eb0:	add	x1, x1, #0xe9c
  423eb4:	mov	x22, x0
  423eb8:	str	x0, [x26, #2000]
  423ebc:	bl	403ed0 <strstr@plt>
  423ec0:	cbz	x0, 423f14 <ferror@plt+0x1fe94>
  423ec4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423ec8:	ldr	x23, [x8, #3752]
  423ecc:	cbz	x23, 423ee8 <ferror@plt+0x1fe68>
  423ed0:	ldr	x1, [x23]
  423ed4:	mov	x0, x22
  423ed8:	bl	403bc0 <strcmp@plt>
  423edc:	cbz	w0, 423f80 <ferror@plt+0x1ff00>
  423ee0:	ldr	x23, [x23, #8]
  423ee4:	cbnz	x23, 423ed0 <ferror@plt+0x1fe50>
  423ee8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423eec:	ldr	w8, [x8, #1980]
  423ef0:	cbz	w8, 423f04 <ferror@plt+0x1fe84>
  423ef4:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423ef8:	add	x0, x0, #0xea8
  423efc:	mov	x1, x22
  423f00:	bl	414300 <ferror@plt+0x10280>
  423f04:	mov	w8, #0x5                   	// #5
  423f08:	cmp	w8, #0x5
  423f0c:	b.eq	423f8c <ferror@plt+0x1ff0c>  // b.none
  423f10:	cbnz	w8, 424188 <ferror@plt+0x20108>
  423f14:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423f18:	ldr	w9, [x8, #3836]
  423f1c:	adrp	x10, 489000 <ferror@plt+0x84f80>
  423f20:	ldr	w10, [x10, #3828]
  423f24:	add	w9, w9, #0x1
  423f28:	str	w9, [x8, #3836]
  423f2c:	cmp	w9, w10
  423f30:	b.ls	423f60 <ferror@plt+0x1fee0>  // b.plast
  423f34:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423f38:	ldrb	w8, [x8, #3832]
  423f3c:	cmp	w8, #0x1
  423f40:	b.ne	423f94 <ferror@plt+0x1ff14>  // b.any
  423f44:	ldr	x1, [x26, #2000]
  423f48:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  423f4c:	add	x0, x0, #0x3f7
  423f50:	bl	414300 <ferror@plt+0x10280>
  423f54:	ldr	x1, [x26, #2000]
  423f58:	mov	w0, #0x3                   	// #3
  423f5c:	b	423f68 <ferror@plt+0x1fee8>
  423f60:	ldr	x1, [x26, #2000]
  423f64:	mov	w0, #0x4                   	// #4
  423f68:	mov	x2, xzr
  423f6c:	mov	w3, wzr
  423f70:	mov	x4, xzr
  423f74:	bl	421184 <ferror@plt+0x1d104>
  423f78:	mov	w22, #0x1                   	// #1
  423f7c:	b	42415c <ferror@plt+0x200dc>
  423f80:	mov	w8, wzr
  423f84:	cmp	w8, #0x5
  423f88:	b.ne	423f10 <ferror@plt+0x1fe90>  // b.any
  423f8c:	mov	w22, #0x1                   	// #1
  423f90:	b	42415c <ferror@plt+0x200dc>
  423f94:	bl	424ad0 <ferror@plt+0x20a50>
  423f98:	ldr	x1, [x26, #2000]
  423f9c:	mov	x23, x0
  423fa0:	mov	w0, #0x5                   	// #5
  423fa4:	mov	x2, xzr
  423fa8:	mov	w3, wzr
  423fac:	mov	x4, xzr
  423fb0:	bl	421184 <ferror@plt+0x1d104>
  423fb4:	adrp	x22, 489000 <ferror@plt+0x84f80>
  423fb8:	adrp	x8, 489000 <ferror@plt+0x84f80>
  423fbc:	adrp	x10, 489000 <ferror@plt+0x84f80>
  423fc0:	adrp	x9, 489000 <ferror@plt+0x84f80>
  423fc4:	add	x22, x22, #0xe90
  423fc8:	str	wzr, [x8, #3764]
  423fcc:	str	wzr, [x10, #1992]
  423fd0:	b	423fd8 <ferror@plt+0x1ff58>
  423fd4:	clrex
  423fd8:	dmb	ish
  423fdc:	ldr	x0, [x9, #3728]
  423fe0:	ldaxr	x8, [x22]
  423fe4:	cmp	x8, x0
  423fe8:	b.ne	423fd4 <ferror@plt+0x1ff54>  // b.any
  423fec:	stlxr	w8, xzr, [x22]
  423ff0:	cbnz	w8, 423fe0 <ferror@plt+0x1ff60>
  423ff4:	cbz	x0, 423ffc <ferror@plt+0x1ff7c>
  423ff8:	bl	41249c <ferror@plt+0xe41c>
  423ffc:	mov	x0, xzr
  424000:	mov	x1, xzr
  424004:	bl	413194 <ferror@plt+0xf114>
  424008:	mov	x0, x23
  42400c:	bl	424b48 <ferror@plt+0x20ac8>
  424010:	ldr	w0, [x21, #8]
  424014:	str	x23, [sp, #8]
  424018:	cbz	w0, 424028 <ferror@plt+0x1ffa8>
  42401c:	bl	4123ec <ferror@plt+0xe36c>
  424020:	mov	x23, x0
  424024:	b	42402c <ferror@plt+0x1ffac>
  424028:	ldr	x23, [x21, #40]
  42402c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  424030:	ldr	x0, [x8, #3640]
  424034:	bl	420e04 <ferror@plt+0x1cd84>
  424038:	ldr	x8, [x21, #16]
  42403c:	cbz	x8, 42404c <ferror@plt+0x1ffcc>
  424040:	ldr	x1, [x21, #40]
  424044:	mov	x0, x23
  424048:	blr	x8
  42404c:	ldr	x8, [x21, #24]
  424050:	ldr	x1, [x21, #40]
  424054:	mov	x0, x23
  424058:	blr	x8
  42405c:	bl	422b90 <ferror@plt+0x1eb10>
  424060:	adrp	x25, 489000 <ferror@plt+0x84f80>
  424064:	ldr	x24, [x25, #3736]
  424068:	cbz	x24, 424090 <ferror@plt+0x20010>
  42406c:	ldr	x8, [x24]
  424070:	str	x8, [x25, #3736]
  424074:	ldp	x8, x0, [x24, #8]
  424078:	blr	x8
  42407c:	mov	w0, #0x18                  	// #24
  424080:	mov	x1, x24
  424084:	bl	41ad98 <ferror@plt+0x16d18>
  424088:	ldr	x24, [x25, #3736]
  42408c:	cbnz	x24, 42406c <ferror@plt+0x1ffec>
  424090:	ldr	x8, [x21, #32]
  424094:	cbz	x8, 4240a4 <ferror@plt+0x20024>
  424098:	ldr	x1, [x21, #40]
  42409c:	mov	x0, x23
  4240a0:	blr	x8
  4240a4:	ldr	w8, [x21, #8]
  4240a8:	adrp	x24, 489000 <ferror@plt+0x84f80>
  4240ac:	adrp	x25, 489000 <ferror@plt+0x84f80>
  4240b0:	cbz	w8, 4240bc <ferror@plt+0x2003c>
  4240b4:	mov	x0, x23
  4240b8:	bl	41249c <ferror@plt+0xe41c>
  4240bc:	ldr	x23, [sp, #8]
  4240c0:	mov	x0, x23
  4240c4:	bl	424b9c <ferror@plt+0x20b1c>
  4240c8:	adrp	x9, 489000 <ferror@plt+0x84f80>
  4240cc:	ldr	w21, [x9, #1992]
  4240d0:	mov	w8, #0x2                   	// #2
  4240d4:	str	w8, [x9, #1992]
  4240d8:	mov	w0, w21
  4240dc:	bl	4369b8 <ferror@plt+0x32938>
  4240e0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  4240e4:	ldr	w0, [x8, #3764]
  4240e8:	str	q0, [sp, #16]
  4240ec:	bl	436a38 <ferror@plt+0x329b8>
  4240f0:	mov	x0, x23
  4240f4:	mov	x1, xzr
  4240f8:	str	q0, [sp, #32]
  4240fc:	bl	424cc8 <ferror@plt+0x20c48>
  424100:	bl	436dc0 <ferror@plt+0x32d40>
  424104:	ldr	x1, [x26, #2000]
  424108:	ldr	x2, [x25, #3728]
  42410c:	add	x4, sp, #0x10
  424110:	mov	w0, #0x6                   	// #6
  424114:	mov	w3, #0x3                   	// #3
  424118:	str	q0, [sp, #48]
  42411c:	bl	421184 <ferror@plt+0x1d104>
  424120:	b	424128 <ferror@plt+0x200a8>
  424124:	clrex
  424128:	dmb	ish
  42412c:	ldr	x0, [x25, #3728]
  424130:	ldaxr	x8, [x22]
  424134:	cmp	x8, x0
  424138:	b.ne	424124 <ferror@plt+0x200a4>  // b.any
  42413c:	stlxr	w8, xzr, [x22]
  424140:	cbnz	w8, 424130 <ferror@plt+0x200b0>
  424144:	cbz	x0, 42414c <ferror@plt+0x200cc>
  424148:	bl	41249c <ferror@plt+0xe41c>
  42414c:	mov	x0, x23
  424150:	bl	424b0c <ferror@plt+0x20a8c>
  424154:	cmp	w21, #0x0
  424158:	cset	w22, eq  // eq = none
  42415c:	ldur	x0, [x29, #-8]
  424160:	adrp	x1, 412000 <ferror@plt+0xdf80>
  424164:	add	x1, x1, #0x49c
  424168:	bl	41c318 <ferror@plt+0x18298>
  42416c:	ldr	x0, [x26, #2000]
  424170:	str	x28, [x27, #3808]
  424174:	bl	41249c <ferror@plt+0xe41c>
  424178:	ldr	x0, [x24, #3704]
  42417c:	str	x19, [x26, #2000]
  424180:	bl	41249c <ferror@plt+0xe41c>
  424184:	str	x20, [x24, #3704]
  424188:	mov	w0, w22
  42418c:	ldp	x20, x19, [sp, #160]
  424190:	ldp	x22, x21, [sp, #144]
  424194:	ldp	x24, x23, [sp, #128]
  424198:	ldp	x26, x25, [sp, #112]
  42419c:	ldp	x28, x27, [sp, #96]
  4241a0:	ldp	x29, x30, [sp, #80]
  4241a4:	add	sp, sp, #0xb0
  4241a8:	ret
  4241ac:	ands	w8, w1, #0x7f
  4241b0:	mov	x0, x2
  4241b4:	b.eq	4241dc <ferror@plt+0x2015c>  // b.none
  4241b8:	mov	w9, #0x1000000             	// #16777216
  4241bc:	cmp	w8, #0xe
  4241c0:	add	w9, w9, w8, lsl #24
  4241c4:	b.ne	4241e4 <ferror@plt+0x20164>  // b.any
  4241c8:	mov	w10, #0x1ffffff             	// #33554431
  4241cc:	cmp	w9, w10
  4241d0:	b.le	4241e4 <ferror@plt+0x20164>
  4241d4:	mov	w8, #0x400                 	// #1024
  4241d8:	b	4241f8 <ferror@plt+0x20178>
  4241dc:	ubfx	w8, w1, #8, #8
  4241e0:	b	4241f8 <ferror@plt+0x20178>
  4241e4:	mov	w10, #0x1ffffff             	// #33554431
  4241e8:	lsl	w8, w8, #12
  4241ec:	cmp	w9, w10
  4241f0:	mov	w9, #0x200                 	// #512
  4241f4:	csel	w8, w8, w9, gt
  4241f8:	stp	x29, x30, [sp, #-16]!
  4241fc:	mov	x29, sp
  424200:	str	w8, [x0, #16]
  424204:	bl	4243b4 <ferror@plt+0x20334>
  424208:	ldp	x29, x30, [sp], #16
  42420c:	ret
  424210:	stp	x29, x30, [sp, #-48]!
  424214:	stp	x28, x21, [sp, #16]
  424218:	stp	x20, x19, [sp, #32]
  42421c:	mov	x29, sp
  424220:	sub	sp, sp, #0x1, lsl #12
  424224:	sub	sp, sp, #0x10
  424228:	mov	x19, x2
  42422c:	add	x1, sp, #0x8
  424230:	sub	x3, x29, #0x8
  424234:	mov	w2, #0x1000                	// #4096
  424238:	mov	x4, xzr
  42423c:	mov	x20, x0
  424240:	bl	434c90 <ferror@plt+0x30c10>
  424244:	tst	w0, #0xfffffffd
  424248:	b.eq	424280 <ferror@plt+0x20200>  // b.none
  42424c:	cmp	w0, #0x3
  424250:	b.eq	42435c <ferror@plt+0x202dc>  // b.none
  424254:	ldr	x8, [x19, #24]
  424258:	cmp	x8, x20
  42425c:	b.eq	4242f4 <ferror@plt+0x20274>  // b.none
  424260:	ldr	x0, [x19, #64]
  424264:	ldur	x2, [x29, #-8]
  424268:	add	x1, sp, #0x8
  42426c:	bl	41f08c <ferror@plt+0x1b00c>
  424270:	adrp	x8, 489000 <ferror@plt+0x84f80>
  424274:	add	x8, x8, #0x908
  424278:	mov	w9, #0x38                  	// #56
  42427c:	b	424310 <ferror@plt+0x20290>
  424280:	mov	x8, x19
  424284:	ldr	x9, [x8, #24]!
  424288:	cmp	x9, x20
  42428c:	b.eq	4242c0 <ferror@plt+0x20240>  // b.none
  424290:	add	x8, x19, #0x30
  424294:	b	42429c <ferror@plt+0x2021c>
  424298:	clrex
  42429c:	dmb	ish
  4242a0:	ldr	x0, [x8]
  4242a4:	ldaxr	x9, [x8]
  4242a8:	cmp	x9, x0
  4242ac:	b.ne	424298 <ferror@plt+0x20218>  // b.any
  4242b0:	stlxr	w9, xzr, [x8]
  4242b4:	cbnz	w9, 4242a4 <ferror@plt+0x20224>
  4242b8:	b	4242dc <ferror@plt+0x2025c>
  4242bc:	clrex
  4242c0:	dmb	ish
  4242c4:	ldr	x0, [x8]
  4242c8:	ldaxr	x9, [x8]
  4242cc:	cmp	x9, x0
  4242d0:	b.ne	4242bc <ferror@plt+0x2023c>  // b.any
  4242d4:	stlxr	w9, xzr, [x8]
  4242d8:	cbnz	w9, 4242c8 <ferror@plt+0x20248>
  4242dc:	cbz	x0, 4242e4 <ferror@plt+0x20264>
  4242e0:	bl	4328f0 <ferror@plt+0x2e870>
  4242e4:	mov	x0, x19
  4242e8:	bl	4243b4 <ferror@plt+0x20334>
  4242ec:	mov	w0, wzr
  4242f0:	b	424360 <ferror@plt+0x202e0>
  4242f4:	ldr	x0, [x19, #40]
  4242f8:	ldur	x2, [x29, #-8]
  4242fc:	add	x1, sp, #0x8
  424300:	bl	41f08c <ferror@plt+0x1b00c>
  424304:	adrp	x8, 489000 <ferror@plt+0x84f80>
  424308:	add	x8, x8, #0x910
  42430c:	mov	w9, #0x20                  	// #32
  424310:	ldr	w9, [x19, x9]
  424314:	mov	w0, #0x1                   	// #1
  424318:	cbz	w9, 424360 <ferror@plt+0x202e0>
  42431c:	ldr	x19, [x8]
  424320:	cbz	x19, 424360 <ferror@plt+0x202e0>
  424324:	ldur	x8, [x29, #-8]
  424328:	cbz	x8, 42435c <ferror@plt+0x202dc>
  42432c:	mov	x20, xzr
  424330:	add	x21, sp, #0x8
  424334:	add	x0, x21, x20
  424338:	sub	x2, x8, x20
  42433c:	mov	w1, #0x1                   	// #1
  424340:	mov	x3, x19
  424344:	bl	403d70 <fwrite@plt>
  424348:	cbz	x0, 424378 <ferror@plt+0x202f8>
  42434c:	ldur	x8, [x29, #-8]
  424350:	add	x20, x0, x20
  424354:	cmp	x8, x20
  424358:	b.hi	424334 <ferror@plt+0x202b4>  // b.pmore
  42435c:	mov	w0, #0x1                   	// #1
  424360:	add	sp, sp, #0x1, lsl #12
  424364:	add	sp, sp, #0x10
  424368:	ldp	x20, x19, [sp, #32]
  42436c:	ldp	x28, x21, [sp, #16]
  424370:	ldp	x29, x30, [sp], #48
  424374:	ret
  424378:	bl	403f80 <__errno_location@plt>
  42437c:	ldr	w0, [x0]
  424380:	bl	41d518 <ferror@plt+0x19498>
  424384:	mov	x1, x0
  424388:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42438c:	add	x0, x0, #0xedf
  424390:	bl	421eb8 <ferror@plt+0x1de38>
  424394:	stp	x29, x30, [sp, #-16]!
  424398:	ldr	w0, [x0]
  42439c:	mov	w1, #0xe                   	// #14
  4243a0:	mov	x29, sp
  4243a4:	bl	403750 <kill@plt>
  4243a8:	mov	w0, wzr
  4243ac:	ldp	x29, x30, [sp], #16
  4243b0:	ret
  4243b4:	stp	x29, x30, [sp, #-16]!
  4243b8:	ldr	w8, [x0, #16]
  4243bc:	mov	x29, sp
  4243c0:	cmn	w8, #0x1
  4243c4:	b.eq	4243d0 <ferror@plt+0x20350>  // b.none
  4243c8:	ldr	x8, [x0, #24]
  4243cc:	cbz	x8, 4243d8 <ferror@plt+0x20358>
  4243d0:	ldp	x29, x30, [sp], #16
  4243d4:	ret
  4243d8:	ldr	x8, [x0, #48]
  4243dc:	cbnz	x8, 4243d0 <ferror@plt+0x20350>
  4243e0:	ldr	x0, [x0, #8]
  4243e4:	bl	410dec <ferror@plt+0xcd6c>
  4243e8:	ldp	x29, x30, [sp], #16
  4243ec:	ret
  4243f0:	ldr	x9, [x0]
  4243f4:	ldr	w8, [x9], #4
  4243f8:	rev	w8, w8
  4243fc:	str	x9, [x0]
  424400:	mov	w0, w8
  424404:	ret
  424408:	stp	x29, x30, [sp, #-16]!
  42440c:	ldr	x8, [x0]
  424410:	mov	x29, sp
  424414:	ldr	x9, [x8], #8
  424418:	rev	x9, x9
  42441c:	fmov	d0, x9
  424420:	str	x8, [x0]
  424424:	bl	436dc0 <ferror@plt+0x32d40>
  424428:	ldp	x29, x30, [sp], #16
  42442c:	ret
  424430:	stp	x29, x30, [sp, #-32]!
  424434:	str	x19, [sp, #16]
  424438:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42443c:	ldr	w8, [x19, #3840]
  424440:	mov	x29, sp
  424444:	cbz	w8, 424458 <ferror@plt+0x203d8>
  424448:	ldr	w0, [x19, #3840]
  42444c:	ldr	x19, [sp, #16]
  424450:	ldp	x29, x30, [sp], #32
  424454:	ret
  424458:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42445c:	add	x0, x0, #0xf57
  424460:	bl	417fa4 <ferror@plt+0x13f24>
  424464:	str	w0, [x19, #3840]
  424468:	b	424448 <ferror@plt+0x203c8>
  42446c:	stp	x29, x30, [sp, #-64]!
  424470:	stp	x20, x19, [sp, #48]
  424474:	mov	x19, x0
  424478:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42447c:	add	x0, x0, #0xf08
  424480:	str	x23, [sp, #16]
  424484:	stp	x22, x21, [sp, #32]
  424488:	mov	x29, sp
  42448c:	mov	x21, x2
  424490:	mov	x20, x1
  424494:	bl	42bad4 <ferror@plt+0x27a54>
  424498:	ldr	w8, [x19]
  42449c:	cmp	w8, #0x1
  4244a0:	b.ne	4244cc <ferror@plt+0x2044c>  // b.any
  4244a4:	adrp	x22, 489000 <ferror@plt+0x84f80>
  4244a8:	adrp	x23, 489000 <ferror@plt+0x84f80>
  4244ac:	add	x22, x22, #0xf10
  4244b0:	add	x23, x23, #0xf08
  4244b4:	mov	x0, x22
  4244b8:	mov	x1, x23
  4244bc:	bl	42bfc8 <ferror@plt+0x27f48>
  4244c0:	ldr	w8, [x19]
  4244c4:	cmp	w8, #0x1
  4244c8:	b.eq	4244b4 <ferror@plt+0x20434>  // b.none
  4244cc:	ldr	w8, [x19]
  4244d0:	cmp	w8, #0x2
  4244d4:	b.eq	424518 <ferror@plt+0x20498>  // b.none
  4244d8:	adrp	x22, 489000 <ferror@plt+0x84f80>
  4244dc:	add	x22, x22, #0xf08
  4244e0:	mov	w8, #0x1                   	// #1
  4244e4:	mov	x0, x22
  4244e8:	str	w8, [x19]
  4244ec:	bl	42bb84 <ferror@plt+0x27b04>
  4244f0:	mov	x0, x21
  4244f4:	blr	x20
  4244f8:	str	x0, [x19, #8]
  4244fc:	mov	x0, x22
  424500:	bl	42bad4 <ferror@plt+0x27a54>
  424504:	adrp	x0, 489000 <ferror@plt+0x84f80>
  424508:	mov	w8, #0x2                   	// #2
  42450c:	add	x0, x0, #0xf10
  424510:	str	w8, [x19]
  424514:	bl	42c088 <ferror@plt+0x28008>
  424518:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42451c:	add	x0, x0, #0xf08
  424520:	bl	42bb84 <ferror@plt+0x27b04>
  424524:	ldr	x0, [x19, #8]
  424528:	ldp	x20, x19, [sp, #48]
  42452c:	ldp	x22, x21, [sp, #32]
  424530:	ldr	x23, [sp, #16]
  424534:	ldp	x29, x30, [sp], #64
  424538:	ret
  42453c:	stp	x29, x30, [sp, #-48]!
  424540:	stp	x20, x19, [sp, #32]
  424544:	mov	x19, x0
  424548:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42454c:	add	x0, x0, #0xf08
  424550:	stp	x22, x21, [sp, #16]
  424554:	mov	x29, sp
  424558:	bl	42bad4 <ferror@plt+0x27a54>
  42455c:	dmb	ish
  424560:	ldr	x8, [x19]
  424564:	cbnz	x8, 4245a8 <ferror@plt+0x20528>
  424568:	adrp	x22, 489000 <ferror@plt+0x84f80>
  42456c:	ldr	x0, [x22, #3872]
  424570:	mov	x1, x19
  424574:	bl	41c8d8 <ferror@plt+0x18858>
  424578:	cbz	x0, 4245cc <ferror@plt+0x2054c>
  42457c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  424580:	adrp	x21, 489000 <ferror@plt+0x84f80>
  424584:	add	x20, x20, #0xf10
  424588:	add	x21, x21, #0xf08
  42458c:	mov	x0, x20
  424590:	mov	x1, x21
  424594:	bl	42bfc8 <ferror@plt+0x27f48>
  424598:	ldr	x0, [x22, #3872]
  42459c:	mov	x1, x19
  4245a0:	bl	41c8d8 <ferror@plt+0x18858>
  4245a4:	cbnz	x0, 42458c <ferror@plt+0x2050c>
  4245a8:	mov	w19, wzr
  4245ac:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4245b0:	add	x0, x0, #0xf08
  4245b4:	bl	42bb84 <ferror@plt+0x27b04>
  4245b8:	mov	w0, w19
  4245bc:	ldp	x20, x19, [sp, #32]
  4245c0:	ldp	x22, x21, [sp, #16]
  4245c4:	ldp	x29, x30, [sp], #48
  4245c8:	ret
  4245cc:	ldr	x0, [x22, #3872]
  4245d0:	mov	x1, x19
  4245d4:	bl	41c3f8 <ferror@plt+0x18378>
  4245d8:	str	x0, [x22, #3872]
  4245dc:	mov	w19, #0x1                   	// #1
  4245e0:	b	4245ac <ferror@plt+0x2052c>
  4245e4:	stp	x29, x30, [sp, #-48]!
  4245e8:	str	x21, [sp, #16]
  4245ec:	stp	x20, x19, [sp, #32]
  4245f0:	dmb	ish
  4245f4:	ldr	x8, [x0]
  4245f8:	mov	x29, sp
  4245fc:	cbnz	x8, 424660 <ferror@plt+0x205e0>
  424600:	cbz	x1, 424680 <ferror@plt+0x20600>
  424604:	adrp	x21, 489000 <ferror@plt+0x84f80>
  424608:	ldr	x8, [x21, #3872]
  42460c:	cbz	x8, 4246a0 <ferror@plt+0x20620>
  424610:	str	x1, [x0]
  424614:	dmb	ish
  424618:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42461c:	add	x20, x20, #0xf08
  424620:	mov	x19, x0
  424624:	mov	x0, x20
  424628:	bl	42bad4 <ferror@plt+0x27a54>
  42462c:	ldr	x0, [x21, #3872]
  424630:	mov	x1, x19
  424634:	bl	41c5d0 <ferror@plt+0x18550>
  424638:	str	x0, [x21, #3872]
  42463c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  424640:	add	x0, x0, #0xf10
  424644:	bl	42c088 <ferror@plt+0x28008>
  424648:	mov	x0, x20
  42464c:	bl	42bb84 <ferror@plt+0x27b04>
  424650:	ldp	x20, x19, [sp, #32]
  424654:	ldr	x21, [sp, #16]
  424658:	ldp	x29, x30, [sp], #48
  42465c:	ret
  424660:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424664:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  424668:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42466c:	add	x0, x0, #0xb6
  424670:	add	x1, x1, #0xf66
  424674:	add	x2, x2, #0xf95
  424678:	bl	413114 <ferror@plt+0xf094>
  42467c:	b	424650 <ferror@plt+0x205d0>
  424680:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424684:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  424688:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  42468c:	add	x0, x0, #0xb6
  424690:	add	x1, x1, #0xf66
  424694:	add	x2, x2, #0xfc3
  424698:	bl	413114 <ferror@plt+0xf094>
  42469c:	b	424650 <ferror@plt+0x205d0>
  4246a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4246a4:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  4246a8:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4246ac:	add	x0, x0, #0xb6
  4246b0:	add	x1, x1, #0xf66
  4246b4:	add	x2, x2, #0xfcf
  4246b8:	bl	413114 <ferror@plt+0xf094>
  4246bc:	b	424650 <ferror@plt+0x205d0>
  4246c0:	add	x8, x0, #0x18
  4246c4:	ldaxr	w9, [x8]
  4246c8:	add	w9, w9, #0x1
  4246cc:	stlxr	w10, w9, [x8]
  4246d0:	cbnz	w10, 4246c4 <ferror@plt+0x20644>
  4246d4:	ret
  4246d8:	stp	x29, x30, [sp, #-16]!
  4246dc:	mov	x1, x0
  4246e0:	add	x8, x0, #0x18
  4246e4:	mov	x29, sp
  4246e8:	ldaxr	w9, [x8]
  4246ec:	subs	w9, w9, #0x1
  4246f0:	stlxr	w10, w9, [x8]
  4246f4:	cbnz	w10, 4246e8 <ferror@plt+0x20668>
  4246f8:	b.ne	42471c <ferror@plt+0x2069c>  // b.any
  4246fc:	ldr	w8, [x1, #28]
  424700:	cbz	w8, 424714 <ferror@plt+0x20694>
  424704:	mov	x0, x1
  424708:	bl	42c25c <ferror@plt+0x281dc>
  42470c:	ldp	x29, x30, [sp], #16
  424710:	ret
  424714:	mov	w0, #0x30                  	// #48
  424718:	bl	41ad98 <ferror@plt+0x16d18>
  42471c:	ldp	x29, x30, [sp], #16
  424720:	ret
  424724:	stp	x29, x30, [sp, #-32]!
  424728:	stp	x20, x19, [sp, #16]
  42472c:	mov	x29, sp
  424730:	cbz	x0, 424794 <ferror@plt+0x20714>
  424734:	mov	x19, x0
  424738:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42473c:	add	x0, x0, #0x7d8
  424740:	mov	x1, x19
  424744:	bl	42c1bc <ferror@plt+0x2813c>
  424748:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42474c:	add	x20, x20, #0xf28
  424750:	mov	x0, x20
  424754:	bl	42bad4 <ferror@plt+0x27a54>
  424758:	mov	x0, x20
  42475c:	bl	42bb84 <ferror@plt+0x27b04>
  424760:	ldr	x0, [x19, #32]
  424764:	cbz	x0, 424778 <ferror@plt+0x206f8>
  424768:	bl	42c524 <ferror@plt+0x284a4>
  42476c:	ldr	x0, [x19, #32]
  424770:	bl	41249c <ferror@plt+0xe41c>
  424774:	str	xzr, [x19, #32]
  424778:	ldp	x8, x0, [x19]
  42477c:	blr	x8
  424780:	str	x0, [x19, #40]
  424784:	ldp	x20, x19, [sp, #16]
  424788:	mov	x0, xzr
  42478c:	ldp	x29, x30, [sp], #32
  424790:	ret
  424794:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424798:	adrp	x1, 43f000 <ferror@plt+0x3af80>
  42479c:	adrp	x3, 43f000 <ferror@plt+0x3af80>
  4247a0:	adrp	x4, 440000 <ferror@plt+0x3bf80>
  4247a4:	add	x0, x0, #0xb6
  4247a8:	add	x1, x1, #0xfe8
  4247ac:	add	x3, x3, #0xff2
  4247b0:	add	x4, x4, #0x1
  4247b4:	mov	w2, #0x30c                 	// #780
  4247b8:	bl	422680 <ferror@plt+0x1e600>
  4247bc:	stp	x29, x30, [sp, #-32]!
  4247c0:	mov	x29, sp
  4247c4:	mov	x3, x2
  4247c8:	mov	x2, x1
  4247cc:	adrp	x1, 424000 <ferror@plt+0x1ff80>
  4247d0:	add	x1, x1, #0x724
  4247d4:	add	x5, x29, #0x18
  4247d8:	mov	x4, xzr
  4247dc:	str	x19, [sp, #16]
  4247e0:	mov	x19, x0
  4247e4:	str	xzr, [x29, #24]
  4247e8:	bl	424820 <ferror@plt+0x207a0>
  4247ec:	cbz	x0, 4247fc <ferror@plt+0x2077c>
  4247f0:	ldr	x19, [sp, #16]
  4247f4:	ldp	x29, x30, [sp], #32
  4247f8:	ret
  4247fc:	ldr	x8, [x29, #24]
  424800:	cmp	x19, #0x0
  424804:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424808:	add	x0, x0, #0x6
  42480c:	ldr	x2, [x8, #8]
  424810:	adrp	x8, 478000 <ferror@plt+0x73f80>
  424814:	add	x8, x8, #0x5bf
  424818:	csel	x1, x8, x19, eq  // eq = none
  42481c:	bl	4248e0 <ferror@plt+0x20860>
  424820:	stp	x29, x30, [sp, #-64]!
  424824:	stp	x24, x23, [sp, #16]
  424828:	stp	x22, x21, [sp, #32]
  42482c:	stp	x20, x19, [sp, #48]
  424830:	mov	x29, sp
  424834:	cbz	x2, 4248bc <ferror@plt+0x2083c>
  424838:	mov	x21, x0
  42483c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  424840:	add	x0, x0, #0xf28
  424844:	mov	x19, x5
  424848:	mov	x23, x4
  42484c:	mov	x20, x3
  424850:	mov	x22, x2
  424854:	mov	x24, x1
  424858:	bl	42bad4 <ferror@plt+0x27a54>
  42485c:	mov	x0, x24
  424860:	mov	x1, x23
  424864:	mov	x2, x19
  424868:	bl	42c29c <ferror@plt+0x2821c>
  42486c:	mov	x19, x0
  424870:	cbz	x0, 424898 <ferror@plt+0x20818>
  424874:	mov	x8, #0x2                   	// #2
  424878:	movk	x8, #0x1, lsl #32
  42487c:	mov	w9, #0x1                   	// #1
  424880:	mov	x0, x21
  424884:	str	x8, [x19, #24]
  424888:	str	w9, [x19, #16]
  42488c:	stp	x22, x20, [x19]
  424890:	bl	41cea8 <ferror@plt+0x18e28>
  424894:	str	x0, [x19, #32]
  424898:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42489c:	add	x0, x0, #0xf28
  4248a0:	bl	42bb84 <ferror@plt+0x27b04>
  4248a4:	mov	x0, x19
  4248a8:	ldp	x20, x19, [sp, #48]
  4248ac:	ldp	x22, x21, [sp, #32]
  4248b0:	ldp	x24, x23, [sp, #16]
  4248b4:	ldp	x29, x30, [sp], #64
  4248b8:	ret
  4248bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4248c0:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  4248c4:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  4248c8:	add	x0, x0, #0xb6
  4248cc:	add	x1, x1, #0x1f
  4248d0:	add	x2, x2, #0xd2
  4248d4:	bl	413114 <ferror@plt+0xf094>
  4248d8:	mov	x19, xzr
  4248dc:	b	4248a4 <ferror@plt+0x20824>
  4248e0:	sub	sp, sp, #0x120
  4248e4:	stp	x29, x30, [sp, #256]
  4248e8:	add	x29, sp, #0x100
  4248ec:	mov	x9, #0xffffffffffffffc8    	// #-56
  4248f0:	mov	x10, sp
  4248f4:	sub	x11, x29, #0x78
  4248f8:	movk	x9, #0xff80, lsl #32
  4248fc:	add	x12, x29, #0x20
  424900:	add	x10, x10, #0x80
  424904:	add	x11, x11, #0x38
  424908:	stp	x10, x9, [x29, #-16]
  42490c:	stp	x12, x11, [x29, #-32]
  424910:	stp	x1, x2, [x29, #-120]
  424914:	stp	x3, x4, [x29, #-104]
  424918:	stp	x5, x6, [x29, #-88]
  42491c:	stur	x7, [x29, #-72]
  424920:	stp	q0, q1, [sp]
  424924:	ldp	q0, q1, [x29, #-32]
  424928:	mov	x8, x0
  42492c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424930:	add	x0, x0, #0xb6
  424934:	sub	x3, x29, #0x40
  424938:	mov	w1, #0x4                   	// #4
  42493c:	mov	x2, x8
  424940:	str	x28, [sp, #272]
  424944:	stp	q2, q3, [sp, #32]
  424948:	stp	q4, q5, [sp, #64]
  42494c:	stp	q6, q7, [sp, #96]
  424950:	stp	q0, q1, [x29, #-64]
  424954:	bl	41336c <ferror@plt+0xf2ec>
  424958:	b	424958 <ferror@plt+0x208d8>
  42495c:	stp	x29, x30, [sp, #-16]!
  424960:	mov	x5, x3
  424964:	mov	x3, x2
  424968:	mov	x2, x1
  42496c:	adrp	x1, 424000 <ferror@plt+0x1ff80>
  424970:	add	x1, x1, #0x724
  424974:	mov	x4, xzr
  424978:	mov	x29, sp
  42497c:	bl	424820 <ferror@plt+0x207a0>
  424980:	ldp	x29, x30, [sp], #16
  424984:	ret
  424988:	stp	x29, x30, [sp, #-32]!
  42498c:	str	x19, [sp, #16]
  424990:	mov	x29, sp
  424994:	mov	x19, x0
  424998:	bl	4249c4 <ferror@plt+0x20944>
  42499c:	ldr	w8, [x0, #28]
  4249a0:	cbz	w8, 4249b8 <ferror@plt+0x20938>
  4249a4:	str	x19, [x0, #40]
  4249a8:	bl	42c514 <ferror@plt+0x28494>
  4249ac:	ldr	x19, [sp, #16]
  4249b0:	ldp	x29, x30, [sp], #32
  4249b4:	ret
  4249b8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4249bc:	add	x0, x0, #0x83
  4249c0:	bl	4248e0 <ferror@plt+0x20860>
  4249c4:	stp	x29, x30, [sp, #-32]!
  4249c8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4249cc:	add	x0, x0, #0x7d8
  4249d0:	str	x19, [sp, #16]
  4249d4:	mov	x29, sp
  4249d8:	bl	42c14c <ferror@plt+0x280cc>
  4249dc:	mov	x19, x0
  4249e0:	cbnz	x0, 424a08 <ferror@plt+0x20988>
  4249e4:	mov	w0, #0x30                  	// #48
  4249e8:	bl	41ad14 <ferror@plt+0x16c94>
  4249ec:	mov	w8, #0x1                   	// #1
  4249f0:	mov	x19, x0
  4249f4:	str	w8, [x0, #24]
  4249f8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4249fc:	add	x0, x0, #0x7d8
  424a00:	mov	x1, x19
  424a04:	bl	42c1bc <ferror@plt+0x2813c>
  424a08:	mov	x0, x19
  424a0c:	ldr	x19, [sp, #16]
  424a10:	ldp	x29, x30, [sp], #32
  424a14:	ret
  424a18:	stp	x29, x30, [sp, #-32]!
  424a1c:	stp	x20, x19, [sp, #16]
  424a20:	mov	x29, sp
  424a24:	cbz	x0, 424a5c <ferror@plt+0x209dc>
  424a28:	ldr	w8, [x0, #28]
  424a2c:	mov	x19, x0
  424a30:	cbz	w8, 424a78 <ferror@plt+0x209f8>
  424a34:	mov	x0, x19
  424a38:	bl	42c49c <ferror@plt+0x2841c>
  424a3c:	ldr	x20, [x19, #40]
  424a40:	mov	x0, x19
  424a44:	str	wzr, [x19, #16]
  424a48:	bl	4246d8 <ferror@plt+0x20658>
  424a4c:	mov	x0, x20
  424a50:	ldp	x20, x19, [sp, #16]
  424a54:	ldp	x29, x30, [sp], #32
  424a58:	ret
  424a5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424a60:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424a64:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424a68:	add	x0, x0, #0xb6
  424a6c:	add	x1, x1, #0xbb
  424a70:	add	x2, x2, #0xdd
  424a74:	b	424a90 <ferror@plt+0x20a10>
  424a78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424a7c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424a80:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424a84:	add	x0, x0, #0xb6
  424a88:	add	x1, x1, #0xbb
  424a8c:	add	x2, x2, #0xe4
  424a90:	bl	413114 <ferror@plt+0xf094>
  424a94:	mov	x20, xzr
  424a98:	b	424a4c <ferror@plt+0x209cc>
  424a9c:	stp	x29, x30, [sp, #-16]!
  424aa0:	mov	w0, #0x54                  	// #84
  424aa4:	mov	x29, sp
  424aa8:	bl	403e70 <sysconf@plt>
  424aac:	cmp	w0, #0x1
  424ab0:	csinc	w0, w0, wzr, gt
  424ab4:	ldp	x29, x30, [sp], #16
  424ab8:	ret
  424abc:	stp	x29, x30, [sp, #-16]!
  424ac0:	mov	x29, sp
  424ac4:	bl	4246d8 <ferror@plt+0x20658>
  424ac8:	ldp	x29, x30, [sp], #16
  424acc:	ret
  424ad0:	stp	x29, x30, [sp, #-32]!
  424ad4:	mov	w0, #0x18                  	// #24
  424ad8:	str	x19, [sp, #16]
  424adc:	mov	x29, sp
  424ae0:	bl	412328 <ferror@plt+0xe2a8>
  424ae4:	ldrb	w8, [x0, #16]
  424ae8:	mov	x19, x0
  424aec:	orr	w8, w8, #0x1
  424af0:	strb	w8, [x0, #16]
  424af4:	bl	40fd30 <ferror@plt+0xbcb0>
  424af8:	str	x0, [x19]
  424afc:	mov	x0, x19
  424b00:	ldr	x19, [sp, #16]
  424b04:	ldp	x29, x30, [sp], #32
  424b08:	ret
  424b0c:	stp	x29, x30, [sp, #-16]!
  424b10:	mov	x29, sp
  424b14:	cbz	x0, 424b24 <ferror@plt+0x20aa4>
  424b18:	bl	41249c <ferror@plt+0xe41c>
  424b1c:	ldp	x29, x30, [sp], #16
  424b20:	ret
  424b24:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424b28:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424b2c:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424b30:	add	x0, x0, #0xb6
  424b34:	add	x1, x1, #0xef
  424b38:	add	x2, x2, #0x10e
  424b3c:	bl	413114 <ferror@plt+0xf094>
  424b40:	ldp	x29, x30, [sp], #16
  424b44:	ret
  424b48:	stp	x29, x30, [sp, #-32]!
  424b4c:	str	x19, [sp, #16]
  424b50:	mov	x29, sp
  424b54:	cbz	x0, 424b7c <ferror@plt+0x20afc>
  424b58:	ldrb	w8, [x0, #16]
  424b5c:	mov	x19, x0
  424b60:	orr	w8, w8, #0x1
  424b64:	strb	w8, [x0, #16]
  424b68:	bl	40fd30 <ferror@plt+0xbcb0>
  424b6c:	str	x0, [x19]
  424b70:	ldr	x19, [sp, #16]
  424b74:	ldp	x29, x30, [sp], #32
  424b78:	ret
  424b7c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424b80:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424b84:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424b88:	add	x0, x0, #0xb6
  424b8c:	add	x1, x1, #0x11c
  424b90:	add	x2, x2, #0x10e
  424b94:	bl	413114 <ferror@plt+0xf094>
  424b98:	b	424b70 <ferror@plt+0x20af0>
  424b9c:	stp	x29, x30, [sp, #-32]!
  424ba0:	str	x19, [sp, #16]
  424ba4:	mov	x29, sp
  424ba8:	cbz	x0, 424bd0 <ferror@plt+0x20b50>
  424bac:	ldrb	w8, [x0, #16]
  424bb0:	mov	x19, x0
  424bb4:	and	w8, w8, #0xfe
  424bb8:	strb	w8, [x0, #16]
  424bbc:	bl	40fd30 <ferror@plt+0xbcb0>
  424bc0:	str	x0, [x19, #8]
  424bc4:	ldr	x19, [sp, #16]
  424bc8:	ldp	x29, x30, [sp], #32
  424bcc:	ret
  424bd0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424bd4:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424bd8:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424bdc:	add	x0, x0, #0xb6
  424be0:	add	x1, x1, #0x139
  424be4:	add	x2, x2, #0x10e
  424be8:	bl	413114 <ferror@plt+0xf094>
  424bec:	b	424bc4 <ferror@plt+0x20b44>
  424bf0:	stp	x29, x30, [sp, #-32]!
  424bf4:	str	x19, [sp, #16]
  424bf8:	mov	x29, sp
  424bfc:	cbz	x0, 424c18 <ferror@plt+0x20b98>
  424c00:	mov	x19, x0
  424c04:	bl	40fd30 <ferror@plt+0xbcb0>
  424c08:	str	x0, [x19]
  424c0c:	ldr	x19, [sp, #16]
  424c10:	ldp	x29, x30, [sp], #32
  424c14:	ret
  424c18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424c1c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424c20:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424c24:	add	x0, x0, #0xb6
  424c28:	add	x1, x1, #0x155
  424c2c:	add	x2, x2, #0x10e
  424c30:	bl	413114 <ferror@plt+0xf094>
  424c34:	b	424c0c <ferror@plt+0x20b8c>
  424c38:	stp	x29, x30, [sp, #-48]!
  424c3c:	str	x21, [sp, #16]
  424c40:	stp	x20, x19, [sp, #32]
  424c44:	mov	x29, sp
  424c48:	cbz	x0, 424c88 <ferror@plt+0x20c08>
  424c4c:	ldrb	w8, [x0, #16]
  424c50:	mov	x19, x0
  424c54:	tbnz	w8, #0, 424ca8 <ferror@plt+0x20c28>
  424c58:	ldp	x21, x20, [x19]
  424c5c:	bl	40fd30 <ferror@plt+0xbcb0>
  424c60:	ldrb	w8, [x19, #16]
  424c64:	sub	x9, x21, x20
  424c68:	add	x9, x9, x0
  424c6c:	str	x9, [x19]
  424c70:	orr	w8, w8, #0x1
  424c74:	strb	w8, [x19, #16]
  424c78:	ldp	x20, x19, [sp, #32]
  424c7c:	ldr	x21, [sp, #16]
  424c80:	ldp	x29, x30, [sp], #48
  424c84:	ret
  424c88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424c8c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424c90:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424c94:	add	x0, x0, #0xb6
  424c98:	add	x1, x1, #0x172
  424c9c:	add	x2, x2, #0x10e
  424ca0:	bl	413114 <ferror@plt+0xf094>
  424ca4:	b	424c78 <ferror@plt+0x20bf8>
  424ca8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424cac:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424cb0:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424cb4:	add	x0, x0, #0xb6
  424cb8:	add	x1, x1, #0x172
  424cbc:	add	x2, x2, #0x192
  424cc0:	bl	413114 <ferror@plt+0xf094>
  424cc4:	b	424c78 <ferror@plt+0x20bf8>
  424cc8:	stp	x29, x30, [sp, #-32]!
  424ccc:	stp	x20, x19, [sp, #16]
  424cd0:	mov	x29, sp
  424cd4:	cbz	x0, 424d48 <ferror@plt+0x20cc8>
  424cd8:	ldrb	w8, [x0, #16]
  424cdc:	mov	x19, x1
  424ce0:	mov	x20, x0
  424ce4:	tbz	w8, #0, 424cf0 <ferror@plt+0x20c70>
  424ce8:	bl	40fd30 <ferror@plt+0xbcb0>
  424cec:	str	x0, [x20, #8]
  424cf0:	ldp	x9, x8, [x20]
  424cf4:	sub	x8, x8, x9
  424cf8:	mov	x9, #0x848000000000        	// #145685290680320
  424cfc:	movk	x9, #0x412e, lsl #48
  424d00:	scvtf	d0, x8
  424d04:	fmov	d1, x9
  424d08:	fdiv	d0, d0, d1
  424d0c:	cbz	x19, 424d3c <ferror@plt+0x20cbc>
  424d10:	mov	x9, #0x34db                	// #13531
  424d14:	movk	x9, #0xd7b6, lsl #16
  424d18:	movk	x9, #0xde82, lsl #32
  424d1c:	movk	x9, #0x431b, lsl #48
  424d20:	smulh	x9, x8, x9
  424d24:	asr	x10, x9, #18
  424d28:	add	x9, x10, x9, lsr #63
  424d2c:	mov	w10, #0x4240                	// #16960
  424d30:	movk	w10, #0xf, lsl #16
  424d34:	msub	x8, x9, x10, x8
  424d38:	str	x8, [x19]
  424d3c:	ldp	x20, x19, [sp, #16]
  424d40:	ldp	x29, x30, [sp], #32
  424d44:	ret
  424d48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424d4c:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424d50:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424d54:	add	x0, x0, #0xb6
  424d58:	add	x1, x1, #0x1a9
  424d5c:	add	x2, x2, #0x10e
  424d60:	bl	413114 <ferror@plt+0xf094>
  424d64:	fmov	d0, xzr
  424d68:	b	424d3c <ferror@plt+0x20cbc>
  424d6c:	sub	sp, sp, #0x40
  424d70:	mov	x8, #0x34db                	// #13531
  424d74:	movk	x8, #0xd7b6, lsl #16
  424d78:	movk	x8, #0xde82, lsl #32
  424d7c:	movk	x8, #0x431b, lsl #48
  424d80:	mov	w9, #0x4240                	// #16960
  424d84:	umulh	x8, x0, x8
  424d88:	movk	w9, #0xf, lsl #16
  424d8c:	lsr	x8, x8, #18
  424d90:	mov	w10, #0x3e8                 	// #1000
  424d94:	msub	x9, x8, x9, x0
  424d98:	mul	x9, x9, x10
  424d9c:	add	x0, sp, #0x10
  424da0:	mov	x1, sp
  424da4:	stp	x29, x30, [sp, #32]
  424da8:	str	x19, [sp, #48]
  424dac:	add	x29, sp, #0x20
  424db0:	stp	x8, x9, [sp, #16]
  424db4:	bl	403cf0 <nanosleep@plt>
  424db8:	cmn	w0, #0x1
  424dbc:	b.ne	424df0 <ferror@plt+0x20d70>  // b.any
  424dc0:	bl	403f80 <__errno_location@plt>
  424dc4:	mov	x19, x0
  424dc8:	ldr	w8, [x19]
  424dcc:	cmp	w8, #0x4
  424dd0:	b.ne	424df0 <ferror@plt+0x20d70>  // b.any
  424dd4:	ldr	q0, [sp]
  424dd8:	add	x0, sp, #0x10
  424ddc:	mov	x1, sp
  424de0:	str	q0, [sp, #16]
  424de4:	bl	403cf0 <nanosleep@plt>
  424de8:	cmn	w0, #0x1
  424dec:	b.eq	424dc8 <ferror@plt+0x20d48>  // b.none
  424df0:	ldr	x19, [sp, #48]
  424df4:	ldp	x29, x30, [sp, #32]
  424df8:	add	sp, sp, #0x40
  424dfc:	ret
  424e00:	stp	x29, x30, [sp, #-16]!
  424e04:	ldr	x8, [x0, #8]
  424e08:	mov	w9, #0x4240                	// #16960
  424e0c:	movk	w9, #0xf, lsl #16
  424e10:	mov	x29, sp
  424e14:	cmp	x8, x9
  424e18:	b.cs	424e5c <ferror@plt+0x20ddc>  // b.hs, b.nlast
  424e1c:	sdiv	x10, x1, x9
  424e20:	msub	x11, x10, x9, x1
  424e24:	add	x8, x8, x11
  424e28:	str	x8, [x0, #8]
  424e2c:	tbnz	x1, #63, 424e80 <ferror@plt+0x20e00>
  424e30:	ldr	x11, [x0]
  424e34:	sub	x12, x9, #0x1
  424e38:	cmp	x8, x12
  424e3c:	add	x9, x11, x10
  424e40:	str	x9, [x0]
  424e44:	b.le	424eac <ferror@plt+0x20e2c>
  424e48:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  424e4c:	movk	x10, #0xfff0, lsl #16
  424e50:	add	x9, x9, #0x1
  424e54:	add	x8, x8, x10
  424e58:	b	424ebc <ferror@plt+0x20e3c>
  424e5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  424e60:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  424e64:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  424e68:	add	x0, x0, #0xb6
  424e6c:	add	x1, x1, #0x1d5
  424e70:	add	x2, x2, #0x1fc
  424e74:	bl	413114 <ferror@plt+0xf094>
  424e78:	ldp	x29, x30, [sp], #16
  424e7c:	ret
  424e80:	mov	x10, #0xcb25                	// #52005
  424e84:	movk	x10, #0x2849, lsl #16
  424e88:	movk	x10, #0x217d, lsl #32
  424e8c:	movk	x10, #0xbce4, lsl #48
  424e90:	ldr	x11, [x0]
  424e94:	smulh	x10, x1, x10
  424e98:	asr	x12, x10, #18
  424e9c:	add	x10, x12, x10, lsr #63
  424ea0:	sub	x10, x11, x10
  424ea4:	str	x10, [x0]
  424ea8:	tbnz	x8, #63, 424eb4 <ferror@plt+0x20e34>
  424eac:	ldp	x29, x30, [sp], #16
  424eb0:	ret
  424eb4:	add	x8, x8, x9
  424eb8:	sub	x9, x10, #0x1
  424ebc:	stp	x9, x8, [x0]
  424ec0:	ldp	x29, x30, [sp], #16
  424ec4:	ret
  424ec8:	sub	sp, sp, #0x80
  424ecc:	stp	x29, x30, [sp, #64]
  424ed0:	add	x29, sp, #0x40
  424ed4:	movi	v0.2d, #0x0
  424ed8:	str	x23, [sp, #80]
  424edc:	stp	x22, x21, [sp, #96]
  424ee0:	stp	x20, x19, [sp, #112]
  424ee4:	str	x0, [x29, #24]
  424ee8:	str	xzr, [sp, #48]
  424eec:	stp	q0, q0, [sp, #16]
  424ef0:	str	q0, [sp]
  424ef4:	cbz	x0, 4252c0 <ferror@plt+0x21240>
  424ef8:	mov	x19, x1
  424efc:	cbz	x1, 4252dc <ferror@plt+0x2125c>
  424f00:	ldr	x0, [x29, #24]
  424f04:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  424f08:	ldr	x21, [x8, #3864]
  424f0c:	ldrb	w8, [x0]
  424f10:	ldrh	w9, [x21, x8, lsl #1]
  424f14:	tbz	w9, #8, 424f30 <ferror@plt+0x20eb0>
  424f18:	add	x10, x0, #0x1
  424f1c:	str	x10, [x29, #24]
  424f20:	ldrb	w8, [x10], #1
  424f24:	ldrh	w9, [x21, x8, lsl #1]
  424f28:	tbnz	w9, #8, 424f1c <ferror@plt+0x20e9c>
  424f2c:	sub	x0, x10, #0x1
  424f30:	cbz	w8, 425050 <ferror@plt+0x20fd0>
  424f34:	tbnz	w9, #3, 424f48 <ferror@plt+0x20ec8>
  424f38:	cmp	w8, #0x2d
  424f3c:	b.eq	424f48 <ferror@plt+0x20ec8>  // b.none
  424f40:	cmp	w8, #0x2b
  424f44:	b.ne	425050 <ferror@plt+0x20fd0>  // b.any
  424f48:	add	x1, x29, #0x18
  424f4c:	mov	w2, #0xa                   	// #10
  424f50:	bl	403580 <strtoul@plt>
  424f54:	ldr	x8, [x29, #24]
  424f58:	ldrb	w9, [x8]
  424f5c:	cmp	w9, #0x2d
  424f60:	b.ne	424fb4 <ferror@plt+0x20f34>  // b.any
  424f64:	sub	w9, w0, #0x76c
  424f68:	add	x0, x8, #0x1
  424f6c:	add	x1, x29, #0x18
  424f70:	mov	w2, #0xa                   	// #10
  424f74:	str	w9, [sp, #20]
  424f78:	str	x0, [x29, #24]
  424f7c:	bl	403580 <strtoul@plt>
  424f80:	ldr	x8, [x29, #24]
  424f84:	sub	w9, w0, #0x1
  424f88:	str	w9, [sp, #16]
  424f8c:	add	x0, x8, #0x1
  424f90:	str	x0, [x29, #24]
  424f94:	ldrb	w8, [x8]
  424f98:	cmp	w8, #0x2d
  424f9c:	b.ne	425050 <ferror@plt+0x20fd0>  // b.any
  424fa0:	add	x1, x29, #0x18
  424fa4:	mov	w2, #0xa                   	// #10
  424fa8:	bl	403580 <strtoul@plt>
  424fac:	str	w0, [sp, #12]
  424fb0:	b	425028 <ferror@plt+0x20fa8>
  424fb4:	mov	x8, #0xd70b                	// #55051
  424fb8:	mov	x9, #0x594b                	// #22859
  424fbc:	movk	x8, #0x70a3, lsl #16
  424fc0:	movk	x9, #0x3886, lsl #16
  424fc4:	movk	x8, #0xa3d, lsl #32
  424fc8:	movk	x9, #0xc5d6, lsl #32
  424fcc:	movk	x8, #0xa3d7, lsl #48
  424fd0:	movk	x9, #0x346d, lsl #48
  424fd4:	smulh	x10, x0, x8
  424fd8:	smulh	x9, x0, x9
  424fdc:	add	x10, x10, x0
  424fe0:	asr	x11, x9, #11
  424fe4:	add	x9, x11, x9, lsr #63
  424fe8:	lsr	x11, x10, #63
  424fec:	lsr	x10, x10, #6
  424ff0:	add	w10, w10, w11
  424ff4:	mov	w11, #0x64                  	// #100
  424ff8:	msub	w10, w10, w11, w0
  424ffc:	mov	w11, #0x2710                	// #10000
  425000:	msub	x11, x9, x11, x0
  425004:	smulh	x8, x11, x8
  425008:	add	x8, x8, x11
  42500c:	lsr	x11, x8, #63
  425010:	lsr	x8, x8, #6
  425014:	add	w8, w8, w11
  425018:	sub	w9, w9, #0x76c
  42501c:	sub	w8, w8, #0x1
  425020:	stp	w10, w8, [sp, #12]
  425024:	str	w9, [sp, #20]
  425028:	ldr	x8, [x29, #24]
  42502c:	ldrb	w9, [x8]
  425030:	cbz	w9, 42506c <ferror@plt+0x20fec>
  425034:	cmp	w9, #0x54
  425038:	b.ne	425050 <ferror@plt+0x20fd0>  // b.any
  42503c:	add	x0, x8, #0x1
  425040:	str	x0, [x29, #24]
  425044:	ldrb	w8, [x8, #1]
  425048:	ldrh	w8, [x21, x8, lsl #1]
  42504c:	tbnz	w8, #3, 425074 <ferror@plt+0x20ff4>
  425050:	mov	w0, wzr
  425054:	ldp	x20, x19, [sp, #112]
  425058:	ldp	x22, x21, [sp, #96]
  42505c:	ldr	x23, [sp, #80]
  425060:	ldp	x29, x30, [sp, #64]
  425064:	add	sp, sp, #0x80
  425068:	ret
  42506c:	mov	w0, #0x1                   	// #1
  425070:	b	425054 <ferror@plt+0x20fd4>
  425074:	add	x1, x29, #0x18
  425078:	mov	w2, #0xa                   	// #10
  42507c:	bl	403580 <strtoul@plt>
  425080:	ldr	x8, [x29, #24]
  425084:	ldrb	w9, [x8]
  425088:	cmp	w9, #0x3a
  42508c:	b.ne	4250d8 <ferror@plt+0x21058>  // b.any
  425090:	str	w0, [sp, #8]
  425094:	add	x0, x8, #0x1
  425098:	add	x1, x29, #0x18
  42509c:	mov	w2, #0xa                   	// #10
  4250a0:	str	x0, [x29, #24]
  4250a4:	bl	403580 <strtoul@plt>
  4250a8:	ldr	x8, [x29, #24]
  4250ac:	str	w0, [sp, #4]
  4250b0:	add	x0, x8, #0x1
  4250b4:	str	x0, [x29, #24]
  4250b8:	ldrb	w8, [x8]
  4250bc:	cmp	w8, #0x3a
  4250c0:	b.ne	425050 <ferror@plt+0x20fd0>  // b.any
  4250c4:	add	x1, x29, #0x18
  4250c8:	mov	w2, #0xa                   	// #10
  4250cc:	bl	403580 <strtoul@plt>
  4250d0:	str	w0, [sp]
  4250d4:	b	425144 <ferror@plt+0x210c4>
  4250d8:	mov	x8, #0xd70b                	// #55051
  4250dc:	mov	x9, #0x594b                	// #22859
  4250e0:	movk	x8, #0x70a3, lsl #16
  4250e4:	movk	x9, #0x3886, lsl #16
  4250e8:	movk	x8, #0xa3d, lsl #32
  4250ec:	movk	x9, #0xc5d6, lsl #32
  4250f0:	movk	x8, #0xa3d7, lsl #48
  4250f4:	movk	x9, #0x346d, lsl #48
  4250f8:	smulh	x10, x0, x8
  4250fc:	smulh	x9, x0, x9
  425100:	add	x10, x10, x0
  425104:	asr	x11, x9, #11
  425108:	add	x9, x11, x9, lsr #63
  42510c:	lsr	x11, x10, #63
  425110:	lsr	x10, x10, #6
  425114:	add	w10, w10, w11
  425118:	mov	w11, #0x64                  	// #100
  42511c:	msub	w10, w10, w11, w0
  425120:	mov	w11, #0x2710                	// #10000
  425124:	msub	x11, x9, x11, x0
  425128:	smulh	x8, x11, x8
  42512c:	add	x8, x8, x11
  425130:	lsr	x11, x8, #63
  425134:	lsr	x8, x8, #6
  425138:	add	w8, w8, w11
  42513c:	stp	w10, w8, [sp]
  425140:	str	w9, [sp, #8]
  425144:	str	xzr, [x19, #8]
  425148:	ldr	x8, [x29, #24]
  42514c:	ldrb	w8, [x8]
  425150:	orr	w8, w8, #0x2
  425154:	cmp	w8, #0x2e
  425158:	b.ne	4251b8 <ferror@plt+0x21138>  // b.any
  42515c:	ldr	x8, [x29, #24]
  425160:	add	x9, x8, #0x1
  425164:	str	x9, [x29, #24]
  425168:	ldrb	w10, [x8, #1]
  42516c:	ldrh	w8, [x21, x10, lsl #1]
  425170:	tbz	w8, #3, 4251b8 <ferror@plt+0x21138>
  425174:	mov	w8, #0x86a0                	// #34464
  425178:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  42517c:	movk	w8, #0x1, lsl #16
  425180:	movk	x9, #0x6667
  425184:	ldr	x11, [x19, #8]
  425188:	sub	x10, x10, #0x30
  42518c:	madd	x10, x10, x8, x11
  425190:	str	x10, [x19, #8]
  425194:	ldr	x10, [x29, #24]
  425198:	smulh	x8, x8, x9
  42519c:	asr	x12, x8, #2
  4251a0:	add	x8, x12, x8, lsr #63
  4251a4:	add	x11, x10, #0x1
  4251a8:	str	x11, [x29, #24]
  4251ac:	ldrb	w10, [x10, #1]
  4251b0:	ldrh	w11, [x21, x10, lsl #1]
  4251b4:	tbnz	w11, #3, 425184 <ferror@plt+0x21104>
  4251b8:	ldr	x8, [x29, #24]
  4251bc:	ldrb	w22, [x8]
  4251c0:	cmp	w22, #0x2b
  4251c4:	b.eq	4251ec <ferror@plt+0x2116c>  // b.none
  4251c8:	cmp	w22, #0x2d
  4251cc:	b.eq	4251ec <ferror@plt+0x2116c>  // b.none
  4251d0:	cmp	w22, #0x5a
  4251d4:	b.ne	42522c <ferror@plt+0x211ac>  // b.any
  4251d8:	add	x8, x8, #0x1
  4251dc:	mov	x0, sp
  4251e0:	str	x8, [x29, #24]
  4251e4:	bl	425300 <ferror@plt+0x21280>
  4251e8:	b	42528c <ferror@plt+0x2120c>
  4251ec:	add	x0, x8, #0x1
  4251f0:	add	x1, x29, #0x18
  4251f4:	mov	w2, #0xa                   	// #10
  4251f8:	bl	403580 <strtoul@plt>
  4251fc:	ldr	x8, [x29, #24]
  425200:	mov	x20, x0
  425204:	ldrb	w9, [x8]
  425208:	cmp	w9, #0x3a
  42520c:	b.ne	425240 <ferror@plt+0x211c0>  // b.any
  425210:	add	x0, x8, #0x1
  425214:	add	x1, x29, #0x18
  425218:	mov	w2, #0xa                   	// #10
  42521c:	mov	w23, #0x3c                  	// #60
  425220:	bl	403580 <strtoul@plt>
  425224:	madd	x20, x20, x23, x0
  425228:	b	425270 <ferror@plt+0x211f0>
  42522c:	mov	w8, #0xffffffff            	// #-1
  425230:	mov	x0, sp
  425234:	str	w8, [sp, #32]
  425238:	bl	403b00 <mktime@plt>
  42523c:	b	42528c <ferror@plt+0x2120c>
  425240:	mov	x8, #0xd70b                	// #55051
  425244:	movk	x8, #0x70a3, lsl #16
  425248:	movk	x8, #0xa3d, lsl #32
  42524c:	movk	x8, #0xa3d7, lsl #48
  425250:	smulh	x8, x20, x8
  425254:	add	x8, x8, x20
  425258:	asr	x10, x8, #6
  42525c:	add	x8, x10, x8, lsr #63
  425260:	mov	w10, #0x64                  	// #100
  425264:	mov	w9, #0x3c                  	// #60
  425268:	msub	x10, x8, x10, x20
  42526c:	madd	x20, x8, x9, x10
  425270:	mov	x0, sp
  425274:	bl	425300 <ferror@plt+0x21280>
  425278:	mov	w8, #0x3c                  	// #60
  42527c:	mul	x8, x20, x8
  425280:	cmp	w22, #0x2b
  425284:	cneg	x8, x8, eq  // eq = none
  425288:	add	x0, x8, x0
  42528c:	str	x0, [x19]
  425290:	ldr	x9, [x29, #24]
  425294:	ldrb	w8, [x9]
  425298:	ldrh	w10, [x21, x8, lsl #1]
  42529c:	tbz	w10, #8, 4252b4 <ferror@plt+0x21234>
  4252a0:	add	x9, x9, #0x1
  4252a4:	str	x9, [x29, #24]
  4252a8:	ldrb	w8, [x9], #1
  4252ac:	ldrh	w10, [x21, x8, lsl #1]
  4252b0:	tbnz	w10, #8, 4252a4 <ferror@plt+0x21224>
  4252b4:	cmp	w8, #0x0
  4252b8:	cset	w0, eq  // eq = none
  4252bc:	b	425054 <ferror@plt+0x20fd4>
  4252c0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4252c4:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  4252c8:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  4252cc:	add	x0, x0, #0xb6
  4252d0:	add	x1, x1, #0x233
  4252d4:	add	x2, x2, #0x26f
  4252d8:	b	4252f4 <ferror@plt+0x21274>
  4252dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4252e0:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  4252e4:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  4252e8:	add	x0, x0, #0xb6
  4252ec:	add	x1, x1, #0x233
  4252f0:	add	x2, x2, #0x280
  4252f4:	bl	413114 <ferror@plt+0xf094>
  4252f8:	mov	w0, wzr
  4252fc:	b	425054 <ferror@plt+0x20fd4>
  425300:	stp	x29, x30, [sp, #-16]!
  425304:	mov	x29, sp
  425308:	bl	403fe0 <timegm@plt>
  42530c:	ldp	x29, x30, [sp], #16
  425310:	ret
  425314:	sub	sp, sp, #0x60
  425318:	stp	x29, x30, [sp, #64]
  42531c:	ldr	x8, [x0, #8]
  425320:	mov	w9, #0x4240                	// #16960
  425324:	movk	w9, #0xf, lsl #16
  425328:	str	x19, [sp, #80]
  42532c:	cmp	x8, x9
  425330:	add	x29, sp, #0x40
  425334:	b.cs	42537c <ferror@plt+0x212fc>  // b.hs, b.nlast
  425338:	ldr	x8, [x0]
  42533c:	mov	x19, x0
  425340:	add	x0, x29, #0x18
  425344:	add	x1, sp, #0x8
  425348:	str	x8, [x29, #24]
  42534c:	bl	403990 <gmtime_r@plt>
  425350:	ldp	w9, w8, [x0, #16]
  425354:	ldr	x7, [x19, #8]
  425358:	ldp	w4, w3, [x0, #8]
  42535c:	ldp	w6, w5, [x0]
  425360:	add	w1, w8, #0x76c
  425364:	add	w2, w9, #0x1
  425368:	cbz	x7, 4253a0 <ferror@plt+0x21320>
  42536c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  425370:	add	x0, x0, #0x2b7
  425374:	bl	41d06c <ferror@plt+0x18fec>
  425378:	b	4253ac <ferror@plt+0x2132c>
  42537c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  425380:	adrp	x1, 440000 <ferror@plt+0x3bf80>
  425384:	adrp	x2, 440000 <ferror@plt+0x3bf80>
  425388:	add	x0, x0, #0xb6
  42538c:	add	x1, x1, #0x28e
  425390:	add	x2, x2, #0x1fc
  425394:	bl	413114 <ferror@plt+0xf094>
  425398:	mov	x0, xzr
  42539c:	b	4253ac <ferror@plt+0x2132c>
  4253a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4253a4:	add	x0, x0, #0x2db
  4253a8:	bl	41d06c <ferror@plt+0x18fec>
  4253ac:	ldr	x19, [sp, #80]
  4253b0:	ldp	x29, x30, [sp, #64]
  4253b4:	add	sp, sp, #0x60
  4253b8:	ret
  4253bc:	lsr	w8, w0, #8
  4253c0:	cmp	w8, #0x2fa
  4253c4:	b.hi	4253d4 <ferror@plt+0x21354>  // b.pmore
  4253c8:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4253cc:	add	x9, x9, #0x2fc
  4253d0:	b	4253f0 <ferror@plt+0x21370>
  4253d4:	sub	w8, w0, #0xe0, lsl #12
  4253d8:	lsr	w9, w8, #16
  4253dc:	cmp	w9, #0x2
  4253e0:	b.hi	425428 <ferror@plt+0x213a8>  // b.pmore
  4253e4:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4253e8:	lsr	w8, w8, #8
  4253ec:	add	x9, x9, #0x3f2
  4253f0:	ldrsh	w8, [x9, w8, uxtw #1]
  4253f4:	mov	w9, #0x2710                	// #10000
  4253f8:	cmp	w8, w9
  4253fc:	b.lt	42540c <ferror@plt+0x2138c>  // b.tstop
  425400:	mov	w9, #0xffffd8f0            	// #-10000
  425404:	add	w8, w8, w9
  425408:	b	42542c <ferror@plt+0x213ac>
  42540c:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425410:	sxtw	x8, w8
  425414:	add	x10, x10, #0x8f2
  425418:	and	w9, w0, #0xff
  42541c:	add	x8, x10, x8, lsl #8
  425420:	ldrb	w8, [x8, w9, uxtw]
  425424:	b	42542c <ferror@plt+0x213ac>
  425428:	mov	w8, #0x2                   	// #2
  42542c:	mov	w9, #0x1                   	// #1
  425430:	lsl	w8, w9, w8
  425434:	mov	w9, #0xe3e0                	// #58336
  425438:	tst	w8, w9
  42543c:	cset	w0, ne  // ne = any
  425440:	ret
  425444:	lsr	w8, w0, #8
  425448:	cmp	w8, #0x2fa
  42544c:	b.hi	42545c <ferror@plt+0x213dc>  // b.pmore
  425450:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425454:	add	x9, x9, #0x2fc
  425458:	b	425478 <ferror@plt+0x213f8>
  42545c:	sub	w8, w0, #0xe0, lsl #12
  425460:	lsr	w9, w8, #16
  425464:	cmp	w9, #0x2
  425468:	b.hi	4254b0 <ferror@plt+0x21430>  // b.pmore
  42546c:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425470:	lsr	w8, w8, #8
  425474:	add	x9, x9, #0x3f2
  425478:	ldrsh	w8, [x9, w8, uxtw #1]
  42547c:	mov	w9, #0x2710                	// #10000
  425480:	cmp	w8, w9
  425484:	b.lt	425494 <ferror@plt+0x21414>  // b.tstop
  425488:	mov	w9, #0xffffd8f0            	// #-10000
  42548c:	add	w8, w8, w9
  425490:	b	4254b4 <ferror@plt+0x21434>
  425494:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425498:	sxtw	x8, w8
  42549c:	add	x10, x10, #0x8f2
  4254a0:	and	w9, w0, #0xff
  4254a4:	add	x8, x10, x8, lsl #8
  4254a8:	ldrb	w8, [x8, w9, uxtw]
  4254ac:	b	4254b4 <ferror@plt+0x21434>
  4254b0:	mov	w8, #0x2                   	// #2
  4254b4:	mov	w9, #0x1                   	// #1
  4254b8:	lsl	w8, w9, w8
  4254bc:	tst	w8, #0x3e0
  4254c0:	cset	w0, ne  // ne = any
  4254c4:	ret
  4254c8:	lsr	w8, w0, #8
  4254cc:	cmp	w8, #0x2fa
  4254d0:	b.hi	4254e0 <ferror@plt+0x21460>  // b.pmore
  4254d4:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4254d8:	add	x9, x9, #0x2fc
  4254dc:	b	4254fc <ferror@plt+0x2147c>
  4254e0:	sub	w8, w0, #0xe0, lsl #12
  4254e4:	lsr	w9, w8, #16
  4254e8:	cmp	w9, #0x2
  4254ec:	b.hi	425534 <ferror@plt+0x214b4>  // b.pmore
  4254f0:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4254f4:	lsr	w8, w8, #8
  4254f8:	add	x9, x9, #0x3f2
  4254fc:	ldrsh	w8, [x9, w8, uxtw #1]
  425500:	mov	w9, #0x2710                	// #10000
  425504:	cmp	w8, w9
  425508:	b.lt	425518 <ferror@plt+0x21498>  // b.tstop
  42550c:	mov	w9, #0xffffd8f0            	// #-10000
  425510:	add	w8, w8, w9
  425514:	b	425538 <ferror@plt+0x214b8>
  425518:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  42551c:	sxtw	x8, w8
  425520:	add	x10, x10, #0x8f2
  425524:	and	w9, w0, #0xff
  425528:	add	x8, x10, x8, lsl #8
  42552c:	ldrb	w8, [x8, w9, uxtw]
  425530:	b	425538 <ferror@plt+0x214b8>
  425534:	mov	w8, #0x2                   	// #2
  425538:	cmp	w8, #0x0
  42553c:	cset	w0, eq  // eq = none
  425540:	ret
  425544:	lsr	w8, w0, #8
  425548:	cmp	w8, #0x2fa
  42554c:	b.hi	42555c <ferror@plt+0x214dc>  // b.pmore
  425550:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425554:	add	x9, x9, #0x2fc
  425558:	b	425578 <ferror@plt+0x214f8>
  42555c:	sub	w8, w0, #0xe0, lsl #12
  425560:	lsr	w9, w8, #16
  425564:	cmp	w9, #0x2
  425568:	b.hi	4255b0 <ferror@plt+0x21530>  // b.pmore
  42556c:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425570:	lsr	w8, w8, #8
  425574:	add	x9, x9, #0x3f2
  425578:	ldrsh	w8, [x9, w8, uxtw #1]
  42557c:	mov	w9, #0x2710                	// #10000
  425580:	cmp	w8, w9
  425584:	b.lt	425594 <ferror@plt+0x21514>  // b.tstop
  425588:	mov	w9, #0xffffd8f0            	// #-10000
  42558c:	add	w8, w8, w9
  425590:	b	4255b4 <ferror@plt+0x21534>
  425594:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425598:	sxtw	x8, w8
  42559c:	add	x10, x10, #0x8f2
  4255a0:	and	w9, w0, #0xff
  4255a4:	add	x8, x10, x8, lsl #8
  4255a8:	ldrb	w8, [x8, w9, uxtw]
  4255ac:	b	4255b4 <ferror@plt+0x21534>
  4255b0:	mov	w8, #0x2                   	// #2
  4255b4:	cmp	w8, #0xd
  4255b8:	cset	w0, eq  // eq = none
  4255bc:	ret
  4255c0:	lsr	w8, w0, #8
  4255c4:	cmp	w8, #0x2fa
  4255c8:	b.hi	4255d8 <ferror@plt+0x21558>  // b.pmore
  4255cc:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4255d0:	add	x9, x9, #0x2fc
  4255d4:	b	4255f4 <ferror@plt+0x21574>
  4255d8:	sub	w8, w0, #0xe0, lsl #12
  4255dc:	lsr	w9, w8, #16
  4255e0:	cmp	w9, #0x2
  4255e4:	b.hi	42562c <ferror@plt+0x215ac>  // b.pmore
  4255e8:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4255ec:	lsr	w8, w8, #8
  4255f0:	add	x9, x9, #0x3f2
  4255f4:	ldrsh	w8, [x9, w8, uxtw #1]
  4255f8:	mov	w9, #0x2710                	// #10000
  4255fc:	cmp	w8, w9
  425600:	b.lt	425610 <ferror@plt+0x21590>  // b.tstop
  425604:	mov	w9, #0xffffd8f0            	// #-10000
  425608:	add	w8, w8, w9
  42560c:	b	425630 <ferror@plt+0x215b0>
  425610:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425614:	sxtw	x8, w8
  425618:	add	x10, x10, #0x8f2
  42561c:	and	w9, w0, #0xff
  425620:	add	x8, x10, x8, lsl #8
  425624:	ldrb	w8, [x8, w9, uxtw]
  425628:	b	425630 <ferror@plt+0x215b0>
  42562c:	mov	w8, #0x2                   	// #2
  425630:	mov	w9, #0x1                   	// #1
  425634:	lsl	w8, w9, w8
  425638:	mov	w9, #0x17                  	// #23
  42563c:	movk	w9, #0x2000, lsl #16
  425640:	tst	w8, w9
  425644:	cset	w0, eq  // eq = none
  425648:	ret
  42564c:	lsr	w8, w0, #8
  425650:	cmp	w8, #0x2fa
  425654:	b.hi	425664 <ferror@plt+0x215e4>  // b.pmore
  425658:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  42565c:	add	x9, x9, #0x2fc
  425660:	b	425680 <ferror@plt+0x21600>
  425664:	sub	w8, w0, #0xe0, lsl #12
  425668:	lsr	w9, w8, #16
  42566c:	cmp	w9, #0x2
  425670:	b.hi	4256b8 <ferror@plt+0x21638>  // b.pmore
  425674:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425678:	lsr	w8, w8, #8
  42567c:	add	x9, x9, #0x3f2
  425680:	ldrsh	w8, [x9, w8, uxtw #1]
  425684:	mov	w9, #0x2710                	// #10000
  425688:	cmp	w8, w9
  42568c:	b.lt	42569c <ferror@plt+0x2161c>  // b.tstop
  425690:	mov	w9, #0xffffd8f0            	// #-10000
  425694:	add	w8, w8, w9
  425698:	b	4256bc <ferror@plt+0x2163c>
  42569c:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  4256a0:	sxtw	x8, w8
  4256a4:	add	x10, x10, #0x8f2
  4256a8:	and	w9, w0, #0xff
  4256ac:	add	x8, x10, x8, lsl #8
  4256b0:	ldrb	w8, [x8, w9, uxtw]
  4256b4:	b	4256bc <ferror@plt+0x2163c>
  4256b8:	mov	w8, #0x2                   	// #2
  4256bc:	cmp	w8, #0x5
  4256c0:	cset	w0, eq  // eq = none
  4256c4:	ret
  4256c8:	lsr	w8, w0, #8
  4256cc:	cmp	w8, #0x2fa
  4256d0:	b.hi	4256e0 <ferror@plt+0x21660>  // b.pmore
  4256d4:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4256d8:	add	x9, x9, #0x2fc
  4256dc:	b	4256fc <ferror@plt+0x2167c>
  4256e0:	sub	w8, w0, #0xe0, lsl #12
  4256e4:	lsr	w9, w8, #16
  4256e8:	cmp	w9, #0x2
  4256ec:	b.hi	425734 <ferror@plt+0x216b4>  // b.pmore
  4256f0:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4256f4:	lsr	w8, w8, #8
  4256f8:	add	x9, x9, #0x3f2
  4256fc:	ldrsh	w8, [x9, w8, uxtw #1]
  425700:	mov	w9, #0x2710                	// #10000
  425704:	cmp	w8, w9
  425708:	b.lt	425718 <ferror@plt+0x21698>  // b.tstop
  42570c:	mov	w9, #0xffffd8f0            	// #-10000
  425710:	add	w8, w8, w9
  425714:	b	425738 <ferror@plt+0x216b8>
  425718:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  42571c:	sxtw	x8, w8
  425720:	add	x10, x10, #0x8f2
  425724:	and	w9, w0, #0xff
  425728:	add	x8, x10, x8, lsl #8
  42572c:	ldrb	w8, [x8, w9, uxtw]
  425730:	b	425738 <ferror@plt+0x216b8>
  425734:	mov	w8, #0x2                   	// #2
  425738:	mov	w9, #0x1                   	// #1
  42573c:	lsl	w8, w9, w8
  425740:	mov	w9, #0x17                  	// #23
  425744:	tst	w8, w9
  425748:	cset	w0, eq  // eq = none
  42574c:	ret
  425750:	lsr	w8, w0, #8
  425754:	cmp	w8, #0x2fa
  425758:	b.hi	425768 <ferror@plt+0x216e8>  // b.pmore
  42575c:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425760:	add	x9, x9, #0x2fc
  425764:	b	425784 <ferror@plt+0x21704>
  425768:	sub	w8, w0, #0xe0, lsl #12
  42576c:	lsr	w9, w8, #16
  425770:	cmp	w9, #0x2
  425774:	b.hi	4257bc <ferror@plt+0x2173c>  // b.pmore
  425778:	adrp	x9, 447000 <ferror@plt+0x42f80>
  42577c:	lsr	w8, w8, #8
  425780:	add	x9, x9, #0x3f2
  425784:	ldrsh	w8, [x9, w8, uxtw #1]
  425788:	mov	w9, #0x2710                	// #10000
  42578c:	cmp	w8, w9
  425790:	b.lt	4257a0 <ferror@plt+0x21720>  // b.tstop
  425794:	mov	w9, #0xffffd8f0            	// #-10000
  425798:	add	w8, w8, w9
  42579c:	b	4257c0 <ferror@plt+0x21740>
  4257a0:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  4257a4:	sxtw	x8, w8
  4257a8:	add	x10, x10, #0x8f2
  4257ac:	and	w9, w0, #0xff
  4257b0:	add	x8, x10, x8, lsl #8
  4257b4:	ldrb	w8, [x8, w9, uxtw]
  4257b8:	b	4257c0 <ferror@plt+0x21740>
  4257bc:	mov	w8, #0x2                   	// #2
  4257c0:	mov	w9, #0x1                   	// #1
  4257c4:	lsl	w8, w9, w8
  4257c8:	tst	w8, #0x7ff0000
  4257cc:	cset	w0, ne  // ne = any
  4257d0:	ret
  4257d4:	sub	w8, w0, #0x9
  4257d8:	cmp	w8, #0x5
  4257dc:	b.cs	4257ec <ferror@plt+0x2176c>  // b.hs, b.nlast
  4257e0:	mov	w9, #0x1b                  	// #27
  4257e4:	lsr	w8, w9, w8
  4257e8:	tbnz	w8, #0, 425858 <ferror@plt+0x217d8>
  4257ec:	lsr	w8, w0, #8
  4257f0:	cmp	w8, #0x2fa
  4257f4:	b.hi	425804 <ferror@plt+0x21784>  // b.pmore
  4257f8:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4257fc:	add	x9, x9, #0x2fc
  425800:	b	425820 <ferror@plt+0x217a0>
  425804:	sub	w8, w0, #0xe0, lsl #12
  425808:	lsr	w9, w8, #16
  42580c:	cmp	w9, #0x2
  425810:	b.hi	425860 <ferror@plt+0x217e0>  // b.pmore
  425814:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425818:	lsr	w8, w8, #8
  42581c:	add	x9, x9, #0x3f2
  425820:	ldrsh	w8, [x9, w8, uxtw #1]
  425824:	mov	w9, #0x2710                	// #10000
  425828:	cmp	w8, w9
  42582c:	b.lt	42583c <ferror@plt+0x217bc>  // b.tstop
  425830:	mov	w9, #0xffffd8f0            	// #-10000
  425834:	add	w8, w8, w9
  425838:	b	425864 <ferror@plt+0x217e4>
  42583c:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425840:	sxtw	x8, w8
  425844:	add	x10, x10, #0x8f2
  425848:	and	w9, w0, #0xff
  42584c:	add	x8, x10, x8, lsl #8
  425850:	ldrb	w8, [x8, w9, uxtw]
  425854:	b	425864 <ferror@plt+0x217e4>
  425858:	mov	w0, #0x1                   	// #1
  42585c:	ret
  425860:	mov	w8, #0x2                   	// #2
  425864:	mov	w9, #0x1                   	// #1
  425868:	lsl	w8, w9, w8
  42586c:	tst	w8, #0x38000000
  425870:	cset	w0, ne  // ne = any
  425874:	ret
  425878:	lsr	w8, w0, #8
  42587c:	cmp	w8, #0x2fa
  425880:	b.hi	425890 <ferror@plt+0x21810>  // b.pmore
  425884:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425888:	add	x9, x9, #0x2fc
  42588c:	b	4258ac <ferror@plt+0x2182c>
  425890:	sub	w8, w0, #0xe0, lsl #12
  425894:	lsr	w9, w8, #16
  425898:	cmp	w9, #0x2
  42589c:	b.hi	4258e4 <ferror@plt+0x21864>  // b.pmore
  4258a0:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4258a4:	lsr	w8, w8, #8
  4258a8:	add	x9, x9, #0x3f2
  4258ac:	ldrsh	w8, [x9, w8, uxtw #1]
  4258b0:	mov	w9, #0x2710                	// #10000
  4258b4:	cmp	w8, w9
  4258b8:	b.lt	4258c8 <ferror@plt+0x21848>  // b.tstop
  4258bc:	mov	w9, #0xffffd8f0            	// #-10000
  4258c0:	add	w8, w8, w9
  4258c4:	b	4258e8 <ferror@plt+0x21868>
  4258c8:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  4258cc:	sxtw	x8, w8
  4258d0:	add	x10, x10, #0x8f2
  4258d4:	and	w9, w0, #0xff
  4258d8:	add	x8, x10, x8, lsl #8
  4258dc:	ldrb	w8, [x8, w9, uxtw]
  4258e0:	b	4258e8 <ferror@plt+0x21868>
  4258e4:	mov	w8, #0x2                   	// #2
  4258e8:	mov	w9, #0x1                   	// #1
  4258ec:	lsl	w8, w9, w8
  4258f0:	and	w0, w8, #0x1c00
  4258f4:	ret
  4258f8:	lsr	w8, w0, #8
  4258fc:	cmp	w8, #0x2fa
  425900:	b.hi	425910 <ferror@plt+0x21890>  // b.pmore
  425904:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425908:	add	x9, x9, #0x2fc
  42590c:	b	42592c <ferror@plt+0x218ac>
  425910:	sub	w8, w0, #0xe0, lsl #12
  425914:	lsr	w9, w8, #16
  425918:	cmp	w9, #0x2
  42591c:	b.hi	425964 <ferror@plt+0x218e4>  // b.pmore
  425920:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425924:	lsr	w8, w8, #8
  425928:	add	x9, x9, #0x3f2
  42592c:	ldrsh	w8, [x9, w8, uxtw #1]
  425930:	mov	w9, #0x2710                	// #10000
  425934:	cmp	w8, w9
  425938:	b.lt	425948 <ferror@plt+0x218c8>  // b.tstop
  42593c:	mov	w9, #0xffffd8f0            	// #-10000
  425940:	add	w8, w8, w9
  425944:	b	425968 <ferror@plt+0x218e8>
  425948:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  42594c:	sxtw	x8, w8
  425950:	add	x10, x10, #0x8f2
  425954:	and	w9, w0, #0xff
  425958:	add	x8, x10, x8, lsl #8
  42595c:	ldrb	w8, [x8, w9, uxtw]
  425960:	b	425968 <ferror@plt+0x218e8>
  425964:	mov	w8, #0x2                   	// #2
  425968:	cmp	w8, #0x9
  42596c:	cset	w0, eq  // eq = none
  425970:	ret
  425974:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425978:	mov	x8, xzr
  42597c:	add	x9, x9, #0x9f4
  425980:	ldr	w10, [x9, x8]
  425984:	cmp	w10, w0
  425988:	b.eq	4259a0 <ferror@plt+0x21920>  // b.none
  42598c:	add	x8, x8, #0xc
  425990:	cmp	w8, #0x174
  425994:	b.ne	425980 <ferror@plt+0x21900>  // b.any
  425998:	mov	w0, wzr
  42599c:	ret
  4259a0:	mov	w0, #0x1                   	// #1
  4259a4:	ret
  4259a8:	sub	w8, w0, #0x41
  4259ac:	cmp	w8, #0x25
  4259b0:	b.hi	4259cc <ferror@plt+0x2194c>  // b.pmore
  4259b4:	mov	w9, #0x1                   	// #1
  4259b8:	lsl	x8, x9, x8
  4259bc:	tst	x8, #0x3f0000003f
  4259c0:	b.eq	4259cc <ferror@plt+0x2194c>  // b.none
  4259c4:	mov	w0, #0x1                   	// #1
  4259c8:	ret
  4259cc:	lsr	w8, w0, #8
  4259d0:	cmp	w8, #0x2fa
  4259d4:	b.hi	4259e4 <ferror@plt+0x21964>  // b.pmore
  4259d8:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4259dc:	add	x9, x9, #0x2fc
  4259e0:	b	425a00 <ferror@plt+0x21980>
  4259e4:	sub	w8, w0, #0xe0, lsl #12
  4259e8:	lsr	w9, w8, #16
  4259ec:	cmp	w9, #0x2
  4259f0:	b.hi	425a38 <ferror@plt+0x219b8>  // b.pmore
  4259f4:	adrp	x9, 447000 <ferror@plt+0x42f80>
  4259f8:	lsr	w8, w8, #8
  4259fc:	add	x9, x9, #0x3f2
  425a00:	ldrsh	w8, [x9, w8, uxtw #1]
  425a04:	mov	w9, #0x2710                	// #10000
  425a08:	cmp	w8, w9
  425a0c:	b.lt	425a1c <ferror@plt+0x2199c>  // b.tstop
  425a10:	mov	w9, #0xffffd8f0            	// #-10000
  425a14:	add	w8, w8, w9
  425a18:	b	425a3c <ferror@plt+0x219bc>
  425a1c:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425a20:	sxtw	x8, w8
  425a24:	add	x10, x10, #0x8f2
  425a28:	and	w9, w0, #0xff
  425a2c:	add	x8, x10, x8, lsl #8
  425a30:	ldrb	w8, [x8, w9, uxtw]
  425a34:	b	425a3c <ferror@plt+0x219bc>
  425a38:	mov	w8, #0x2                   	// #2
  425a3c:	cmp	w8, #0xd
  425a40:	cset	w0, eq  // eq = none
  425a44:	ret
  425a48:	lsr	w8, w0, #8
  425a4c:	cmp	w8, #0x2fa
  425a50:	b.hi	425a60 <ferror@plt+0x219e0>  // b.pmore
  425a54:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425a58:	add	x9, x9, #0x2fc
  425a5c:	b	425a7c <ferror@plt+0x219fc>
  425a60:	sub	w8, w0, #0xe0, lsl #12
  425a64:	lsr	w9, w8, #16
  425a68:	cmp	w9, #0x2
  425a6c:	b.hi	425ab4 <ferror@plt+0x21a34>  // b.pmore
  425a70:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425a74:	lsr	w8, w8, #8
  425a78:	add	x9, x9, #0x3f2
  425a7c:	ldrsh	w8, [x9, w8, uxtw #1]
  425a80:	mov	w9, #0x2710                	// #10000
  425a84:	cmp	w8, w9
  425a88:	b.lt	425a98 <ferror@plt+0x21a18>  // b.tstop
  425a8c:	mov	w9, #0xffffd8f0            	// #-10000
  425a90:	add	w8, w8, w9
  425a94:	b	425ab8 <ferror@plt+0x21a38>
  425a98:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425a9c:	sxtw	x8, w8
  425aa0:	add	x10, x10, #0x8f2
  425aa4:	and	w9, w0, #0xff
  425aa8:	add	x8, x10, x8, lsl #8
  425aac:	ldrb	w8, [x8, w9, uxtw]
  425ab0:	b	425ab8 <ferror@plt+0x21a38>
  425ab4:	mov	w8, #0x2                   	// #2
  425ab8:	mov	w9, #0x1                   	// #1
  425abc:	lsl	w8, w9, w8
  425ac0:	mov	w9, #0x14                  	// #20
  425ac4:	tst	w8, w9
  425ac8:	cset	w0, eq  // eq = none
  425acc:	ret
  425ad0:	cmp	w0, #0xad
  425ad4:	b.eq	425b80 <ferror@plt+0x21b00>  // b.none
  425ad8:	lsr	w8, w0, #8
  425adc:	cmp	w8, #0x2fa
  425ae0:	b.hi	425af0 <ferror@plt+0x21a70>  // b.pmore
  425ae4:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425ae8:	add	x9, x9, #0x2fc
  425aec:	b	425b0c <ferror@plt+0x21a8c>
  425af0:	sub	w8, w0, #0xe0, lsl #12
  425af4:	lsr	w9, w8, #16
  425af8:	cmp	w9, #0x2
  425afc:	b.hi	425b44 <ferror@plt+0x21ac4>  // b.pmore
  425b00:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425b04:	lsr	w8, w8, #8
  425b08:	add	x9, x9, #0x3f2
  425b0c:	ldrsh	w8, [x9, w8, uxtw #1]
  425b10:	mov	w9, #0x2710                	// #10000
  425b14:	cmp	w8, w9
  425b18:	b.lt	425b28 <ferror@plt+0x21aa8>  // b.tstop
  425b1c:	mov	w9, #0xffffd8f0            	// #-10000
  425b20:	add	w9, w8, w9
  425b24:	b	425b48 <ferror@plt+0x21ac8>
  425b28:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425b2c:	sxtw	x8, w8
  425b30:	add	x10, x10, #0x8f2
  425b34:	and	w9, w0, #0xff
  425b38:	add	x8, x10, x8, lsl #8
  425b3c:	ldrb	w9, [x8, w9, uxtw]
  425b40:	b	425b48 <ferror@plt+0x21ac8>
  425b44:	mov	w9, #0x2                   	// #2
  425b48:	mov	w8, #0x1                   	// #1
  425b4c:	lsl	w9, w8, w9
  425b50:	mov	w10, #0x1802                	// #6146
  425b54:	tst	w9, w10
  425b58:	b.ne	425b84 <ferror@plt+0x21b04>  // b.any
  425b5c:	mov	w8, #0xffffeea0            	// #-4448
  425b60:	add	w8, w0, w8
  425b64:	mov	w9, #0x200b                	// #8203
  425b68:	cmp	w8, #0xa0
  425b6c:	cset	w8, cc  // cc = lo, ul, last
  425b70:	cmp	w0, w9
  425b74:	cset	w9, eq  // eq = none
  425b78:	orr	w0, w9, w8
  425b7c:	ret
  425b80:	mov	w8, wzr
  425b84:	mov	w0, w8
  425b88:	ret
  425b8c:	stp	x29, x30, [sp, #-16]!
  425b90:	adrp	x1, 447000 <ferror@plt+0x42f80>
  425b94:	adrp	x4, 425000 <ferror@plt+0x20f80>
  425b98:	mov	w0, w0
  425b9c:	add	x1, x1, #0xb68
  425ba0:	add	x4, x4, #0xbc4
  425ba4:	mov	w2, #0x23                  	// #35
  425ba8:	mov	w3, #0x8                   	// #8
  425bac:	mov	x29, sp
  425bb0:	bl	403a00 <bsearch@plt>
  425bb4:	cmp	x0, #0x0
  425bb8:	cset	w0, ne  // ne = any
  425bbc:	ldp	x29, x30, [sp], #16
  425bc0:	ret
  425bc4:	ldr	w8, [x1]
  425bc8:	cmp	w8, w0
  425bcc:	b.ls	425bd8 <ferror@plt+0x21b58>  // b.plast
  425bd0:	mov	w0, #0xffffffff            	// #-1
  425bd4:	ret
  425bd8:	ldr	w8, [x1, #4]
  425bdc:	cmp	w8, w0
  425be0:	cset	w0, cc  // cc = lo, ul, last
  425be4:	ret
  425be8:	stp	x29, x30, [sp, #-32]!
  425bec:	str	x19, [sp, #16]
  425bf0:	mov	x29, sp
  425bf4:	mov	w19, w0
  425bf8:	bl	425b8c <ferror@plt+0x21b0c>
  425bfc:	cbz	w0, 425c08 <ferror@plt+0x21b88>
  425c00:	mov	w0, #0x1                   	// #1
  425c04:	b	425c30 <ferror@plt+0x21bb0>
  425c08:	adrp	x1, 447000 <ferror@plt+0x42f80>
  425c0c:	adrp	x4, 425000 <ferror@plt+0x20f80>
  425c10:	mov	w0, w19
  425c14:	add	x1, x1, #0xc80
  425c18:	add	x4, x4, #0xbc4
  425c1c:	mov	w2, #0xad                  	// #173
  425c20:	mov	w3, #0x8                   	// #8
  425c24:	bl	403a00 <bsearch@plt>
  425c28:	cmp	x0, #0x0
  425c2c:	cset	w0, ne  // ne = any
  425c30:	ldr	x19, [sp, #16]
  425c34:	ldp	x29, x30, [sp], #32
  425c38:	ret
  425c3c:	stp	x29, x30, [sp, #-32]!
  425c40:	lsr	w8, w0, #8
  425c44:	str	x19, [sp, #16]
  425c48:	mov	w19, w0
  425c4c:	cmp	w8, #0x2fa
  425c50:	mov	x29, sp
  425c54:	b.hi	425c68 <ferror@plt+0x21be8>  // b.pmore
  425c58:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425c5c:	add	x9, x9, #0x2fc
  425c60:	ldrsh	w9, [x9, w8, uxtw #1]
  425c64:	b	425c88 <ferror@plt+0x21c08>
  425c68:	sub	w9, w19, #0xe0, lsl #12
  425c6c:	lsr	w10, w9, #16
  425c70:	cmp	w10, #0x2
  425c74:	b.hi	425d04 <ferror@plt+0x21c84>  // b.pmore
  425c78:	adrp	x10, 447000 <ferror@plt+0x42f80>
  425c7c:	lsr	w9, w9, #8
  425c80:	add	x10, x10, #0x3f2
  425c84:	ldrsh	w9, [x10, w9, uxtw #1]
  425c88:	mov	w10, #0x2710                	// #10000
  425c8c:	cmp	w9, w10
  425c90:	b.lt	425ca8 <ferror@plt+0x21c28>  // b.tstop
  425c94:	mov	w10, #0xffffd8f0            	// #-10000
  425c98:	add	w9, w9, w10
  425c9c:	cmp	w9, #0x5
  425ca0:	b.ne	425cc8 <ferror@plt+0x21c48>  // b.any
  425ca4:	b	425d10 <ferror@plt+0x21c90>
  425ca8:	adrp	x11, 440000 <ferror@plt+0x3bf80>
  425cac:	sxtw	x9, w9
  425cb0:	add	x11, x11, #0x8f2
  425cb4:	and	w10, w19, #0xff
  425cb8:	add	x9, x11, x9, lsl #8
  425cbc:	ldrb	w9, [x9, w10, uxtw]
  425cc0:	cmp	w9, #0x5
  425cc4:	b.eq	425d10 <ferror@plt+0x21c90>  // b.none
  425cc8:	cmp	w9, #0x8
  425ccc:	b.ne	425db8 <ferror@plt+0x21d38>  // b.any
  425cd0:	adrp	x8, 447000 <ferror@plt+0x42f80>
  425cd4:	mov	w9, wzr
  425cd8:	add	x8, x8, #0x9f8
  425cdc:	ldur	w10, [x8, #-4]
  425ce0:	cmp	w10, w19
  425ce4:	b.eq	425d54 <ferror@plt+0x21cd4>  // b.none
  425ce8:	add	w9, w9, #0x1
  425cec:	cmp	w9, #0x1f
  425cf0:	add	x8, x8, #0xc
  425cf4:	b.ne	425cdc <ferror@plt+0x21c5c>  // b.any
  425cf8:	mov	w8, #0x1                   	// #1
  425cfc:	cbnz	w8, 425db8 <ferror@plt+0x21d38>
  425d00:	b	425dbc <ferror@plt+0x21d3c>
  425d04:	mov	w9, #0x2                   	// #2
  425d08:	cmp	w9, #0x5
  425d0c:	b.ne	425cc8 <ferror@plt+0x21c48>  // b.any
  425d10:	adrp	x9, 448000 <ferror@plt+0x43f80>
  425d14:	adrp	x11, 448000 <ferror@plt+0x43f80>
  425d18:	add	x9, x9, #0x1e8
  425d1c:	sub	w10, w8, #0xe00
  425d20:	add	x11, x11, #0x7de
  425d24:	add	x9, x9, w8, uxtw #1
  425d28:	add	x10, x11, w10, uxtw #1
  425d2c:	cmp	w8, #0x2fb
  425d30:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  425d34:	ldrsh	x8, [x8]
  425d38:	mov	w9, #0x2710                	// #10000
  425d3c:	cmp	x8, x9
  425d40:	b.ne	425d6c <ferror@plt+0x21cec>  // b.any
  425d44:	mov	w0, wzr
  425d48:	lsr	w8, w0, #24
  425d4c:	cbnz	w8, 425d88 <ferror@plt+0x21d08>
  425d50:	b	425da0 <ferror@plt+0x21d20>
  425d54:	cmp	w9, #0x3
  425d58:	b.hi	425dac <ferror@plt+0x21d2c>  // b.pmore
  425d5c:	ldr	w0, [x8]
  425d60:	mov	w8, wzr
  425d64:	cbnz	w8, 425db8 <ferror@plt+0x21d38>
  425d68:	b	425dbc <ferror@plt+0x21d3c>
  425d6c:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  425d70:	add	x10, x10, #0xd54
  425d74:	and	w9, w19, #0xff
  425d78:	add	x8, x10, x8, lsl #10
  425d7c:	ldr	w0, [x8, w9, uxtw #2]
  425d80:	lsr	w8, w0, #24
  425d84:	cbz	w8, 425da0 <ferror@plt+0x21d20>
  425d88:	adrp	x8, 448000 <ferror@plt+0x43f80>
  425d8c:	add	x8, x8, #0xdde
  425d90:	add	x8, x8, w0, uxtw
  425d94:	mov	x9, #0xffffffffff000000    	// #-16777216
  425d98:	add	x0, x8, x9
  425d9c:	bl	427334 <ferror@plt+0x232b4>
  425da0:	cmp	w0, #0x0
  425da4:	csel	w0, w19, w0, eq  // eq = none
  425da8:	b	425dbc <ferror@plt+0x21d3c>
  425dac:	mov	w8, wzr
  425db0:	mov	w0, w19
  425db4:	cbz	w8, 425dbc <ferror@plt+0x21d3c>
  425db8:	mov	w0, w19
  425dbc:	ldr	x19, [sp, #16]
  425dc0:	ldp	x29, x30, [sp], #32
  425dc4:	ret
  425dc8:	stp	x29, x30, [sp, #-16]!
  425dcc:	lsr	w8, w0, #8
  425dd0:	cmp	w8, #0x2fa
  425dd4:	mov	x29, sp
  425dd8:	b.hi	425dec <ferror@plt+0x21d6c>  // b.pmore
  425ddc:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425de0:	add	x9, x9, #0x2fc
  425de4:	ldrsh	w9, [x9, w8, uxtw #1]
  425de8:	b	425e0c <ferror@plt+0x21d8c>
  425dec:	sub	w9, w0, #0xe0, lsl #12
  425df0:	lsr	w10, w9, #16
  425df4:	cmp	w10, #0x2
  425df8:	b.hi	425e84 <ferror@plt+0x21e04>  // b.pmore
  425dfc:	adrp	x10, 447000 <ferror@plt+0x42f80>
  425e00:	lsr	w9, w9, #8
  425e04:	add	x10, x10, #0x3f2
  425e08:	ldrsh	w9, [x10, w9, uxtw #1]
  425e0c:	mov	w10, #0x2710                	// #10000
  425e10:	cmp	w9, w10
  425e14:	b.lt	425e2c <ferror@plt+0x21dac>  // b.tstop
  425e18:	mov	w10, #0xffffd8f0            	// #-10000
  425e1c:	add	w9, w9, w10
  425e20:	cmp	w9, #0x9
  425e24:	b.ne	425e4c <ferror@plt+0x21dcc>  // b.any
  425e28:	b	425e90 <ferror@plt+0x21e10>
  425e2c:	adrp	x11, 440000 <ferror@plt+0x3bf80>
  425e30:	sxtw	x9, w9
  425e34:	add	x11, x11, #0x8f2
  425e38:	and	w10, w0, #0xff
  425e3c:	add	x9, x11, x9, lsl #8
  425e40:	ldrb	w9, [x9, w10, uxtw]
  425e44:	cmp	w9, #0x9
  425e48:	b.eq	425e90 <ferror@plt+0x21e10>  // b.none
  425e4c:	cmp	w9, #0x8
  425e50:	b.ne	425f24 <ferror@plt+0x21ea4>  // b.any
  425e54:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425e58:	mov	x8, xzr
  425e5c:	add	x9, x9, #0x9f4
  425e60:	ldr	w10, [x9, x8]
  425e64:	cmp	w10, w0
  425e68:	b.eq	425edc <ferror@plt+0x21e5c>  // b.none
  425e6c:	add	x8, x8, #0xc
  425e70:	cmp	w8, #0x174
  425e74:	b.ne	425e60 <ferror@plt+0x21de0>  // b.any
  425e78:	mov	w9, #0x1                   	// #1
  425e7c:	cbnz	w9, 425f24 <ferror@plt+0x21ea4>
  425e80:	b	425f28 <ferror@plt+0x21ea8>
  425e84:	mov	w9, #0x2                   	// #2
  425e88:	cmp	w9, #0x9
  425e8c:	b.ne	425e4c <ferror@plt+0x21dcc>  // b.any
  425e90:	adrp	x9, 448000 <ferror@plt+0x43f80>
  425e94:	adrp	x11, 448000 <ferror@plt+0x43f80>
  425e98:	add	x9, x9, #0x1e8
  425e9c:	sub	w10, w8, #0xe00
  425ea0:	add	x11, x11, #0x7de
  425ea4:	add	x9, x9, w8, uxtw #1
  425ea8:	add	x10, x11, w10, uxtw #1
  425eac:	cmp	w8, #0x2fb
  425eb0:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  425eb4:	ldrsh	x8, [x8]
  425eb8:	mov	w9, #0x2710                	// #10000
  425ebc:	cmp	x8, x9
  425ec0:	b.ne	425ef0 <ferror@plt+0x21e70>  // b.any
  425ec4:	mov	w8, wzr
  425ec8:	lsr	w9, w8, #24
  425ecc:	cbnz	w9, 425f0c <ferror@plt+0x21e8c>
  425ed0:	cmp	w8, #0x0
  425ed4:	csel	w8, w0, w8, eq  // eq = none
  425ed8:	b	425f28 <ferror@plt+0x21ea8>
  425edc:	add	x8, x9, x8
  425ee0:	ldr	w8, [x8, #8]
  425ee4:	mov	w9, wzr
  425ee8:	cbnz	w9, 425f24 <ferror@plt+0x21ea4>
  425eec:	b	425f28 <ferror@plt+0x21ea8>
  425ef0:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  425ef4:	add	x10, x10, #0xd54
  425ef8:	and	w9, w0, #0xff
  425efc:	add	x8, x10, x8, lsl #10
  425f00:	ldr	w8, [x8, w9, uxtw #2]
  425f04:	lsr	w9, w8, #24
  425f08:	cbz	w9, 425ed0 <ferror@plt+0x21e50>
  425f0c:	adrp	x9, 448000 <ferror@plt+0x43f80>
  425f10:	add	x9, x9, #0xdde
  425f14:	add	x8, x9, w8, uxtw
  425f18:	mov	x9, #0xffffffffff000000    	// #-16777216
  425f1c:	add	x0, x8, x9
  425f20:	bl	427334 <ferror@plt+0x232b4>
  425f24:	mov	w8, w0
  425f28:	mov	w0, w8
  425f2c:	ldp	x29, x30, [sp], #16
  425f30:	ret
  425f34:	stp	x29, x30, [sp, #-16]!
  425f38:	adrp	x10, 447000 <ferror@plt+0x42f80>
  425f3c:	mov	x29, sp
  425f40:	mov	x9, xzr
  425f44:	add	x10, x10, #0x9f4
  425f48:	ldr	w8, [x10, x9]
  425f4c:	cmp	w8, w0
  425f50:	b.eq	425ffc <ferror@plt+0x21f7c>  // b.none
  425f54:	add	x11, x10, x9
  425f58:	ldr	w12, [x11, #4]
  425f5c:	cmp	w12, w0
  425f60:	b.eq	425ffc <ferror@plt+0x21f7c>  // b.none
  425f64:	ldr	w11, [x11, #8]
  425f68:	cmp	w11, w0
  425f6c:	b.eq	425ffc <ferror@plt+0x21f7c>  // b.none
  425f70:	add	x9, x9, #0xc
  425f74:	cmp	w9, #0x174
  425f78:	b.ne	425f48 <ferror@plt+0x21ec8>  // b.any
  425f7c:	lsr	w8, w0, #8
  425f80:	cmp	w8, #0x2fa
  425f84:	b.hi	425f94 <ferror@plt+0x21f14>  // b.pmore
  425f88:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  425f8c:	add	x9, x9, #0x2fc
  425f90:	b	425fb0 <ferror@plt+0x21f30>
  425f94:	sub	w8, w0, #0xe0, lsl #12
  425f98:	lsr	w9, w8, #16
  425f9c:	cmp	w9, #0x2
  425fa0:	b.hi	426008 <ferror@plt+0x21f88>  // b.pmore
  425fa4:	adrp	x9, 447000 <ferror@plt+0x42f80>
  425fa8:	lsr	w8, w8, #8
  425fac:	add	x9, x9, #0x3f2
  425fb0:	ldrsh	w8, [x9, w8, uxtw #1]
  425fb4:	mov	w9, #0x2710                	// #10000
  425fb8:	cmp	w8, w9
  425fbc:	b.lt	425fd4 <ferror@plt+0x21f54>  // b.tstop
  425fc0:	mov	w9, #0xffffd8f0            	// #-10000
  425fc4:	add	w8, w8, w9
  425fc8:	cmp	w8, #0x5
  425fcc:	b.eq	425ff4 <ferror@plt+0x21f74>  // b.none
  425fd0:	b	425ff8 <ferror@plt+0x21f78>
  425fd4:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  425fd8:	sxtw	x8, w8
  425fdc:	add	x10, x10, #0x8f2
  425fe0:	and	w9, w0, #0xff
  425fe4:	add	x8, x10, x8, lsl #8
  425fe8:	ldrb	w8, [x8, w9, uxtw]
  425fec:	cmp	w8, #0x5
  425ff0:	b.ne	425ff8 <ferror@plt+0x21f78>  // b.any
  425ff4:	bl	425c3c <ferror@plt+0x21bbc>
  425ff8:	mov	w8, w0
  425ffc:	mov	w0, w8
  426000:	ldp	x29, x30, [sp], #16
  426004:	ret
  426008:	mov	w8, #0x2                   	// #2
  42600c:	cmp	w8, #0x5
  426010:	b.eq	425ff4 <ferror@plt+0x21f74>  // b.none
  426014:	b	425ff8 <ferror@plt+0x21f78>
  426018:	lsr	w8, w0, #8
  42601c:	cmp	w8, #0x2fa
  426020:	b.hi	426034 <ferror@plt+0x21fb4>  // b.pmore
  426024:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  426028:	add	x9, x9, #0x2fc
  42602c:	ldrsh	w9, [x9, w8, uxtw #1]
  426030:	b	426054 <ferror@plt+0x21fd4>
  426034:	sub	w9, w0, #0xe0, lsl #12
  426038:	lsr	w10, w9, #16
  42603c:	cmp	w10, #0x2
  426040:	b.hi	4260d0 <ferror@plt+0x22050>  // b.pmore
  426044:	adrp	x10, 447000 <ferror@plt+0x42f80>
  426048:	lsr	w9, w9, #8
  42604c:	add	x10, x10, #0x3f2
  426050:	ldrsh	w9, [x10, w9, uxtw #1]
  426054:	mov	w10, #0x2710                	// #10000
  426058:	cmp	w9, w10
  42605c:	b.lt	426074 <ferror@plt+0x21ff4>  // b.tstop
  426060:	mov	w10, #0xffffd8f0            	// #-10000
  426064:	add	w9, w9, w10
  426068:	cmp	w9, #0xd
  42606c:	b.eq	426094 <ferror@plt+0x22014>  // b.none
  426070:	b	4260dc <ferror@plt+0x2205c>
  426074:	adrp	x11, 440000 <ferror@plt+0x3bf80>
  426078:	sxtw	x9, w9
  42607c:	add	x11, x11, #0x8f2
  426080:	and	w10, w0, #0xff
  426084:	add	x9, x11, x9, lsl #8
  426088:	ldrb	w9, [x9, w10, uxtw]
  42608c:	cmp	w9, #0xd
  426090:	b.ne	4260dc <ferror@plt+0x2205c>  // b.any
  426094:	adrp	x9, 448000 <ferror@plt+0x43f80>
  426098:	adrp	x11, 448000 <ferror@plt+0x43f80>
  42609c:	add	x9, x9, #0x1e8
  4260a0:	sub	w10, w8, #0xe00
  4260a4:	add	x11, x11, #0x7de
  4260a8:	add	x9, x9, w8, uxtw #1
  4260ac:	add	x10, x11, w10, uxtw #1
  4260b0:	cmp	w8, #0x2fb
  4260b4:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4260b8:	ldrsh	x8, [x8]
  4260bc:	mov	w9, #0x2710                	// #10000
  4260c0:	cmp	x8, x9
  4260c4:	b.ne	4260e4 <ferror@plt+0x22064>  // b.any
  4260c8:	mov	w0, wzr
  4260cc:	ret
  4260d0:	mov	w9, #0x2                   	// #2
  4260d4:	cmp	w9, #0xd
  4260d8:	b.eq	426094 <ferror@plt+0x22014>  // b.none
  4260dc:	mov	w0, #0xffffffff            	// #-1
  4260e0:	ret
  4260e4:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  4260e8:	add	x10, x10, #0xd54
  4260ec:	and	w9, w0, #0xff
  4260f0:	add	x8, x10, x8, lsl #10
  4260f4:	ldr	w0, [x8, w9, uxtw #2]
  4260f8:	ret
  4260fc:	sub	w8, w0, #0x41
  426100:	cmp	w8, #0x5
  426104:	b.hi	426110 <ferror@plt+0x22090>  // b.pmore
  426108:	sub	w0, w0, #0x37
  42610c:	ret
  426110:	sub	w8, w0, #0x61
  426114:	cmp	w8, #0x5
  426118:	b.hi	426124 <ferror@plt+0x220a4>  // b.pmore
  42611c:	sub	w0, w0, #0x57
  426120:	ret
  426124:	lsr	w8, w0, #8
  426128:	cmp	w8, #0x2fa
  42612c:	b.hi	426140 <ferror@plt+0x220c0>  // b.pmore
  426130:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  426134:	add	x9, x9, #0x2fc
  426138:	ldrsh	w9, [x9, w8, uxtw #1]
  42613c:	b	426160 <ferror@plt+0x220e0>
  426140:	sub	w9, w0, #0xe0, lsl #12
  426144:	lsr	w10, w9, #16
  426148:	cmp	w10, #0x2
  42614c:	b.hi	4261dc <ferror@plt+0x2215c>  // b.pmore
  426150:	adrp	x10, 447000 <ferror@plt+0x42f80>
  426154:	lsr	w9, w9, #8
  426158:	add	x10, x10, #0x3f2
  42615c:	ldrsh	w9, [x10, w9, uxtw #1]
  426160:	mov	w10, #0x2710                	// #10000
  426164:	cmp	w9, w10
  426168:	b.lt	426180 <ferror@plt+0x22100>  // b.tstop
  42616c:	mov	w10, #0xffffd8f0            	// #-10000
  426170:	add	w9, w9, w10
  426174:	cmp	w9, #0xd
  426178:	b.eq	4261a0 <ferror@plt+0x22120>  // b.none
  42617c:	b	4261e8 <ferror@plt+0x22168>
  426180:	adrp	x11, 440000 <ferror@plt+0x3bf80>
  426184:	sxtw	x9, w9
  426188:	add	x11, x11, #0x8f2
  42618c:	and	w10, w0, #0xff
  426190:	add	x9, x11, x9, lsl #8
  426194:	ldrb	w9, [x9, w10, uxtw]
  426198:	cmp	w9, #0xd
  42619c:	b.ne	4261e8 <ferror@plt+0x22168>  // b.any
  4261a0:	adrp	x9, 448000 <ferror@plt+0x43f80>
  4261a4:	adrp	x11, 448000 <ferror@plt+0x43f80>
  4261a8:	add	x9, x9, #0x1e8
  4261ac:	sub	w10, w8, #0xe00
  4261b0:	add	x11, x11, #0x7de
  4261b4:	add	x9, x9, w8, uxtw #1
  4261b8:	add	x10, x11, w10, uxtw #1
  4261bc:	cmp	w8, #0x2fb
  4261c0:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4261c4:	ldrsh	x8, [x8]
  4261c8:	mov	w9, #0x2710                	// #10000
  4261cc:	cmp	x8, x9
  4261d0:	b.ne	4261f0 <ferror@plt+0x22170>  // b.any
  4261d4:	mov	w0, wzr
  4261d8:	ret
  4261dc:	mov	w9, #0x2                   	// #2
  4261e0:	cmp	w9, #0xd
  4261e4:	b.eq	4261a0 <ferror@plt+0x22120>  // b.none
  4261e8:	mov	w0, #0xffffffff            	// #-1
  4261ec:	ret
  4261f0:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  4261f4:	add	x10, x10, #0xd54
  4261f8:	and	w9, w0, #0xff
  4261fc:	add	x8, x10, x8, lsl #10
  426200:	ldr	w0, [x8, w9, uxtw #2]
  426204:	ret
  426208:	lsr	w8, w0, #8
  42620c:	cmp	w8, #0x2fa
  426210:	b.hi	426220 <ferror@plt+0x221a0>  // b.pmore
  426214:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  426218:	add	x9, x9, #0x2fc
  42621c:	b	42623c <ferror@plt+0x221bc>
  426220:	sub	w8, w0, #0xe0, lsl #12
  426224:	lsr	w9, w8, #16
  426228:	cmp	w9, #0x2
  42622c:	b.hi	426274 <ferror@plt+0x221f4>  // b.pmore
  426230:	adrp	x9, 447000 <ferror@plt+0x42f80>
  426234:	lsr	w8, w8, #8
  426238:	add	x9, x9, #0x3f2
  42623c:	ldrsh	w8, [x9, w8, uxtw #1]
  426240:	mov	w9, #0x2710                	// #10000
  426244:	cmp	w8, w9
  426248:	b.lt	426258 <ferror@plt+0x221d8>  // b.tstop
  42624c:	mov	w9, #0xffffd8f0            	// #-10000
  426250:	add	w0, w8, w9
  426254:	ret
  426258:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  42625c:	sxtw	x8, w8
  426260:	add	x10, x10, #0x8f2
  426264:	and	w9, w0, #0xff
  426268:	add	x8, x10, x8, lsl #8
  42626c:	ldrb	w0, [x8, w9, uxtw]
  426270:	ret
  426274:	mov	w0, #0x2                   	// #2
  426278:	ret
  42627c:	stp	x29, x30, [sp, #-64]!
  426280:	str	x23, [sp, #16]
  426284:	stp	x22, x21, [sp, #32]
  426288:	stp	x20, x19, [sp, #48]
  42628c:	mov	x29, sp
  426290:	cbz	x0, 4262f8 <ferror@plt+0x22278>
  426294:	mov	x19, x1
  426298:	mov	x20, x0
  42629c:	bl	42631c <ferror@plt+0x2229c>
  4262a0:	mov	w22, w0
  4262a4:	mov	x0, x20
  4262a8:	mov	x1, x19
  4262ac:	mov	x2, xzr
  4262b0:	mov	w3, w22
  4262b4:	bl	42639c <ferror@plt+0x2231c>
  4262b8:	mov	x23, x0
  4262bc:	add	x0, x0, #0x1
  4262c0:	bl	412328 <ferror@plt+0xe2a8>
  4262c4:	mov	x21, x0
  4262c8:	mov	x0, x20
  4262cc:	mov	x1, x19
  4262d0:	mov	x2, x21
  4262d4:	mov	w3, w22
  4262d8:	bl	42639c <ferror@plt+0x2231c>
  4262dc:	strb	wzr, [x21, x23]
  4262e0:	mov	x0, x21
  4262e4:	ldp	x20, x19, [sp, #48]
  4262e8:	ldp	x22, x21, [sp, #32]
  4262ec:	ldr	x23, [sp, #16]
  4262f0:	ldp	x29, x30, [sp], #64
  4262f4:	ret
  4262f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4262fc:	adrp	x1, 456000 <ferror@plt+0x51f80>
  426300:	adrp	x2, 437000 <ferror@plt+0x32f80>
  426304:	add	x0, x0, #0xb6
  426308:	add	x1, x1, #0xdbc
  42630c:	add	x2, x2, #0xef6
  426310:	bl	413114 <ferror@plt+0xf094>
  426314:	mov	x21, xzr
  426318:	b	4262e0 <ferror@plt+0x22260>
  42631c:	stp	x29, x30, [sp, #-16]!
  426320:	mov	w0, wzr
  426324:	mov	x1, xzr
  426328:	mov	x29, sp
  42632c:	bl	404070 <setlocale@plt>
  426330:	cbz	x0, 426394 <ferror@plt+0x22314>
  426334:	ldrb	w8, [x0]
  426338:	cmp	w8, #0x74
  42633c:	b.eq	426360 <ferror@plt+0x222e0>  // b.none
  426340:	cmp	w8, #0x6c
  426344:	b.eq	426378 <ferror@plt+0x222f8>  // b.none
  426348:	cmp	w8, #0x61
  42634c:	b.ne	426390 <ferror@plt+0x22310>  // b.any
  426350:	ldrb	w8, [x0, #1]
  426354:	cmp	w8, #0x7a
  426358:	b.ne	426390 <ferror@plt+0x22310>  // b.any
  42635c:	b	42636c <ferror@plt+0x222ec>
  426360:	ldrb	w8, [x0, #1]
  426364:	cmp	w8, #0x72
  426368:	b.ne	426390 <ferror@plt+0x22310>  // b.any
  42636c:	mov	w0, #0x1                   	// #1
  426370:	ldp	x29, x30, [sp], #16
  426374:	ret
  426378:	ldrb	w8, [x0, #1]
  42637c:	cmp	w8, #0x74
  426380:	b.ne	426390 <ferror@plt+0x22310>  // b.any
  426384:	mov	w0, #0x2                   	// #2
  426388:	ldp	x29, x30, [sp], #16
  42638c:	ret
  426390:	mov	w0, wzr
  426394:	ldp	x29, x30, [sp], #16
  426398:	ret
  42639c:	sub	sp, sp, #0xb0
  4263a0:	stp	x29, x30, [sp, #80]
  4263a4:	stp	x26, x25, [sp, #112]
  4263a8:	stp	x22, x21, [sp, #144]
  4263ac:	stp	x20, x19, [sp, #160]
  4263b0:	add	x29, sp, #0x50
  4263b4:	mov	w19, w3
  4263b8:	mov	x20, x2
  4263bc:	mov	x21, x1
  4263c0:	add	x25, x0, x1
  4263c4:	stp	x28, x27, [sp, #96]
  4263c8:	stp	x24, x23, [sp, #128]
  4263cc:	stur	x0, [x29, #-8]
  4263d0:	tbnz	x1, #63, 4263e4 <ferror@plt+0x22364>
  4263d4:	cmp	x0, x25
  4263d8:	b.cc	4263e4 <ferror@plt+0x22364>  // b.lo, b.ul, b.last
  4263dc:	mov	x22, xzr
  4263e0:	b	426690 <ferror@plt+0x22610>
  4263e4:	adrp	x8, 456000 <ferror@plt+0x51f80>
  4263e8:	ldr	x27, [x8, #3912]
  4263ec:	mov	x22, xzr
  4263f0:	mov	w26, wzr
  4263f4:	mov	w28, #0x2710                	// #10000
  4263f8:	ldur	x23, [x29, #-8]
  4263fc:	ldrb	w24, [x23]
  426400:	cbz	x24, 426690 <ferror@plt+0x22610>
  426404:	mov	x0, x23
  426408:	bl	427334 <ferror@plt+0x232b4>
  42640c:	lsr	w8, w0, #8
  426410:	cmp	w8, #0x2fa
  426414:	b.hi	426438 <ferror@plt+0x223b8>  // b.pmore
  426418:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  42641c:	add	x9, x9, #0x2fc
  426420:	ldrsh	w9, [x9, w8, uxtw #1]
  426424:	cmp	w9, w28
  426428:	b.lt	426460 <ferror@plt+0x223e0>  // b.tstop
  42642c:	mov	w10, #0xffffd8f0            	// #-10000
  426430:	add	w2, w9, w10
  426434:	b	426480 <ferror@plt+0x22400>
  426438:	sub	w9, w0, #0xe0, lsl #12
  42643c:	lsr	w10, w9, #16
  426440:	cmp	w10, #0x2
  426444:	b.hi	42647c <ferror@plt+0x223fc>  // b.pmore
  426448:	adrp	x10, 447000 <ferror@plt+0x42f80>
  42644c:	lsr	w9, w9, #8
  426450:	add	x10, x10, #0x3f2
  426454:	ldrsh	w9, [x10, w9, uxtw #1]
  426458:	cmp	w9, w28
  42645c:	b.ge	42642c <ferror@plt+0x223ac>  // b.tcont
  426460:	adrp	x11, 440000 <ferror@plt+0x3bf80>
  426464:	sxtw	x9, w9
  426468:	add	x11, x11, #0x8f2
  42646c:	and	w10, w0, #0xff
  426470:	add	x9, x11, x9, lsl #8
  426474:	ldrb	w2, [x9, w10, uxtw]
  426478:	b	426480 <ferror@plt+0x22400>
  42647c:	mov	w2, #0x2                   	// #2
  426480:	ldrb	w24, [x27, x24]
  426484:	cmp	w19, #0x2
  426488:	add	x9, x23, x24
  42648c:	stur	x9, [x29, #-8]
  426490:	b.ne	4264fc <ferror@plt+0x2247c>  // b.any
  426494:	cmp	w0, #0x69
  426498:	b.ne	4264a4 <ferror@plt+0x22424>  // b.any
  42649c:	mov	w26, #0x1                   	// #1
  4264a0:	b	4264fc <ferror@plt+0x2247c>
  4264a4:	cbz	w26, 4264fc <ferror@plt+0x2247c>
  4264a8:	mov	x2, sp
  4264ac:	mov	w3, #0x12                  	// #18
  4264b0:	mov	w1, wzr
  4264b4:	bl	429600 <ferror@plt+0x25580>
  4264b8:	cbz	x0, 4265d8 <ferror@plt+0x22558>
  4264bc:	mov	x23, x0
  4264c0:	mov	x24, sp
  4264c4:	b	4264d4 <ferror@plt+0x22454>
  4264c8:	subs	x23, x23, #0x1
  4264cc:	add	x24, x24, #0x4
  4264d0:	b.eq	4265d8 <ferror@plt+0x22558>  // b.none
  4264d4:	ldr	w0, [x24]
  4264d8:	cmp	w0, #0x307
  4264dc:	b.eq	4264c8 <ferror@plt+0x22448>  // b.none
  4264e0:	bl	425c3c <ferror@plt+0x21bbc>
  4264e4:	add	x8, x20, x22
  4264e8:	cmp	x20, #0x0
  4264ec:	csel	x1, xzr, x8, eq  // eq = none
  4264f0:	bl	4274d8 <ferror@plt+0x23458>
  4264f4:	add	x22, x22, w0, sxtw
  4264f8:	b	4264c8 <ferror@plt+0x22448>
  4264fc:	cmp	w19, #0x1
  426500:	b.ne	426520 <ferror@plt+0x224a0>  // b.any
  426504:	cmp	w0, #0x69
  426508:	b.ne	426520 <ferror@plt+0x224a0>  // b.any
  42650c:	add	x8, x20, x22
  426510:	cmp	x20, #0x0
  426514:	csel	x1, xzr, x8, eq  // eq = none
  426518:	mov	w0, #0x130                 	// #304
  42651c:	b	426678 <ferror@plt+0x225f8>
  426520:	cmp	w0, #0x345
  426524:	b.ne	426558 <ferror@plt+0x224d8>  // b.any
  426528:	add	x8, x20, x22
  42652c:	cmp	x20, #0x0
  426530:	csel	x1, x8, xzr, ne  // ne = any
  426534:	sub	x0, x29, #0x8
  426538:	mov	w2, wzr
  42653c:	bl	426eb0 <ferror@plt+0x22e30>
  426540:	add	x22, x22, w0, sxtw
  426544:	cmp	x20, #0x0
  426548:	add	x8, x20, x22
  42654c:	csel	x1, x8, xzr, ne  // ne = any
  426550:	mov	w0, #0x399                 	// #921
  426554:	b	426678 <ferror@plt+0x225f8>
  426558:	mov	w9, #0x1                   	// #1
  42655c:	lsl	w9, w9, w2
  426560:	mov	w10, #0x120                 	// #288
  426564:	tst	w9, w10
  426568:	b.eq	4265f4 <ferror@plt+0x22574>  // b.none
  42656c:	adrp	x9, 448000 <ferror@plt+0x43f80>
  426570:	adrp	x11, 448000 <ferror@plt+0x43f80>
  426574:	add	x9, x9, #0x1e8
  426578:	sub	w10, w8, #0xe00
  42657c:	add	x11, x11, #0x7de
  426580:	add	x9, x9, w8, uxtw #1
  426584:	add	x10, x11, w10, uxtw #1
  426588:	cmp	w8, #0x2fb
  42658c:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  426590:	ldrsh	x8, [x8]
  426594:	cmp	x8, x28
  426598:	b.ne	426614 <ferror@plt+0x22594>  // b.any
  42659c:	mov	w8, wzr
  4265a0:	lsr	w9, w8, #24
  4265a4:	cbnz	w9, 426630 <ferror@plt+0x225b0>
  4265a8:	cmp	w2, #0x8
  4265ac:	b.ne	426664 <ferror@plt+0x225e4>  // b.any
  4265b0:	mov	x9, xzr
  4265b4:	adrp	x10, 447000 <ferror@plt+0x42f80>
  4265b8:	add	x10, x10, #0x9f4
  4265bc:	ldr	w10, [x10, x9]
  4265c0:	cmp	w10, w0
  4265c4:	b.eq	426654 <ferror@plt+0x225d4>  // b.none
  4265c8:	add	x9, x9, #0xc
  4265cc:	cmp	w9, #0x174
  4265d0:	b.ne	4265b4 <ferror@plt+0x22534>  // b.any
  4265d4:	b	426664 <ferror@plt+0x225e4>
  4265d8:	add	x8, x20, x22
  4265dc:	cmp	x20, #0x0
  4265e0:	csel	x1, xzr, x8, eq  // eq = none
  4265e4:	sub	x0, x29, #0x8
  4265e8:	mov	w2, #0x1                   	// #1
  4265ec:	bl	426eb0 <ferror@plt+0x22e30>
  4265f0:	b	42667c <ferror@plt+0x225fc>
  4265f4:	cbz	x20, 426608 <ferror@plt+0x22588>
  4265f8:	add	x0, x20, x22
  4265fc:	mov	x1, x23
  426600:	mov	x2, x24
  426604:	bl	403520 <memcpy@plt>
  426608:	add	x22, x22, x24
  42660c:	tbz	x21, #63, 426684 <ferror@plt+0x22604>
  426610:	b	4263f8 <ferror@plt+0x22378>
  426614:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  426618:	add	x10, x10, #0xd54
  42661c:	and	w9, w0, #0xff
  426620:	add	x8, x10, x8, lsl #10
  426624:	ldr	w8, [x8, w9, uxtw #2]
  426628:	lsr	w9, w8, #24
  42662c:	cbz	w9, 4265a8 <ferror@plt+0x22528>
  426630:	add	x9, x20, x22
  426634:	cmp	x20, #0x0
  426638:	mov	w10, #0xff000000            	// #-16777216
  42663c:	csel	x0, xzr, x9, eq  // eq = none
  426640:	cmp	w2, #0x5
  426644:	add	w1, w8, w10
  426648:	cset	w3, ne  // ne = any
  42664c:	bl	426ff0 <ferror@plt+0x22f70>
  426650:	b	42667c <ferror@plt+0x225fc>
  426654:	adrp	x8, 447000 <ferror@plt+0x42f80>
  426658:	add	x8, x8, #0x9f4
  42665c:	add	x8, x8, x9
  426660:	ldr	w8, [x8, #4]
  426664:	cmp	w8, #0x0
  426668:	add	x9, x20, x22
  42666c:	csel	w0, w0, w8, eq  // eq = none
  426670:	cmp	x20, #0x0
  426674:	csel	x1, xzr, x9, eq  // eq = none
  426678:	bl	4274d8 <ferror@plt+0x23458>
  42667c:	add	x22, x22, w0, sxtw
  426680:	tbnz	x21, #63, 4263f8 <ferror@plt+0x22378>
  426684:	ldur	x8, [x29, #-8]
  426688:	cmp	x8, x25
  42668c:	b.cc	4263f8 <ferror@plt+0x22378>  // b.lo, b.ul, b.last
  426690:	mov	x0, x22
  426694:	ldp	x20, x19, [sp, #160]
  426698:	ldp	x22, x21, [sp, #144]
  42669c:	ldp	x24, x23, [sp, #128]
  4266a0:	ldp	x26, x25, [sp, #112]
  4266a4:	ldp	x28, x27, [sp, #96]
  4266a8:	ldp	x29, x30, [sp, #80]
  4266ac:	add	sp, sp, #0xb0
  4266b0:	ret
  4266b4:	stp	x29, x30, [sp, #-64]!
  4266b8:	str	x23, [sp, #16]
  4266bc:	stp	x22, x21, [sp, #32]
  4266c0:	stp	x20, x19, [sp, #48]
  4266c4:	mov	x29, sp
  4266c8:	cbz	x0, 426730 <ferror@plt+0x226b0>
  4266cc:	mov	x19, x1
  4266d0:	mov	x20, x0
  4266d4:	bl	42631c <ferror@plt+0x2229c>
  4266d8:	mov	w22, w0
  4266dc:	mov	x0, x20
  4266e0:	mov	x1, x19
  4266e4:	mov	x2, xzr
  4266e8:	mov	w3, w22
  4266ec:	bl	426754 <ferror@plt+0x226d4>
  4266f0:	mov	x23, x0
  4266f4:	add	x0, x0, #0x1
  4266f8:	bl	412328 <ferror@plt+0xe2a8>
  4266fc:	mov	x21, x0
  426700:	mov	x0, x20
  426704:	mov	x1, x19
  426708:	mov	x2, x21
  42670c:	mov	w3, w22
  426710:	bl	426754 <ferror@plt+0x226d4>
  426714:	strb	wzr, [x21, x23]
  426718:	mov	x0, x21
  42671c:	ldp	x20, x19, [sp, #48]
  426720:	ldp	x22, x21, [sp, #32]
  426724:	ldr	x23, [sp, #16]
  426728:	ldp	x29, x30, [sp], #64
  42672c:	ret
  426730:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  426734:	adrp	x1, 456000 <ferror@plt+0x51f80>
  426738:	adrp	x2, 437000 <ferror@plt+0x32f80>
  42673c:	add	x0, x0, #0xb6
  426740:	add	x1, x1, #0xde7
  426744:	add	x2, x2, #0xef6
  426748:	bl	413114 <ferror@plt+0xf094>
  42674c:	mov	x21, xzr
  426750:	b	426718 <ferror@plt+0x22698>
  426754:	sub	sp, sp, #0x70
  426758:	stp	x29, x30, [sp, #16]
  42675c:	stp	x28, x27, [sp, #32]
  426760:	stp	x26, x25, [sp, #48]
  426764:	stp	x24, x23, [sp, #64]
  426768:	stp	x22, x21, [sp, #80]
  42676c:	stp	x20, x19, [sp, #96]
  426770:	add	x29, sp, #0x10
  426774:	cbz	x1, 426b88 <ferror@plt+0x22b08>
  426778:	add	x8, x0, x1
  42677c:	str	x8, [sp, #8]
  426780:	adrp	x8, 456000 <ferror@plt+0x51f80>
  426784:	ldr	x28, [x8, #3912]
  426788:	mov	w19, w3
  42678c:	mov	x20, x2
  426790:	mov	x21, x1
  426794:	mov	x25, x0
  426798:	mov	x22, xzr
  42679c:	b	4267c8 <ferror@plt+0x22748>
  4267a0:	mov	w0, #0x69                  	// #105
  4267a4:	bl	4274d8 <ferror@plt+0x23458>
  4267a8:	ldrb	w8, [x23]
  4267ac:	add	x22, x22, w0, sxtw
  4267b0:	ldrb	w8, [x28, x8]
  4267b4:	add	x25, x23, x8
  4267b8:	tbnz	x21, #63, 4267c8 <ferror@plt+0x22748>
  4267bc:	ldr	x8, [sp, #8]
  4267c0:	cmp	x25, x8
  4267c4:	b.cs	426b8c <ferror@plt+0x22b0c>  // b.hs, b.nlast
  4267c8:	ldrb	w23, [x25]
  4267cc:	cbz	x23, 426b8c <ferror@plt+0x22b0c>
  4267d0:	mov	x0, x25
  4267d4:	bl	427334 <ferror@plt+0x232b4>
  4267d8:	mov	w8, #0xfb00                	// #64256
  4267dc:	movk	w8, #0x2, lsl #16
  4267e0:	mov	w24, w0
  4267e4:	cmp	w0, w8
  4267e8:	b.cs	4267fc <ferror@plt+0x2277c>  // b.hs, b.nlast
  4267ec:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4267f0:	lsr	w8, w24, #8
  4267f4:	add	x9, x9, #0x2fc
  4267f8:	b	42681c <ferror@plt+0x2279c>
  4267fc:	mov	w8, #0xfff20000            	// #-917504
  426800:	add	w8, w24, w8
  426804:	lsr	w9, w8, #16
  426808:	cmp	w9, #0x2
  42680c:	b.hi	426854 <ferror@plt+0x227d4>  // b.pmore
  426810:	adrp	x9, 447000 <ferror@plt+0x42f80>
  426814:	lsr	w8, w8, #8
  426818:	add	x9, x9, #0x3f2
  42681c:	ldrsh	w8, [x9, w8, uxtw #1]
  426820:	mov	w9, #0x2710                	// #10000
  426824:	cmp	w8, w9
  426828:	b.lt	426838 <ferror@plt+0x227b8>  // b.tstop
  42682c:	mov	w9, #0xffffd8f0            	// #-10000
  426830:	add	w26, w8, w9
  426834:	b	426858 <ferror@plt+0x227d8>
  426838:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  42683c:	sxtw	x8, w8
  426840:	add	x10, x10, #0x8f2
  426844:	and	w9, w24, #0xff
  426848:	add	x8, x10, x8, lsl #8
  42684c:	ldrb	w26, [x8, w9, uxtw]
  426850:	b	426858 <ferror@plt+0x227d8>
  426854:	mov	w26, #0x2                   	// #2
  426858:	ldrb	w27, [x28, x23]
  42685c:	cmp	w19, #0x1
  426860:	add	x23, x25, x27
  426864:	b.ne	426894 <ferror@plt+0x22814>  // b.any
  426868:	cmp	w24, #0x49
  42686c:	b.ne	426894 <ferror@plt+0x22814>  // b.any
  426870:	mov	x0, x23
  426874:	bl	427334 <ferror@plt+0x232b4>
  426878:	add	x8, x20, x22
  42687c:	cmp	x20, #0x0
  426880:	csel	x1, xzr, x8, eq  // eq = none
  426884:	cmp	w0, #0x307
  426888:	b.eq	4267a0 <ferror@plt+0x22720>  // b.none
  42688c:	mov	w0, #0x131                 	// #305
  426890:	b	426b74 <ferror@plt+0x22af4>
  426894:	cmp	w19, #0x2
  426898:	b.ne	426970 <ferror@plt+0x228f0>  // b.any
  42689c:	cmp	w24, #0x127
  4268a0:	b.gt	4268c0 <ferror@plt+0x22840>
  4268a4:	sub	w8, w24, #0x49
  4268a8:	cmp	w8, #0x2
  4268ac:	b.cc	426934 <ferror@plt+0x228b4>  // b.lo, b.ul, b.last
  4268b0:	sub	w8, w24, #0xcc
  4268b4:	cmp	w8, #0x2
  4268b8:	b.cc	4268d8 <ferror@plt+0x22858>  // b.lo, b.ul, b.last
  4268bc:	b	4269b8 <ferror@plt+0x22938>
  4268c0:	cmp	w24, #0x3a3
  4268c4:	b.eq	426978 <ferror@plt+0x228f8>  // b.none
  4268c8:	cmp	w24, #0x12e
  4268cc:	b.eq	426934 <ferror@plt+0x228b4>  // b.none
  4268d0:	cmp	w24, #0x128
  4268d4:	b.ne	4269b8 <ferror@plt+0x22938>  // b.any
  4268d8:	add	x8, x20, x22
  4268dc:	cmp	x20, #0x0
  4268e0:	csel	x1, x8, xzr, ne  // ne = any
  4268e4:	mov	w0, #0x69                  	// #105
  4268e8:	bl	4274d8 <ferror@plt+0x23458>
  4268ec:	add	x22, x22, w0, sxtw
  4268f0:	cmp	x20, #0x0
  4268f4:	add	x8, x20, x22
  4268f8:	csel	x1, x8, xzr, ne  // ne = any
  4268fc:	mov	w0, #0x307                 	// #775
  426900:	bl	4274d8 <ferror@plt+0x23458>
  426904:	cmp	w24, #0x128
  426908:	add	x22, x22, w0, sxtw
  42690c:	b.eq	426aec <ferror@plt+0x22a6c>  // b.none
  426910:	cmp	w24, #0xcd
  426914:	b.eq	426b00 <ferror@plt+0x22a80>  // b.none
  426918:	cmp	w24, #0xcc
  42691c:	b.ne	426a64 <ferror@plt+0x229e4>  // b.any
  426920:	add	x8, x20, x22
  426924:	cmp	x20, #0x0
  426928:	csel	x1, x8, xzr, ne  // ne = any
  42692c:	mov	w0, #0x300                 	// #768
  426930:	b	426b74 <ferror@plt+0x22af4>
  426934:	mov	x0, x23
  426938:	bl	427078 <ferror@plt+0x22ff8>
  42693c:	cbz	w0, 426970 <ferror@plt+0x228f0>
  426940:	mov	w0, w24
  426944:	bl	425dc8 <ferror@plt+0x21d48>
  426948:	add	x8, x20, x22
  42694c:	cmp	x20, #0x0
  426950:	csel	x1, x8, xzr, ne  // ne = any
  426954:	bl	4274d8 <ferror@plt+0x23458>
  426958:	add	x22, x22, w0, sxtw
  42695c:	cmp	x20, #0x0
  426960:	add	x8, x20, x22
  426964:	csel	x1, x8, xzr, ne  // ne = any
  426968:	mov	w0, #0x307                 	// #775
  42696c:	b	426b74 <ferror@plt+0x22af4>
  426970:	cmp	w24, #0x3a3
  426974:	b.ne	4269b8 <ferror@plt+0x22938>  // b.any
  426978:	tbnz	x21, #63, 426988 <ferror@plt+0x22908>
  42697c:	ldr	x8, [sp, #8]
  426980:	cmp	x23, x8
  426984:	b.cs	426a44 <ferror@plt+0x229c4>  // b.hs, b.nlast
  426988:	ldrb	w8, [x23]
  42698c:	cbz	w8, 426a44 <ferror@plt+0x229c4>
  426990:	mov	x0, x23
  426994:	bl	427334 <ferror@plt+0x232b4>
  426998:	mov	w8, #0xfb00                	// #64256
  42699c:	movk	w8, #0x2, lsl #16
  4269a0:	cmp	w0, w8
  4269a4:	b.cs	426ab0 <ferror@plt+0x22a30>  // b.hs, b.nlast
  4269a8:	adrp	x9, 440000 <ferror@plt+0x3bf80>
  4269ac:	lsr	w8, w0, #8
  4269b0:	add	x9, x9, #0x2fc
  4269b4:	b	426ad0 <ferror@plt+0x22a50>
  4269b8:	mov	w8, #0x1                   	// #1
  4269bc:	lsl	w8, w8, w26
  4269c0:	tst	w8, #0x300
  4269c4:	b.eq	426a4c <ferror@plt+0x229cc>  // b.none
  4269c8:	adrp	x9, 448000 <ferror@plt+0x43f80>
  4269cc:	lsr	w8, w24, #8
  4269d0:	add	x9, x9, #0x1e8
  4269d4:	adrp	x10, 448000 <ferror@plt+0x43f80>
  4269d8:	add	x9, x9, w8, uxtw #1
  4269dc:	sub	w8, w8, #0xe00
  4269e0:	add	x10, x10, #0x7de
  4269e4:	add	x8, x10, w8, uxtw #1
  4269e8:	mov	w10, #0xfb00                	// #64256
  4269ec:	movk	w10, #0x2, lsl #16
  4269f0:	cmp	w24, w10
  4269f4:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4269f8:	ldrsh	x8, [x8]
  4269fc:	mov	w9, #0x2710                	// #10000
  426a00:	cmp	x8, x9
  426a04:	b.ne	426a70 <ferror@plt+0x229f0>  // b.any
  426a08:	mov	w8, wzr
  426a0c:	lsr	w9, w8, #24
  426a10:	cbnz	w9, 426a8c <ferror@plt+0x22a0c>
  426a14:	cmp	w26, #0x8
  426a18:	b.ne	426b38 <ferror@plt+0x22ab8>  // b.any
  426a1c:	adrp	x11, 447000 <ferror@plt+0x42f80>
  426a20:	mov	x9, xzr
  426a24:	add	x11, x11, #0x9f4
  426a28:	ldr	w10, [x11, x9]
  426a2c:	cmp	w10, w24
  426a30:	b.eq	426b30 <ferror@plt+0x22ab0>  // b.none
  426a34:	add	x9, x9, #0xc
  426a38:	cmp	w9, #0x174
  426a3c:	b.ne	426a28 <ferror@plt+0x229a8>  // b.any
  426a40:	b	426b38 <ferror@plt+0x22ab8>
  426a44:	mov	w0, #0x3c2                 	// #962
  426a48:	b	426b68 <ferror@plt+0x22ae8>
  426a4c:	cbz	x20, 426a60 <ferror@plt+0x229e0>
  426a50:	add	x0, x20, x22
  426a54:	mov	x1, x25
  426a58:	mov	x2, x27
  426a5c:	bl	403520 <memcpy@plt>
  426a60:	add	x22, x22, x27
  426a64:	mov	x25, x23
  426a68:	tbz	x21, #63, 4267bc <ferror@plt+0x2273c>
  426a6c:	b	4267c8 <ferror@plt+0x22748>
  426a70:	adrp	x10, 44b000 <ferror@plt+0x46f80>
  426a74:	add	x10, x10, #0xd54
  426a78:	and	w9, w24, #0xff
  426a7c:	add	x8, x10, x8, lsl #10
  426a80:	ldr	w8, [x8, w9, uxtw #2]
  426a84:	lsr	w9, w8, #24
  426a88:	cbz	w9, 426a14 <ferror@plt+0x22994>
  426a8c:	add	x9, x20, x22
  426a90:	cmp	x20, #0x0
  426a94:	csel	x0, xzr, x9, eq  // eq = none
  426a98:	mov	w9, #0xff000000            	// #-16777216
  426a9c:	add	w1, w8, w9
  426aa0:	mov	w2, w26
  426aa4:	mov	w3, wzr
  426aa8:	bl	426ff0 <ferror@plt+0x22f70>
  426aac:	b	426b78 <ferror@plt+0x22af8>
  426ab0:	mov	w8, #0xfff20000            	// #-917504
  426ab4:	add	w8, w0, w8
  426ab8:	lsr	w9, w8, #16
  426abc:	cmp	w9, #0x2
  426ac0:	b.hi	426b50 <ferror@plt+0x22ad0>  // b.pmore
  426ac4:	adrp	x9, 447000 <ferror@plt+0x42f80>
  426ac8:	lsr	w8, w8, #8
  426acc:	add	x9, x9, #0x3f2
  426ad0:	ldrsh	w8, [x9, w8, uxtw #1]
  426ad4:	mov	w9, #0x2710                	// #10000
  426ad8:	cmp	w8, w9
  426adc:	b.lt	426b14 <ferror@plt+0x22a94>  // b.tstop
  426ae0:	mov	w9, #0xffffd8f0            	// #-10000
  426ae4:	add	w8, w8, w9
  426ae8:	b	426b54 <ferror@plt+0x22ad4>
  426aec:	add	x8, x20, x22
  426af0:	cmp	x20, #0x0
  426af4:	csel	x1, x8, xzr, ne  // ne = any
  426af8:	mov	w0, #0x303                 	// #771
  426afc:	b	426b74 <ferror@plt+0x22af4>
  426b00:	add	x8, x20, x22
  426b04:	cmp	x20, #0x0
  426b08:	csel	x1, x8, xzr, ne  // ne = any
  426b0c:	mov	w0, #0x301                 	// #769
  426b10:	b	426b74 <ferror@plt+0x22af4>
  426b14:	adrp	x10, 440000 <ferror@plt+0x3bf80>
  426b18:	sxtw	x8, w8
  426b1c:	add	x10, x10, #0x8f2
  426b20:	and	w9, w0, #0xff
  426b24:	add	x8, x10, x8, lsl #8
  426b28:	ldrb	w8, [x8, w9, uxtw]
  426b2c:	b	426b54 <ferror@plt+0x22ad4>
  426b30:	add	x8, x11, x9
  426b34:	ldr	w8, [x8, #8]
  426b38:	cmp	w8, #0x0
  426b3c:	add	x9, x20, x22
  426b40:	csel	w0, w24, w8, eq  // eq = none
  426b44:	cmp	x20, #0x0
  426b48:	csel	x1, xzr, x9, eq  // eq = none
  426b4c:	b	426b74 <ferror@plt+0x22af4>
  426b50:	mov	w8, #0x2                   	// #2
  426b54:	mov	w9, #0x1                   	// #1
  426b58:	lsl	w8, w9, w8
  426b5c:	tst	w8, #0x3e0
  426b60:	mov	w8, #0x3c2                 	// #962
  426b64:	cinc	w0, w8, ne  // ne = any
  426b68:	add	x8, x20, x22
  426b6c:	cmp	x20, #0x0
  426b70:	csel	x1, xzr, x8, eq  // eq = none
  426b74:	bl	4274d8 <ferror@plt+0x23458>
  426b78:	add	x22, x22, w0, sxtw
  426b7c:	mov	x25, x23
  426b80:	tbz	x21, #63, 4267bc <ferror@plt+0x2273c>
  426b84:	b	4267c8 <ferror@plt+0x22748>
  426b88:	mov	x22, xzr
  426b8c:	mov	x0, x22
  426b90:	ldp	x20, x19, [sp, #96]
  426b94:	ldp	x22, x21, [sp, #80]
  426b98:	ldp	x24, x23, [sp, #64]
  426b9c:	ldp	x26, x25, [sp, #48]
  426ba0:	ldp	x28, x27, [sp, #32]
  426ba4:	ldp	x29, x30, [sp, #16]
  426ba8:	add	sp, sp, #0x70
  426bac:	ret
  426bb0:	stp	x29, x30, [sp, #-96]!
  426bb4:	stp	x28, x27, [sp, #16]
  426bb8:	stp	x26, x25, [sp, #32]
  426bbc:	stp	x24, x23, [sp, #48]
  426bc0:	stp	x22, x21, [sp, #64]
  426bc4:	stp	x20, x19, [sp, #80]
  426bc8:	mov	x29, sp
  426bcc:	cbz	x0, 426cf4 <ferror@plt+0x22c74>
  426bd0:	mov	x20, x0
  426bd4:	mov	x0, xzr
  426bd8:	mov	x19, x1
  426bdc:	bl	41f020 <ferror@plt+0x1afa0>
  426be0:	mov	x21, x0
  426be4:	cbz	x19, 426ccc <ferror@plt+0x22c4c>
  426be8:	adrp	x8, 456000 <ferror@plt+0x51f80>
  426bec:	ldr	x24, [x8, #3912]
  426bf0:	adrp	x27, 449000 <ferror@plt+0x44f80>
  426bf4:	add	x23, x20, x19
  426bf8:	mov	w25, #0xfa62                	// #64098
  426bfc:	mov	w26, #0xa                   	// #10
  426c00:	add	x27, x27, #0x272
  426c04:	ldrb	w8, [x20]
  426c08:	cbz	w8, 426ccc <ferror@plt+0x22c4c>
  426c0c:	mov	x0, x20
  426c10:	bl	427334 <ferror@plt+0x232b4>
  426c14:	sub	w8, w0, #0xb5
  426c18:	mov	w22, w0
  426c1c:	cmp	w8, w25
  426c20:	b.hi	426ca0 <ferror@plt+0x22c20>  // b.pmore
  426c24:	mov	w28, wzr
  426c28:	mov	w25, #0x9f                  	// #159
  426c2c:	add	w8, w25, w28
  426c30:	cmp	w8, #0x0
  426c34:	cinc	w8, w8, lt  // lt = tstop
  426c38:	asr	w9, w8, #1
  426c3c:	smull	x9, w9, w26
  426c40:	ldrh	w10, [x27, x9]
  426c44:	sbfx	x9, x8, #1, #31
  426c48:	cmp	w22, w10
  426c4c:	b.ne	426c6c <ferror@plt+0x22bec>  // b.any
  426c50:	madd	x8, x9, x26, x27
  426c54:	add	x1, x8, #0x2
  426c58:	mov	x0, x21
  426c5c:	bl	41f38c <ferror@plt+0x1b30c>
  426c60:	mov	w8, #0x8                   	// #8
  426c64:	cbnz	w8, 426c94 <ferror@plt+0x22c14>
  426c68:	b	426c2c <ferror@plt+0x22bac>
  426c6c:	cmp	w9, w28
  426c70:	b.ne	426c80 <ferror@plt+0x22c00>  // b.any
  426c74:	mov	w8, #0x7                   	// #7
  426c78:	cbnz	w8, 426c94 <ferror@plt+0x22c14>
  426c7c:	b	426c2c <ferror@plt+0x22bac>
  426c80:	cmp	w22, w10
  426c84:	mov	w8, wzr
  426c88:	csel	w28, w9, w28, hi  // hi = pmore
  426c8c:	csel	w25, w25, w9, hi  // hi = pmore
  426c90:	cbz	w8, 426c2c <ferror@plt+0x22bac>
  426c94:	cmp	w8, #0x8
  426c98:	mov	w25, #0xfa62                	// #64098
  426c9c:	b.eq	426cb4 <ferror@plt+0x22c34>  // b.none
  426ca0:	mov	w0, w22
  426ca4:	bl	425dc8 <ferror@plt+0x21d48>
  426ca8:	mov	w1, w0
  426cac:	mov	x0, x21
  426cb0:	bl	41f974 <ferror@plt+0x1b8f4>
  426cb4:	ldrb	w8, [x20]
  426cb8:	ldrb	w8, [x24, x8]
  426cbc:	add	x20, x20, x8
  426cc0:	tbnz	x19, #63, 426c04 <ferror@plt+0x22b84>
  426cc4:	cmp	x20, x23
  426cc8:	b.cc	426c04 <ferror@plt+0x22b84>  // b.lo, b.ul, b.last
  426ccc:	mov	x0, x21
  426cd0:	mov	w1, wzr
  426cd4:	bl	41f170 <ferror@plt+0x1b0f0>
  426cd8:	ldp	x20, x19, [sp, #80]
  426cdc:	ldp	x22, x21, [sp, #64]
  426ce0:	ldp	x24, x23, [sp, #48]
  426ce4:	ldp	x26, x25, [sp, #32]
  426ce8:	ldp	x28, x27, [sp, #16]
  426cec:	ldp	x29, x30, [sp], #96
  426cf0:	ret
  426cf4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  426cf8:	adrp	x1, 456000 <ferror@plt+0x51f80>
  426cfc:	adrp	x2, 437000 <ferror@plt+0x32f80>
  426d00:	add	x0, x0, #0xb6
  426d04:	add	x1, x1, #0xe14
  426d08:	add	x2, x2, #0xef6
  426d0c:	bl	413114 <ferror@plt+0xf094>
  426d10:	mov	x0, xzr
  426d14:	b	426cd8 <ferror@plt+0x22c58>
  426d18:	lsr	w8, w0, #16
  426d1c:	cbz	w8, 426d28 <ferror@plt+0x22ca8>
  426d20:	mov	w9, wzr
  426d24:	b	426d78 <ferror@plt+0x22cf8>
  426d28:	mov	w8, w0
  426d2c:	adrp	x9, 449000 <ferror@plt+0x44f80>
  426d30:	add	x9, x9, #0xab8
  426d34:	lsr	x10, x8, #8
  426d38:	ldrb	w9, [x9, x10]
  426d3c:	adrp	x10, 456000 <ferror@plt+0x51f80>
  426d40:	ubfx	x11, x8, #4, #4
  426d44:	add	x10, x10, #0x154
  426d48:	add	x9, x11, x9
  426d4c:	ldrb	w9, [x10, x9]
  426d50:	adrp	x10, 449000 <ferror@plt+0x44f80>
  426d54:	ubfx	x11, x8, #2, #2
  426d58:	add	x10, x10, #0x9d8
  426d5c:	add	x9, x11, x9
  426d60:	ldrb	w9, [x10, x9]
  426d64:	and	x8, x8, #0x3
  426d68:	add	x8, x8, x9
  426d6c:	adrp	x9, 449000 <ferror@plt+0x44f80>
  426d70:	add	x9, x9, #0x8a8
  426d74:	ldrsh	w9, [x9, x8, lsl #1]
  426d78:	cmp	w9, #0x0
  426d7c:	cset	w8, ne  // ne = any
  426d80:	cbz	x1, 426d8c <ferror@plt+0x22d0c>
  426d84:	add	w9, w9, w0
  426d88:	str	w9, [x1]
  426d8c:	mov	w0, w8
  426d90:	ret
  426d94:	stp	x29, x30, [sp, #-16]!
  426d98:	lsr	w8, w0, #13
  426d9c:	mov	x29, sp
  426da0:	cbnz	w8, 426db8 <ferror@plt+0x22d38>
  426da4:	adrp	x8, 449000 <ferror@plt+0x44f80>
  426da8:	add	x8, x8, #0xbb8
  426dac:	ldrb	w0, [x8, w0, uxtw]
  426db0:	ldp	x29, x30, [sp], #16
  426db4:	ret
  426db8:	bl	426dc4 <ferror@plt+0x22d44>
  426dbc:	ldp	x29, x30, [sp], #16
  426dc0:	ret
  426dc4:	adrp	x8, 489000 <ferror@plt+0x84f80>
  426dc8:	ldr	w12, [x8, #2040]
  426dcc:	adrp	x10, 456000 <ferror@plt+0x51f80>
  426dd0:	mov	w11, wzr
  426dd4:	mov	w9, #0x170                 	// #368
  426dd8:	add	x10, x10, #0x234
  426ddc:	b	426dfc <ferror@plt+0x22d7c>
  426de0:	sub	w9, w12, #0x1
  426de4:	add	w12, w9, w11
  426de8:	cmp	w12, #0x0
  426dec:	cinc	w12, w12, lt  // lt = tstop
  426df0:	cmp	w11, w9
  426df4:	asr	w12, w12, #1
  426df8:	b.gt	426e2c <ferror@plt+0x22dac>
  426dfc:	sbfiz	x13, x12, #3, #32
  426e00:	ldr	w13, [x10, x13]
  426e04:	cmp	w13, w0
  426e08:	b.hi	426de0 <ferror@plt+0x22d60>  // b.pmore
  426e0c:	sxtw	x11, w12
  426e10:	add	x11, x10, x11, lsl #3
  426e14:	ldrh	w14, [x11, #4]
  426e18:	add	w13, w13, w14
  426e1c:	cmp	w13, w0
  426e20:	b.hi	426e34 <ferror@plt+0x22db4>  // b.pmore
  426e24:	add	w11, w12, #0x1
  426e28:	b	426de4 <ferror@plt+0x22d64>
  426e2c:	mov	w0, #0x3d                  	// #61
  426e30:	ret
  426e34:	ldrh	w0, [x11, #6]
  426e38:	str	w12, [x8, #2040]
  426e3c:	ret
  426e40:	cmn	w0, #0x1
  426e44:	b.eq	426e60 <ferror@plt+0x22de0>  // b.none
  426e48:	cmp	w0, #0x66
  426e4c:	b.hi	426e68 <ferror@plt+0x22de8>  // b.pmore
  426e50:	adrp	x8, 44b000 <ferror@plt+0x46f80>
  426e54:	add	x8, x8, #0xbb8
  426e58:	ldr	w0, [x8, w0, sxtw #2]
  426e5c:	ret
  426e60:	mov	w0, wzr
  426e64:	ret
  426e68:	mov	w0, #0x7a7a                	// #31354
  426e6c:	movk	w0, #0x5a7a, lsl #16
  426e70:	ret
  426e74:	cbz	w0, 426ea8 <ferror@plt+0x22e28>
  426e78:	adrp	x9, 44b000 <ferror@plt+0x46f80>
  426e7c:	mov	w8, w0
  426e80:	mov	x0, xzr
  426e84:	add	x9, x9, #0xbb8
  426e88:	ldr	w10, [x9, x0, lsl #2]
  426e8c:	cmp	w10, w8
  426e90:	b.eq	426ea4 <ferror@plt+0x22e24>  // b.none
  426e94:	add	x0, x0, #0x1
  426e98:	cmp	w0, #0x67
  426e9c:	b.ne	426e88 <ferror@plt+0x22e08>  // b.any
  426ea0:	mov	w0, #0x3d                  	// #61
  426ea4:	ret
  426ea8:	mov	w0, #0xffffffff            	// #-1
  426eac:	ret
  426eb0:	sub	sp, sp, #0x70
  426eb4:	stp	x29, x30, [sp, #16]
  426eb8:	stp	x28, x27, [sp, #32]
  426ebc:	stp	x26, x25, [sp, #48]
  426ec0:	stp	x24, x23, [sp, #64]
  426ec4:	stp	x22, x21, [sp, #80]
  426ec8:	stp	x20, x19, [sp, #96]
  426ecc:	adrp	x8, 456000 <ferror@plt+0x51f80>
  426ed0:	ldr	x21, [x0]
  426ed4:	ldr	x26, [x8, #3912]
  426ed8:	adrp	x24, 440000 <ferror@plt+0x3bf80>
  426edc:	adrp	x28, 440000 <ferror@plt+0x3bf80>
  426ee0:	mov	w22, w2
  426ee4:	mov	x23, x1
  426ee8:	mov	w19, wzr
  426eec:	add	x24, x24, #0x2fc
  426ef0:	mov	w25, #0x2710                	// #10000
  426ef4:	mov	w27, #0xffffd8f0            	// #-10000
  426ef8:	add	x28, x28, #0x8f2
  426efc:	mov	w20, #0x1                   	// #1
  426f00:	add	x29, sp, #0x10
  426f04:	str	x0, [sp, #8]
  426f08:	b	426f14 <ferror@plt+0x22e94>
  426f0c:	mov	w8, wzr
  426f10:	tbz	w8, #0, 426fc4 <ferror@plt+0x22f44>
  426f14:	ldrb	w8, [x21]
  426f18:	cbz	w8, 426fc4 <ferror@plt+0x22f44>
  426f1c:	mov	x0, x21
  426f20:	bl	427334 <ferror@plt+0x232b4>
  426f24:	lsr	w8, w0, #8
  426f28:	cmp	w8, #0x2fa
  426f2c:	b.hi	426f44 <ferror@plt+0x22ec4>  // b.pmore
  426f30:	ldrsh	w8, [x24, w8, uxtw #1]
  426f34:	cmp	w8, w25
  426f38:	b.lt	426f6c <ferror@plt+0x22eec>  // b.tstop
  426f3c:	add	w8, w8, w27
  426f40:	b	426f84 <ferror@plt+0x22f04>
  426f44:	sub	w8, w0, #0xe0, lsl #12
  426f48:	lsr	w9, w8, #16
  426f4c:	cmp	w9, #0x2
  426f50:	b.hi	426f80 <ferror@plt+0x22f00>  // b.pmore
  426f54:	adrp	x9, 447000 <ferror@plt+0x42f80>
  426f58:	lsr	w8, w8, #8
  426f5c:	add	x9, x9, #0x3f2
  426f60:	ldrsh	w8, [x9, w8, uxtw #1]
  426f64:	cmp	w8, w25
  426f68:	b.ge	426f3c <ferror@plt+0x22ebc>  // b.tcont
  426f6c:	sxtw	x8, w8
  426f70:	and	w9, w0, #0xff
  426f74:	add	x8, x28, x8, lsl #8
  426f78:	ldrb	w8, [x8, w9, uxtw]
  426f7c:	b	426f84 <ferror@plt+0x22f04>
  426f80:	mov	w8, #0x2                   	// #2
  426f84:	lsl	w8, w20, w8
  426f88:	tst	w8, #0x1c00
  426f8c:	b.eq	426f0c <ferror@plt+0x22e8c>  // b.none
  426f90:	cbz	w22, 426f9c <ferror@plt+0x22f1c>
  426f94:	cmp	w0, #0x307
  426f98:	b.eq	426fb0 <ferror@plt+0x22f30>  // b.none
  426f9c:	add	x8, x23, w19, sxtw
  426fa0:	cmp	x23, #0x0
  426fa4:	csel	x1, xzr, x8, eq  // eq = none
  426fa8:	bl	4274d8 <ferror@plt+0x23458>
  426fac:	add	w19, w0, w19
  426fb0:	ldrb	w8, [x21]
  426fb4:	ldrb	w8, [x26, x8]
  426fb8:	add	x21, x21, x8
  426fbc:	mov	w8, #0x1                   	// #1
  426fc0:	tbnz	w8, #0, 426f14 <ferror@plt+0x22e94>
  426fc4:	ldr	x8, [sp, #8]
  426fc8:	mov	w0, w19
  426fcc:	str	x21, [x8]
  426fd0:	ldp	x20, x19, [sp, #96]
  426fd4:	ldp	x22, x21, [sp, #80]
  426fd8:	ldp	x24, x23, [sp, #64]
  426fdc:	ldp	x26, x25, [sp, #48]
  426fe0:	ldp	x28, x27, [sp, #32]
  426fe4:	ldp	x29, x30, [sp, #16]
  426fe8:	add	sp, sp, #0x70
  426fec:	ret
  426ff0:	stp	x29, x30, [sp, #-48]!
  426ff4:	adrp	x8, 448000 <ferror@plt+0x43f80>
  426ff8:	add	x8, x8, #0xdde
  426ffc:	stp	x20, x19, [sp, #32]
  427000:	mov	x19, x0
  427004:	cmp	w2, #0x8
  427008:	add	x20, x8, w1, sxtw
  42700c:	str	x21, [sp, #16]
  427010:	mov	x29, sp
  427014:	b.eq	42702c <ferror@plt+0x22fac>  // b.none
  427018:	adrp	x8, 456000 <ferror@plt+0x51f80>
  42701c:	ldr	x8, [x8, #3912]
  427020:	ldrb	w9, [x20]
  427024:	ldrb	w8, [x8, x9]
  427028:	add	x20, x20, x8
  42702c:	cmp	w3, #0x1
  427030:	b.ne	427044 <ferror@plt+0x22fc4>  // b.any
  427034:	mov	x0, x20
  427038:	bl	403590 <strlen@plt>
  42703c:	add	x8, x0, x20
  427040:	add	x20, x8, #0x1
  427044:	mov	x0, x20
  427048:	bl	403590 <strlen@plt>
  42704c:	mov	x21, x0
  427050:	cbz	x19, 427064 <ferror@plt+0x22fe4>
  427054:	sxtw	x2, w21
  427058:	mov	x0, x19
  42705c:	mov	x1, x20
  427060:	bl	403520 <memcpy@plt>
  427064:	mov	w0, w21
  427068:	ldp	x20, x19, [sp, #32]
  42706c:	ldr	x21, [sp, #16]
  427070:	ldp	x29, x30, [sp], #48
  427074:	ret
  427078:	stp	x29, x30, [sp, #-48]!
  42707c:	stp	x20, x19, [sp, #32]
  427080:	str	x21, [sp, #16]
  427084:	ldrb	w21, [x0]
  427088:	mov	x29, sp
  42708c:	cbz	w21, 4270c8 <ferror@plt+0x23048>
  427090:	adrp	x8, 456000 <ferror@plt+0x51f80>
  427094:	ldr	x20, [x8, #3912]
  427098:	mov	x19, x0
  42709c:	mov	x0, x19
  4270a0:	bl	427334 <ferror@plt+0x232b4>
  4270a4:	bl	428924 <ferror@plt+0x248a4>
  4270a8:	cbz	w0, 4270d4 <ferror@plt+0x23054>
  4270ac:	cmp	w0, #0xe6
  4270b0:	b.eq	4270d0 <ferror@plt+0x23050>  // b.none
  4270b4:	and	x8, x21, #0xff
  4270b8:	ldrb	w8, [x20, x8]
  4270bc:	add	x19, x19, x8
  4270c0:	ldrb	w21, [x19]
  4270c4:	cbnz	w21, 42709c <ferror@plt+0x2301c>
  4270c8:	mov	w0, wzr
  4270cc:	b	4270d4 <ferror@plt+0x23054>
  4270d0:	mov	w0, #0x1                   	// #1
  4270d4:	ldp	x20, x19, [sp, #32]
  4270d8:	ldr	x21, [sp, #16]
  4270dc:	ldp	x29, x30, [sp], #48
  4270e0:	ret
  4270e4:	sub	x8, x1, #0x1
  4270e8:	cmp	x8, x0
  4270ec:	b.cc	427108 <ferror@plt+0x23088>  // b.lo, b.ul, b.last
  4270f0:	ldrb	w9, [x8], #-1
  4270f4:	and	w9, w9, #0xc0
  4270f8:	cmp	w9, #0x80
  4270fc:	b.eq	4270e8 <ferror@plt+0x23068>  // b.none
  427100:	add	x0, x8, #0x1
  427104:	ret
  427108:	mov	x0, xzr
  42710c:	ret
  427110:	ldrb	w8, [x0]
  427114:	cbz	w8, 427158 <ferror@plt+0x230d8>
  427118:	cbz	x1, 427148 <ferror@plt+0x230c8>
  42711c:	add	x0, x0, #0x1
  427120:	cmp	x0, x1
  427124:	b.cs	427158 <ferror@plt+0x230d8>  // b.hs, b.nlast
  427128:	ldrb	w8, [x0]
  42712c:	and	w8, w8, #0xc0
  427130:	cmp	w8, #0x80
  427134:	b.ne	427158 <ferror@plt+0x230d8>  // b.any
  427138:	add	x0, x0, #0x1
  42713c:	cmp	x1, x0
  427140:	b.ne	427128 <ferror@plt+0x230a8>  // b.any
  427144:	b	427158 <ferror@plt+0x230d8>
  427148:	ldrb	w8, [x0, #1]!
  42714c:	and	w8, w8, #0xc0
  427150:	cmp	w8, #0x80
  427154:	b.eq	427148 <ferror@plt+0x230c8>  // b.none
  427158:	cmp	x0, x1
  42715c:	csel	x0, xzr, x0, eq  // eq = none
  427160:	ret
  427164:	ldrb	w8, [x0, #-1]!
  427168:	and	w8, w8, #0xc0
  42716c:	cmp	w8, #0x80
  427170:	b.eq	427164 <ferror@plt+0x230e4>  // b.none
  427174:	ret
  427178:	stp	x29, x30, [sp, #-16]!
  42717c:	mov	x29, sp
  427180:	cbnz	x0, 427188 <ferror@plt+0x23108>
  427184:	cbnz	x1, 42722c <ferror@plt+0x231ac>
  427188:	tbnz	x1, #63, 4271e8 <ferror@plt+0x23168>
  42718c:	cbz	x1, 427248 <ferror@plt+0x231c8>
  427190:	ldrb	w9, [x0]
  427194:	cbz	x9, 427248 <ferror@plt+0x231c8>
  427198:	adrp	x8, 456000 <ferror@plt+0x51f80>
  42719c:	add	x8, x8, #0xe48
  4271a0:	ldrb	w9, [x8, x9]
  4271a4:	cmp	x9, x1
  4271a8:	b.ge	427218 <ferror@plt+0x23198>  // b.tcont
  4271ac:	add	x10, x0, x9
  4271b0:	ldrb	w12, [x10]
  4271b4:	cbz	w12, 427218 <ferror@plt+0x23198>
  4271b8:	mov	w13, #0x1                   	// #1
  4271bc:	and	x9, x12, #0xff
  4271c0:	ldrb	w9, [x8, x9]
  4271c4:	mov	x11, x13
  4271c8:	add	x10, x10, x9
  4271cc:	sub	x9, x10, x0
  4271d0:	cmp	x9, x1
  4271d4:	b.ge	42721c <ferror@plt+0x2319c>  // b.tcont
  4271d8:	ldrb	w12, [x10]
  4271dc:	add	x13, x11, #0x1
  4271e0:	cbnz	w12, 4271bc <ferror@plt+0x2313c>
  4271e4:	b	42721c <ferror@plt+0x2319c>
  4271e8:	ldrb	w10, [x0]
  4271ec:	cbz	w10, 427248 <ferror@plt+0x231c8>
  4271f0:	adrp	x9, 456000 <ferror@plt+0x51f80>
  4271f4:	mov	x8, xzr
  4271f8:	add	x9, x9, #0xe48
  4271fc:	and	x10, x10, #0xff
  427200:	ldrb	w10, [x9, x10]
  427204:	add	x8, x8, #0x1
  427208:	add	x0, x0, x10
  42720c:	ldrb	w10, [x0]
  427210:	cbnz	w10, 4271fc <ferror@plt+0x2317c>
  427214:	b	42724c <ferror@plt+0x231cc>
  427218:	mov	x11, xzr
  42721c:	cmp	x9, x1
  427220:	cinc	x0, x11, le
  427224:	ldp	x29, x30, [sp], #16
  427228:	ret
  42722c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  427230:	adrp	x1, 456000 <ferror@plt+0x51f80>
  427234:	adrp	x2, 456000 <ferror@plt+0x51f80>
  427238:	add	x0, x0, #0xb6
  42723c:	add	x1, x1, #0xf50
  427240:	add	x2, x2, #0xf7b
  427244:	bl	413114 <ferror@plt+0xf094>
  427248:	mov	x8, xzr
  42724c:	mov	x0, x8
  427250:	ldp	x29, x30, [sp], #16
  427254:	ret
  427258:	stp	x29, x30, [sp, #-48]!
  42725c:	str	x21, [sp, #16]
  427260:	stp	x20, x19, [sp, #32]
  427264:	mov	x29, sp
  427268:	mov	x19, x2
  42726c:	mov	x20, x1
  427270:	bl	4272b4 <ferror@plt+0x23234>
  427274:	sub	x1, x19, x20
  427278:	mov	x21, x0
  42727c:	bl	4272b4 <ferror@plt+0x23234>
  427280:	sub	x19, x0, x21
  427284:	add	x0, x19, #0x1
  427288:	bl	412328 <ferror@plt+0xe2a8>
  42728c:	mov	x1, x21
  427290:	mov	x2, x19
  427294:	mov	x20, x0
  427298:	bl	403520 <memcpy@plt>
  42729c:	strb	wzr, [x20, x19]
  4272a0:	mov	x0, x20
  4272a4:	ldp	x20, x19, [sp, #32]
  4272a8:	ldr	x21, [sp, #16]
  4272ac:	ldp	x29, x30, [sp], #48
  4272b0:	ret
  4272b4:	stp	x29, x30, [sp, #-32]!
  4272b8:	stp	x20, x19, [sp, #16]
  4272bc:	mov	x19, x1
  4272c0:	cmp	x1, #0x1
  4272c4:	mov	x20, x0
  4272c8:	mov	x29, sp
  4272cc:	b.lt	4272f0 <ferror@plt+0x23270>  // b.tstop
  4272d0:	adrp	x8, 456000 <ferror@plt+0x51f80>
  4272d4:	add	x8, x8, #0xe48
  4272d8:	ldrb	w9, [x20]
  4272dc:	subs	x19, x19, #0x1
  4272e0:	ldrb	w9, [x8, x9]
  4272e4:	add	x20, x20, x9
  4272e8:	b.ne	4272d8 <ferror@plt+0x23258>  // b.any
  4272ec:	b	427324 <ferror@plt+0x232a4>
  4272f0:	cbz	x19, 427324 <ferror@plt+0x232a4>
  4272f4:	mov	x1, x20
  4272f8:	add	x8, x1, x19
  4272fc:	add	x20, x8, #0x1
  427300:	ldrb	w8, [x20, #-1]!
  427304:	and	w8, w8, #0xc0
  427308:	cmp	w8, #0x80
  42730c:	b.eq	427300 <ferror@plt+0x23280>  // b.none
  427310:	mov	x0, x20
  427314:	bl	427418 <ferror@plt+0x23398>
  427318:	adds	x19, x0, x19
  42731c:	mov	x1, x20
  427320:	b.ne	4272f8 <ferror@plt+0x23278>  // b.any
  427324:	mov	x0, x20
  427328:	ldp	x20, x19, [sp, #16]
  42732c:	ldp	x29, x30, [sp], #32
  427330:	ret
  427334:	ldrsb	w9, [x0]
  427338:	and	w8, w9, #0xff
  42733c:	tbnz	w9, #31, 42734c <ferror@plt+0x232cc>
  427340:	mov	w9, #0x1                   	// #1
  427344:	mov	w10, #0x7f                  	// #127
  427348:	b	4273c0 <ferror@plt+0x23340>
  42734c:	and	w9, w8, #0xe0
  427350:	cmp	w9, #0xc0
  427354:	b.ne	427364 <ferror@plt+0x232e4>  // b.any
  427358:	mov	w9, #0x2                   	// #2
  42735c:	mov	w10, #0x1f                  	// #31
  427360:	b	4273c0 <ferror@plt+0x23340>
  427364:	and	w9, w8, #0xf0
  427368:	cmp	w9, #0xe0
  42736c:	b.ne	42737c <ferror@plt+0x232fc>  // b.any
  427370:	mov	w9, #0x3                   	// #3
  427374:	mov	w10, #0xf                   	// #15
  427378:	b	4273c0 <ferror@plt+0x23340>
  42737c:	and	w9, w8, #0xf8
  427380:	cmp	w9, #0xf0
  427384:	b.ne	427394 <ferror@plt+0x23314>  // b.any
  427388:	mov	w9, #0x4                   	// #4
  42738c:	mov	w10, #0x7                   	// #7
  427390:	b	4273c0 <ferror@plt+0x23340>
  427394:	and	w9, w8, #0xfc
  427398:	cmp	w9, #0xf8
  42739c:	b.ne	4273ac <ferror@plt+0x2332c>  // b.any
  4273a0:	mov	w9, #0x5                   	// #5
  4273a4:	mov	w10, #0x3                   	// #3
  4273a8:	b	4273c0 <ferror@plt+0x23340>
  4273ac:	and	w9, w8, #0xfe
  4273b0:	mov	w11, #0x6                   	// #6
  4273b4:	cmp	w9, #0xfc
  4273b8:	cset	w10, eq  // eq = none
  4273bc:	csinv	w9, w11, wzr, eq  // eq = none
  4273c0:	cmn	w9, #0x1
  4273c4:	b.eq	427408 <ferror@plt+0x23388>  // b.none
  4273c8:	cmp	w9, #0x2
  4273cc:	and	w10, w10, w8
  4273d0:	b.lt	427410 <ferror@plt+0x23390>  // b.tstop
  4273d4:	mov	w9, w9
  4273d8:	add	x8, x0, #0x1
  4273dc:	sub	x9, x9, #0x1
  4273e0:	ldrb	w0, [x8]
  4273e4:	and	w11, w0, #0xc0
  4273e8:	cmp	w11, #0x80
  4273ec:	b.ne	427408 <ferror@plt+0x23388>  // b.any
  4273f0:	bfi	w0, w10, #6, #26
  4273f4:	subs	x9, x9, #0x1
  4273f8:	add	x8, x8, #0x1
  4273fc:	mov	w10, w0
  427400:	b.ne	4273e0 <ferror@plt+0x23360>  // b.any
  427404:	ret
  427408:	mov	w0, #0xffffffff            	// #-1
  42740c:	ret
  427410:	mov	w0, w10
  427414:	ret
  427418:	stp	x29, x30, [sp, #-16]!
  42741c:	mov	x8, x0
  427420:	cmp	x1, x0
  427424:	mov	x29, sp
  427428:	b.cs	427444 <ferror@plt+0x233c4>  // b.hs, b.nlast
  42742c:	mov	x0, x1
  427430:	mov	x1, x8
  427434:	bl	427418 <ferror@plt+0x23398>
  427438:	neg	x0, x0
  42743c:	ldp	x29, x30, [sp], #16
  427440:	ret
  427444:	cmp	x8, x1
  427448:	b.cs	427478 <ferror@plt+0x233f8>  // b.hs, b.nlast
  42744c:	adrp	x9, 456000 <ferror@plt+0x51f80>
  427450:	mov	x0, xzr
  427454:	add	x9, x9, #0xe48
  427458:	ldrb	w10, [x8]
  42745c:	add	x0, x0, #0x1
  427460:	ldrb	w10, [x9, x10]
  427464:	add	x8, x8, x10
  427468:	cmp	x8, x1
  42746c:	b.cc	427458 <ferror@plt+0x233d8>  // b.lo, b.ul, b.last
  427470:	ldp	x29, x30, [sp], #16
  427474:	ret
  427478:	mov	x0, xzr
  42747c:	ldp	x29, x30, [sp], #16
  427480:	ret
  427484:	stp	x29, x30, [sp, #-32]!
  427488:	mov	x8, x1
  42748c:	str	x19, [sp, #16]
  427490:	mov	x29, sp
  427494:	cbz	x2, 4274bc <ferror@plt+0x2343c>
  427498:	adrp	x9, 456000 <ferror@plt+0x51f80>
  42749c:	add	x9, x9, #0xe48
  4274a0:	mov	x8, x1
  4274a4:	ldrb	w10, [x8]
  4274a8:	cbz	x10, 4274bc <ferror@plt+0x2343c>
  4274ac:	ldrb	w10, [x9, x10]
  4274b0:	subs	x2, x2, #0x1
  4274b4:	add	x8, x8, x10
  4274b8:	b.ne	4274a4 <ferror@plt+0x23424>  // b.any
  4274bc:	sub	x19, x8, x1
  4274c0:	mov	x2, x19
  4274c4:	bl	403f10 <strncpy@plt>
  4274c8:	strb	wzr, [x0, x19]
  4274cc:	ldr	x19, [sp, #16]
  4274d0:	ldp	x29, x30, [sp], #32
  4274d4:	ret
  4274d8:	cmp	w0, #0x80
  4274dc:	b.cs	4274f0 <ferror@plt+0x23470>  // b.hs, b.nlast
  4274e0:	mov	w9, wzr
  4274e4:	mov	w8, #0x1                   	// #1
  4274e8:	cbnz	x1, 42755c <ferror@plt+0x234dc>
  4274ec:	b	427534 <ferror@plt+0x234b4>
  4274f0:	cmp	w0, #0x800
  4274f4:	b.cs	427508 <ferror@plt+0x23488>  // b.hs, b.nlast
  4274f8:	mov	w9, #0xc0                  	// #192
  4274fc:	mov	w8, #0x2                   	// #2
  427500:	cbnz	x1, 42755c <ferror@plt+0x234dc>
  427504:	b	427534 <ferror@plt+0x234b4>
  427508:	cmp	w0, #0x10, lsl #12
  42750c:	b.cs	427520 <ferror@plt+0x234a0>  // b.hs, b.nlast
  427510:	mov	w9, #0xe0                  	// #224
  427514:	mov	w8, #0x3                   	// #3
  427518:	cbnz	x1, 42755c <ferror@plt+0x234dc>
  42751c:	b	427534 <ferror@plt+0x234b4>
  427520:	cmp	w0, #0x200, lsl #12
  427524:	b.cs	42753c <ferror@plt+0x234bc>  // b.hs, b.nlast
  427528:	mov	w9, #0xf0                  	// #240
  42752c:	mov	w8, #0x4                   	// #4
  427530:	cbnz	x1, 42755c <ferror@plt+0x234dc>
  427534:	mov	w0, w8
  427538:	ret
  42753c:	lsr	w8, w0, #26
  427540:	mov	w9, #0x5                   	// #5
  427544:	mov	w10, #0xfc                  	// #252
  427548:	mov	w11, #0xf8                  	// #248
  42754c:	cmp	w8, #0x0
  427550:	cinc	w8, w9, ne  // ne = any
  427554:	csel	w9, w11, w10, eq  // eq = none
  427558:	cbz	x1, 427534 <ferror@plt+0x234b4>
  42755c:	cmp	w8, #0x2
  427560:	b.cc	427588 <ferror@plt+0x23508>  // b.lo, b.ul, b.last
  427564:	mov	w10, w8
  427568:	sub	x11, x1, #0x1
  42756c:	mov	w12, #0x80                  	// #128
  427570:	bfxil	w12, w0, #0, #6
  427574:	cmp	x10, #0x2
  427578:	strb	w12, [x11, x10]
  42757c:	sub	x10, x10, #0x1
  427580:	lsr	w0, w0, #6
  427584:	b.gt	42756c <ferror@plt+0x234ec>
  427588:	orr	w9, w0, w9
  42758c:	strb	w9, [x1]
  427590:	mov	w0, w8
  427594:	ret
  427598:	sub	sp, sp, #0x40
  42759c:	stp	x20, x19, [sp, #48]
  4275a0:	mov	x19, x1
  4275a4:	mov	x20, x0
  4275a8:	add	x1, sp, #0x4
  4275ac:	mov	w0, w2
  4275b0:	stp	x29, x30, [sp, #16]
  4275b4:	str	x21, [sp, #32]
  4275b8:	add	x29, sp, #0x10
  4275bc:	add	x21, sp, #0x4
  4275c0:	bl	4274d8 <ferror@plt+0x23458>
  4275c4:	strb	wzr, [x21, w0, sxtw]
  4275c8:	add	x2, sp, #0x4
  4275cc:	mov	x0, x20
  4275d0:	mov	x1, x19
  4275d4:	bl	41ead0 <ferror@plt+0x1aa50>
  4275d8:	ldp	x20, x19, [sp, #48]
  4275dc:	ldr	x21, [sp, #32]
  4275e0:	ldp	x29, x30, [sp, #16]
  4275e4:	add	sp, sp, #0x40
  4275e8:	ret
  4275ec:	sub	sp, sp, #0x40
  4275f0:	stp	x20, x19, [sp, #48]
  4275f4:	mov	x19, x1
  4275f8:	mov	x20, x0
  4275fc:	add	x1, sp, #0x4
  427600:	mov	w0, w2
  427604:	stp	x29, x30, [sp, #16]
  427608:	str	x21, [sp, #32]
  42760c:	add	x29, sp, #0x10
  427610:	add	x21, sp, #0x4
  427614:	bl	4274d8 <ferror@plt+0x23458>
  427618:	strb	wzr, [x21, w0, sxtw]
  42761c:	add	x2, sp, #0x4
  427620:	mov	x0, x20
  427624:	mov	x1, x19
  427628:	bl	41ecc4 <ferror@plt+0x1ac44>
  42762c:	ldp	x20, x19, [sp, #48]
  427630:	ldr	x21, [sp, #32]
  427634:	ldp	x29, x30, [sp, #16]
  427638:	add	sp, sp, #0x40
  42763c:	ret
  427640:	cbz	x1, 427670 <ferror@plt+0x235f0>
  427644:	stp	x29, x30, [sp, #-16]!
  427648:	mov	x29, sp
  42764c:	bl	427678 <ferror@plt+0x235f8>
  427650:	ldp	x29, x30, [sp], #16
  427654:	tbnz	w0, #31, 42766c <ferror@plt+0x235ec>
  427658:	lsr	w9, w0, #11
  42765c:	lsr	w8, w0, #16
  427660:	cmp	w9, #0x1b
  427664:	ccmp	w8, #0x10, #0x2, ne  // ne = any
  427668:	csinv	w0, w0, wzr, ls  // ls = plast
  42766c:	ret
  427670:	mov	w0, #0xfffffffe            	// #-2
  427674:	ret
  427678:	ldrsb	w9, [x0]
  42767c:	mov	x8, x0
  427680:	and	w0, w9, #0xff
  427684:	tbnz	w9, #31, 42768c <ferror@plt+0x2360c>
  427688:	ret
  42768c:	cmp	w0, #0xc0
  427690:	b.cc	4277a4 <ferror@plt+0x23724>  // b.lo, b.ul, b.last
  427694:	cmp	w0, #0xe0
  427698:	b.cs	4276ac <ferror@plt+0x2362c>  // b.hs, b.nlast
  42769c:	mov	w9, #0x80                  	// #128
  4276a0:	mov	w10, #0x1f                  	// #31
  4276a4:	mov	w11, #0x2                   	// #2
  4276a8:	b	427708 <ferror@plt+0x23688>
  4276ac:	cmp	w0, #0xf0
  4276b0:	b.cs	4276c4 <ferror@plt+0x23644>  // b.hs, b.nlast
  4276b4:	mov	w9, #0x800                 	// #2048
  4276b8:	mov	w10, #0xf                   	// #15
  4276bc:	mov	w11, #0x3                   	// #3
  4276c0:	b	427708 <ferror@plt+0x23688>
  4276c4:	cmp	w0, #0xf8
  4276c8:	b.cs	4276dc <ferror@plt+0x2365c>  // b.hs, b.nlast
  4276cc:	mov	w9, #0x10000               	// #65536
  4276d0:	mov	w10, #0x7                   	// #7
  4276d4:	mov	w11, #0x4                   	// #4
  4276d8:	b	427708 <ferror@plt+0x23688>
  4276dc:	cmp	w0, #0xfc
  4276e0:	b.cs	4276f4 <ferror@plt+0x23674>  // b.hs, b.nlast
  4276e4:	mov	w9, #0x200000              	// #2097152
  4276e8:	mov	w10, #0x3                   	// #3
  4276ec:	mov	w11, #0x5                   	// #5
  4276f0:	b	427708 <ferror@plt+0x23688>
  4276f4:	cmp	w0, #0xfd
  4276f8:	b.hi	4277a4 <ferror@plt+0x23724>  // b.pmore
  4276fc:	mov	w9, #0x4000000             	// #67108864
  427700:	mov	w10, #0x1                   	// #1
  427704:	mov	w11, #0x6                   	// #6
  427708:	cmp	x11, x1
  42770c:	b.hi	42776c <ferror@plt+0x236ec>  // b.pmore
  427710:	and	w10, w10, w0
  427714:	add	x8, x8, #0x1
  427718:	sub	x11, x11, #0x1
  42771c:	mov	w12, #0x1                   	// #1
  427720:	mov	w13, #0xfffffffe            	// #-2
  427724:	ldrb	w14, [x8]
  427728:	and	w15, w14, #0xc0
  42772c:	cmp	w15, #0x80
  427730:	b.ne	427750 <ferror@plt+0x236d0>  // b.any
  427734:	tbz	w12, #0, 427688 <ferror@plt+0x23608>
  427738:	bfi	w14, w10, #6, #26
  42773c:	mov	w10, w14
  427740:	subs	x11, x11, #0x1
  427744:	add	x8, x8, #0x1
  427748:	b.ne	427724 <ferror@plt+0x236a4>  // b.any
  42774c:	b	427760 <ferror@plt+0x236e0>
  427750:	cmp	w14, #0x0
  427754:	cinc	w0, w13, ne  // ne = any
  427758:	tbnz	wzr, #0, 427740 <ferror@plt+0x236c0>
  42775c:	b	427688 <ferror@plt+0x23608>
  427760:	cmp	w10, w9
  427764:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  427768:	ret
  42776c:	cmp	x1, #0x2
  427770:	b.lt	4277ac <ferror@plt+0x2372c>  // b.tstop
  427774:	mov	w9, #0x2                   	// #2
  427778:	mov	w10, #0x1                   	// #1
  42777c:	mov	w0, #0xfffffffe            	// #-2
  427780:	ldrb	w10, [x8, x10]
  427784:	and	w10, w10, #0xc0
  427788:	cmp	w10, #0x80
  42778c:	b.ne	4277a4 <ferror@plt+0x23724>  // b.any
  427790:	mov	w10, w9
  427794:	add	w9, w9, #0x1
  427798:	cmp	x10, x1
  42779c:	b.lt	427780 <ferror@plt+0x23700>  // b.tstop
  4277a0:	b	427688 <ferror@plt+0x23608>
  4277a4:	mov	w0, #0xffffffff            	// #-1
  4277a8:	ret
  4277ac:	mov	w0, #0xfffffffe            	// #-2
  4277b0:	ret
  4277b4:	stp	x29, x30, [sp, #-48]!
  4277b8:	str	x21, [sp, #16]
  4277bc:	stp	x20, x19, [sp, #32]
  4277c0:	mov	x29, sp
  4277c4:	cbz	x0, 4278cc <ferror@plt+0x2384c>
  4277c8:	mov	x19, x2
  4277cc:	mov	x20, x0
  4277d0:	tbnz	x1, #63, 42780c <ferror@plt+0x2378c>
  4277d4:	mov	w21, wzr
  4277d8:	cbz	x1, 427844 <ferror@plt+0x237c4>
  4277dc:	adrp	x9, 456000 <ferror@plt+0x51f80>
  4277e0:	add	x8, x20, x1
  4277e4:	add	x9, x9, #0xe48
  4277e8:	mov	x10, x20
  4277ec:	ldrb	w11, [x10]
  4277f0:	cbz	x11, 427844 <ferror@plt+0x237c4>
  4277f4:	ldrb	w11, [x9, x11]
  4277f8:	add	w21, w21, #0x1
  4277fc:	add	x10, x10, x11
  427800:	cmp	x10, x8
  427804:	b.cc	4277ec <ferror@plt+0x2376c>  // b.lo, b.ul, b.last
  427808:	b	427844 <ferror@plt+0x237c4>
  42780c:	ldrb	w9, [x20]
  427810:	cbz	w9, 427840 <ferror@plt+0x237c0>
  427814:	adrp	x8, 456000 <ferror@plt+0x51f80>
  427818:	mov	w21, wzr
  42781c:	add	x8, x8, #0xe48
  427820:	mov	x10, x20
  427824:	and	x9, x9, #0xff
  427828:	ldrb	w9, [x8, x9]
  42782c:	add	w21, w21, #0x1
  427830:	add	x10, x10, x9
  427834:	ldrb	w9, [x10]
  427838:	cbnz	w9, 427824 <ferror@plt+0x237a4>
  42783c:	b	427844 <ferror@plt+0x237c4>
  427840:	mov	w21, wzr
  427844:	add	w0, w21, #0x1
  427848:	mov	w1, #0x4                   	// #4
  42784c:	bl	4125b0 <ferror@plt+0xe530>
  427850:	mov	x8, xzr
  427854:	cbz	w21, 4278b0 <ferror@plt+0x23830>
  427858:	mov	w9, w21
  42785c:	b	427874 <ferror@plt+0x237f4>
  427860:	mov	w10, #0xfffd                	// #65533
  427864:	str	w10, [x0, x8, lsl #2]
  427868:	add	x8, x8, #0x1
  42786c:	cmp	x8, x9
  427870:	b.eq	4278ac <ferror@plt+0x2382c>  // b.none
  427874:	ldrsb	w11, [x20], #1
  427878:	and	w10, w11, #0xff
  42787c:	tbz	w11, #31, 427864 <ferror@plt+0x237e4>
  427880:	tbz	w10, #6, 427860 <ferror@plt+0x237e0>
  427884:	mov	w11, #0x40                  	// #64
  427888:	ldrb	w12, [x20], #1
  42788c:	lsl	w11, w11, #5
  427890:	tst	w11, w10, lsl #6
  427894:	bfi	w12, w10, #6, #26
  427898:	mov	w10, w12
  42789c:	b.ne	427888 <ferror@plt+0x23808>  // b.any
  4278a0:	sub	w10, w11, #0x1
  4278a4:	and	w10, w12, w10
  4278a8:	b	427864 <ferror@plt+0x237e4>
  4278ac:	and	x8, x8, #0xffffffff
  4278b0:	str	wzr, [x0, x8, lsl #2]
  4278b4:	cbz	x19, 4278bc <ferror@plt+0x2383c>
  4278b8:	str	x8, [x19]
  4278bc:	ldp	x20, x19, [sp, #32]
  4278c0:	ldr	x21, [sp, #16]
  4278c4:	ldp	x29, x30, [sp], #48
  4278c8:	ret
  4278cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4278d0:	adrp	x1, 456000 <ferror@plt+0x51f80>
  4278d4:	adrp	x2, 437000 <ferror@plt+0x32f80>
  4278d8:	add	x0, x0, #0xb6
  4278dc:	add	x1, x1, #0xf91
  4278e0:	add	x2, x2, #0xef6
  4278e4:	bl	413114 <ferror@plt+0xf094>
  4278e8:	mov	x0, xzr
  4278ec:	b	4278bc <ferror@plt+0x2383c>
  4278f0:	sub	sp, sp, #0x70
  4278f4:	stp	x28, x27, [sp, #32]
  4278f8:	adrp	x28, 456000 <ferror@plt+0x51f80>
  4278fc:	stp	x26, x25, [sp, #48]
  427900:	stp	x24, x23, [sp, #64]
  427904:	stp	x22, x21, [sp, #80]
  427908:	stp	x20, x19, [sp, #96]
  42790c:	mov	x23, x4
  427910:	mov	x19, x2
  427914:	mov	x24, x1
  427918:	mov	x20, x0
  42791c:	mov	w27, wzr
  427920:	add	x25, x0, x1
  427924:	mov	w21, #0x6                   	// #6
  427928:	add	x28, x28, #0xe48
  42792c:	mov	x22, x0
  427930:	stp	x29, x30, [sp, #16]
  427934:	add	x29, sp, #0x10
  427938:	str	x3, [sp, #8]
  42793c:	b	427954 <ferror@plt+0x238d4>
  427940:	ldrb	w9, [x28, x26]
  427944:	mov	w8, wzr
  427948:	add	w27, w27, #0x1
  42794c:	add	x22, x22, x9
  427950:	cbnz	w8, 4279d8 <ferror@plt+0x23958>
  427954:	tbnz	x24, #63, 427964 <ferror@plt+0x238e4>
  427958:	sub	x8, x25, x22
  42795c:	cmp	x8, #0x1
  427960:	b.lt	4279e8 <ferror@plt+0x23968>  // b.tstop
  427964:	ldrb	w26, [x22]
  427968:	cbz	x26, 4279e8 <ferror@plt+0x23968>
  42796c:	sub	x8, x25, x22
  427970:	cmp	x24, #0x0
  427974:	csel	x1, x21, x8, lt  // lt = tstop
  427978:	mov	x0, x22
  42797c:	bl	427678 <ferror@plt+0x235f8>
  427980:	tbz	w0, #31, 427940 <ferror@plt+0x238c0>
  427984:	cmn	w0, #0x2
  427988:	b.ne	427998 <ferror@plt+0x23918>  // b.any
  42798c:	cbz	x19, 4279b4 <ferror@plt+0x23934>
  427990:	mov	w8, #0x3                   	// #3
  427994:	b	427950 <ferror@plt+0x238d0>
  427998:	bl	430f68 <ferror@plt+0x2cee8>
  42799c:	adrp	x3, 456000 <ferror@plt+0x51f80>
  4279a0:	mov	w1, w0
  4279a4:	mov	w2, #0x1                   	// #1
  4279a8:	mov	x0, x23
  4279ac:	add	x3, x3, #0xff9
  4279b0:	b	4279cc <ferror@plt+0x2394c>
  4279b4:	bl	430f68 <ferror@plt+0x2cee8>
  4279b8:	adrp	x3, 456000 <ferror@plt+0x51f80>
  4279bc:	mov	w1, w0
  4279c0:	mov	w2, #0x3                   	// #3
  4279c4:	mov	x0, x23
  4279c8:	add	x3, x3, #0xfce
  4279cc:	bl	4097a4 <ferror@plt+0x5724>
  4279d0:	mov	w8, #0x4                   	// #4
  4279d4:	b	427950 <ferror@plt+0x238d0>
  4279d8:	cmp	w8, #0x4
  4279dc:	b.eq	427a80 <ferror@plt+0x23a00>  // b.none
  4279e0:	cmp	w8, #0x3
  4279e4:	b.ne	427a8c <ferror@plt+0x23a0c>  // b.any
  4279e8:	add	w8, w27, #0x1
  4279ec:	sxtw	x0, w8
  4279f0:	mov	w1, #0x4                   	// #4
  4279f4:	bl	4125b0 <ferror@plt+0xe530>
  4279f8:	cmp	w27, #0x1
  4279fc:	mov	x23, x0
  427a00:	mov	x21, xzr
  427a04:	b.lt	427a38 <ferror@plt+0x239b8>  // b.tstop
  427a08:	mov	w24, w27
  427a0c:	mov	x22, x20
  427a10:	mov	x0, x22
  427a14:	bl	427334 <ferror@plt+0x232b4>
  427a18:	str	w0, [x23, x21, lsl #2]
  427a1c:	ldrb	w8, [x22]
  427a20:	add	x21, x21, #0x1
  427a24:	cmp	x24, x21
  427a28:	ldrb	w8, [x28, x8]
  427a2c:	add	x22, x22, x8
  427a30:	b.ne	427a10 <ferror@plt+0x23990>  // b.any
  427a34:	b	427a3c <ferror@plt+0x239bc>
  427a38:	mov	x22, x20
  427a3c:	ldr	x9, [sp, #8]
  427a40:	str	wzr, [x23, x21, lsl #2]
  427a44:	cbz	x9, 427a50 <ferror@plt+0x239d0>
  427a48:	sxtw	x8, w27
  427a4c:	str	x8, [x9]
  427a50:	cbz	x19, 427a5c <ferror@plt+0x239dc>
  427a54:	sub	x8, x22, x20
  427a58:	str	x8, [x19]
  427a5c:	mov	x0, x23
  427a60:	ldp	x20, x19, [sp, #96]
  427a64:	ldp	x22, x21, [sp, #80]
  427a68:	ldp	x24, x23, [sp, #64]
  427a6c:	ldp	x26, x25, [sp, #48]
  427a70:	ldp	x28, x27, [sp, #32]
  427a74:	ldp	x29, x30, [sp, #16]
  427a78:	add	sp, sp, #0x70
  427a7c:	ret
  427a80:	mov	x23, xzr
  427a84:	cbnz	x19, 427a54 <ferror@plt+0x239d4>
  427a88:	b	427a5c <ferror@plt+0x239dc>
  427a8c:	b	427a5c <ferror@plt+0x239dc>
  427a90:	stp	x29, x30, [sp, #-80]!
  427a94:	stp	x22, x21, [sp, #48]
  427a98:	stp	x20, x19, [sp, #64]
  427a9c:	mov	x20, x3
  427aa0:	mov	x19, x2
  427aa4:	mov	x21, x0
  427aa8:	str	x25, [sp, #16]
  427aac:	stp	x24, x23, [sp, #32]
  427ab0:	mov	x29, sp
  427ab4:	cbz	x1, 427b34 <ferror@plt+0x23ab4>
  427ab8:	mov	x22, x4
  427abc:	mov	x24, xzr
  427ac0:	mov	w23, wzr
  427ac4:	mov	w8, #0x5                   	// #5
  427ac8:	b	427ae0 <ferror@plt+0x23a60>
  427acc:	mov	w9, #0x1                   	// #1
  427ad0:	add	x24, x24, #0x1
  427ad4:	cmp	x1, x24
  427ad8:	add	w23, w9, w23
  427adc:	b.eq	427b38 <ferror@plt+0x23ab8>  // b.none
  427ae0:	ldr	w9, [x21, x24, lsl #2]
  427ae4:	cbz	w9, 427b38 <ferror@plt+0x23ab8>
  427ae8:	tbnz	w9, #31, 427bbc <ferror@plt+0x23b3c>
  427aec:	cmp	w9, #0x80
  427af0:	b.cc	427acc <ferror@plt+0x23a4c>  // b.lo, b.ul, b.last
  427af4:	cmp	w9, #0x800
  427af8:	b.cs	427b04 <ferror@plt+0x23a84>  // b.hs, b.nlast
  427afc:	mov	w9, #0x2                   	// #2
  427b00:	b	427ad0 <ferror@plt+0x23a50>
  427b04:	cmp	w9, #0x10, lsl #12
  427b08:	b.cs	427b14 <ferror@plt+0x23a94>  // b.hs, b.nlast
  427b0c:	mov	w9, #0x3                   	// #3
  427b10:	b	427ad0 <ferror@plt+0x23a50>
  427b14:	cmp	w9, #0x200, lsl #12
  427b18:	b.cs	427b24 <ferror@plt+0x23aa4>  // b.hs, b.nlast
  427b1c:	mov	w9, #0x4                   	// #4
  427b20:	b	427ad0 <ferror@plt+0x23a50>
  427b24:	lsr	w9, w9, #26
  427b28:	cmp	w9, #0x0
  427b2c:	cinc	w9, w8, ne  // ne = any
  427b30:	b	427ad0 <ferror@plt+0x23a50>
  427b34:	mov	w23, wzr
  427b38:	add	w0, w23, #0x1
  427b3c:	bl	412328 <ferror@plt+0xe2a8>
  427b40:	mov	x22, x0
  427b44:	cbz	w23, 427b7c <ferror@plt+0x23afc>
  427b48:	mov	x24, xzr
  427b4c:	add	x25, x22, w23, uxtw
  427b50:	mov	x23, x22
  427b54:	ldr	w0, [x21, x24, lsl #2]
  427b58:	mov	x1, x23
  427b5c:	add	x24, x24, #0x1
  427b60:	bl	4274d8 <ferror@plt+0x23458>
  427b64:	add	x23, x23, w0, sxtw
  427b68:	cmp	x23, x25
  427b6c:	b.cc	427b54 <ferror@plt+0x23ad4>  // b.lo, b.ul, b.last
  427b70:	strb	wzr, [x23]
  427b74:	cbnz	x20, 427b8c <ferror@plt+0x23b0c>
  427b78:	b	427b94 <ferror@plt+0x23b14>
  427b7c:	mov	w24, wzr
  427b80:	mov	x23, x22
  427b84:	strb	wzr, [x23]
  427b88:	cbz	x20, 427b94 <ferror@plt+0x23b14>
  427b8c:	sub	x8, x23, x22
  427b90:	str	x8, [x20]
  427b94:	cbz	x19, 427ba0 <ferror@plt+0x23b20>
  427b98:	mov	w8, w24
  427b9c:	str	x8, [x19]
  427ba0:	mov	x0, x22
  427ba4:	ldp	x20, x19, [sp, #64]
  427ba8:	ldp	x22, x21, [sp, #48]
  427bac:	ldp	x24, x23, [sp, #32]
  427bb0:	ldr	x25, [sp, #16]
  427bb4:	ldp	x29, x30, [sp], #80
  427bb8:	ret
  427bbc:	bl	430f68 <ferror@plt+0x2cee8>
  427bc0:	adrp	x3, 457000 <ferror@plt+0x52f80>
  427bc4:	mov	w1, w0
  427bc8:	add	x3, x3, #0x23
  427bcc:	mov	w2, #0x1                   	// #1
  427bd0:	mov	x0, x22
  427bd4:	bl	4097a4 <ferror@plt+0x5724>
  427bd8:	mov	x22, xzr
  427bdc:	cbnz	x19, 427b98 <ferror@plt+0x23b18>
  427be0:	b	427ba0 <ferror@plt+0x23b20>
  427be4:	stp	x29, x30, [sp, #-96]!
  427be8:	stp	x28, x27, [sp, #16]
  427bec:	stp	x26, x25, [sp, #32]
  427bf0:	stp	x24, x23, [sp, #48]
  427bf4:	stp	x22, x21, [sp, #64]
  427bf8:	stp	x20, x19, [sp, #80]
  427bfc:	mov	x29, sp
  427c00:	cbz	x0, 427e04 <ferror@plt+0x23d84>
  427c04:	mov	w26, #0x2400                	// #9216
  427c08:	adrp	x24, 457000 <ferror@plt+0x52f80>
  427c0c:	mov	x22, x4
  427c10:	mov	x21, x3
  427c14:	mov	x19, x2
  427c18:	mov	x23, x1
  427c1c:	mov	x20, x0
  427c20:	mov	w27, wzr
  427c24:	mov	w28, wzr
  427c28:	movk	w26, #0xfca0, lsl #16
  427c2c:	add	x24, x24, #0x92
  427c30:	mov	x25, x0
  427c34:	b	427c78 <ferror@plt+0x23bf8>
  427c38:	cbz	w28, 427c60 <ferror@plt+0x23be0>
  427c3c:	bl	430f68 <ferror@plt+0x2cee8>
  427c40:	mov	w1, w0
  427c44:	mov	w2, #0x1                   	// #1
  427c48:	mov	x0, x22
  427c4c:	mov	x3, x24
  427c50:	bl	4097a4 <ferror@plt+0x5724>
  427c54:	mov	w9, #0x6                   	// #6
  427c58:	cbz	w9, 427c78 <ferror@plt+0x23bf8>
  427c5c:	b	427d08 <ferror@plt+0x23c88>
  427c60:	cmp	w9, #0x36
  427c64:	b.eq	427cf8 <ferror@plt+0x23c78>  // b.none
  427c68:	cmp	w8, #0x80
  427c6c:	b.cs	427cb0 <ferror@plt+0x23c30>  // b.hs, b.nlast
  427c70:	mov	w9, #0x1                   	// #1
  427c74:	b	427cf0 <ferror@plt+0x23c70>
  427c78:	tbnz	x23, #63, 427c88 <ferror@plt+0x23c08>
  427c7c:	sub	x8, x25, x20
  427c80:	cmp	x23, x8, asr #1
  427c84:	b.le	427d18 <ferror@plt+0x23c98>
  427c88:	ldrh	w8, [x25]
  427c8c:	cbz	w8, 427d18 <ferror@plt+0x23c98>
  427c90:	lsr	w9, w8, #10
  427c94:	cmp	w9, #0x37
  427c98:	b.ne	427c38 <ferror@plt+0x23bb8>  // b.any
  427c9c:	cbz	w28, 427c3c <ferror@plt+0x23bbc>
  427ca0:	add	w9, w26, w28, lsl #10
  427ca4:	add	w8, w9, w8
  427ca8:	cmp	w8, #0x80
  427cac:	b.cc	427c70 <ferror@plt+0x23bf0>  // b.lo, b.ul, b.last
  427cb0:	cmp	w8, #0x800
  427cb4:	b.cs	427cc0 <ferror@plt+0x23c40>  // b.hs, b.nlast
  427cb8:	mov	w9, #0x2                   	// #2
  427cbc:	b	427cf0 <ferror@plt+0x23c70>
  427cc0:	cmp	w8, #0x10, lsl #12
  427cc4:	b.cs	427cd0 <ferror@plt+0x23c50>  // b.hs, b.nlast
  427cc8:	mov	w9, #0x3                   	// #3
  427ccc:	b	427cf0 <ferror@plt+0x23c70>
  427cd0:	cmp	w8, #0x200, lsl #12
  427cd4:	b.cs	427ce0 <ferror@plt+0x23c60>  // b.hs, b.nlast
  427cd8:	mov	w9, #0x4                   	// #4
  427cdc:	b	427cf0 <ferror@plt+0x23c70>
  427ce0:	lsr	w8, w8, #26
  427ce4:	cmp	w8, #0x0
  427ce8:	mov	w8, #0x5                   	// #5
  427cec:	cinc	w9, w8, ne  // ne = any
  427cf0:	mov	w8, wzr
  427cf4:	add	w27, w9, w27
  427cf8:	mov	w9, wzr
  427cfc:	add	x25, x25, #0x2
  427d00:	mov	w28, w8
  427d04:	cbz	w9, 427c78 <ferror@plt+0x23bf8>
  427d08:	cmp	w9, #0x6
  427d0c:	b.ne	427de4 <ferror@plt+0x23d64>  // b.any
  427d10:	mov	x22, xzr
  427d14:	b	427dd0 <ferror@plt+0x23d50>
  427d18:	cbnz	x19, 427d44 <ferror@plt+0x23cc4>
  427d1c:	cbz	w28, 427d44 <ferror@plt+0x23cc4>
  427d20:	bl	430f68 <ferror@plt+0x2cee8>
  427d24:	adrp	x3, 456000 <ferror@plt+0x51f80>
  427d28:	mov	w1, w0
  427d2c:	add	x3, x3, #0xfce
  427d30:	mov	w2, #0x3                   	// #3
  427d34:	mov	x0, x22
  427d38:	bl	4097a4 <ferror@plt+0x5724>
  427d3c:	mov	x22, xzr
  427d40:	b	427dd0 <ferror@plt+0x23d50>
  427d44:	add	w8, w27, #0x1
  427d48:	sxtw	x0, w8
  427d4c:	bl	412328 <ferror@plt+0xe2a8>
  427d50:	mov	x22, x0
  427d54:	cmp	w27, #0x1
  427d58:	mov	x23, x0
  427d5c:	mov	x25, x20
  427d60:	b.lt	427dc0 <ferror@plt+0x23d40>  // b.tstop
  427d64:	mov	w28, wzr
  427d68:	add	x24, x22, w27, sxtw
  427d6c:	mov	x25, x20
  427d70:	mov	x23, x22
  427d74:	b	427d88 <ferror@plt+0x23d08>
  427d78:	mov	w28, w0
  427d7c:	cmp	x23, x24
  427d80:	add	x25, x25, #0x2
  427d84:	b.cs	427dc0 <ferror@plt+0x23d40>  // b.hs, b.nlast
  427d88:	ldrh	w0, [x25]
  427d8c:	lsr	w8, w0, #10
  427d90:	cmp	w8, #0x37
  427d94:	b.ne	427da8 <ferror@plt+0x23d28>  // b.any
  427d98:	add	w8, w26, w28, lsl #10
  427d9c:	mov	w28, wzr
  427da0:	add	w0, w8, w0
  427da4:	b	427db0 <ferror@plt+0x23d30>
  427da8:	cmp	w8, #0x36
  427dac:	b.eq	427d78 <ferror@plt+0x23cf8>  // b.none
  427db0:	mov	x1, x23
  427db4:	bl	4274d8 <ferror@plt+0x23458>
  427db8:	add	x23, x23, w0, sxtw
  427dbc:	b	427d7c <ferror@plt+0x23cfc>
  427dc0:	strb	wzr, [x23]
  427dc4:	cbz	x21, 427dd0 <ferror@plt+0x23d50>
  427dc8:	sub	x8, x23, x22
  427dcc:	str	x8, [x21]
  427dd0:	cbz	x19, 427de4 <ferror@plt+0x23d64>
  427dd4:	sub	x8, x25, x20
  427dd8:	asr	x8, x8, #1
  427ddc:	str	x8, [x19]
  427de0:	b	427de4 <ferror@plt+0x23d64>
  427de4:	mov	x0, x22
  427de8:	ldp	x20, x19, [sp, #80]
  427dec:	ldp	x22, x21, [sp, #64]
  427df0:	ldp	x24, x23, [sp, #48]
  427df4:	ldp	x26, x25, [sp, #32]
  427df8:	ldp	x28, x27, [sp, #16]
  427dfc:	ldp	x29, x30, [sp], #96
  427e00:	ret
  427e04:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  427e08:	adrp	x1, 457000 <ferror@plt+0x52f80>
  427e0c:	adrp	x2, 437000 <ferror@plt+0x32f80>
  427e10:	add	x0, x0, #0xb6
  427e14:	add	x1, x1, #0x44
  427e18:	add	x2, x2, #0xef6
  427e1c:	bl	413114 <ferror@plt+0xf094>
  427e20:	mov	x22, xzr
  427e24:	b	427de4 <ferror@plt+0x23d64>
  427e28:	stp	x29, x30, [sp, #-96]!
  427e2c:	str	x27, [sp, #16]
  427e30:	stp	x26, x25, [sp, #32]
  427e34:	stp	x24, x23, [sp, #48]
  427e38:	stp	x22, x21, [sp, #64]
  427e3c:	stp	x20, x19, [sp, #80]
  427e40:	mov	x29, sp
  427e44:	cbz	x0, 427fd8 <ferror@plt+0x23f58>
  427e48:	adrp	x24, 457000 <ferror@plt+0x52f80>
  427e4c:	mov	x22, x4
  427e50:	mov	x21, x3
  427e54:	mov	x19, x2
  427e58:	mov	x23, x1
  427e5c:	mov	x20, x0
  427e60:	mov	w26, wzr
  427e64:	mov	w27, wzr
  427e68:	add	x24, x24, #0x92
  427e6c:	mov	x25, x0
  427e70:	b	427e98 <ferror@plt+0x23e18>
  427e74:	cbnz	w27, 427ec8 <ferror@plt+0x23e48>
  427e78:	bl	430f68 <ferror@plt+0x2cee8>
  427e7c:	mov	w1, w0
  427e80:	mov	w2, #0x1                   	// #1
  427e84:	mov	x0, x22
  427e88:	mov	x3, x24
  427e8c:	bl	4097a4 <ferror@plt+0x5724>
  427e90:	mov	w8, #0x6                   	// #6
  427e94:	cbnz	w8, 427ee0 <ferror@plt+0x23e60>
  427e98:	tbnz	x23, #63, 427ea8 <ferror@plt+0x23e28>
  427e9c:	sub	x8, x25, x20
  427ea0:	cmp	x23, x8, asr #1
  427ea4:	b.le	427ef0 <ferror@plt+0x23e70>
  427ea8:	ldrh	w9, [x25]
  427eac:	cbz	w9, 427ef0 <ferror@plt+0x23e70>
  427eb0:	lsr	w8, w9, #10
  427eb4:	cmp	w8, #0x37
  427eb8:	b.eq	427e74 <ferror@plt+0x23df4>  // b.none
  427ebc:	cbnz	w27, 427e78 <ferror@plt+0x23df8>
  427ec0:	cmp	w8, #0x36
  427ec4:	b.eq	427ed0 <ferror@plt+0x23e50>  // b.none
  427ec8:	mov	w9, wzr
  427ecc:	add	w26, w26, #0x4
  427ed0:	mov	w8, wzr
  427ed4:	add	x25, x25, #0x2
  427ed8:	mov	w27, w9
  427edc:	cbz	w8, 427e98 <ferror@plt+0x23e18>
  427ee0:	cmp	w8, #0x6
  427ee4:	b.ne	427fbc <ferror@plt+0x23f3c>  // b.any
  427ee8:	mov	x0, xzr
  427eec:	b	427fa8 <ferror@plt+0x23f28>
  427ef0:	cbnz	x19, 427f1c <ferror@plt+0x23e9c>
  427ef4:	cbz	w27, 427f1c <ferror@plt+0x23e9c>
  427ef8:	bl	430f68 <ferror@plt+0x2cee8>
  427efc:	adrp	x3, 456000 <ferror@plt+0x51f80>
  427f00:	mov	w1, w0
  427f04:	add	x3, x3, #0xfce
  427f08:	mov	w2, #0x3                   	// #3
  427f0c:	mov	x0, x22
  427f10:	bl	4097a4 <ferror@plt+0x5724>
  427f14:	mov	x0, xzr
  427f18:	b	427fa8 <ferror@plt+0x23f28>
  427f1c:	add	w8, w26, #0x4
  427f20:	sxtw	x0, w8
  427f24:	bl	412328 <ferror@plt+0xe2a8>
  427f28:	cmp	w26, #0x1
  427f2c:	mov	x8, x0
  427f30:	mov	x25, x20
  427f34:	b.lt	427f94 <ferror@plt+0x23f14>  // b.tstop
  427f38:	mov	w11, #0x2400                	// #9216
  427f3c:	mov	w10, wzr
  427f40:	add	x9, x0, w26, sxtw
  427f44:	movk	w11, #0xfca0, lsl #16
  427f48:	mov	x25, x20
  427f4c:	mov	x8, x0
  427f50:	b	427f64 <ferror@plt+0x23ee4>
  427f54:	mov	w10, w12
  427f58:	cmp	x8, x9
  427f5c:	add	x25, x25, #0x2
  427f60:	b.cs	427f94 <ferror@plt+0x23f14>  // b.hs, b.nlast
  427f64:	ldrh	w12, [x25]
  427f68:	lsr	w13, w12, #10
  427f6c:	cmp	w13, #0x37
  427f70:	b.ne	427f84 <ferror@plt+0x23f04>  // b.any
  427f74:	add	w12, w12, w10, lsl #10
  427f78:	mov	w10, wzr
  427f7c:	add	w12, w12, w11
  427f80:	b	427f8c <ferror@plt+0x23f0c>
  427f84:	cmp	w13, #0x36
  427f88:	b.eq	427f54 <ferror@plt+0x23ed4>  // b.none
  427f8c:	str	w12, [x8], #4
  427f90:	b	427f58 <ferror@plt+0x23ed8>
  427f94:	str	wzr, [x8]
  427f98:	cbz	x21, 427fa8 <ferror@plt+0x23f28>
  427f9c:	sub	x8, x8, x0
  427fa0:	lsr	x8, x8, #2
  427fa4:	str	x8, [x21]
  427fa8:	cbz	x19, 427fbc <ferror@plt+0x23f3c>
  427fac:	sub	x8, x25, x20
  427fb0:	asr	x8, x8, #1
  427fb4:	str	x8, [x19]
  427fb8:	b	427fbc <ferror@plt+0x23f3c>
  427fbc:	ldp	x20, x19, [sp, #80]
  427fc0:	ldp	x22, x21, [sp, #64]
  427fc4:	ldp	x24, x23, [sp, #48]
  427fc8:	ldp	x26, x25, [sp, #32]
  427fcc:	ldr	x27, [sp, #16]
  427fd0:	ldp	x29, x30, [sp], #96
  427fd4:	ret
  427fd8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  427fdc:	adrp	x1, 457000 <ferror@plt+0x52f80>
  427fe0:	adrp	x2, 437000 <ferror@plt+0x32f80>
  427fe4:	add	x0, x0, #0xb6
  427fe8:	add	x1, x1, #0xb7
  427fec:	add	x2, x2, #0xef6
  427ff0:	bl	413114 <ferror@plt+0xf094>
  427ff4:	mov	x0, xzr
  427ff8:	b	427fbc <ferror@plt+0x23f3c>
  427ffc:	sub	sp, sp, #0x70
  428000:	stp	x29, x30, [sp, #16]
  428004:	stp	x28, x27, [sp, #32]
  428008:	stp	x26, x25, [sp, #48]
  42800c:	stp	x24, x23, [sp, #64]
  428010:	stp	x22, x21, [sp, #80]
  428014:	stp	x20, x19, [sp, #96]
  428018:	add	x29, sp, #0x10
  42801c:	cbz	x0, 428240 <ferror@plt+0x241c0>
  428020:	adrp	x25, 456000 <ferror@plt+0x51f80>
  428024:	mov	x23, x4
  428028:	mov	x19, x2
  42802c:	mov	x24, x1
  428030:	mov	x20, x0
  428034:	mov	w28, wzr
  428038:	add	x21, x0, x1
  42803c:	mov	w27, #0x6                   	// #6
  428040:	add	x25, x25, #0xe48
  428044:	mov	x22, x0
  428048:	str	x3, [sp, #8]
  42804c:	b	428074 <ferror@plt+0x23ff4>
  428050:	bl	430f68 <ferror@plt+0x2cee8>
  428054:	adrp	x3, 456000 <ferror@plt+0x51f80>
  428058:	mov	w1, w0
  42805c:	mov	w2, #0x1                   	// #1
  428060:	mov	x0, x23
  428064:	add	x3, x3, #0xff9
  428068:	bl	4097a4 <ferror@plt+0x5724>
  42806c:	mov	w8, #0x6                   	// #6
  428070:	cbnz	w8, 428154 <ferror@plt+0x240d4>
  428074:	tbnz	x24, #63, 428084 <ferror@plt+0x24004>
  428078:	sub	x8, x21, x22
  42807c:	cmp	x8, #0x1
  428080:	b.lt	428164 <ferror@plt+0x240e4>  // b.tstop
  428084:	ldrb	w26, [x22]
  428088:	cbz	x26, 428164 <ferror@plt+0x240e4>
  42808c:	sub	x8, x21, x22
  428090:	cmp	x24, #0x0
  428094:	csel	x1, x27, x8, lt  // lt = tstop
  428098:	mov	x0, x22
  42809c:	bl	427678 <ferror@plt+0x235f8>
  4280a0:	tbnz	w0, #31, 4280d8 <ferror@plt+0x24058>
  4280a4:	lsr	w8, w0, #11
  4280a8:	cmp	w8, #0x1b
  4280ac:	b.cc	4280f4 <ferror@plt+0x24074>  // b.lo, b.ul, b.last
  4280b0:	lsr	w8, w0, #13
  4280b4:	cmp	w8, #0x6
  4280b8:	b.hi	4280ec <ferror@plt+0x2406c>  // b.pmore
  4280bc:	bl	430f68 <ferror@plt+0x2cee8>
  4280c0:	adrp	x3, 457000 <ferror@plt+0x52f80>
  4280c4:	mov	w1, w0
  4280c8:	mov	w2, #0x1                   	// #1
  4280cc:	mov	x0, x23
  4280d0:	add	x3, x3, #0x92
  4280d4:	b	428068 <ferror@plt+0x23fe8>
  4280d8:	cmn	w0, #0x2
  4280dc:	b.ne	428050 <ferror@plt+0x23fd0>  // b.any
  4280e0:	cbz	x19, 42811c <ferror@plt+0x2409c>
  4280e4:	mov	w8, #0x5                   	// #5
  4280e8:	b	428070 <ferror@plt+0x23ff0>
  4280ec:	cmp	w0, #0x10, lsl #12
  4280f0:	b.cs	42810c <ferror@plt+0x2408c>  // b.hs, b.nlast
  4280f4:	mov	w9, #0x1                   	// #1
  4280f8:	ldrb	w10, [x25, x26]
  4280fc:	mov	w8, wzr
  428100:	add	w28, w28, w9
  428104:	add	x22, x22, x10
  428108:	b	428070 <ferror@plt+0x23ff0>
  42810c:	cmp	w0, #0x110, lsl #12
  428110:	b.cs	428138 <ferror@plt+0x240b8>  // b.hs, b.nlast
  428114:	mov	w9, #0x2                   	// #2
  428118:	b	4280f8 <ferror@plt+0x24078>
  42811c:	bl	430f68 <ferror@plt+0x2cee8>
  428120:	adrp	x3, 456000 <ferror@plt+0x51f80>
  428124:	mov	w1, w0
  428128:	mov	w2, #0x3                   	// #3
  42812c:	mov	x0, x23
  428130:	add	x3, x3, #0xfce
  428134:	b	428068 <ferror@plt+0x23fe8>
  428138:	bl	430f68 <ferror@plt+0x2cee8>
  42813c:	adrp	x3, 457000 <ferror@plt+0x52f80>
  428140:	mov	w1, w0
  428144:	mov	w2, #0x1                   	// #1
  428148:	mov	x0, x23
  42814c:	add	x3, x3, #0x156
  428150:	b	428068 <ferror@plt+0x23fe8>
  428154:	cmp	w8, #0x6
  428158:	b.eq	428230 <ferror@plt+0x241b0>  // b.none
  42815c:	cmp	w8, #0x5
  428160:	b.ne	42823c <ferror@plt+0x241bc>  // b.any
  428164:	add	w8, w28, #0x1
  428168:	sxtw	x0, w8
  42816c:	mov	w1, #0x2                   	// #2
  428170:	bl	4125b0 <ferror@plt+0xe530>
  428174:	cmp	w28, #0x1
  428178:	mov	x23, x0
  42817c:	mov	w21, wzr
  428180:	b.lt	4281e8 <ferror@plt+0x24168>  // b.tstop
  428184:	ldr	x26, [sp, #8]
  428188:	mov	w24, #0xffffd800            	// #-10240
  42818c:	mov	x22, x20
  428190:	b	4281cc <ferror@plt+0x2414c>
  428194:	sub	w8, w0, #0x10, lsl #12
  428198:	mov	w0, #0xffffdc00            	// #-9216
  42819c:	add	w9, w21, #0x1
  4281a0:	add	w10, w24, w8, lsr #10
  4281a4:	bfxil	w0, w8, #0, #10
  4281a8:	mov	w8, #0x2                   	// #2
  4281ac:	strh	w10, [x23, w21, uxtw #1]
  4281b0:	strh	w0, [x23, w9, sxtw #1]
  4281b4:	ldrb	w9, [x22]
  4281b8:	add	w21, w21, w8
  4281bc:	cmp	w21, w28
  4281c0:	ldrb	w9, [x25, x9]
  4281c4:	add	x22, x22, x9
  4281c8:	b.ge	4281f0 <ferror@plt+0x24170>  // b.tcont
  4281cc:	mov	x0, x22
  4281d0:	bl	427334 <ferror@plt+0x232b4>
  4281d4:	lsr	w8, w0, #16
  4281d8:	cbnz	w8, 428194 <ferror@plt+0x24114>
  4281dc:	mov	w8, #0x1                   	// #1
  4281e0:	mov	w9, w21
  4281e4:	b	4281b0 <ferror@plt+0x24130>
  4281e8:	ldr	x26, [sp, #8]
  4281ec:	mov	x22, x20
  4281f0:	strh	wzr, [x23, w21, sxtw #1]
  4281f4:	cbz	x26, 428200 <ferror@plt+0x24180>
  4281f8:	sxtw	x8, w28
  4281fc:	str	x8, [x26]
  428200:	cbz	x19, 42820c <ferror@plt+0x2418c>
  428204:	sub	x8, x22, x20
  428208:	str	x8, [x19]
  42820c:	mov	x0, x23
  428210:	ldp	x20, x19, [sp, #96]
  428214:	ldp	x22, x21, [sp, #80]
  428218:	ldp	x24, x23, [sp, #64]
  42821c:	ldp	x26, x25, [sp, #48]
  428220:	ldp	x28, x27, [sp, #32]
  428224:	ldp	x29, x30, [sp, #16]
  428228:	add	sp, sp, #0x70
  42822c:	ret
  428230:	mov	x23, xzr
  428234:	cbnz	x19, 428204 <ferror@plt+0x24184>
  428238:	b	42820c <ferror@plt+0x2418c>
  42823c:	b	42820c <ferror@plt+0x2418c>
  428240:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  428244:	adrp	x1, 457000 <ferror@plt+0x52f80>
  428248:	adrp	x2, 437000 <ferror@plt+0x32f80>
  42824c:	add	x0, x0, #0xb6
  428250:	add	x1, x1, #0x108
  428254:	add	x2, x2, #0xef6
  428258:	bl	413114 <ferror@plt+0xf094>
  42825c:	mov	x23, xzr
  428260:	b	42820c <ferror@plt+0x2418c>
  428264:	stp	x29, x30, [sp, #-96]!
  428268:	stp	x26, x25, [sp, #32]
  42826c:	stp	x24, x23, [sp, #48]
  428270:	adrp	x24, 457000 <ferror@plt+0x52f80>
  428274:	adrp	x25, 457000 <ferror@plt+0x52f80>
  428278:	str	x27, [sp, #16]
  42827c:	stp	x22, x21, [sp, #64]
  428280:	stp	x20, x19, [sp, #80]
  428284:	mov	x22, x4
  428288:	mov	x20, x3
  42828c:	mov	x19, x2
  428290:	mov	x23, x1
  428294:	mov	x21, x0
  428298:	mov	w26, wzr
  42829c:	mov	w27, wzr
  4282a0:	add	x24, x24, #0x92
  4282a4:	add	x25, x25, #0x156
  4282a8:	mov	x29, sp
  4282ac:	sxtw	x8, w26
  4282b0:	tbnz	x23, #63, 4282bc <ferror@plt+0x2423c>
  4282b4:	cmp	x8, x23
  4282b8:	b.ge	428348 <ferror@plt+0x242c8>  // b.tcont
  4282bc:	ldr	w8, [x21, x8, lsl #2]
  4282c0:	cbz	w8, 428348 <ferror@plt+0x242c8>
  4282c4:	lsr	w9, w8, #11
  4282c8:	cmp	w9, #0x1b
  4282cc:	b.cs	4282e8 <ferror@plt+0x24268>  // b.hs, b.nlast
  4282d0:	mov	w8, #0x1                   	// #1
  4282d4:	add	w27, w27, w8
  4282d8:	add	w26, w26, #0x1
  4282dc:	mov	w8, #0x1                   	// #1
  4282e0:	tbnz	w8, #0, 4282ac <ferror@plt+0x2422c>
  4282e4:	b	4283c8 <ferror@plt+0x24348>
  4282e8:	lsr	w9, w8, #13
  4282ec:	cmp	w9, #0x6
  4282f0:	b.hi	428318 <ferror@plt+0x24298>  // b.pmore
  4282f4:	bl	430f68 <ferror@plt+0x2cee8>
  4282f8:	mov	w1, w0
  4282fc:	mov	w2, #0x1                   	// #1
  428300:	mov	x0, x22
  428304:	mov	x3, x24
  428308:	bl	4097a4 <ferror@plt+0x5724>
  42830c:	mov	w8, wzr
  428310:	tbnz	w8, #0, 4282ac <ferror@plt+0x2422c>
  428314:	b	4283c8 <ferror@plt+0x24348>
  428318:	cmp	w8, #0x10, lsl #12
  42831c:	b.cc	4282d0 <ferror@plt+0x24250>  // b.lo, b.ul, b.last
  428320:	cmp	w8, #0x110, lsl #12
  428324:	b.cs	428330 <ferror@plt+0x242b0>  // b.hs, b.nlast
  428328:	mov	w8, #0x2                   	// #2
  42832c:	b	4282d4 <ferror@plt+0x24254>
  428330:	bl	430f68 <ferror@plt+0x2cee8>
  428334:	mov	w1, w0
  428338:	mov	w2, #0x1                   	// #1
  42833c:	mov	x0, x22
  428340:	mov	x3, x25
  428344:	b	428308 <ferror@plt+0x24288>
  428348:	add	w8, w27, #0x1
  42834c:	sxtw	x0, w8
  428350:	mov	w1, #0x2                   	// #2
  428354:	bl	4125b0 <ferror@plt+0xe530>
  428358:	cmp	w27, #0x1
  42835c:	b.lt	4283d0 <ferror@plt+0x24350>  // b.tstop
  428360:	mov	x26, xzr
  428364:	mov	w8, wzr
  428368:	mov	w9, #0xffffd800            	// #-10240
  42836c:	b	4283a0 <ferror@plt+0x24320>
  428370:	sub	w12, w10, #0x10, lsl #12
  428374:	mov	w10, #0xffffdc00            	// #-9216
  428378:	add	w11, w8, #0x1
  42837c:	add	w13, w9, w12, lsr #10
  428380:	bfxil	w10, w12, #0, #10
  428384:	mov	w12, #0x2                   	// #2
  428388:	strh	w13, [x0, w8, uxtw #1]
  42838c:	add	w8, w8, w12
  428390:	cmp	w8, w27
  428394:	add	x26, x26, #0x1
  428398:	strh	w10, [x0, w11, sxtw #1]
  42839c:	b.ge	4283b8 <ferror@plt+0x24338>  // b.tcont
  4283a0:	ldr	w10, [x21, x26, lsl #2]
  4283a4:	lsr	w11, w10, #16
  4283a8:	cbnz	w11, 428370 <ferror@plt+0x242f0>
  4283ac:	mov	w12, #0x1                   	// #1
  4283b0:	mov	w11, w8
  4283b4:	b	42838c <ferror@plt+0x2430c>
  4283b8:	mov	w8, w8
  4283bc:	strh	wzr, [x0, x8, lsl #1]
  4283c0:	cbnz	x20, 4283e0 <ferror@plt+0x24360>
  4283c4:	b	4283e8 <ferror@plt+0x24368>
  4283c8:	mov	x0, xzr
  4283cc:	b	4283e8 <ferror@plt+0x24368>
  4283d0:	mov	x8, xzr
  4283d4:	mov	w26, wzr
  4283d8:	strh	wzr, [x0, x8, lsl #1]
  4283dc:	cbz	x20, 4283e8 <ferror@plt+0x24368>
  4283e0:	sxtw	x8, w27
  4283e4:	str	x8, [x20]
  4283e8:	cbz	x19, 4283f4 <ferror@plt+0x24374>
  4283ec:	sxtw	x8, w26
  4283f0:	str	x8, [x19]
  4283f4:	ldp	x20, x19, [sp, #80]
  4283f8:	ldp	x22, x21, [sp, #64]
  4283fc:	ldp	x24, x23, [sp, #48]
  428400:	ldp	x26, x25, [sp, #32]
  428404:	ldr	x27, [sp, #16]
  428408:	ldp	x29, x30, [sp], #96
  42840c:	ret
  428410:	stp	x29, x30, [sp, #-48]!
  428414:	str	x21, [sp, #16]
  428418:	stp	x20, x19, [sp, #32]
  42841c:	mov	x21, x2
  428420:	mov	x19, x1
  428424:	mov	x20, x0
  428428:	mov	x29, sp
  42842c:	tbnz	x1, #63, 428470 <ferror@plt+0x243f0>
  428430:	mov	x1, x19
  428434:	bl	4285a4 <ferror@plt+0x24524>
  428438:	cbz	x21, 428440 <ferror@plt+0x243c0>
  42843c:	str	x0, [x21]
  428440:	tbnz	x19, #63, 428458 <ferror@plt+0x243d8>
  428444:	add	x8, x20, x19
  428448:	cmp	x0, x8
  42844c:	b.eq	428458 <ferror@plt+0x243d8>  // b.none
  428450:	mov	w0, wzr
  428454:	b	428460 <ferror@plt+0x243e0>
  428458:	tbnz	x19, #63, 42847c <ferror@plt+0x243fc>
  42845c:	mov	w0, #0x1                   	// #1
  428460:	ldp	x20, x19, [sp, #32]
  428464:	ldr	x21, [sp, #16]
  428468:	ldp	x29, x30, [sp], #48
  42846c:	ret
  428470:	bl	428488 <ferror@plt+0x24408>
  428474:	cbnz	x21, 42843c <ferror@plt+0x243bc>
  428478:	b	428440 <ferror@plt+0x243c0>
  42847c:	ldrb	w8, [x0]
  428480:	cbnz	w8, 428450 <ferror@plt+0x243d0>
  428484:	b	42845c <ferror@plt+0x243dc>
  428488:	ldrb	w8, [x0]
  42848c:	cbz	w8, 4285a0 <ferror@plt+0x24520>
  428490:	b	4284b8 <ferror@plt+0x24438>
  428494:	mov	x8, x12
  428498:	mov	w9, wzr
  42849c:	mov	x2, x0
  4284a0:	mov	x0, x8
  4284a4:	mov	x1, x2
  4284a8:	cbz	w9, 42859c <ferror@plt+0x2451c>
  4284ac:	ldrb	w8, [x0, #1]!
  4284b0:	mov	x1, x0
  4284b4:	cbz	w8, 42859c <ferror@plt+0x2451c>
  4284b8:	sxtb	w9, w8
  4284bc:	tbz	w9, #31, 4284ac <ferror@plt+0x2442c>
  4284c0:	and	w9, w8, #0xff
  4284c4:	and	w8, w9, #0xe0
  4284c8:	cmp	w8, #0xc0
  4284cc:	b.ne	4284fc <ferror@plt+0x2447c>  // b.any
  4284d0:	tst	w9, #0x1e
  4284d4:	mov	x8, x0
  4284d8:	b.eq	428498 <ferror@plt+0x24418>  // b.none
  4284dc:	mov	x8, x0
  4284e0:	ldrb	w9, [x8, #1]!
  4284e4:	and	w9, w9, #0xc0
  4284e8:	cmp	w9, #0x80
  4284ec:	b.ne	428498 <ferror@plt+0x24418>  // b.any
  4284f0:	mov	w9, #0x1                   	// #1
  4284f4:	mov	x0, x2
  4284f8:	b	42849c <ferror@plt+0x2441c>
  4284fc:	and	w8, w9, #0xf0
  428500:	cmp	w8, #0xe0
  428504:	b.ne	428518 <ferror@plt+0x24498>  // b.any
  428508:	and	w10, w9, #0xf
  42850c:	mov	w9, #0x800                 	// #2048
  428510:	mov	x8, x0
  428514:	b	428548 <ferror@plt+0x244c8>
  428518:	and	w8, w9, #0xf8
  42851c:	cmp	w8, #0xf0
  428520:	mov	x8, x0
  428524:	b.ne	428498 <ferror@plt+0x24418>  // b.any
  428528:	mov	x8, x0
  42852c:	ldrb	w10, [x8, #1]!
  428530:	and	w11, w10, #0xc0
  428534:	cmp	w11, #0x80
  428538:	b.ne	428498 <ferror@plt+0x24418>  // b.any
  42853c:	and	w10, w10, #0x3f
  428540:	bfi	w10, w9, #6, #3
  428544:	mov	w9, #0x10000               	// #65536
  428548:	mov	x12, x8
  42854c:	ldrb	w11, [x12, #1]!
  428550:	and	w13, w11, #0xc0
  428554:	cmp	w13, #0x80
  428558:	b.ne	428494 <ferror@plt+0x24414>  // b.any
  42855c:	ldrb	w12, [x8, #2]!
  428560:	and	w13, w12, #0xc0
  428564:	cmp	w13, #0x80
  428568:	b.ne	428498 <ferror@plt+0x24418>  // b.any
  42856c:	lsl	w13, w10, #12
  428570:	bfi	w13, w11, #6, #6
  428574:	mov	w10, w13
  428578:	bfxil	w10, w12, #0, #6
  42857c:	cmp	w10, w9
  428580:	b.cc	428498 <ferror@plt+0x24418>  // b.lo, b.ul, b.last
  428584:	lsr	w9, w13, #11
  428588:	cmp	w9, #0x1b
  42858c:	b.eq	428498 <ferror@plt+0x24418>  // b.none
  428590:	cmp	w10, #0x110, lsl #12
  428594:	b.cc	4284f0 <ferror@plt+0x24470>  // b.lo, b.ul, b.last
  428598:	b	428498 <ferror@plt+0x24418>
  42859c:	mov	x0, x1
  4285a0:	ret
  4285a4:	stp	x29, x30, [sp, #-16]!
  4285a8:	mov	x29, sp
  4285ac:	tbnz	x1, #63, 42871c <ferror@plt+0x2469c>
  4285b0:	cbz	x1, 428704 <ferror@plt+0x24684>
  4285b4:	mov	x9, xzr
  4285b8:	mov	x8, x0
  4285bc:	b	4285ec <ferror@plt+0x2456c>
  4285c0:	mov	x9, x13
  4285c4:	mov	w10, wzr
  4285c8:	mov	x3, x8
  4285cc:	mov	x8, x9
  4285d0:	mov	x2, x3
  4285d4:	cbz	w10, 428710 <ferror@plt+0x24690>
  4285d8:	add	x8, x8, #0x1
  4285dc:	sub	x9, x8, x0
  4285e0:	cmp	x9, x1
  4285e4:	mov	x2, x8
  4285e8:	b.ge	428710 <ferror@plt+0x24690>  // b.tcont
  4285ec:	ldrb	w10, [x8]
  4285f0:	cbz	w10, 42870c <ferror@plt+0x2468c>
  4285f4:	sxtb	w11, w10
  4285f8:	tbz	w11, #31, 4285d8 <ferror@plt+0x24558>
  4285fc:	and	w11, w10, #0xe0
  428600:	cmp	w11, #0xc0
  428604:	b.ne	428644 <ferror@plt+0x245c4>  // b.any
  428608:	sub	x9, x1, x9
  42860c:	cmp	x9, #0x2
  428610:	mov	x9, x8
  428614:	b.lt	4285c4 <ferror@plt+0x24544>  // b.tstop
  428618:	and	w10, w10, #0x1e
  42861c:	mov	x9, x8
  428620:	cbz	w10, 4285c4 <ferror@plt+0x24544>
  428624:	mov	x9, x8
  428628:	ldrb	w10, [x9, #1]!
  42862c:	and	w10, w10, #0xc0
  428630:	cmp	w10, #0x80
  428634:	b.ne	4285c4 <ferror@plt+0x24544>  // b.any
  428638:	mov	w10, #0x1                   	// #1
  42863c:	mov	x8, x3
  428640:	b	4285c8 <ferror@plt+0x24548>
  428644:	and	w11, w10, #0xf0
  428648:	sub	x9, x1, x9
  42864c:	cmp	w11, #0xe0
  428650:	b.ne	4286c0 <ferror@plt+0x24640>  // b.any
  428654:	cmp	x9, #0x3
  428658:	mov	x9, x8
  42865c:	b.lt	4285c4 <ferror@plt+0x24544>  // b.tstop
  428660:	and	w11, w10, #0xf
  428664:	mov	w10, #0x800                 	// #2048
  428668:	mov	x9, x8
  42866c:	mov	x13, x9
  428670:	ldrb	w12, [x13, #1]!
  428674:	and	w14, w12, #0xc0
  428678:	cmp	w14, #0x80
  42867c:	b.ne	4285c0 <ferror@plt+0x24540>  // b.any
  428680:	ldrb	w13, [x9, #2]!
  428684:	and	w14, w13, #0xc0
  428688:	cmp	w14, #0x80
  42868c:	b.ne	4285c4 <ferror@plt+0x24544>  // b.any
  428690:	lsl	w14, w11, #12
  428694:	bfi	w14, w12, #6, #6
  428698:	mov	w11, w14
  42869c:	bfxil	w11, w13, #0, #6
  4286a0:	cmp	w11, w10
  4286a4:	b.cc	4285c4 <ferror@plt+0x24544>  // b.lo, b.ul, b.last
  4286a8:	lsr	w10, w14, #11
  4286ac:	cmp	w10, #0x1b
  4286b0:	b.eq	4285c4 <ferror@plt+0x24544>  // b.none
  4286b4:	cmp	w11, #0x110, lsl #12
  4286b8:	b.cc	428638 <ferror@plt+0x245b8>  // b.lo, b.ul, b.last
  4286bc:	b	4285c4 <ferror@plt+0x24544>
  4286c0:	cmp	x9, #0x4
  4286c4:	mov	x9, x8
  4286c8:	b.lt	4285c4 <ferror@plt+0x24544>  // b.tstop
  4286cc:	and	w9, w10, #0xf8
  4286d0:	cmp	w9, #0xf0
  4286d4:	mov	x9, x8
  4286d8:	b.ne	4285c4 <ferror@plt+0x24544>  // b.any
  4286dc:	mov	x9, x8
  4286e0:	ldrb	w11, [x9, #1]!
  4286e4:	and	w12, w11, #0xc0
  4286e8:	cmp	w12, #0x80
  4286ec:	b.ne	4285c4 <ferror@plt+0x24544>  // b.any
  4286f0:	and	w10, w10, #0x7
  4286f4:	and	w11, w11, #0x3f
  4286f8:	bfi	w11, w10, #6, #3
  4286fc:	mov	w10, #0x10000               	// #65536
  428700:	b	42866c <ferror@plt+0x245ec>
  428704:	mov	x2, x0
  428708:	b	428710 <ferror@plt+0x24690>
  42870c:	mov	x2, x8
  428710:	mov	x0, x2
  428714:	ldp	x29, x30, [sp], #16
  428718:	ret
  42871c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  428720:	adrp	x1, 457000 <ferror@plt+0x52f80>
  428724:	adrp	x3, 457000 <ferror@plt+0x52f80>
  428728:	adrp	x4, 457000 <ferror@plt+0x52f80>
  42872c:	add	x0, x0, #0xb6
  428730:	add	x1, x1, #0x1a5
  428734:	add	x3, x3, #0x1e8
  428738:	add	x4, x4, #0x1fa
  42873c:	mov	w2, #0x5f0                 	// #1520
  428740:	bl	422680 <ferror@plt+0x1e600>
  428744:	cmp	w0, #0x110, lsl #12
  428748:	lsr	w8, w0, #11
  42874c:	cset	w9, cc  // cc = lo, ul, last
  428750:	cmp	w8, #0x1b
  428754:	cset	w8, ne  // ne = any
  428758:	and	w0, w9, w8
  42875c:	ret
  428760:	stp	x29, x30, [sp, #-32]!
  428764:	stp	x20, x19, [sp, #16]
  428768:	mov	x20, x1
  42876c:	mov	x19, x0
  428770:	mov	x29, sp
  428774:	tbz	x1, #63, 428784 <ferror@plt+0x24704>
  428778:	mov	x0, x19
  42877c:	bl	403590 <strlen@plt>
  428780:	mov	x20, x0
  428784:	add	x0, x20, #0x1
  428788:	bl	412328 <ferror@plt+0xe2a8>
  42878c:	cmp	x20, #0x1
  428790:	add	x8, x0, x20
  428794:	b.lt	4287d0 <ferror@plt+0x24750>  // b.tstop
  428798:	adrp	x9, 456000 <ferror@plt+0x51f80>
  42879c:	add	x9, x9, #0xe48
  4287a0:	mov	x10, x8
  4287a4:	ldrb	w11, [x19]
  4287a8:	ldrb	w11, [x9, x11]
  4287ac:	sub	x10, x10, x11
  4287b0:	mov	x12, x10
  4287b4:	ldrb	w13, [x19], #1
  4287b8:	sub	w11, w11, #0x1
  4287bc:	tst	w11, #0xff
  4287c0:	strb	w13, [x12], #1
  4287c4:	b.ne	4287b4 <ferror@plt+0x24734>  // b.any
  4287c8:	cmp	x10, x0
  4287cc:	b.hi	4287a4 <ferror@plt+0x24724>  // b.pmore
  4287d0:	ldp	x20, x19, [sp, #16]
  4287d4:	strb	wzr, [x8]
  4287d8:	ldp	x29, x30, [sp], #32
  4287dc:	ret
  4287e0:	sub	sp, sp, #0x50
  4287e4:	stp	x29, x30, [sp, #16]
  4287e8:	stp	x24, x23, [sp, #32]
  4287ec:	stp	x22, x21, [sp, #48]
  4287f0:	stp	x20, x19, [sp, #64]
  4287f4:	add	x29, sp, #0x10
  4287f8:	cbz	x0, 4288d8 <ferror@plt+0x24858>
  4287fc:	mov	x20, x0
  428800:	bl	403590 <strlen@plt>
  428804:	mov	x19, xzr
  428808:	cbz	w0, 428880 <ferror@plt+0x24800>
  42880c:	adrp	x21, 457000 <ferror@plt+0x52f80>
  428810:	add	x21, x21, #0x1a1
  428814:	mov	x22, x20
  428818:	b	42884c <ferror@plt+0x247cc>
  42881c:	sxtw	x2, w24
  428820:	mov	x0, x19
  428824:	mov	x1, x22
  428828:	bl	41f08c <ferror@plt+0x1b00c>
  42882c:	mov	x0, x19
  428830:	mov	x1, x21
  428834:	bl	41f38c <ferror@plt+0x1b30c>
  428838:	ldr	x8, [sp, #8]
  42883c:	mvn	w9, w24
  428840:	adds	w0, w23, w9
  428844:	add	x22, x8, #0x1
  428848:	b.eq	428884 <ferror@plt+0x24804>  // b.none
  42884c:	sxtw	x23, w0
  428850:	add	x2, sp, #0x8
  428854:	mov	x0, x22
  428858:	mov	x1, x23
  42885c:	bl	428410 <ferror@plt+0x24390>
  428860:	cbnz	w0, 428884 <ferror@plt+0x24804>
  428864:	ldr	x8, [sp, #8]
  428868:	sub	x24, x8, x22
  42886c:	cbnz	x19, 42881c <ferror@plt+0x2479c>
  428870:	mov	x0, x23
  428874:	bl	41ef88 <ferror@plt+0x1af08>
  428878:	mov	x19, x0
  42887c:	b	42881c <ferror@plt+0x2479c>
  428880:	mov	x22, x20
  428884:	cbz	x19, 4288b8 <ferror@plt+0x24838>
  428888:	mov	x0, x19
  42888c:	mov	x1, x22
  428890:	bl	41f38c <ferror@plt+0x1b30c>
  428894:	ldr	x0, [x19]
  428898:	mov	x1, #0xffffffffffffffff    	// #-1
  42889c:	mov	x2, xzr
  4288a0:	bl	428410 <ferror@plt+0x24390>
  4288a4:	cbz	w0, 4288fc <ferror@plt+0x2487c>
  4288a8:	mov	x0, x19
  4288ac:	mov	w1, wzr
  4288b0:	bl	41f170 <ferror@plt+0x1b0f0>
  4288b4:	b	4288c0 <ferror@plt+0x24840>
  4288b8:	mov	x0, x20
  4288bc:	bl	41cea8 <ferror@plt+0x18e28>
  4288c0:	ldp	x20, x19, [sp, #64]
  4288c4:	ldp	x22, x21, [sp, #48]
  4288c8:	ldp	x24, x23, [sp, #32]
  4288cc:	ldp	x29, x30, [sp, #16]
  4288d0:	add	sp, sp, #0x50
  4288d4:	ret
  4288d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4288dc:	adrp	x1, 457000 <ferror@plt+0x52f80>
  4288e0:	adrp	x2, 43c000 <ferror@plt+0x37f80>
  4288e4:	add	x0, x0, #0xb6
  4288e8:	add	x1, x1, #0x178
  4288ec:	add	x2, x2, #0x3b1
  4288f0:	bl	413114 <ferror@plt+0xf094>
  4288f4:	mov	x0, xzr
  4288f8:	b	4288c0 <ferror@plt+0x24840>
  4288fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  428900:	adrp	x1, 457000 <ferror@plt+0x52f80>
  428904:	adrp	x3, 457000 <ferror@plt+0x52f80>
  428908:	adrp	x4, 457000 <ferror@plt+0x52f80>
  42890c:	add	x0, x0, #0xb6
  428910:	add	x1, x1, #0x1a5
  428914:	add	x3, x3, #0x1ad
  428918:	add	x4, x4, #0x1c0
  42891c:	mov	w2, #0x6c8                 	// #1736
  428920:	bl	422680 <ferror@plt+0x1e600>
  428924:	lsr	w8, w0, #8
  428928:	cmp	w8, #0x2fa
  42892c:	b.hi	428954 <ferror@plt+0x248d4>  // b.pmore
  428930:	adrp	x9, 457000 <ferror@plt+0x52f80>
  428934:	add	x9, x9, #0x208
  428938:	ldrsh	w8, [x9, w8, uxtw #1]
  42893c:	mov	w9, #0x1100                	// #4352
  428940:	cmp	w8, w9
  428944:	b.lt	428980 <ferror@plt+0x24900>  // b.tstop
  428948:	mov	w9, #0xffffef00            	// #-4352
  42894c:	add	w0, w8, w9
  428950:	ret
  428954:	sub	w8, w0, #0xe0, lsl #12
  428958:	lsr	w9, w8, #16
  42895c:	cmp	w9, #0x2
  428960:	b.hi	42899c <ferror@plt+0x2491c>  // b.pmore
  428964:	adrp	x9, 457000 <ferror@plt+0x52f80>
  428968:	lsr	w8, w8, #8
  42896c:	add	x9, x9, #0x7fe
  428970:	ldrsh	w8, [x9, w8, uxtw #1]
  428974:	mov	w9, #0xffffef00            	// #-4352
  428978:	add	w0, w8, w9
  42897c:	ret
  428980:	adrp	x10, 45d000 <ferror@plt+0x58f80>
  428984:	sxtw	x8, w8
  428988:	add	x10, x10, #0xe3c
  42898c:	and	w9, w0, #0xff
  428990:	add	x8, x10, x8, lsl #8
  428994:	ldrb	w0, [x8, w9, uxtw]
  428998:	ret
  42899c:	mov	w0, wzr
  4289a0:	ret
  4289a4:	mov	w9, #0xfb00                	// #64256
  4289a8:	adrp	x11, 457000 <ferror@plt+0x52f80>
  4289ac:	adrp	x14, 45d000 <ferror@plt+0x58f80>
  4289b0:	adrp	x15, 457000 <ferror@plt+0x52f80>
  4289b4:	mov	w8, #0xfff20000            	// #-917504
  4289b8:	movk	w9, #0x2, lsl #16
  4289bc:	sub	x10, x1, #0x1
  4289c0:	add	x11, x11, #0x208
  4289c4:	mov	w12, #0x1100                	// #4352
  4289c8:	mov	w13, #0xffffef00            	// #-4352
  4289cc:	add	x14, x14, #0xe3c
  4289d0:	add	x15, x15, #0x7fe
  4289d4:	b	4289e0 <ferror@plt+0x24960>
  4289d8:	mov	w17, wzr
  4289dc:	cbz	w17, 428ba4 <ferror@plt+0x24b24>
  4289e0:	ldr	w16, [x0]
  4289e4:	cmp	w16, w9
  4289e8:	b.cs	428a0c <ferror@plt+0x2498c>  // b.hs, b.nlast
  4289ec:	lsr	x17, x16, #7
  4289f0:	and	x17, x17, #0x1fffffe
  4289f4:	ldrsh	w17, [x11, x17]
  4289f8:	cmp	w17, w12
  4289fc:	b.lt	428a30 <ferror@plt+0x249b0>  // b.tstop
  428a00:	add	w16, w17, w13
  428a04:	cbnz	x10, 428a50 <ferror@plt+0x249d0>
  428a08:	b	4289d8 <ferror@plt+0x24958>
  428a0c:	add	w16, w16, w8
  428a10:	lsr	w17, w16, #16
  428a14:	cmp	w17, #0x2
  428a18:	b.hi	428a48 <ferror@plt+0x249c8>  // b.pmore
  428a1c:	lsr	w16, w16, #8
  428a20:	ldrsh	w16, [x15, w16, uxtw #1]
  428a24:	add	w16, w16, w13
  428a28:	cbnz	x10, 428a50 <ferror@plt+0x249d0>
  428a2c:	b	4289d8 <ferror@plt+0x24958>
  428a30:	sxtw	x17, w17
  428a34:	and	x16, x16, #0xff
  428a38:	add	x17, x14, x17, lsl #8
  428a3c:	ldrb	w16, [x17, x16]
  428a40:	cbnz	x10, 428a50 <ferror@plt+0x249d0>
  428a44:	b	4289d8 <ferror@plt+0x24958>
  428a48:	mov	w16, wzr
  428a4c:	cbz	x10, 4289d8 <ferror@plt+0x24958>
  428a50:	mov	x1, xzr
  428a54:	mov	w17, wzr
  428a58:	b	428a70 <ferror@plt+0x249f0>
  428a5c:	mov	w2, w16
  428a60:	cmp	x18, x10
  428a64:	mov	x1, x18
  428a68:	mov	w16, w2
  428a6c:	b.eq	4289dc <ferror@plt+0x2495c>  // b.none
  428a70:	add	x18, x1, #0x1
  428a74:	ldr	w2, [x0, x18, lsl #2]
  428a78:	cmp	w2, w9
  428a7c:	b.cs	428aa0 <ferror@plt+0x24a20>  // b.hs, b.nlast
  428a80:	lsr	x3, x2, #7
  428a84:	and	x3, x3, #0x1fffffe
  428a88:	ldrsh	w3, [x11, x3]
  428a8c:	cmp	w3, w12
  428a90:	b.lt	428ac4 <ferror@plt+0x24a44>  // b.tstop
  428a94:	add	w2, w3, w13
  428a98:	cbnz	w2, 428ae4 <ferror@plt+0x24a64>
  428a9c:	b	428a60 <ferror@plt+0x249e0>
  428aa0:	add	w2, w2, w8
  428aa4:	lsr	w3, w2, #16
  428aa8:	cmp	w3, #0x2
  428aac:	b.hi	428adc <ferror@plt+0x24a5c>  // b.pmore
  428ab0:	lsr	w2, w2, #8
  428ab4:	ldrsh	w2, [x15, w2, uxtw #1]
  428ab8:	add	w2, w2, w13
  428abc:	cbnz	w2, 428ae4 <ferror@plt+0x24a64>
  428ac0:	b	428a60 <ferror@plt+0x249e0>
  428ac4:	sxtw	x3, w3
  428ac8:	and	x2, x2, #0xff
  428acc:	add	x3, x14, x3, lsl #8
  428ad0:	ldrb	w2, [x3, x2]
  428ad4:	cbnz	w2, 428ae4 <ferror@plt+0x24a64>
  428ad8:	b	428a60 <ferror@plt+0x249e0>
  428adc:	mov	w2, wzr
  428ae0:	cbz	w2, 428a60 <ferror@plt+0x249e0>
  428ae4:	cmp	w16, w2
  428ae8:	b.gt	428b0c <ferror@plt+0x24a8c>
  428aec:	b	428a60 <ferror@plt+0x249e0>
  428af0:	add	x4, x0, x1, lsl #2
  428af4:	ldr	w5, [x4, #4]
  428af8:	mov	w17, #0x1                   	// #1
  428afc:	stp	w5, w3, [x4]
  428b00:	mov	w3, #0x1                   	// #1
  428b04:	sub	x1, x1, #0x1
  428b08:	tbz	w3, #0, 428a5c <ferror@plt+0x249dc>
  428b0c:	cmn	x1, #0x1
  428b10:	b.eq	428a5c <ferror@plt+0x249dc>  // b.none
  428b14:	ldr	w3, [x0, x1, lsl #2]
  428b18:	cmp	w3, w9
  428b1c:	b.cs	428b44 <ferror@plt+0x24ac4>  // b.hs, b.nlast
  428b20:	lsr	x4, x3, #7
  428b24:	and	x4, x4, #0x1fffffe
  428b28:	ldrsh	w4, [x11, x4]
  428b2c:	cmp	w4, w12
  428b30:	b.lt	428b6c <ferror@plt+0x24aec>  // b.tstop
  428b34:	add	w4, w4, w13
  428b38:	cmp	w4, w2
  428b3c:	b.gt	428af0 <ferror@plt+0x24a70>
  428b40:	b	428b94 <ferror@plt+0x24b14>
  428b44:	add	w4, w3, w8
  428b48:	lsr	w5, w4, #16
  428b4c:	cmp	w5, #0x2
  428b50:	b.hi	428b88 <ferror@plt+0x24b08>  // b.pmore
  428b54:	lsr	w4, w4, #8
  428b58:	ldrsh	w4, [x15, w4, uxtw #1]
  428b5c:	add	w4, w4, w13
  428b60:	cmp	w4, w2
  428b64:	b.gt	428af0 <ferror@plt+0x24a70>
  428b68:	b	428b94 <ferror@plt+0x24b14>
  428b6c:	sxtw	x4, w4
  428b70:	and	x5, x3, #0xff
  428b74:	add	x4, x14, x4, lsl #8
  428b78:	ldrb	w4, [x4, x5]
  428b7c:	cmp	w4, w2
  428b80:	b.gt	428af0 <ferror@plt+0x24a70>
  428b84:	b	428b94 <ferror@plt+0x24b14>
  428b88:	mov	w4, wzr
  428b8c:	cmp	w4, w2
  428b90:	b.gt	428af0 <ferror@plt+0x24a70>
  428b94:	mov	w3, wzr
  428b98:	sub	x1, x1, #0x1
  428b9c:	tbnz	w3, #0, 428b0c <ferror@plt+0x24a8c>
  428ba0:	b	428a5c <ferror@plt+0x249dc>
  428ba4:	ret
  428ba8:	stp	x29, x30, [sp, #-48]!
  428bac:	mov	w8, #0xffff5400            	// #-44032
  428bb0:	add	w8, w0, w8
  428bb4:	lsr	w8, w8, #2
  428bb8:	stp	x22, x21, [sp, #16]
  428bbc:	stp	x20, x19, [sp, #32]
  428bc0:	mov	w22, w0
  428bc4:	cmp	w8, #0xae8
  428bc8:	mov	x20, x1
  428bcc:	mov	x29, sp
  428bd0:	b.hi	428c04 <ferror@plt+0x24b84>  // b.pmore
  428bd4:	mov	x1, xzr
  428bd8:	mov	x2, x20
  428bdc:	bl	428c90 <ferror@plt+0x24c10>
  428be0:	ldr	x8, [x20]
  428be4:	lsl	x0, x8, #2
  428be8:	bl	412328 <ferror@plt+0xe2a8>
  428bec:	mov	x19, x0
  428bf0:	mov	w0, w22
  428bf4:	mov	x1, x19
  428bf8:	mov	x2, x20
  428bfc:	bl	428c90 <ferror@plt+0x24c10>
  428c00:	b	428c7c <ferror@plt+0x24bfc>
  428c04:	mov	w1, wzr
  428c08:	bl	428d34 <ferror@plt+0x24cb4>
  428c0c:	cbz	x0, 428c64 <ferror@plt+0x24be4>
  428c10:	mov	x1, #0xffffffffffffffff    	// #-1
  428c14:	mov	x21, x0
  428c18:	bl	427178 <ferror@plt+0x230f8>
  428c1c:	str	x0, [x20]
  428c20:	lsl	x0, x0, #2
  428c24:	bl	412328 <ferror@plt+0xe2a8>
  428c28:	ldrb	w8, [x21]
  428c2c:	mov	x19, x0
  428c30:	cbz	w8, 428c7c <ferror@plt+0x24bfc>
  428c34:	adrp	x8, 456000 <ferror@plt+0x51f80>
  428c38:	ldr	x20, [x8, #3912]
  428c3c:	mov	x22, x19
  428c40:	mov	x0, x21
  428c44:	bl	427334 <ferror@plt+0x232b4>
  428c48:	str	w0, [x22], #4
  428c4c:	ldrb	w8, [x21]
  428c50:	ldrb	w8, [x20, x8]
  428c54:	add	x21, x21, x8
  428c58:	ldrb	w8, [x21]
  428c5c:	cbnz	w8, 428c40 <ferror@plt+0x24bc0>
  428c60:	b	428c7c <ferror@plt+0x24bfc>
  428c64:	mov	w0, #0x4                   	// #4
  428c68:	bl	412328 <ferror@plt+0xe2a8>
  428c6c:	mov	x19, x0
  428c70:	mov	w8, #0x1                   	// #1
  428c74:	str	w22, [x0]
  428c78:	str	x8, [x20]
  428c7c:	mov	x0, x19
  428c80:	ldp	x20, x19, [sp, #32]
  428c84:	ldp	x22, x21, [sp, #16]
  428c88:	ldp	x29, x30, [sp], #48
  428c8c:	ret
  428c90:	mov	w8, #0xffff5400            	// #-44032
  428c94:	mov	w9, #0x2493                	// #9363
  428c98:	movk	w9, #0x9249, lsl #16
  428c9c:	add	w10, w0, w8
  428ca0:	smull	x8, w10, w9
  428ca4:	lsr	x8, x8, #32
  428ca8:	add	w8, w8, w10
  428cac:	asr	w11, w8, #4
  428cb0:	add	w8, w11, w8, lsr #31
  428cb4:	mov	w11, #0x1c                  	// #28
  428cb8:	msub	w8, w8, w11, w10
  428cbc:	cbz	x1, 428d08 <ferror@plt+0x24c88>
  428cc0:	mov	w11, #0xae27                	// #44583
  428cc4:	movk	w11, #0x6f74, lsl #16
  428cc8:	smull	x11, w10, w11
  428ccc:	lsr	x12, x11, #32
  428cd0:	lsr	x11, x11, #63
  428cd4:	add	w11, w11, w12, asr #8
  428cd8:	mov	w12, #0x24c                 	// #588
  428cdc:	msub	w10, w11, w12, w10
  428ce0:	smull	x9, w10, w9
  428ce4:	lsr	x9, x9, #32
  428ce8:	add	w9, w9, w10
  428cec:	mov	w12, #0x1100                	// #4352
  428cf0:	asr	w10, w9, #4
  428cf4:	add	w11, w11, w12
  428cf8:	mov	w12, #0x1161                	// #4449
  428cfc:	add	w9, w10, w9, lsr #31
  428d00:	add	w9, w9, w12
  428d04:	stp	w11, w9, [x1]
  428d08:	cmp	w8, #0x0
  428d0c:	mov	w9, #0x2                   	// #2
  428d10:	cinc	x9, x9, ne  // ne = any
  428d14:	cbz	w8, 428d2c <ferror@plt+0x24cac>
  428d18:	cbz	x1, 428d2c <ferror@plt+0x24cac>
  428d1c:	mov	w9, #0x11a7                	// #4519
  428d20:	add	w8, w8, w9
  428d24:	mov	w9, #0x3                   	// #3
  428d28:	str	w8, [x1, #8]
  428d2c:	str	x9, [x2]
  428d30:	ret
  428d34:	mov	w9, #0xf97d                	// #63869
  428d38:	sub	w8, w0, #0xa0
  428d3c:	movk	w9, #0x2, lsl #16
  428d40:	cmp	w8, w9
  428d44:	b.hi	428df8 <ferror@plt+0x24d78>  // b.pmore
  428d48:	adrp	x11, 460000 <ferror@plt+0x5bf80>
  428d4c:	adrp	x13, 46b000 <ferror@plt+0x66f80>
  428d50:	mov	w9, wzr
  428d54:	mov	w10, #0x164c                	// #5708
  428d58:	add	x11, x11, #0x63c
  428d5c:	mov	w12, #0xffff                	// #65535
  428d60:	add	x13, x13, #0x89c
  428d64:	b	428d7c <ferror@plt+0x24cfc>
  428d68:	cmp	w16, w0
  428d6c:	mov	w14, wzr
  428d70:	csel	w9, w15, w9, cc  // cc = lo, ul, last
  428d74:	csel	w10, w10, w15, cc  // cc = lo, ul, last
  428d78:	cbnz	w14, 428df0 <ferror@plt+0x24d70>
  428d7c:	add	w14, w10, w9
  428d80:	cmp	w14, #0x0
  428d84:	cinc	w14, w14, lt  // lt = tstop
  428d88:	asr	w15, w14, #1
  428d8c:	sbfiz	x15, x15, #3, #32
  428d90:	ldr	w16, [x11, x15]
  428d94:	sbfx	x15, x14, #1, #31
  428d98:	cmp	w16, w0
  428d9c:	b.ne	428dbc <ferror@plt+0x24d3c>  // b.any
  428da0:	cbz	w1, 428dcc <ferror@plt+0x24d4c>
  428da4:	add	x14, x11, x15, lsl #3
  428da8:	ldrh	w8, [x14, #6]
  428dac:	cmp	w8, w12
  428db0:	b.ne	428ddc <ferror@plt+0x24d5c>  // b.any
  428db4:	ldrh	w8, [x14, #4]
  428db8:	b	428ddc <ferror@plt+0x24d5c>
  428dbc:	cmp	w15, w9
  428dc0:	b.ne	428d68 <ferror@plt+0x24ce8>  // b.any
  428dc4:	mov	w14, #0x3                   	// #3
  428dc8:	b	428d78 <ferror@plt+0x24cf8>
  428dcc:	add	x8, x11, x15, lsl #3
  428dd0:	ldrh	w8, [x8, #4]
  428dd4:	cmp	w8, w12
  428dd8:	b.eq	428de8 <ferror@plt+0x24d68>  // b.none
  428ddc:	add	x8, x13, x8
  428de0:	mov	w14, #0x1                   	// #1
  428de4:	b	428d78 <ferror@plt+0x24cf8>
  428de8:	mov	x8, xzr
  428dec:	b	428de0 <ferror@plt+0x24d60>
  428df0:	cmp	w14, #0x3
  428df4:	b.ne	428dfc <ferror@plt+0x24d7c>  // b.any
  428df8:	mov	x8, xzr
  428dfc:	mov	x0, x8
  428e00:	ret
  428e04:	sub	sp, sp, #0x70
  428e08:	orr	w8, w2, #0x1
  428e0c:	cmp	w8, #0x3
  428e10:	stp	x28, x27, [sp, #32]
  428e14:	stp	x26, x25, [sp, #48]
  428e18:	stp	x24, x23, [sp, #64]
  428e1c:	stp	x22, x21, [sp, #80]
  428e20:	stp	x20, x19, [sp, #96]
  428e24:	mov	x21, x1
  428e28:	mov	x22, x0
  428e2c:	add	x26, x0, x1
  428e30:	cset	w27, eq  // eq = none
  428e34:	adrp	x20, 456000 <ferror@plt+0x51f80>
  428e38:	mov	x23, xzr
  428e3c:	stp	x29, x30, [sp, #16]
  428e40:	add	x29, sp, #0x10
  428e44:	str	w2, [sp]
  428e48:	cbz	x1, 428ec4 <ferror@plt+0x24e44>
  428e4c:	ldr	x24, [x20, #3912]
  428e50:	mov	w25, #0xffff5400            	// #-44032
  428e54:	mov	x19, x22
  428e58:	ldrb	w8, [x19]
  428e5c:	cbz	w8, 428ec4 <ferror@plt+0x24e44>
  428e60:	mov	x0, x19
  428e64:	bl	427334 <ferror@plt+0x232b4>
  428e68:	add	w8, w0, w25
  428e6c:	lsr	w8, w8, #2
  428e70:	cmp	w8, #0xae8
  428e74:	b.hi	428e8c <ferror@plt+0x24e0c>  // b.pmore
  428e78:	add	x2, sp, #0x8
  428e7c:	mov	x1, xzr
  428e80:	bl	428c90 <ferror@plt+0x24c10>
  428e84:	ldr	x0, [sp, #8]
  428e88:	b	428ea8 <ferror@plt+0x24e28>
  428e8c:	mov	w1, w27
  428e90:	bl	428d34 <ferror@plt+0x24cb4>
  428e94:	cbz	x0, 428ea4 <ferror@plt+0x24e24>
  428e98:	mov	x1, #0xffffffffffffffff    	// #-1
  428e9c:	bl	427178 <ferror@plt+0x230f8>
  428ea0:	b	428ea8 <ferror@plt+0x24e28>
  428ea4:	mov	w0, #0x1                   	// #1
  428ea8:	ldrb	w8, [x19]
  428eac:	add	x23, x0, x23
  428eb0:	ldrb	w8, [x24, x8]
  428eb4:	add	x19, x19, x8
  428eb8:	tbnz	x21, #63, 428e58 <ferror@plt+0x24dd8>
  428ebc:	cmp	x19, x26
  428ec0:	b.cc	428e58 <ferror@plt+0x24dd8>  // b.lo, b.ul, b.last
  428ec4:	add	x0, x23, #0x1
  428ec8:	mov	w1, #0x4                   	// #4
  428ecc:	bl	4125b0 <ferror@plt+0xe530>
  428ed0:	mov	x19, x0
  428ed4:	cbz	x21, 429064 <ferror@plt+0x24fe4>
  428ed8:	str	w27, [sp, #4]
  428edc:	ldr	x27, [x20, #3912]
  428ee0:	mov	x28, xzr
  428ee4:	mov	x23, xzr
  428ee8:	ldrb	w8, [x22]
  428eec:	cbz	w8, 429070 <ferror@plt+0x24ff0>
  428ef0:	mov	x0, x22
  428ef4:	bl	427334 <ferror@plt+0x232b4>
  428ef8:	mov	w8, #0xffff5400            	// #-44032
  428efc:	add	w8, w0, w8
  428f00:	lsr	w8, w8, #2
  428f04:	mov	w25, w0
  428f08:	cmp	w8, #0xae8
  428f0c:	b.hi	428f30 <ferror@plt+0x24eb0>  // b.pmore
  428f10:	add	x1, x19, x28, lsl #2
  428f14:	add	x2, sp, #0x8
  428f18:	mov	w0, w25
  428f1c:	bl	428c90 <ferror@plt+0x24c10>
  428f20:	ldr	x8, [sp, #8]
  428f24:	add	x20, x8, x28
  428f28:	cbnz	x20, 428f80 <ferror@plt+0x24f00>
  428f2c:	b	429040 <ferror@plt+0x24fc0>
  428f30:	ldr	w1, [sp, #4]
  428f34:	mov	w0, w25
  428f38:	bl	428d34 <ferror@plt+0x24cb4>
  428f3c:	cbz	x0, 428ff8 <ferror@plt+0x24f78>
  428f40:	ldrb	w8, [x0]
  428f44:	mov	x24, x0
  428f48:	mov	x20, x28
  428f4c:	cbz	w8, 428f7c <ferror@plt+0x24efc>
  428f50:	mov	x25, x28
  428f54:	mov	x0, x24
  428f58:	bl	427334 <ferror@plt+0x232b4>
  428f5c:	str	w0, [x19, x25, lsl #2]
  428f60:	ldrb	w8, [x24]
  428f64:	add	x20, x25, #0x1
  428f68:	mov	x25, x20
  428f6c:	ldrb	w8, [x27, x8]
  428f70:	add	x24, x24, x8
  428f74:	ldrb	w8, [x24]
  428f78:	cbnz	w8, 428f54 <ferror@plt+0x24ed4>
  428f7c:	cbz	x20, 429040 <ferror@plt+0x24fc0>
  428f80:	ldr	w8, [x19, x28, lsl #2]
  428f84:	mov	w9, #0xfb00                	// #64256
  428f88:	movk	w9, #0x2, lsl #16
  428f8c:	cmp	w8, w9
  428f90:	b.cs	428fc4 <ferror@plt+0x24f44>  // b.hs, b.nlast
  428f94:	lsr	x9, x8, #7
  428f98:	adrp	x10, 457000 <ferror@plt+0x52f80>
  428f9c:	and	x9, x9, #0x1fffffe
  428fa0:	add	x10, x10, #0x208
  428fa4:	ldrsh	w9, [x10, x9]
  428fa8:	mov	w10, #0x1100                	// #4352
  428fac:	cmp	w9, w10
  428fb0:	b.lt	429008 <ferror@plt+0x24f88>  // b.tstop
  428fb4:	mov	w8, #0xffffef00            	// #-4352
  428fb8:	add	w8, w9, w8
  428fbc:	cbnz	w8, 429040 <ferror@plt+0x24fc0>
  428fc0:	b	429030 <ferror@plt+0x24fb0>
  428fc4:	mov	w9, #0xfff20000            	// #-917504
  428fc8:	add	w8, w8, w9
  428fcc:	lsr	w9, w8, #16
  428fd0:	cmp	w9, #0x2
  428fd4:	b.hi	429028 <ferror@plt+0x24fa8>  // b.pmore
  428fd8:	adrp	x9, 457000 <ferror@plt+0x52f80>
  428fdc:	lsr	w8, w8, #8
  428fe0:	add	x9, x9, #0x7fe
  428fe4:	ldrsh	w8, [x9, w8, uxtw #1]
  428fe8:	mov	w9, #0xffffef00            	// #-4352
  428fec:	add	w8, w8, w9
  428ff0:	cbnz	w8, 429040 <ferror@plt+0x24fc0>
  428ff4:	b	429030 <ferror@plt+0x24fb0>
  428ff8:	add	x20, x28, #0x1
  428ffc:	str	w25, [x19, x28, lsl #2]
  429000:	cbnz	x20, 428f80 <ferror@plt+0x24f00>
  429004:	b	429040 <ferror@plt+0x24fc0>
  429008:	adrp	x10, 45d000 <ferror@plt+0x58f80>
  42900c:	sxtw	x9, w9
  429010:	add	x10, x10, #0xe3c
  429014:	and	x8, x8, #0xff
  429018:	add	x9, x10, x9, lsl #8
  42901c:	ldrb	w8, [x9, x8]
  429020:	cbnz	w8, 429040 <ferror@plt+0x24fc0>
  429024:	b	429030 <ferror@plt+0x24fb0>
  429028:	mov	w8, wzr
  42902c:	cbnz	w8, 429040 <ferror@plt+0x24fc0>
  429030:	add	x0, x19, x23, lsl #2
  429034:	sub	x1, x20, x23
  429038:	bl	4289a4 <ferror@plt+0x24924>
  42903c:	mov	x23, x28
  429040:	ldrb	w8, [x22]
  429044:	mov	x28, x20
  429048:	ldrb	w8, [x27, x8]
  42904c:	add	x22, x22, x8
  429050:	tbnz	x21, #63, 428ee8 <ferror@plt+0x24e68>
  429054:	cmp	x22, x26
  429058:	mov	x28, x20
  42905c:	b.cc	428ee8 <ferror@plt+0x24e68>  // b.lo, b.ul, b.last
  429060:	b	429074 <ferror@plt+0x24ff4>
  429064:	mov	x23, xzr
  429068:	mov	x20, xzr
  42906c:	b	429074 <ferror@plt+0x24ff4>
  429070:	mov	x20, x28
  429074:	ldr	w8, [sp]
  429078:	orr	w21, w8, #0x2
  42907c:	cbz	x20, 42908c <ferror@plt+0x2500c>
  429080:	add	x0, x19, x23, lsl #2
  429084:	sub	x1, x20, x23
  429088:	bl	4289a4 <ferror@plt+0x24924>
  42908c:	mov	w28, #0xfb00                	// #64256
  429090:	cmp	w21, #0x3
  429094:	mov	w27, #0xfff20000            	// #-917504
  429098:	movk	w28, #0x2, lsl #16
  42909c:	str	wzr, [x19, x20, lsl #2]
  4290a0:	b.ne	42924c <ferror@plt+0x251cc>  // b.any
  4290a4:	cbz	x20, 42924c <ferror@plt+0x251cc>
  4290a8:	mov	w8, wzr
  4290ac:	mov	x25, xzr
  4290b0:	mov	x21, xzr
  4290b4:	add	x22, x19, #0x4
  4290b8:	mov	w23, #0x1100                	// #4352
  4290bc:	mov	w24, #0xffffef00            	// #-4352
  4290c0:	b	4290dc <ferror@plt+0x2505c>
  4290c4:	cmp	w26, #0x0
  4290c8:	csel	x21, x25, x21, eq  // eq = none
  4290cc:	add	x25, x25, #0x1
  4290d0:	cmp	x25, x20
  4290d4:	mov	w8, w26
  4290d8:	b.cs	42924c <ferror@plt+0x251cc>  // b.hs, b.nlast
  4290dc:	ldr	w1, [x19, x25, lsl #2]
  4290e0:	cmp	w1, w28
  4290e4:	b.cs	429110 <ferror@plt+0x25090>  // b.hs, b.nlast
  4290e8:	lsr	x9, x1, #7
  4290ec:	adrp	x10, 457000 <ferror@plt+0x52f80>
  4290f0:	and	x9, x9, #0x1fffffe
  4290f4:	add	x10, x10, #0x208
  4290f8:	ldrsh	w9, [x10, x9]
  4290fc:	cmp	w9, w23
  429100:	b.lt	42913c <ferror@plt+0x250bc>  // b.tstop
  429104:	add	w26, w9, w24
  429108:	cbnz	x25, 429164 <ferror@plt+0x250e4>
  42910c:	b	4290c4 <ferror@plt+0x25044>
  429110:	add	w9, w1, w27
  429114:	lsr	w10, w9, #16
  429118:	cmp	w10, #0x2
  42911c:	b.hi	42915c <ferror@plt+0x250dc>  // b.pmore
  429120:	adrp	x10, 457000 <ferror@plt+0x52f80>
  429124:	lsr	w9, w9, #8
  429128:	add	x10, x10, #0x7fe
  42912c:	ldrsh	w9, [x10, w9, uxtw #1]
  429130:	add	w26, w9, w24
  429134:	cbnz	x25, 429164 <ferror@plt+0x250e4>
  429138:	b	4290c4 <ferror@plt+0x25044>
  42913c:	adrp	x11, 45d000 <ferror@plt+0x58f80>
  429140:	sxtw	x9, w9
  429144:	add	x11, x11, #0xe3c
  429148:	and	x10, x1, #0xff
  42914c:	add	x9, x11, x9, lsl #8
  429150:	ldrb	w26, [x9, x10]
  429154:	cbnz	x25, 429164 <ferror@plt+0x250e4>
  429158:	b	4290c4 <ferror@plt+0x25044>
  42915c:	mov	w26, wzr
  429160:	cbz	x25, 4290c4 <ferror@plt+0x25044>
  429164:	cbz	w8, 429170 <ferror@plt+0x250f0>
  429168:	cmp	w8, w26
  42916c:	b.ge	4290c4 <ferror@plt+0x25044>  // b.tcont
  429170:	add	x2, x19, x21, lsl #2
  429174:	ldr	w0, [x2]
  429178:	bl	429274 <ferror@plt+0x251f4>
  42917c:	cbz	w0, 4290c4 <ferror@plt+0x25044>
  429180:	add	x8, x25, #0x1
  429184:	cmp	x8, x20
  429188:	b.cs	4291ac <ferror@plt+0x2512c>  // b.hs, b.nlast
  42918c:	mvn	x9, x25
  429190:	add	x8, x22, x25, lsl #2
  429194:	add	x9, x9, x20
  429198:	ldr	w10, [x8]
  42919c:	subs	x9, x9, #0x1
  4291a0:	stur	w10, [x8, #-4]
  4291a4:	add	x8, x8, #0x4
  4291a8:	b.ne	429198 <ferror@plt+0x25118>  // b.any
  4291ac:	sub	x8, x25, #0x1
  4291b0:	cmp	x8, x21
  4291b4:	sub	x20, x20, #0x1
  4291b8:	b.eq	429220 <ferror@plt+0x251a0>  // b.none
  4291bc:	add	x9, x19, x25, lsl #2
  4291c0:	ldur	w9, [x9, #-8]
  4291c4:	cmp	w9, w28
  4291c8:	b.cs	4291f4 <ferror@plt+0x25174>  // b.hs, b.nlast
  4291cc:	lsr	x10, x9, #7
  4291d0:	adrp	x11, 457000 <ferror@plt+0x52f80>
  4291d4:	and	x10, x10, #0x1fffffe
  4291d8:	add	x11, x11, #0x208
  4291dc:	ldrsh	w10, [x11, x10]
  4291e0:	cmp	w10, w23
  4291e4:	b.lt	42922c <ferror@plt+0x251ac>  // b.tstop
  4291e8:	add	w26, w10, w24
  4291ec:	mov	x25, x8
  4291f0:	b	4290cc <ferror@plt+0x2504c>
  4291f4:	add	w9, w9, w27
  4291f8:	lsr	w10, w9, #16
  4291fc:	cmp	w10, #0x2
  429200:	b.hi	429220 <ferror@plt+0x251a0>  // b.pmore
  429204:	adrp	x10, 457000 <ferror@plt+0x52f80>
  429208:	lsr	w9, w9, #8
  42920c:	add	x10, x10, #0x7fe
  429210:	ldrsh	w9, [x10, w9, uxtw #1]
  429214:	mov	x25, x8
  429218:	add	w26, w9, w24
  42921c:	b	4290cc <ferror@plt+0x2504c>
  429220:	mov	w26, wzr
  429224:	mov	x25, x8
  429228:	b	4290cc <ferror@plt+0x2504c>
  42922c:	adrp	x11, 45d000 <ferror@plt+0x58f80>
  429230:	sxtw	x10, w10
  429234:	add	x11, x11, #0xe3c
  429238:	and	x9, x9, #0xff
  42923c:	add	x10, x11, x10, lsl #8
  429240:	ldrb	w26, [x10, x9]
  429244:	mov	x25, x8
  429248:	b	4290cc <ferror@plt+0x2504c>
  42924c:	str	wzr, [x19, x20, lsl #2]
  429250:	mov	x0, x19
  429254:	ldp	x20, x19, [sp, #96]
  429258:	ldp	x22, x21, [sp, #80]
  42925c:	ldp	x24, x23, [sp, #64]
  429260:	ldp	x26, x25, [sp, #48]
  429264:	ldp	x28, x27, [sp, #32]
  429268:	ldp	x29, x30, [sp, #16]
  42926c:	add	sp, sp, #0x70
  429270:	ret
  429274:	stp	x29, x30, [sp, #-48]!
  429278:	str	x21, [sp, #16]
  42927c:	stp	x20, x19, [sp, #32]
  429280:	mov	x29, sp
  429284:	mov	x19, x2
  429288:	mov	w21, w1
  42928c:	mov	w20, w0
  429290:	bl	429728 <ferror@plt+0x256a8>
  429294:	cbnz	w0, 4293e8 <ferror@plt+0x25368>
  429298:	lsr	w8, w20, #9
  42929c:	cmp	w8, #0x88
  4292a0:	b.ls	4292ac <ferror@plt+0x2522c>  // b.plast
  4292a4:	mov	w8, wzr
  4292a8:	b	4292e8 <ferror@plt+0x25268>
  4292ac:	adrp	x9, 46f000 <ferror@plt+0x6af80>
  4292b0:	lsr	w8, w20, #8
  4292b4:	add	x9, x9, #0xd9e
  4292b8:	ldrsh	x8, [x9, w8, uxtw #1]
  4292bc:	mov	w9, #0x1100                	// #4352
  4292c0:	cmp	x8, x9
  4292c4:	b.lt	4292d4 <ferror@plt+0x25254>  // b.tstop
  4292c8:	mov	w9, #0xffffef00            	// #-4352
  4292cc:	add	w8, w8, w9
  4292d0:	b	4292e8 <ferror@plt+0x25268>
  4292d4:	adrp	x10, 470000 <ferror@plt+0x6bf80>
  4292d8:	add	x10, x10, #0x71c
  4292dc:	and	w9, w20, #0xff
  4292e0:	add	x8, x10, x8, lsl #9
  4292e4:	ldrh	w8, [x8, w9, uxtw #1]
  4292e8:	sub	w9, w8, #0x93
  4292ec:	and	w9, w9, #0xffff
  4292f0:	cmp	w9, #0xe1
  4292f4:	and	w8, w8, #0xffff
  4292f8:	b.hi	429324 <ferror@plt+0x252a4>  // b.pmore
  4292fc:	sub	x8, x8, #0x93
  429300:	adrp	x9, 46f000 <ferror@plt+0x6af80>
  429304:	lsl	x10, x8, #3
  429308:	add	x9, x9, #0xfc4
  42930c:	ldr	w10, [x9, x10]
  429310:	cmp	w10, w21
  429314:	b.ne	4293fc <ferror@plt+0x2537c>  // b.any
  429318:	add	x8, x9, x8, lsl #3
  42931c:	ldr	w8, [x8, #4]
  429320:	b	4293e4 <ferror@plt+0x25364>
  429324:	mov	w9, #0x11ff                	// #4607
  429328:	movk	w9, #0x1, lsl #16
  42932c:	cmp	w21, w9
  429330:	b.ls	42933c <ferror@plt+0x252bc>  // b.plast
  429334:	mov	w9, wzr
  429338:	b	429378 <ferror@plt+0x252f8>
  42933c:	adrp	x10, 46f000 <ferror@plt+0x6af80>
  429340:	lsr	w9, w21, #8
  429344:	add	x10, x10, #0xd9e
  429348:	ldrsh	x9, [x10, w9, uxtw #1]
  42934c:	mov	w10, #0x1100                	// #4352
  429350:	cmp	x9, x10
  429354:	b.lt	429364 <ferror@plt+0x252e4>  // b.tstop
  429358:	mov	w10, #0xffffef00            	// #-4352
  42935c:	add	w9, w9, w10
  429360:	b	429378 <ferror@plt+0x252f8>
  429364:	adrp	x11, 470000 <ferror@plt+0x6bf80>
  429368:	add	x11, x11, #0x71c
  42936c:	and	w10, w21, #0xff
  429370:	add	x9, x11, x9, lsl #9
  429374:	ldrh	w9, [x9, w10, uxtw #1]
  429378:	and	w9, w9, #0xffff
  42937c:	cmp	w9, #0x194
  429380:	b.cc	4293ac <ferror@plt+0x2532c>  // b.lo, b.ul, b.last
  429384:	sub	x8, x9, #0x194
  429388:	adrp	x9, 470000 <ferror@plt+0x6bf80>
  42938c:	lsl	x10, x8, #2
  429390:	add	x9, x9, #0x6d4
  429394:	ldrh	w10, [x9, x10]
  429398:	cmp	w10, w20
  42939c:	b.ne	4293fc <ferror@plt+0x2537c>  // b.any
  4293a0:	add	x8, x9, x8, lsl #2
  4293a4:	ldrh	w8, [x8, #2]
  4293a8:	b	4293e4 <ferror@plt+0x25364>
  4293ac:	sub	w10, w8, #0x1
  4293b0:	cmp	w10, #0x91
  4293b4:	mov	w0, wzr
  4293b8:	b.hi	4293ec <ferror@plt+0x2536c>  // b.pmore
  4293bc:	cmp	w9, #0x175
  4293c0:	b.cc	4293ec <ferror@plt+0x2536c>  // b.lo, b.ul, b.last
  4293c4:	adrp	x10, 472000 <ferror@plt+0x6df80>
  4293c8:	add	x10, x10, #0xd1c
  4293cc:	mov	w11, #0x3e                  	// #62
  4293d0:	umaddl	x8, w8, w11, x10
  4293d4:	add	x8, x8, w9, uxtw #1
  4293d8:	sub	x8, x8, #0x328
  4293dc:	ldrh	w8, [x8]
  4293e0:	cbz	w8, 4293fc <ferror@plt+0x2537c>
  4293e4:	str	w8, [x19]
  4293e8:	mov	w0, #0x1                   	// #1
  4293ec:	ldp	x20, x19, [sp, #32]
  4293f0:	ldr	x21, [sp, #16]
  4293f4:	ldp	x29, x30, [sp], #48
  4293f8:	ret
  4293fc:	mov	w0, wzr
  429400:	b	4293ec <ferror@plt+0x2536c>
  429404:	stp	x29, x30, [sp, #-32]!
  429408:	stp	x20, x19, [sp, #16]
  42940c:	mov	x29, sp
  429410:	bl	428e04 <ferror@plt+0x24d84>
  429414:	mov	x1, #0xffffffffffffffff    	// #-1
  429418:	mov	x2, xzr
  42941c:	mov	x3, xzr
  429420:	mov	x4, xzr
  429424:	mov	x19, x0
  429428:	bl	427a90 <ferror@plt+0x23a10>
  42942c:	mov	x20, x0
  429430:	mov	x0, x19
  429434:	bl	41249c <ferror@plt+0xe41c>
  429438:	mov	x0, x20
  42943c:	ldp	x20, x19, [sp, #16]
  429440:	ldp	x29, x30, [sp], #32
  429444:	ret
  429448:	stp	x29, x30, [sp, #-48]!
  42944c:	str	x21, [sp, #16]
  429450:	stp	x20, x19, [sp, #32]
  429454:	mov	x29, sp
  429458:	mov	x19, x2
  42945c:	mov	x20, x1
  429460:	mov	w21, w0
  429464:	bl	429524 <ferror@plt+0x254a4>
  429468:	cbz	w0, 429474 <ferror@plt+0x253f4>
  42946c:	mov	w0, #0x1                   	// #1
  429470:	b	429514 <ferror@plt+0x25494>
  429474:	mov	w9, #0xf95d                	// #63837
  429478:	sub	w8, w21, #0xc0
  42947c:	movk	w9, #0x2, lsl #16
  429480:	cmp	w8, w9
  429484:	b.hi	429508 <ferror@plt+0x25488>  // b.pmore
  429488:	adrp	x11, 457000 <ferror@plt+0x52f80>
  42948c:	mov	w8, wzr
  429490:	mov	w9, #0x805                 	// #2053
  429494:	mov	w10, #0xc                   	// #12
  429498:	add	x11, x11, #0xe00
  42949c:	b	4294b8 <ferror@plt+0x25438>
  4294a0:	madd	x12, x13, x10, x11
  4294a4:	ldp	w13, w12, [x12, #4]
  4294a8:	str	w13, [x20]
  4294ac:	str	w12, [x19]
  4294b0:	mov	w12, #0x1                   	// #1
  4294b4:	cbnz	w12, 429500 <ferror@plt+0x25480>
  4294b8:	add	w12, w8, w9
  4294bc:	cmp	w12, #0x0
  4294c0:	cinc	w12, w12, lt  // lt = tstop
  4294c4:	asr	w13, w12, #1
  4294c8:	smull	x13, w13, w10
  4294cc:	ldr	w14, [x11, x13]
  4294d0:	sbfx	x13, x12, #1, #31
  4294d4:	cmp	w14, w21
  4294d8:	b.eq	4294a0 <ferror@plt+0x25420>  // b.none
  4294dc:	cmp	w13, w8
  4294e0:	b.ne	4294ec <ferror@plt+0x2546c>  // b.any
  4294e4:	mov	w12, #0x3                   	// #3
  4294e8:	b	4294b4 <ferror@plt+0x25434>
  4294ec:	cmp	w14, w21
  4294f0:	mov	w12, wzr
  4294f4:	csel	w9, w9, w13, cc  // cc = lo, ul, last
  4294f8:	csel	w8, w13, w8, cc  // cc = lo, ul, last
  4294fc:	b	4294b4 <ferror@plt+0x25434>
  429500:	cmp	w12, #0x3
  429504:	b.ne	42946c <ferror@plt+0x253ec>  // b.any
  429508:	mov	w0, wzr
  42950c:	str	w21, [x20]
  429510:	str	wzr, [x19]
  429514:	ldp	x20, x19, [sp, #32]
  429518:	ldr	x21, [sp, #16]
  42951c:	ldp	x29, x30, [sp], #48
  429520:	ret
  429524:	mov	w8, #0xffff5400            	// #-44032
  429528:	add	w8, w0, w8
  42952c:	lsr	w9, w8, #2
  429530:	cmp	w9, #0xae8
  429534:	b.ls	429540 <ferror@plt+0x254c0>  // b.plast
  429538:	mov	w0, wzr
  42953c:	ret
  429540:	mov	w9, #0x2493                	// #9363
  429544:	movk	w9, #0x9249, lsl #16
  429548:	smull	x10, w8, w9
  42954c:	lsr	x10, x10, #32
  429550:	add	w10, w10, w8
  429554:	asr	w11, w10, #4
  429558:	add	w10, w11, w10, lsr #31
  42955c:	mov	w11, #0x1c                  	// #28
  429560:	msub	w10, w10, w11, w8
  429564:	cbz	w10, 42957c <ferror@plt+0x254fc>
  429568:	sub	w8, w0, w10
  42956c:	mov	w9, #0x11a7                	// #4519
  429570:	str	w8, [x1]
  429574:	add	w8, w10, w9
  429578:	b	4295c4 <ferror@plt+0x25544>
  42957c:	mov	w10, #0xae27                	// #44583
  429580:	movk	w10, #0x6f74, lsl #16
  429584:	smull	x10, w8, w10
  429588:	lsr	x11, x10, #32
  42958c:	lsr	x10, x10, #63
  429590:	add	w10, w10, w11, asr #8
  429594:	mov	w11, #0x24c                 	// #588
  429598:	msub	w8, w10, w11, w8
  42959c:	smull	x9, w8, w9
  4295a0:	lsr	x9, x9, #32
  4295a4:	add	w8, w9, w8
  4295a8:	asr	w9, w8, #4
  4295ac:	mov	w11, #0x1100                	// #4352
  4295b0:	add	w8, w9, w8, lsr #31
  4295b4:	mov	w9, #0x1161                	// #4449
  4295b8:	add	w10, w10, w11
  4295bc:	add	w8, w8, w9
  4295c0:	str	w10, [x1]
  4295c4:	mov	w0, #0x1                   	// #1
  4295c8:	str	w8, [x2]
  4295cc:	ret
  4295d0:	stp	x29, x30, [sp, #-32]!
  4295d4:	str	x19, [sp, #16]
  4295d8:	mov	x29, sp
  4295dc:	mov	x19, x2
  4295e0:	bl	429274 <ferror@plt+0x251f4>
  4295e4:	cbz	w0, 4295f0 <ferror@plt+0x25570>
  4295e8:	mov	w0, #0x1                   	// #1
  4295ec:	b	4295f4 <ferror@plt+0x25574>
  4295f0:	str	wzr, [x19]
  4295f4:	ldr	x19, [sp, #16]
  4295f8:	ldp	x29, x30, [sp], #32
  4295fc:	ret
  429600:	sub	sp, sp, #0x60
  429604:	mov	w8, #0xffff5400            	// #-44032
  429608:	add	w8, w0, w8
  42960c:	lsr	w8, w8, #2
  429610:	stp	x24, x23, [sp, #48]
  429614:	stp	x20, x19, [sp, #80]
  429618:	mov	x20, x3
  42961c:	mov	x19, x2
  429620:	mov	w23, w0
  429624:	cmp	w8, #0xae8
  429628:	stp	x29, x30, [sp, #32]
  42962c:	stp	x22, x21, [sp, #64]
  429630:	add	x29, sp, #0x20
  429634:	b.hi	4296b0 <ferror@plt+0x25630>  // b.pmore
  429638:	cmp	x19, #0x0
  42963c:	add	x8, sp, #0xc
  429640:	csel	x1, x8, xzr, ne  // ne = any
  429644:	sub	x2, x29, #0x8
  429648:	mov	w0, w23
  42964c:	bl	428c90 <ferror@plt+0x24c10>
  429650:	cbz	x19, 429690 <ferror@plt+0x25610>
  429654:	cbz	x20, 429690 <ferror@plt+0x25610>
  429658:	ldur	x8, [x29, #-8]
  42965c:	cbz	x8, 429690 <ferror@plt+0x25610>
  429660:	ldur	x8, [x29, #-8]
  429664:	sub	x9, x20, #0x1
  429668:	add	x1, sp, #0xc
  42966c:	mov	x0, x19
  429670:	cmp	x8, #0x1
  429674:	csinc	x8, x8, xzr, hi  // hi = pmore
  429678:	sub	x8, x8, #0x1
  42967c:	cmp	x9, x8
  429680:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  429684:	lsl	x8, x8, #2
  429688:	add	x2, x8, #0x4
  42968c:	bl	403520 <memcpy@plt>
  429690:	ldur	x21, [x29, #-8]
  429694:	mov	x0, x21
  429698:	ldp	x20, x19, [sp, #80]
  42969c:	ldp	x22, x21, [sp, #64]
  4296a0:	ldp	x24, x23, [sp, #48]
  4296a4:	ldp	x29, x30, [sp, #32]
  4296a8:	add	sp, sp, #0x60
  4296ac:	ret
  4296b0:	mov	w0, w23
  4296b4:	bl	428d34 <ferror@plt+0x24cb4>
  4296b8:	cbz	x0, 429710 <ferror@plt+0x25690>
  4296bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4296c0:	mov	x22, x0
  4296c4:	bl	427178 <ferror@plt+0x230f8>
  4296c8:	mov	x21, x0
  4296cc:	cbz	x0, 429694 <ferror@plt+0x25614>
  4296d0:	cbz	x20, 429694 <ferror@plt+0x25614>
  4296d4:	adrp	x8, 456000 <ferror@plt+0x51f80>
  4296d8:	ldr	x23, [x8, #3912]
  4296dc:	mov	x24, xzr
  4296e0:	mov	x0, x22
  4296e4:	bl	427334 <ferror@plt+0x232b4>
  4296e8:	str	w0, [x19, x24, lsl #2]
  4296ec:	add	x24, x24, #0x1
  4296f0:	cmp	x24, x21
  4296f4:	b.cs	429694 <ferror@plt+0x25614>  // b.hs, b.nlast
  4296f8:	ldrb	w8, [x22]
  4296fc:	cmp	x24, x20
  429700:	ldrb	w8, [x23, x8]
  429704:	add	x22, x22, x8
  429708:	b.cc	4296e0 <ferror@plt+0x25660>  // b.lo, b.ul, b.last
  42970c:	b	429694 <ferror@plt+0x25614>
  429710:	mov	w21, #0x1                   	// #1
  429714:	cbz	x19, 429694 <ferror@plt+0x25614>
  429718:	cbz	x20, 429694 <ferror@plt+0x25614>
  42971c:	mov	w21, #0x1                   	// #1
  429720:	str	w23, [x19]
  429724:	b	429694 <ferror@plt+0x25614>
  429728:	mov	w8, #0xffffef00            	// #-4352
  42972c:	add	w8, w0, w8
  429730:	cmp	w8, #0x12
  429734:	b.hi	429760 <ferror@plt+0x256e0>  // b.pmore
  429738:	mov	w9, #0xffffee9f            	// #-4449
  42973c:	add	w9, w1, w9
  429740:	cmp	w9, #0x14
  429744:	b.hi	429760 <ferror@plt+0x256e0>  // b.pmore
  429748:	mov	w10, #0x15                  	// #21
  42974c:	mov	w11, #0x1c                  	// #28
  429750:	mov	w12, #0xac00                	// #44032
  429754:	madd	w8, w8, w10, w9
  429758:	madd	w8, w8, w11, w12
  42975c:	b	4297bc <ferror@plt+0x2573c>
  429760:	mov	w8, #0xffff5400            	// #-44032
  429764:	add	w9, w0, w8
  429768:	lsr	w8, w9, #2
  42976c:	cmp	w8, #0xae8
  429770:	b.hi	4297cc <ferror@plt+0x2574c>  // b.pmore
  429774:	mov	w8, #0xffffee58            	// #-4520
  429778:	add	w8, w1, w8
  42977c:	cmp	w8, #0x1a
  429780:	mov	w8, wzr
  429784:	b.hi	4297c4 <ferror@plt+0x25744>  // b.pmore
  429788:	mov	w10, #0x2493                	// #9363
  42978c:	movk	w10, #0x9249, lsl #16
  429790:	smull	x10, w9, w10
  429794:	lsr	x10, x10, #32
  429798:	add	w10, w10, w9
  42979c:	asr	w11, w10, #4
  4297a0:	add	w10, w11, w10, lsr #31
  4297a4:	mov	w11, #0x1c                  	// #28
  4297a8:	msub	w9, w10, w11, w9
  4297ac:	cbnz	w9, 4297c4 <ferror@plt+0x25744>
  4297b0:	add	w8, w0, w1
  4297b4:	mov	w9, #0xffffee59            	// #-4519
  4297b8:	add	w8, w8, w9
  4297bc:	str	w8, [x2]
  4297c0:	mov	w8, #0x1                   	// #1
  4297c4:	mov	w0, w8
  4297c8:	ret
  4297cc:	mov	w0, wzr
  4297d0:	ret
  4297d4:	cmp	w1, #0x0
  4297d8:	mov	x8, x0
  4297dc:	csinv	w0, w1, wzr, ge  // ge = tcont
  4297e0:	cmp	w0, #0x3e
  4297e4:	b.gt	4297f8 <ferror@plt+0x25778>
  4297e8:	add	w0, w0, #0x1
  4297ec:	lsr	x9, x8, x0
  4297f0:	tbz	w9, #0, 4297e0 <ferror@plt+0x25760>
  4297f4:	ret
  4297f8:	mov	w0, #0xffffffff            	// #-1
  4297fc:	ret
  429800:	cmp	w1, #0x40
  429804:	mov	w9, #0x40                  	// #64
  429808:	mov	x8, x0
  42980c:	csel	w0, w1, w9, cc  // cc = lo, ul, last
  429810:	subs	x0, x0, #0x1
  429814:	b.lt	429824 <ferror@plt+0x257a4>  // b.tstop
  429818:	lsr	x9, x8, x0
  42981c:	tbz	w9, #0, 429810 <ferror@plt+0x25790>
  429820:	ret
  429824:	mov	w0, #0xffffffff            	// #-1
  429828:	ret
  42982c:	clz	x8, x0
  429830:	cmp	x0, #0x0
  429834:	eor	w8, w8, #0x3f
  429838:	mov	w9, #0x1                   	// #1
  42983c:	csinc	w0, w9, w8, eq  // eq = none
  429840:	ret
  429844:	stp	x29, x30, [sp, #-16]!
  429848:	mov	x29, sp
  42984c:	bl	437318 <ferror@plt+0x33298>
  429850:	cbz	w0, 42986c <ferror@plt+0x257ec>
  429854:	bl	403f80 <__errno_location@plt>
  429858:	ldr	w0, [x0]
  42985c:	bl	41d518 <ferror@plt+0x19498>
  429860:	cbnz	x0, 429874 <ferror@plt+0x257f4>
  429864:	ldp	x29, x30, [sp], #16
  429868:	ret
  42986c:	mov	x0, xzr
  429870:	cbz	x0, 429864 <ferror@plt+0x257e4>
  429874:	mov	x1, x0
  429878:	bl	42987c <ferror@plt+0x257fc>
  42987c:	sub	sp, sp, #0x120
  429880:	stp	x29, x30, [sp, #256]
  429884:	add	x29, sp, #0x100
  429888:	mov	x8, #0xffffffffffffffc8    	// #-56
  42988c:	mov	x9, sp
  429890:	sub	x10, x29, #0x78
  429894:	movk	x8, #0xff80, lsl #32
  429898:	add	x11, x29, #0x20
  42989c:	add	x9, x9, #0x80
  4298a0:	add	x10, x10, #0x38
  4298a4:	stp	x9, x8, [x29, #-16]
  4298a8:	stp	x11, x10, [x29, #-32]
  4298ac:	stp	x1, x2, [x29, #-120]
  4298b0:	stp	x3, x4, [x29, #-104]
  4298b4:	stp	x5, x6, [x29, #-88]
  4298b8:	stur	x7, [x29, #-72]
  4298bc:	stp	q0, q1, [sp]
  4298c0:	ldp	q0, q1, [x29, #-32]
  4298c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4298c8:	adrp	x2, 475000 <ferror@plt+0x70f80>
  4298cc:	add	x0, x0, #0xb6
  4298d0:	add	x2, x2, #0x90
  4298d4:	sub	x3, x29, #0x40
  4298d8:	mov	w1, #0x4                   	// #4
  4298dc:	str	x28, [sp, #272]
  4298e0:	stp	q2, q3, [sp, #32]
  4298e4:	stp	q4, q5, [sp, #64]
  4298e8:	stp	q6, q7, [sp, #96]
  4298ec:	stp	q0, q1, [x29, #-64]
  4298f0:	bl	41336c <ferror@plt+0xf2ec>
  4298f4:	b	4298f4 <ferror@plt+0x25874>
  4298f8:	stp	x29, x30, [sp, #-80]!
  4298fc:	stp	x22, x21, [sp, #48]
  429900:	mov	x21, x0
  429904:	str	x25, [sp, #16]
  429908:	stp	x24, x23, [sp, #32]
  42990c:	stp	x20, x19, [sp, #64]
  429910:	mov	x29, sp
  429914:	cbz	x0, 429a78 <ferror@plt+0x259f8>
  429918:	mov	x0, x21
  42991c:	bl	409b38 <ferror@plt+0x5ab8>
  429920:	cbnz	w0, 429938 <ferror@plt+0x258b8>
  429924:	mov	w1, #0x2f                  	// #47
  429928:	mov	x0, x21
  42992c:	mov	w24, #0x2f                  	// #47
  429930:	bl	403d30 <strchr@plt>
  429934:	cbz	x0, 429988 <ferror@plt+0x25908>
  429938:	mov	w1, #0x8                   	// #8
  42993c:	mov	x0, x21
  429940:	bl	409bd8 <ferror@plt+0x5b58>
  429944:	cbz	w0, 429958 <ferror@plt+0x258d8>
  429948:	mov	w1, #0x4                   	// #4
  42994c:	mov	x0, x21
  429950:	bl	409bd8 <ferror@plt+0x5b58>
  429954:	cbz	w0, 429960 <ferror@plt+0x258e0>
  429958:	mov	x21, xzr
  42995c:	b	42996c <ferror@plt+0x258ec>
  429960:	mov	x0, x21
  429964:	bl	41cea8 <ferror@plt+0x18e28>
  429968:	mov	x21, x0
  42996c:	mov	x0, x21
  429970:	ldp	x20, x19, [sp, #64]
  429974:	ldp	x22, x21, [sp, #48]
  429978:	ldp	x24, x23, [sp, #32]
  42997c:	ldr	x25, [sp, #16]
  429980:	ldp	x29, x30, [sp], #80
  429984:	ret
  429988:	adrp	x0, 437000 <ferror@plt+0x32f80>
  42998c:	add	x0, x0, #0xb4d
  429990:	bl	409104 <ferror@plt+0x5084>
  429994:	adrp	x8, 475000 <ferror@plt+0x70f80>
  429998:	add	x8, x8, #0xf6
  42999c:	cmp	x0, #0x0
  4299a0:	csel	x23, x8, x0, eq  // eq = none
  4299a4:	mov	x0, x21
  4299a8:	bl	403590 <strlen@plt>
  4299ac:	mov	x19, x0
  4299b0:	add	x22, x0, #0x1
  4299b4:	mov	x0, x23
  4299b8:	bl	403590 <strlen@plt>
  4299bc:	add	x8, x19, x0
  4299c0:	mov	x20, x0
  4299c4:	add	x0, x8, #0x2
  4299c8:	bl	412328 <ferror@plt+0xe2a8>
  4299cc:	add	x25, x0, x20
  4299d0:	add	x20, x25, #0x1
  4299d4:	mov	x19, x0
  4299d8:	mov	x0, x20
  4299dc:	mov	x1, x21
  4299e0:	mov	x2, x22
  4299e4:	bl	403520 <memcpy@plt>
  4299e8:	strb	w24, [x25]
  4299ec:	b	429a04 <ferror@plt+0x25984>
  4299f0:	mov	w8, #0x1                   	// #1
  4299f4:	cbz	w8, 42996c <ferror@plt+0x258ec>
  4299f8:	ldrb	w8, [x22], #1
  4299fc:	mov	x23, x22
  429a00:	cbz	w8, 429a6c <ferror@plt+0x259ec>
  429a04:	mov	x0, x23
  429a08:	bl	429a98 <ferror@plt+0x25a18>
  429a0c:	mov	x22, x0
  429a10:	subs	x2, x0, x23
  429a14:	mov	x24, x20
  429a18:	b.eq	429a2c <ferror@plt+0x259ac>  // b.none
  429a1c:	sub	x24, x25, x2
  429a20:	mov	x0, x24
  429a24:	mov	x1, x23
  429a28:	bl	403520 <memcpy@plt>
  429a2c:	mov	w1, #0x8                   	// #8
  429a30:	mov	x0, x24
  429a34:	bl	409bd8 <ferror@plt+0x5b58>
  429a38:	cbz	w0, 4299f0 <ferror@plt+0x25970>
  429a3c:	mov	w1, #0x4                   	// #4
  429a40:	mov	x0, x24
  429a44:	bl	409bd8 <ferror@plt+0x5b58>
  429a48:	cbnz	w0, 4299f0 <ferror@plt+0x25970>
  429a4c:	mov	x0, x24
  429a50:	bl	41cea8 <ferror@plt+0x18e28>
  429a54:	mov	x21, x0
  429a58:	mov	x0, x19
  429a5c:	bl	41249c <ferror@plt+0xe41c>
  429a60:	mov	w8, wzr
  429a64:	cbnz	w8, 4299f8 <ferror@plt+0x25978>
  429a68:	b	42996c <ferror@plt+0x258ec>
  429a6c:	mov	x0, x19
  429a70:	bl	41249c <ferror@plt+0xe41c>
  429a74:	b	429958 <ferror@plt+0x258d8>
  429a78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  429a7c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  429a80:	adrp	x2, 475000 <ferror@plt+0x70f80>
  429a84:	add	x0, x0, #0xb6
  429a88:	add	x1, x1, #0xb9
  429a8c:	add	x2, x2, #0xe6
  429a90:	bl	413114 <ferror@plt+0xf094>
  429a94:	b	42996c <ferror@plt+0x258ec>
  429a98:	ldrb	w8, [x0]
  429a9c:	cbz	w8, 429ab4 <ferror@plt+0x25a34>
  429aa0:	cmp	w8, #0x3a
  429aa4:	b.eq	429ab4 <ferror@plt+0x25a34>  // b.none
  429aa8:	add	x0, x0, #0x1
  429aac:	ldrb	w8, [x0]
  429ab0:	cbnz	w8, 429aa0 <ferror@plt+0x25a20>
  429ab4:	ret
  429ab8:	stp	x29, x30, [sp, #-16]!
  429abc:	mov	x29, sp
  429ac0:	bl	429ad0 <ferror@plt+0x25a50>
  429ac4:	ldr	x0, [x0]
  429ac8:	ldp	x29, x30, [sp], #16
  429acc:	ret
  429ad0:	sub	sp, sp, #0x80
  429ad4:	stp	x29, x30, [sp, #48]
  429ad8:	str	x25, [sp, #64]
  429adc:	stp	x24, x23, [sp, #80]
  429ae0:	stp	x22, x21, [sp, #96]
  429ae4:	stp	x20, x19, [sp, #112]
  429ae8:	dmb	ish
  429aec:	adrp	x24, 489000 <ferror@plt+0x84f80>
  429af0:	ldr	x8, [x24, #4032]
  429af4:	add	x29, sp, #0x30
  429af8:	cbnz	x8, 429cf4 <ferror@plt+0x25c74>
  429afc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429b00:	add	x0, x0, #0xfc0
  429b04:	bl	42453c <ferror@plt+0x204bc>
  429b08:	cbz	w0, 429cf4 <ferror@plt+0x25c74>
  429b0c:	mov	w0, #0x46                  	// #70
  429b10:	str	xzr, [x29, #24]
  429b14:	bl	403e70 <sysconf@plt>
  429b18:	cmp	x0, #0x0
  429b1c:	mov	w8, #0x40                  	// #64
  429b20:	csel	x20, x8, x0, lt  // lt = tstop
  429b24:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429b28:	add	x0, x0, #0x328
  429b2c:	bl	409104 <ferror@plt+0x5084>
  429b30:	mov	x21, x0
  429b34:	mov	x19, xzr
  429b38:	b	429b40 <ferror@plt+0x25ac0>
  429b3c:	cbnz	x8, 429c00 <ferror@plt+0x25b80>
  429b40:	mov	x0, x19
  429b44:	bl	41249c <ferror@plt+0xe41c>
  429b48:	add	x0, x20, #0x6
  429b4c:	bl	412328 <ferror@plt+0xe2a8>
  429b50:	mov	x19, x0
  429b54:	bl	403f80 <__errno_location@plt>
  429b58:	mov	x22, x0
  429b5c:	str	wzr, [x0]
  429b60:	cbz	x21, 429ba8 <ferror@plt+0x25b28>
  429b64:	mov	x1, sp
  429b68:	add	x4, x29, #0x18
  429b6c:	mov	x0, x21
  429b70:	mov	x2, x19
  429b74:	mov	x3, x20
  429b78:	bl	403530 <getpwnam_r@plt>
  429b7c:	ldr	x8, [x29, #24]
  429b80:	cbz	x8, 429ba8 <ferror@plt+0x25b28>
  429b84:	ldr	w25, [x8, #16]
  429b88:	mov	w23, w0
  429b8c:	bl	4036c0 <getuid@plt>
  429b90:	cmp	w25, w0
  429b94:	b.ne	429ba8 <ferror@plt+0x25b28>  // b.any
  429b98:	tbnz	w23, #31, 429bc8 <ferror@plt+0x25b48>
  429b9c:	ldr	x8, [x29, #24]
  429ba0:	cbnz	x8, 429b3c <ferror@plt+0x25abc>
  429ba4:	b	429bd4 <ferror@plt+0x25b54>
  429ba8:	bl	4036c0 <getuid@plt>
  429bac:	mov	x1, sp
  429bb0:	add	x4, x29, #0x18
  429bb4:	mov	x2, x19
  429bb8:	mov	x3, x20
  429bbc:	bl	403760 <getpwuid_r@plt>
  429bc0:	mov	w23, w0
  429bc4:	tbz	w23, #31, 429b9c <ferror@plt+0x25b1c>
  429bc8:	ldr	w23, [x22]
  429bcc:	ldr	x8, [x29, #24]
  429bd0:	cbnz	x8, 429b3c <ferror@plt+0x25abc>
  429bd4:	tst	w23, #0xfffffffd
  429bd8:	b.eq	429bec <ferror@plt+0x25b6c>  // b.none
  429bdc:	cmp	x20, #0x8, lsl #12
  429be0:	b.gt	429d40 <ferror@plt+0x25cc0>
  429be4:	lsl	x20, x20, #1
  429be8:	b	429b3c <ferror@plt+0x25abc>
  429bec:	bl	4036c0 <getuid@plt>
  429bf0:	mov	w1, w0
  429bf4:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429bf8:	add	x0, x0, #0x330
  429bfc:	bl	42a064 <ferror@plt+0x25fe4>
  429c00:	ldr	x8, [x29, #24]
  429c04:	cbnz	x8, 429c14 <ferror@plt+0x25b94>
  429c08:	bl	4036c0 <getuid@plt>
  429c0c:	bl	403bd0 <getpwuid@plt>
  429c10:	str	x0, [x29, #24]
  429c14:	ldr	x8, [x29, #24]
  429c18:	adrp	x23, 489000 <ferror@plt+0x84f80>
  429c1c:	adrp	x22, 489000 <ferror@plt+0x84f80>
  429c20:	cbz	x8, 429cc8 <ferror@plt+0x25c48>
  429c24:	ldr	x0, [x8]
  429c28:	bl	41cea8 <ferror@plt+0x18e28>
  429c2c:	ldr	x8, [x29, #24]
  429c30:	str	x0, [x23, #4040]
  429c34:	ldr	x0, [x8, #24]
  429c38:	cbz	x0, 429cac <ferror@plt+0x25c2c>
  429c3c:	ldrb	w8, [x0]
  429c40:	cbz	w8, 429cac <ferror@plt+0x25c2c>
  429c44:	adrp	x1, 475000 <ferror@plt+0x70f80>
  429c48:	add	x1, x1, #0x383
  429c4c:	mov	w2, wzr
  429c50:	bl	41e358 <ferror@plt+0x1a2d8>
  429c54:	mov	x20, x0
  429c58:	ldr	x0, [x0]
  429c5c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  429c60:	add	x1, x1, #0x385
  429c64:	mov	w2, wzr
  429c68:	bl	41e358 <ferror@plt+0x1a2d8>
  429c6c:	ldr	x8, [x29, #24]
  429c70:	mov	x21, x0
  429c74:	ldr	x25, [x8]
  429c78:	ldrb	w8, [x25]
  429c7c:	mov	w0, w8
  429c80:	bl	41d960 <ferror@plt+0x198e0>
  429c84:	strb	w0, [x25]
  429c88:	ldr	x8, [x29, #24]
  429c8c:	mov	x1, x21
  429c90:	ldr	x0, [x8]
  429c94:	bl	41e794 <ferror@plt+0x1a714>
  429c98:	str	x0, [x22, #4048]
  429c9c:	mov	x0, x20
  429ca0:	bl	41e6cc <ferror@plt+0x1a64c>
  429ca4:	mov	x0, x21
  429ca8:	bl	41e6cc <ferror@plt+0x1a64c>
  429cac:	adrp	x20, 489000 <ferror@plt+0x84f80>
  429cb0:	ldr	x8, [x20, #4056]
  429cb4:	cbnz	x8, 429cc8 <ferror@plt+0x25c48>
  429cb8:	ldr	x8, [x29, #24]
  429cbc:	ldr	x0, [x8, #32]
  429cc0:	bl	41cea8 <ferror@plt+0x18e28>
  429cc4:	str	x0, [x20, #4056]
  429cc8:	mov	x0, x19
  429ccc:	bl	41249c <ferror@plt+0xe41c>
  429cd0:	ldr	x8, [x23, #4040]
  429cd4:	cbz	x8, 429d14 <ferror@plt+0x25c94>
  429cd8:	ldr	x8, [x22, #4048]
  429cdc:	cbz	x8, 429d2c <ferror@plt+0x25cac>
  429ce0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429ce4:	adrp	x1, 489000 <ferror@plt+0x84f80>
  429ce8:	add	x0, x0, #0xfc0
  429cec:	add	x1, x1, #0xfc8
  429cf0:	bl	4245e4 <ferror@plt+0x20564>
  429cf4:	ldr	x0, [x24, #4032]
  429cf8:	ldp	x20, x19, [sp, #112]
  429cfc:	ldp	x22, x21, [sp, #96]
  429d00:	ldp	x24, x23, [sp, #80]
  429d04:	ldr	x25, [sp, #64]
  429d08:	ldp	x29, x30, [sp, #48]
  429d0c:	add	sp, sp, #0x80
  429d10:	ret
  429d14:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429d18:	add	x0, x0, #0x387
  429d1c:	bl	41cea8 <ferror@plt+0x18e28>
  429d20:	str	x0, [x23, #4040]
  429d24:	ldr	x8, [x22, #4048]
  429d28:	cbnz	x8, 429ce0 <ferror@plt+0x25c60>
  429d2c:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429d30:	add	x0, x0, #0x390
  429d34:	bl	41cea8 <ferror@plt+0x18e28>
  429d38:	str	x0, [x22, #4048]
  429d3c:	b	429ce0 <ferror@plt+0x25c60>
  429d40:	mov	w0, w23
  429d44:	bl	41d518 <ferror@plt+0x19498>
  429d48:	mov	x1, x0
  429d4c:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429d50:	add	x0, x0, #0x362
  429d54:	bl	42a064 <ferror@plt+0x25fe4>
  429d58:	ldr	x8, [x29, #24]
  429d5c:	cbnz	x8, 429c14 <ferror@plt+0x25b94>
  429d60:	b	429c08 <ferror@plt+0x25b88>
  429d64:	stp	x29, x30, [sp, #-16]!
  429d68:	mov	x29, sp
  429d6c:	bl	429ad0 <ferror@plt+0x25a50>
  429d70:	ldr	x0, [x0, #8]
  429d74:	ldp	x29, x30, [sp], #16
  429d78:	ret
  429d7c:	stp	x29, x30, [sp, #-32]!
  429d80:	str	x19, [sp, #16]
  429d84:	dmb	ish
  429d88:	adrp	x19, 489000 <ferror@plt+0x84f80>
  429d8c:	ldr	x8, [x19, #3888]
  429d90:	mov	x29, sp
  429d94:	cbnz	x8, 429dd4 <ferror@plt+0x25d54>
  429d98:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429d9c:	add	x0, x0, #0xf30
  429da0:	bl	42453c <ferror@plt+0x204bc>
  429da4:	cbz	w0, 429dd4 <ferror@plt+0x25d54>
  429da8:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429dac:	add	x0, x0, #0x447
  429db0:	bl	409104 <ferror@plt+0x5084>
  429db4:	bl	41cea8 <ferror@plt+0x18e28>
  429db8:	mov	x1, x0
  429dbc:	cbnz	x0, 429dc8 <ferror@plt+0x25d48>
  429dc0:	bl	429ad0 <ferror@plt+0x25a50>
  429dc4:	ldr	x1, [x0, #16]
  429dc8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429dcc:	add	x0, x0, #0xf30
  429dd0:	bl	4245e4 <ferror@plt+0x20564>
  429dd4:	ldr	x0, [x19, #3888]
  429dd8:	ldr	x19, [sp, #16]
  429ddc:	ldp	x29, x30, [sp], #32
  429de0:	ret
  429de4:	stp	x29, x30, [sp, #-32]!
  429de8:	stp	x20, x19, [sp, #16]
  429dec:	dmb	ish
  429df0:	adrp	x20, 489000 <ferror@plt+0x84f80>
  429df4:	ldr	x8, [x20, #3896]
  429df8:	mov	x29, sp
  429dfc:	cbnz	x8, 429e9c <ferror@plt+0x25e1c>
  429e00:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429e04:	add	x0, x0, #0xf38
  429e08:	bl	42453c <ferror@plt+0x204bc>
  429e0c:	cbz	w0, 429e9c <ferror@plt+0x25e1c>
  429e10:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429e14:	add	x0, x0, #0x106
  429e18:	bl	409104 <ferror@plt+0x5084>
  429e1c:	bl	41cea8 <ferror@plt+0x18e28>
  429e20:	mov	x19, x0
  429e24:	cbz	x0, 429e30 <ferror@plt+0x25db0>
  429e28:	ldrb	w8, [x19]
  429e2c:	cbnz	w8, 429e68 <ferror@plt+0x25de8>
  429e30:	mov	x0, x19
  429e34:	bl	41249c <ferror@plt+0xe41c>
  429e38:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429e3c:	add	x0, x0, #0x10d
  429e40:	bl	41cea8 <ferror@plt+0x18e28>
  429e44:	mov	x19, x0
  429e48:	bl	403590 <strlen@plt>
  429e4c:	cmp	x0, #0x2
  429e50:	b.cc	429e68 <ferror@plt+0x25de8>  // b.lo, b.ul, b.last
  429e54:	sub	x8, x0, #0x1
  429e58:	ldrb	w9, [x19, x8]
  429e5c:	cmp	w9, #0x2f
  429e60:	b.ne	429e68 <ferror@plt+0x25de8>  // b.any
  429e64:	strb	wzr, [x19, x8]
  429e68:	cbz	x19, 429e74 <ferror@plt+0x25df4>
  429e6c:	ldrb	w8, [x19]
  429e70:	cbnz	w8, 429e8c <ferror@plt+0x25e0c>
  429e74:	mov	x0, x19
  429e78:	bl	41249c <ferror@plt+0xe41c>
  429e7c:	adrp	x0, 475000 <ferror@plt+0x70f80>
  429e80:	add	x0, x0, #0x10d
  429e84:	bl	41cea8 <ferror@plt+0x18e28>
  429e88:	mov	x19, x0
  429e8c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429e90:	add	x0, x0, #0xf38
  429e94:	mov	x1, x19
  429e98:	bl	4245e4 <ferror@plt+0x20564>
  429e9c:	ldr	x0, [x20, #3896]
  429ea0:	ldp	x20, x19, [sp, #16]
  429ea4:	ldp	x29, x30, [sp], #32
  429ea8:	ret
  429eac:	sub	sp, sp, #0x90
  429eb0:	stp	x29, x30, [sp, #112]
  429eb4:	stp	x20, x19, [sp, #128]
  429eb8:	dmb	ish
  429ebc:	adrp	x19, 489000 <ferror@plt+0x84f80>
  429ec0:	ldr	x8, [x19, #3904]
  429ec4:	add	x29, sp, #0x70
  429ec8:	cbnz	x8, 429f10 <ferror@plt+0x25e90>
  429ecc:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429ed0:	add	x0, x0, #0xf40
  429ed4:	bl	42453c <ferror@plt+0x204bc>
  429ed8:	cbz	w0, 429f10 <ferror@plt+0x25e90>
  429edc:	add	x0, sp, #0xc
  429ee0:	mov	w1, #0x64                  	// #100
  429ee4:	add	x20, sp, #0xc
  429ee8:	bl	403e80 <gethostname@plt>
  429eec:	adrp	x8, 475000 <ferror@plt+0x70f80>
  429ef0:	add	x8, x8, #0x112
  429ef4:	cmn	w0, #0x1
  429ef8:	csel	x0, x8, x20, eq  // eq = none
  429efc:	bl	41cea8 <ferror@plt+0x18e28>
  429f00:	mov	x1, x0
  429f04:	adrp	x0, 489000 <ferror@plt+0x84f80>
  429f08:	add	x0, x0, #0xf40
  429f0c:	bl	4245e4 <ferror@plt+0x20564>
  429f10:	ldr	x0, [x19, #3904]
  429f14:	ldp	x20, x19, [sp, #128]
  429f18:	ldp	x29, x30, [sp, #112]
  429f1c:	add	sp, sp, #0x90
  429f20:	ret
  429f24:	stp	x29, x30, [sp, #-32]!
  429f28:	stp	x20, x19, [sp, #16]
  429f2c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  429f30:	add	x19, x19, #0xf48
  429f34:	mov	x0, x19
  429f38:	mov	x29, sp
  429f3c:	bl	42bad4 <ferror@plt+0x27a54>
  429f40:	adrp	x8, 489000 <ferror@plt+0x84f80>
  429f44:	ldr	x20, [x8, #3920]
  429f48:	mov	x0, x19
  429f4c:	bl	42bb84 <ferror@plt+0x27b04>
  429f50:	mov	x0, x20
  429f54:	ldp	x20, x19, [sp, #16]
  429f58:	ldp	x29, x30, [sp], #32
  429f5c:	ret
  429f60:	stp	x29, x30, [sp, #-48]!
  429f64:	stp	x20, x19, [sp, #32]
  429f68:	adrp	x20, 489000 <ferror@plt+0x84f80>
  429f6c:	add	x20, x20, #0xf48
  429f70:	mov	x19, x0
  429f74:	mov	x0, x20
  429f78:	str	x21, [sp, #16]
  429f7c:	mov	x29, sp
  429f80:	bl	42bad4 <ferror@plt+0x27a54>
  429f84:	adrp	x21, 489000 <ferror@plt+0x84f80>
  429f88:	ldr	x0, [x21, #3920]
  429f8c:	bl	41249c <ferror@plt+0xe41c>
  429f90:	mov	x0, x19
  429f94:	bl	41cea8 <ferror@plt+0x18e28>
  429f98:	str	x0, [x21, #3920]
  429f9c:	mov	x0, x20
  429fa0:	bl	42bb84 <ferror@plt+0x27b04>
  429fa4:	ldp	x20, x19, [sp, #32]
  429fa8:	ldr	x21, [sp, #16]
  429fac:	ldp	x29, x30, [sp], #48
  429fb0:	ret
  429fb4:	stp	x29, x30, [sp, #-32]!
  429fb8:	stp	x20, x19, [sp, #16]
  429fbc:	adrp	x20, 489000 <ferror@plt+0x84f80>
  429fc0:	add	x20, x20, #0xf58
  429fc4:	mov	x0, x20
  429fc8:	mov	x29, sp
  429fcc:	bl	42bad4 <ferror@plt+0x27a54>
  429fd0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  429fd4:	ldr	x19, [x8, #3936]
  429fd8:	mov	x0, x20
  429fdc:	bl	42bb84 <ferror@plt+0x27b04>
  429fe0:	cbnz	x19, 429fec <ferror@plt+0x25f6c>
  429fe4:	bl	429f24 <ferror@plt+0x25ea4>
  429fe8:	mov	x19, x0
  429fec:	mov	x0, x19
  429ff0:	ldp	x20, x19, [sp, #16]
  429ff4:	ldp	x29, x30, [sp], #32
  429ff8:	ret
  429ffc:	stp	x29, x30, [sp, #-32]!
  42a000:	stp	x20, x19, [sp, #16]
  42a004:	mov	x19, x0
  42a008:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a00c:	add	x0, x0, #0xf58
  42a010:	mov	x29, sp
  42a014:	bl	42bad4 <ferror@plt+0x27a54>
  42a018:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a01c:	ldr	x8, [x20, #3936]
  42a020:	cbz	x8, 42a040 <ferror@plt+0x25fc0>
  42a024:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a028:	add	x0, x0, #0xf58
  42a02c:	bl	42bb84 <ferror@plt+0x27b04>
  42a030:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a034:	add	x0, x0, #0x11c
  42a038:	bl	42a064 <ferror@plt+0x25fe4>
  42a03c:	b	42a058 <ferror@plt+0x25fd8>
  42a040:	mov	x0, x19
  42a044:	bl	41cea8 <ferror@plt+0x18e28>
  42a048:	str	x0, [x20, #3936]
  42a04c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a050:	add	x0, x0, #0xf58
  42a054:	bl	42bb84 <ferror@plt+0x27b04>
  42a058:	ldp	x20, x19, [sp, #16]
  42a05c:	ldp	x29, x30, [sp], #32
  42a060:	ret
  42a064:	sub	sp, sp, #0x120
  42a068:	stp	x29, x30, [sp, #256]
  42a06c:	add	x29, sp, #0x100
  42a070:	mov	x9, #0xffffffffffffffc8    	// #-56
  42a074:	mov	x10, sp
  42a078:	sub	x11, x29, #0x78
  42a07c:	movk	x9, #0xff80, lsl #32
  42a080:	add	x12, x29, #0x20
  42a084:	add	x10, x10, #0x80
  42a088:	add	x11, x11, #0x38
  42a08c:	stp	x10, x9, [x29, #-16]
  42a090:	stp	x12, x11, [x29, #-32]
  42a094:	stp	x1, x2, [x29, #-120]
  42a098:	stp	x3, x4, [x29, #-104]
  42a09c:	stp	x5, x6, [x29, #-88]
  42a0a0:	stur	x7, [x29, #-72]
  42a0a4:	stp	q0, q1, [sp]
  42a0a8:	ldp	q0, q1, [x29, #-32]
  42a0ac:	mov	x8, x0
  42a0b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42a0b4:	add	x0, x0, #0xb6
  42a0b8:	sub	x3, x29, #0x40
  42a0bc:	mov	w1, #0x10                  	// #16
  42a0c0:	mov	x2, x8
  42a0c4:	str	x28, [sp, #272]
  42a0c8:	stp	q2, q3, [sp, #32]
  42a0cc:	stp	q4, q5, [sp, #64]
  42a0d0:	stp	q6, q7, [sp, #96]
  42a0d4:	stp	q0, q1, [x29, #-64]
  42a0d8:	bl	41336c <ferror@plt+0xf2ec>
  42a0dc:	ldr	x28, [sp, #272]
  42a0e0:	ldp	x29, x30, [sp, #256]
  42a0e4:	add	sp, sp, #0x120
  42a0e8:	ret
  42a0ec:	stp	x29, x30, [sp, #-32]!
  42a0f0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a0f4:	add	x0, x0, #0xf68
  42a0f8:	stp	x20, x19, [sp, #16]
  42a0fc:	mov	x29, sp
  42a100:	bl	42bad4 <ferror@plt+0x27a54>
  42a104:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a108:	ldr	x19, [x20, #3952]
  42a10c:	cbnz	x19, 42a19c <ferror@plt+0x2611c>
  42a110:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a114:	add	x0, x0, #0x14b
  42a118:	bl	409104 <ferror@plt+0x5084>
  42a11c:	mov	x19, x0
  42a120:	cbz	x0, 42a138 <ferror@plt+0x260b8>
  42a124:	ldrb	w8, [x19]
  42a128:	cbz	w8, 42a138 <ferror@plt+0x260b8>
  42a12c:	mov	x0, x19
  42a130:	bl	41cea8 <ferror@plt+0x18e28>
  42a134:	mov	x19, x0
  42a138:	cbz	x19, 42a144 <ferror@plt+0x260c4>
  42a13c:	ldrb	w8, [x19]
  42a140:	cbnz	w8, 42a198 <ferror@plt+0x26118>
  42a144:	bl	429d7c <ferror@plt+0x25cfc>
  42a148:	cbz	x0, 42a168 <ferror@plt+0x260e8>
  42a14c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a150:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a154:	add	x1, x1, #0x159
  42a158:	add	x2, x2, #0x160
  42a15c:	mov	x3, xzr
  42a160:	bl	40ac50 <ferror@plt+0x6bd0>
  42a164:	b	42a194 <ferror@plt+0x26114>
  42a168:	bl	429de4 <ferror@plt+0x25d64>
  42a16c:	mov	x19, x0
  42a170:	bl	429ab8 <ferror@plt+0x25a38>
  42a174:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a178:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42a17c:	mov	x1, x0
  42a180:	add	x2, x2, #0x159
  42a184:	add	x3, x3, #0x160
  42a188:	mov	x0, x19
  42a18c:	mov	x4, xzr
  42a190:	bl	40ac50 <ferror@plt+0x6bd0>
  42a194:	mov	x19, x0
  42a198:	str	x19, [x20, #3952]
  42a19c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a1a0:	add	x0, x0, #0xf68
  42a1a4:	bl	42bb84 <ferror@plt+0x27b04>
  42a1a8:	mov	x0, x19
  42a1ac:	ldp	x20, x19, [sp, #16]
  42a1b0:	ldp	x29, x30, [sp], #32
  42a1b4:	ret
  42a1b8:	stp	x29, x30, [sp, #-32]!
  42a1bc:	str	x19, [sp, #16]
  42a1c0:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42a1c4:	add	x19, x19, #0xf68
  42a1c8:	mov	x0, x19
  42a1cc:	mov	x29, sp
  42a1d0:	bl	42bad4 <ferror@plt+0x27a54>
  42a1d4:	bl	42a1f4 <ferror@plt+0x26174>
  42a1d8:	mov	x0, x19
  42a1dc:	bl	42bb84 <ferror@plt+0x27b04>
  42a1e0:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42a1e4:	ldr	x0, [x8, #3960]
  42a1e8:	ldr	x19, [sp, #16]
  42a1ec:	ldp	x29, x30, [sp], #32
  42a1f0:	ret
  42a1f4:	stp	x29, x30, [sp, #-32]!
  42a1f8:	stp	x20, x19, [sp, #16]
  42a1fc:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a200:	ldr	x8, [x20, #3960]
  42a204:	mov	x29, sp
  42a208:	cbnz	x8, 42a278 <ferror@plt+0x261f8>
  42a20c:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a210:	add	x0, x0, #0x398
  42a214:	bl	409104 <ferror@plt+0x5084>
  42a218:	cbz	x0, 42a228 <ferror@plt+0x261a8>
  42a21c:	ldrb	w8, [x0]
  42a220:	cbz	w8, 42a228 <ferror@plt+0x261a8>
  42a224:	bl	41cea8 <ferror@plt+0x18e28>
  42a228:	cbz	x0, 42a234 <ferror@plt+0x261b4>
  42a22c:	ldrb	w8, [x0]
  42a230:	cbnz	w8, 42a274 <ferror@plt+0x261f4>
  42a234:	bl	429d7c <ferror@plt+0x25cfc>
  42a238:	cbz	x0, 42a250 <ferror@plt+0x261d0>
  42a23c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a240:	add	x1, x1, #0x3a8
  42a244:	mov	x2, xzr
  42a248:	bl	40ac50 <ferror@plt+0x6bd0>
  42a24c:	b	42a274 <ferror@plt+0x261f4>
  42a250:	bl	429de4 <ferror@plt+0x25d64>
  42a254:	mov	x19, x0
  42a258:	bl	429ab8 <ferror@plt+0x25a38>
  42a25c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a260:	mov	x1, x0
  42a264:	add	x2, x2, #0x3a8
  42a268:	mov	x0, x19
  42a26c:	mov	x3, xzr
  42a270:	bl	40ac50 <ferror@plt+0x6bd0>
  42a274:	str	x0, [x20, #3960]
  42a278:	ldp	x20, x19, [sp, #16]
  42a27c:	ldp	x29, x30, [sp], #32
  42a280:	ret
  42a284:	stp	x29, x30, [sp, #-32]!
  42a288:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a28c:	add	x0, x0, #0xf68
  42a290:	stp	x20, x19, [sp, #16]
  42a294:	mov	x29, sp
  42a298:	bl	42bad4 <ferror@plt+0x27a54>
  42a29c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a2a0:	ldr	x19, [x20, #3968]
  42a2a4:	cbnz	x19, 42a324 <ferror@plt+0x262a4>
  42a2a8:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a2ac:	add	x0, x0, #0x166
  42a2b0:	bl	409104 <ferror@plt+0x5084>
  42a2b4:	mov	x19, x0
  42a2b8:	cbz	x0, 42a2d0 <ferror@plt+0x26250>
  42a2bc:	ldrb	w8, [x19]
  42a2c0:	cbz	w8, 42a2d0 <ferror@plt+0x26250>
  42a2c4:	mov	x0, x19
  42a2c8:	bl	41cea8 <ferror@plt+0x18e28>
  42a2cc:	mov	x19, x0
  42a2d0:	cbz	x19, 42a2dc <ferror@plt+0x2625c>
  42a2d4:	ldrb	w8, [x19]
  42a2d8:	cbnz	w8, 42a320 <ferror@plt+0x262a0>
  42a2dc:	bl	429d7c <ferror@plt+0x25cfc>
  42a2e0:	cbz	x0, 42a2f8 <ferror@plt+0x26278>
  42a2e4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a2e8:	add	x1, x1, #0x175
  42a2ec:	mov	x2, xzr
  42a2f0:	bl	40ac50 <ferror@plt+0x6bd0>
  42a2f4:	b	42a31c <ferror@plt+0x2629c>
  42a2f8:	bl	429de4 <ferror@plt+0x25d64>
  42a2fc:	mov	x19, x0
  42a300:	bl	429ab8 <ferror@plt+0x25a38>
  42a304:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a308:	mov	x1, x0
  42a30c:	add	x2, x2, #0x175
  42a310:	mov	x0, x19
  42a314:	mov	x3, xzr
  42a318:	bl	40ac50 <ferror@plt+0x6bd0>
  42a31c:	mov	x19, x0
  42a320:	str	x19, [x20, #3968]
  42a324:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a328:	add	x0, x0, #0xf68
  42a32c:	bl	42bb84 <ferror@plt+0x27b04>
  42a330:	mov	x0, x19
  42a334:	ldp	x20, x19, [sp, #16]
  42a338:	ldp	x29, x30, [sp], #32
  42a33c:	ret
  42a340:	stp	x29, x30, [sp, #-32]!
  42a344:	str	x19, [sp, #16]
  42a348:	dmb	ish
  42a34c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42a350:	ldr	x8, [x8, #3984]
  42a354:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42a358:	mov	x29, sp
  42a35c:	cbnz	x8, 42a394 <ferror@plt+0x26314>
  42a360:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a364:	add	x0, x0, #0xf90
  42a368:	bl	42453c <ferror@plt+0x204bc>
  42a36c:	cbz	w0, 42a394 <ferror@plt+0x26314>
  42a370:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a374:	add	x0, x0, #0x17c
  42a378:	bl	403f90 <getenv@plt>
  42a37c:	bl	41cea8 <ferror@plt+0x18e28>
  42a380:	str	x0, [x19, #3976]
  42a384:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a388:	add	x0, x0, #0xf90
  42a38c:	mov	w1, #0x1                   	// #1
  42a390:	bl	4245e4 <ferror@plt+0x20564>
  42a394:	ldr	x0, [x19, #3976]
  42a398:	cbnz	x0, 42a3a0 <ferror@plt+0x26320>
  42a39c:	bl	42a284 <ferror@plt+0x26204>
  42a3a0:	ldr	x19, [sp, #16]
  42a3a4:	ldp	x29, x30, [sp], #32
  42a3a8:	ret
  42a3ac:	stp	x29, x30, [sp, #-48]!
  42a3b0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a3b4:	add	x0, x0, #0xf68
  42a3b8:	stp	x22, x21, [sp, #16]
  42a3bc:	stp	x20, x19, [sp, #32]
  42a3c0:	mov	x29, sp
  42a3c4:	bl	42bad4 <ferror@plt+0x27a54>
  42a3c8:	adrp	x21, 489000 <ferror@plt+0x84f80>
  42a3cc:	ldr	x19, [x21, #3992]
  42a3d0:	cbz	x19, 42a43c <ferror@plt+0x263bc>
  42a3d4:	mov	w0, #0x40                  	// #64
  42a3d8:	bl	4123ec <ferror@plt+0xe36c>
  42a3dc:	str	x0, [x21, #3992]
  42a3e0:	bl	42a458 <ferror@plt+0x263d8>
  42a3e4:	mov	x22, xzr
  42a3e8:	b	42a40c <ferror@plt+0x2638c>
  42a3ec:	ldr	x8, [x21, #3992]
  42a3f0:	ldr	x0, [x8, x22]
  42a3f4:	bl	41249c <ferror@plt+0xe41c>
  42a3f8:	ldr	x8, [x21, #3992]
  42a3fc:	str	x20, [x8, x22]
  42a400:	add	x22, x22, #0x8
  42a404:	cmp	x22, #0x40
  42a408:	b.eq	42a434 <ferror@plt+0x263b4>  // b.none
  42a40c:	ldr	x8, [x21, #3992]
  42a410:	ldr	x20, [x19, x22]
  42a414:	ldr	x1, [x8, x22]
  42a418:	cbz	x1, 42a3fc <ferror@plt+0x2637c>
  42a41c:	mov	x0, x20
  42a420:	bl	421e88 <ferror@plt+0x1de08>
  42a424:	cbz	w0, 42a3ec <ferror@plt+0x2636c>
  42a428:	mov	x0, x20
  42a42c:	bl	41249c <ferror@plt+0xe41c>
  42a430:	b	42a400 <ferror@plt+0x26380>
  42a434:	mov	x0, x19
  42a438:	bl	41249c <ferror@plt+0xe41c>
  42a43c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a440:	add	x0, x0, #0xf68
  42a444:	bl	42bb84 <ferror@plt+0x27b04>
  42a448:	ldp	x20, x19, [sp, #32]
  42a44c:	ldp	x22, x21, [sp, #16]
  42a450:	ldp	x29, x30, [sp], #48
  42a454:	ret
  42a458:	sub	sp, sp, #0x70
  42a45c:	stp	x29, x30, [sp, #16]
  42a460:	stp	x28, x27, [sp, #32]
  42a464:	stp	x26, x25, [sp, #48]
  42a468:	stp	x24, x23, [sp, #64]
  42a46c:	stp	x22, x21, [sp, #80]
  42a470:	stp	x20, x19, [sp, #96]
  42a474:	add	x29, sp, #0x10
  42a478:	bl	42a1f4 <ferror@plt+0x26174>
  42a47c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42a480:	ldr	x0, [x8, #3960]
  42a484:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a488:	add	x1, x1, #0x3b0
  42a48c:	mov	x2, xzr
  42a490:	bl	40ac50 <ferror@plt+0x6bd0>
  42a494:	add	x1, sp, #0x8
  42a498:	mov	x2, xzr
  42a49c:	mov	x3, xzr
  42a4a0:	mov	x19, x0
  42a4a4:	bl	409d20 <ferror@plt+0x5ca0>
  42a4a8:	cbz	w0, 42a76c <ferror@plt+0x266ec>
  42a4ac:	ldr	x0, [sp, #8]
  42a4b0:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  42a4b4:	add	x1, x1, #0x574
  42a4b8:	mov	w2, #0xffffffff            	// #-1
  42a4bc:	str	x19, [sp]
  42a4c0:	bl	41e358 <ferror@plt+0x1a2d8>
  42a4c4:	mov	x20, x0
  42a4c8:	bl	41ef3c <ferror@plt+0x1aebc>
  42a4cc:	ldr	x8, [sp, #8]
  42a4d0:	mov	w21, w0
  42a4d4:	mov	x0, x8
  42a4d8:	bl	41249c <ferror@plt+0xe41c>
  42a4dc:	cmp	w21, #0x1
  42a4e0:	b.lt	42a760 <ferror@plt+0x266e0>  // b.tstop
  42a4e4:	mov	w26, w21
  42a4e8:	adrp	x21, 475000 <ferror@plt+0x70f80>
  42a4ec:	adrp	x23, 475000 <ferror@plt+0x70f80>
  42a4f0:	adrp	x24, 475000 <ferror@plt+0x70f80>
  42a4f4:	mov	x27, xzr
  42a4f8:	add	x21, x21, #0x3bf
  42a4fc:	add	x23, x23, #0x3cf
  42a500:	add	x24, x24, #0x3e1
  42a504:	b	42a528 <ferror@plt+0x264a8>
  42a508:	mov	x0, x28
  42a50c:	bl	41cea8 <ferror@plt+0x18e28>
  42a510:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42a514:	ldr	x8, [x8, #3992]
  42a518:	str	x0, [x8, x22, lsl #3]
  42a51c:	add	x27, x27, #0x1
  42a520:	cmp	x27, x26
  42a524:	b.eq	42a760 <ferror@plt+0x266e0>  // b.none
  42a528:	ldr	x28, [x20, x27, lsl #3]
  42a52c:	mov	x0, x28
  42a530:	bl	403590 <strlen@plt>
  42a534:	cmp	w0, #0x1
  42a538:	b.lt	42a554 <ferror@plt+0x264d4>  // b.tstop
  42a53c:	sub	w8, w0, #0x1
  42a540:	sxtw	x8, w8
  42a544:	ldrb	w9, [x28, x8]
  42a548:	cmp	w9, #0xa
  42a54c:	b.ne	42a554 <ferror@plt+0x264d4>  // b.any
  42a550:	strb	wzr, [x28, x8]
  42a554:	add	x25, x28, #0x7
  42a558:	b	42a564 <ferror@plt+0x264e4>
  42a55c:	add	x28, x28, #0x1
  42a560:	add	x25, x25, #0x1
  42a564:	ldrb	w8, [x28]
  42a568:	cmp	w8, #0x20
  42a56c:	b.eq	42a55c <ferror@plt+0x264dc>  // b.none
  42a570:	cmp	w8, #0x9
  42a574:	b.eq	42a55c <ferror@plt+0x264dc>  // b.none
  42a578:	mov	w2, #0xf                   	// #15
  42a57c:	mov	x0, x28
  42a580:	mov	x1, x21
  42a584:	bl	403900 <strncmp@plt>
  42a588:	cbz	w0, 42a638 <ferror@plt+0x265b8>
  42a58c:	mov	w2, #0x11                  	// #17
  42a590:	mov	x0, x28
  42a594:	mov	x1, x23
  42a598:	bl	403900 <strncmp@plt>
  42a59c:	cbz	w0, 42a644 <ferror@plt+0x265c4>
  42a5a0:	mov	w2, #0x10                  	// #16
  42a5a4:	mov	x0, x28
  42a5a8:	mov	x1, x24
  42a5ac:	bl	403900 <strncmp@plt>
  42a5b0:	cbz	w0, 42a650 <ferror@plt+0x265d0>
  42a5b4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a5b8:	mov	w2, #0xd                   	// #13
  42a5bc:	mov	x0, x28
  42a5c0:	add	x1, x1, #0x3f2
  42a5c4:	bl	403900 <strncmp@plt>
  42a5c8:	cbz	w0, 42a65c <ferror@plt+0x265dc>
  42a5cc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a5d0:	mov	w2, #0x10                  	// #16
  42a5d4:	mov	x0, x28
  42a5d8:	add	x1, x1, #0x400
  42a5dc:	bl	403900 <strncmp@plt>
  42a5e0:	cbz	w0, 42a668 <ferror@plt+0x265e8>
  42a5e4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a5e8:	mov	w2, #0x13                  	// #19
  42a5ec:	mov	x0, x28
  42a5f0:	add	x1, x1, #0x411
  42a5f4:	bl	403900 <strncmp@plt>
  42a5f8:	cbz	w0, 42a674 <ferror@plt+0x265f4>
  42a5fc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a600:	mov	w2, #0x11                  	// #17
  42a604:	mov	x0, x28
  42a608:	add	x1, x1, #0x425
  42a60c:	bl	403900 <strncmp@plt>
  42a610:	cbz	w0, 42a680 <ferror@plt+0x26600>
  42a614:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a618:	mov	w2, #0xe                   	// #14
  42a61c:	mov	x0, x28
  42a620:	add	x1, x1, #0x437
  42a624:	bl	403900 <strncmp@plt>
  42a628:	cbnz	w0, 42a51c <ferror@plt+0x2649c>
  42a62c:	mov	w8, #0xe                   	// #14
  42a630:	mov	w22, #0x7                   	// #7
  42a634:	b	42a688 <ferror@plt+0x26608>
  42a638:	mov	x22, xzr
  42a63c:	mov	w8, #0xf                   	// #15
  42a640:	b	42a688 <ferror@plt+0x26608>
  42a644:	mov	w8, #0x11                  	// #17
  42a648:	mov	w22, #0x1                   	// #1
  42a64c:	b	42a688 <ferror@plt+0x26608>
  42a650:	mov	w8, #0x10                  	// #16
  42a654:	mov	w22, #0x2                   	// #2
  42a658:	b	42a688 <ferror@plt+0x26608>
  42a65c:	mov	w8, #0xd                   	// #13
  42a660:	mov	w22, #0x3                   	// #3
  42a664:	b	42a688 <ferror@plt+0x26608>
  42a668:	mov	w8, #0x10                  	// #16
  42a66c:	mov	w22, #0x4                   	// #4
  42a670:	b	42a688 <ferror@plt+0x26608>
  42a674:	mov	w8, #0x13                  	// #19
  42a678:	mov	w22, #0x5                   	// #5
  42a67c:	b	42a688 <ferror@plt+0x26608>
  42a680:	mov	w8, #0x11                  	// #17
  42a684:	mov	w22, #0x6                   	// #6
  42a688:	add	x9, x28, x8
  42a68c:	add	x25, x25, x8
  42a690:	b	42a69c <ferror@plt+0x2661c>
  42a694:	add	x9, x9, #0x1
  42a698:	add	x25, x25, #0x1
  42a69c:	ldrb	w8, [x9]
  42a6a0:	cmp	w8, #0x9
  42a6a4:	b.eq	42a694 <ferror@plt+0x26614>  // b.none
  42a6a8:	cmp	w8, #0x20
  42a6ac:	b.eq	42a694 <ferror@plt+0x26614>  // b.none
  42a6b0:	cmp	w8, #0x3d
  42a6b4:	b.eq	42a6c0 <ferror@plt+0x26640>  // b.none
  42a6b8:	b	42a51c <ferror@plt+0x2649c>
  42a6bc:	add	x25, x25, #0x1
  42a6c0:	ldurb	w8, [x25, #-6]
  42a6c4:	cmp	w8, #0x9
  42a6c8:	b.eq	42a6bc <ferror@plt+0x2663c>  // b.none
  42a6cc:	cmp	w8, #0x20
  42a6d0:	b.eq	42a6bc <ferror@plt+0x2663c>  // b.none
  42a6d4:	cmp	w8, #0x22
  42a6d8:	b.ne	42a51c <ferror@plt+0x2649c>  // b.any
  42a6dc:	sub	x28, x25, #0x5
  42a6e0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a6e4:	mov	w2, #0x5                   	// #5
  42a6e8:	mov	x0, x28
  42a6ec:	add	x1, x1, #0x446
  42a6f0:	bl	403900 <strncmp@plt>
  42a6f4:	cbz	w0, 42a70c <ferror@plt+0x2668c>
  42a6f8:	ldrb	w8, [x28]
  42a6fc:	cmp	w8, #0x2f
  42a700:	b.ne	42a51c <ferror@plt+0x2649c>  // b.any
  42a704:	mov	w19, wzr
  42a708:	b	42a714 <ferror@plt+0x26694>
  42a70c:	mov	w19, #0x1                   	// #1
  42a710:	mov	x28, x25
  42a714:	mov	w1, #0x22                  	// #34
  42a718:	mov	x0, x28
  42a71c:	bl	403ad0 <strrchr@plt>
  42a720:	cbz	x0, 42a51c <ferror@plt+0x2649c>
  42a724:	strb	wzr, [x0]
  42a728:	mov	x0, x28
  42a72c:	bl	403590 <strlen@plt>
  42a730:	sub	w8, w0, #0x1
  42a734:	sxtw	x8, w8
  42a738:	ldrb	w9, [x28, x8]
  42a73c:	cmp	w9, #0x2f
  42a740:	b.ne	42a748 <ferror@plt+0x266c8>  // b.any
  42a744:	strb	wzr, [x28, x8]
  42a748:	cbz	w19, 42a508 <ferror@plt+0x26488>
  42a74c:	bl	429d7c <ferror@plt+0x25cfc>
  42a750:	mov	x1, x28
  42a754:	mov	x2, xzr
  42a758:	bl	40ac50 <ferror@plt+0x6bd0>
  42a75c:	b	42a510 <ferror@plt+0x26490>
  42a760:	mov	x0, x20
  42a764:	bl	41e6cc <ferror@plt+0x1a64c>
  42a768:	ldr	x19, [sp]
  42a76c:	mov	x0, x19
  42a770:	bl	41249c <ferror@plt+0xe41c>
  42a774:	ldp	x20, x19, [sp, #96]
  42a778:	ldp	x22, x21, [sp, #80]
  42a77c:	ldp	x24, x23, [sp, #64]
  42a780:	ldp	x26, x25, [sp, #48]
  42a784:	ldp	x28, x27, [sp, #32]
  42a788:	ldp	x29, x30, [sp, #16]
  42a78c:	add	sp, sp, #0x70
  42a790:	ret
  42a794:	stp	x29, x30, [sp, #-32]!
  42a798:	cmp	w0, #0x8
  42a79c:	stp	x20, x19, [sp, #16]
  42a7a0:	mov	x29, sp
  42a7a4:	b.cs	42a7e4 <ferror@plt+0x26764>  // b.hs, b.nlast
  42a7a8:	mov	w19, w0
  42a7ac:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a7b0:	add	x0, x0, #0xf68
  42a7b4:	bl	42bad4 <ferror@plt+0x27a54>
  42a7b8:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a7bc:	ldr	x8, [x20, #3992]
  42a7c0:	cbz	x8, 42a808 <ferror@plt+0x26788>
  42a7c4:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a7c8:	add	x0, x0, #0xf68
  42a7cc:	bl	42bb84 <ferror@plt+0x27b04>
  42a7d0:	ldr	x8, [x20, #3992]
  42a7d4:	ldr	x0, [x8, w19, uxtw #3]
  42a7d8:	ldp	x20, x19, [sp, #16]
  42a7dc:	ldp	x29, x30, [sp], #32
  42a7e0:	ret
  42a7e4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42a7e8:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a7ec:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a7f0:	add	x0, x0, #0xb6
  42a7f4:	add	x1, x1, #0x18c
  42a7f8:	add	x2, x2, #0x1c0
  42a7fc:	bl	413114 <ferror@plt+0xf094>
  42a800:	mov	x0, xzr
  42a804:	b	42a7d8 <ferror@plt+0x26758>
  42a808:	mov	w0, #0x40                  	// #64
  42a80c:	bl	4123ec <ferror@plt+0xe36c>
  42a810:	str	x0, [x20, #3992]
  42a814:	bl	42a458 <ferror@plt+0x263d8>
  42a818:	ldr	x8, [x20, #3992]
  42a81c:	ldr	x8, [x8]
  42a820:	cbnz	x8, 42a7c4 <ferror@plt+0x26744>
  42a824:	bl	429d7c <ferror@plt+0x25cfc>
  42a828:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a82c:	add	x1, x1, #0x20a
  42a830:	mov	x2, xzr
  42a834:	bl	40ac50 <ferror@plt+0x6bd0>
  42a838:	ldr	x8, [x20, #3992]
  42a83c:	str	x0, [x8]
  42a840:	b	42a7c4 <ferror@plt+0x26744>
  42a844:	stp	x29, x30, [sp, #-32]!
  42a848:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a84c:	add	x0, x0, #0xf68
  42a850:	stp	x20, x19, [sp, #16]
  42a854:	mov	x29, sp
  42a858:	bl	42bad4 <ferror@plt+0x27a54>
  42a85c:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a860:	ldr	x19, [x20, #4000]
  42a864:	cbnz	x19, 42a8a0 <ferror@plt+0x26820>
  42a868:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a86c:	add	x0, x0, #0x212
  42a870:	bl	409104 <ferror@plt+0x5084>
  42a874:	cbz	x0, 42a880 <ferror@plt+0x26800>
  42a878:	ldrb	w8, [x0]
  42a87c:	cbnz	w8, 42a888 <ferror@plt+0x26808>
  42a880:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a884:	add	x0, x0, #0x220
  42a888:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  42a88c:	add	x1, x1, #0xffc
  42a890:	mov	w2, wzr
  42a894:	bl	41e358 <ferror@plt+0x1a2d8>
  42a898:	mov	x19, x0
  42a89c:	str	x0, [x20, #4000]
  42a8a0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a8a4:	add	x0, x0, #0xf68
  42a8a8:	bl	42bb84 <ferror@plt+0x27b04>
  42a8ac:	mov	x0, x19
  42a8b0:	ldp	x20, x19, [sp, #16]
  42a8b4:	ldp	x29, x30, [sp], #32
  42a8b8:	ret
  42a8bc:	stp	x29, x30, [sp, #-32]!
  42a8c0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a8c4:	add	x0, x0, #0xf68
  42a8c8:	stp	x20, x19, [sp, #16]
  42a8cc:	mov	x29, sp
  42a8d0:	bl	42bad4 <ferror@plt+0x27a54>
  42a8d4:	adrp	x20, 489000 <ferror@plt+0x84f80>
  42a8d8:	ldr	x19, [x20, #4008]
  42a8dc:	cbnz	x19, 42a918 <ferror@plt+0x26898>
  42a8e0:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a8e4:	add	x0, x0, #0x23e
  42a8e8:	bl	409104 <ferror@plt+0x5084>
  42a8ec:	cbz	x0, 42a8f8 <ferror@plt+0x26878>
  42a8f0:	ldrb	w8, [x0]
  42a8f4:	cbnz	w8, 42a900 <ferror@plt+0x26880>
  42a8f8:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42a8fc:	add	x0, x0, #0x24e
  42a900:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  42a904:	add	x1, x1, #0xffc
  42a908:	mov	w2, wzr
  42a90c:	bl	41e358 <ferror@plt+0x1a2d8>
  42a910:	mov	x19, x0
  42a914:	str	x0, [x20, #4008]
  42a918:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42a91c:	add	x0, x0, #0xf68
  42a920:	bl	42bb84 <ferror@plt+0x27b04>
  42a924:	mov	x0, x19
  42a928:	ldp	x20, x19, [sp, #16]
  42a92c:	ldp	x29, x30, [sp], #32
  42a930:	ret
  42a934:	stp	x29, x30, [sp, #-16]!
  42a938:	mov	x29, sp
  42a93c:	cbz	x0, 42a94c <ferror@plt+0x268cc>
  42a940:	str	xzr, [x0]
  42a944:	ldp	x29, x30, [sp], #16
  42a948:	ret
  42a94c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42a950:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a954:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a958:	add	x0, x0, #0xb6
  42a95c:	add	x1, x1, #0x257
  42a960:	add	x2, x2, #0x27a
  42a964:	bl	413114 <ferror@plt+0xf094>
  42a968:	ldp	x29, x30, [sp], #16
  42a96c:	ret
  42a970:	stp	x29, x30, [sp, #-16]!
  42a974:	mov	w1, wzr
  42a978:	mov	x29, sp
  42a97c:	bl	42a988 <ferror@plt+0x26908>
  42a980:	ldp	x29, x30, [sp], #16
  42a984:	ret
  42a988:	stp	x29, x30, [sp, #-48]!
  42a98c:	stp	x20, x19, [sp, #32]
  42a990:	mov	x20, x0
  42a994:	mov	x0, xzr
  42a998:	str	x21, [sp, #16]
  42a99c:	mov	x29, sp
  42a9a0:	mov	w21, w1
  42a9a4:	bl	41f020 <ferror@plt+0x1afa0>
  42a9a8:	mov	x19, x0
  42a9ac:	tbnz	w21, #1, 42a9e8 <ferror@plt+0x26968>
  42a9b0:	cmp	x20, #0x3e7
  42a9b4:	b.ls	42a9f0 <ferror@plt+0x26970>  // b.plast
  42a9b8:	mov	w8, #0x423f                	// #16959
  42a9bc:	movk	w8, #0xf, lsl #16
  42a9c0:	cmp	x20, x8
  42a9c4:	b.hi	42aa50 <ferror@plt+0x269d0>  // b.pmore
  42a9c8:	mov	x8, #0x400000000000        	// #70368744177664
  42a9cc:	movk	x8, #0x408f, lsl #48
  42a9d0:	ucvtf	d0, x20
  42a9d4:	fmov	d1, x8
  42a9d8:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a9dc:	fdiv	d0, d0, d1
  42a9e0:	add	x1, x1, #0x2da
  42a9e4:	b	42abd4 <ferror@plt+0x26b54>
  42a9e8:	cmp	x20, #0x3ff
  42a9ec:	b.hi	42aa2c <ferror@plt+0x269ac>  // b.pmore
  42a9f0:	adrp	x0, 439000 <ferror@plt+0x34f80>
  42a9f4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42a9f8:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42a9fc:	and	x3, x20, #0xffffffff
  42aa00:	add	x0, x0, #0xb3c
  42aa04:	add	x1, x1, #0x293
  42aa08:	add	x2, x2, #0x29b
  42aa0c:	bl	40b85c <ferror@plt+0x77dc>
  42aa10:	mov	x1, x0
  42aa14:	mov	x0, x19
  42aa18:	mov	w2, w20
  42aa1c:	bl	420300 <ferror@plt+0x1c280>
  42aa20:	mov	w21, wzr
  42aa24:	tbnz	w21, #0, 42abe0 <ferror@plt+0x26b60>
  42aa28:	b	42ac84 <ferror@plt+0x26c04>
  42aa2c:	lsr	x8, x20, #20
  42aa30:	cbnz	x8, 42aa80 <ferror@plt+0x26a00>
  42aa34:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  42aa38:	ucvtf	d0, x20
  42aa3c:	fmov	d1, x8
  42aa40:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42aa44:	fmul	d0, d0, d1
  42aa48:	add	x1, x1, #0x2a4
  42aa4c:	b	42abd4 <ferror@plt+0x26b54>
  42aa50:	mov	w8, #0xc9ff                	// #51711
  42aa54:	movk	w8, #0x3b9a, lsl #16
  42aa58:	cmp	x20, x8
  42aa5c:	b.hi	42aaa4 <ferror@plt+0x26a24>  // b.pmore
  42aa60:	mov	x8, #0x848000000000        	// #145685290680320
  42aa64:	movk	x8, #0x412e, lsl #48
  42aa68:	ucvtf	d0, x20
  42aa6c:	fmov	d1, x8
  42aa70:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42aa74:	fdiv	d0, d0, d1
  42aa78:	add	x1, x1, #0x2e2
  42aa7c:	b	42abd4 <ferror@plt+0x26b54>
  42aa80:	lsr	x8, x20, #30
  42aa84:	cbnz	x8, 42aad8 <ferror@plt+0x26a58>
  42aa88:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  42aa8c:	ucvtf	d0, x20
  42aa90:	fmov	d1, x8
  42aa94:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42aa98:	fmul	d0, d0, d1
  42aa9c:	add	x1, x1, #0x2ad
  42aaa0:	b	42abd4 <ferror@plt+0x26b54>
  42aaa4:	mov	x8, #0xfff                 	// #4095
  42aaa8:	movk	x8, #0xd4a5, lsl #16
  42aaac:	movk	x8, #0xe8, lsl #32
  42aab0:	cmp	x20, x8
  42aab4:	b.hi	42aafc <ferror@plt+0x26a7c>  // b.pmore
  42aab8:	mov	x8, #0xcd6500000000        	// #225833675390976
  42aabc:	movk	x8, #0x41cd, lsl #48
  42aac0:	ucvtf	d0, x20
  42aac4:	fmov	d1, x8
  42aac8:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42aacc:	fdiv	d0, d0, d1
  42aad0:	add	x1, x1, #0x2ea
  42aad4:	b	42abd4 <ferror@plt+0x26b54>
  42aad8:	lsr	x8, x20, #40
  42aadc:	cbnz	x8, 42ab30 <ferror@plt+0x26ab0>
  42aae0:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  42aae4:	ucvtf	d0, x20
  42aae8:	fmov	d1, x8
  42aaec:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42aaf0:	fmul	d0, d0, d1
  42aaf4:	add	x1, x1, #0x2b6
  42aaf8:	b	42abd4 <ferror@plt+0x26b54>
  42aafc:	mov	x8, #0x7fff                	// #32767
  42ab00:	movk	x8, #0xa4c6, lsl #16
  42ab04:	movk	x8, #0x8d7e, lsl #32
  42ab08:	movk	x8, #0x3, lsl #48
  42ab0c:	cmp	x20, x8
  42ab10:	b.hi	42ab54 <ferror@plt+0x26ad4>  // b.pmore
  42ab14:	adrp	x8, 475000 <ferror@plt+0x70f80>
  42ab18:	ldr	d0, [x8, #136]
  42ab1c:	ucvtf	d1, x20
  42ab20:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ab24:	add	x1, x1, #0x2f2
  42ab28:	fdiv	d0, d1, d0
  42ab2c:	b	42abd4 <ferror@plt+0x26b54>
  42ab30:	lsr	x8, x20, #50
  42ab34:	cbnz	x8, 42ab84 <ferror@plt+0x26b04>
  42ab38:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  42ab3c:	ucvtf	d0, x20
  42ab40:	fmov	d1, x8
  42ab44:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ab48:	fmul	d0, d0, d1
  42ab4c:	add	x1, x1, #0x2bf
  42ab50:	b	42abd4 <ferror@plt+0x26b54>
  42ab54:	mov	x8, #0xffffffffa763ffff    	// #-1486618625
  42ab58:	movk	x8, #0xb6b3, lsl #32
  42ab5c:	movk	x8, #0xde0, lsl #48
  42ab60:	cmp	x20, x8
  42ab64:	ucvtf	d0, x20
  42ab68:	b.hi	42aba8 <ferror@plt+0x26b28>  // b.pmore
  42ab6c:	adrp	x8, 475000 <ferror@plt+0x70f80>
  42ab70:	ldr	d1, [x8, #128]
  42ab74:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ab78:	add	x1, x1, #0x2fa
  42ab7c:	fdiv	d0, d0, d1
  42ab80:	b	42abd4 <ferror@plt+0x26b54>
  42ab84:	lsr	x8, x20, #60
  42ab88:	ucvtf	d0, x20
  42ab8c:	cbnz	x8, 42abc0 <ferror@plt+0x26b40>
  42ab90:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  42ab94:	fmov	d1, x8
  42ab98:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ab9c:	fmul	d0, d0, d1
  42aba0:	add	x1, x1, #0x2c8
  42aba4:	b	42abd4 <ferror@plt+0x26b54>
  42aba8:	adrp	x8, 475000 <ferror@plt+0x70f80>
  42abac:	ldr	d1, [x8, #120]
  42abb0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42abb4:	add	x1, x1, #0x302
  42abb8:	fdiv	d0, d0, d1
  42abbc:	b	42abd4 <ferror@plt+0x26b54>
  42abc0:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  42abc4:	fmov	d1, x8
  42abc8:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42abcc:	fmul	d0, d0, d1
  42abd0:	add	x1, x1, #0x2d1
  42abd4:	mov	x0, x19
  42abd8:	bl	420300 <ferror@plt+0x1c280>
  42abdc:	tbz	w21, #0, 42ac84 <ferror@plt+0x26c04>
  42abe0:	cmp	x20, #0x3e8
  42abe4:	mov	x8, x20
  42abe8:	b.cc	42ac14 <ferror@plt+0x26b94>  // b.lo, b.ul, b.last
  42abec:	mov	x9, #0xf7cf                	// #63439
  42abf0:	movk	x9, #0xe353, lsl #16
  42abf4:	movk	x9, #0x9ba5, lsl #32
  42abf8:	lsr	x8, x20, #3
  42abfc:	movk	x9, #0x20c4, lsl #48
  42ac00:	umulh	x8, x8, x9
  42ac04:	lsr	x8, x8, #4
  42ac08:	mov	w9, #0x3e8                 	// #1000
  42ac0c:	msub	x8, x8, x9, x20
  42ac10:	add	x8, x8, #0x3e8
  42ac14:	adrp	x0, 439000 <ferror@plt+0x34f80>
  42ac18:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ac1c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42ac20:	and	x3, x8, #0xffffffff
  42ac24:	add	x0, x0, #0xb3c
  42ac28:	add	x1, x1, #0x30a
  42ac2c:	add	x2, x2, #0x312
  42ac30:	bl	40b85c <ferror@plt+0x77dc>
  42ac34:	mov	x21, x0
  42ac38:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42ac3c:	add	x0, x0, #0x31b
  42ac40:	mov	x1, x20
  42ac44:	bl	41d06c <ferror@plt+0x18fec>
  42ac48:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  42ac4c:	mov	x20, x0
  42ac50:	add	x1, x1, #0x14
  42ac54:	mov	x0, x19
  42ac58:	bl	41f38c <ferror@plt+0x1b30c>
  42ac5c:	mov	x0, x19
  42ac60:	mov	x1, x21
  42ac64:	mov	x2, x20
  42ac68:	bl	420394 <ferror@plt+0x1c314>
  42ac6c:	mov	x0, x20
  42ac70:	bl	41249c <ferror@plt+0xe41c>
  42ac74:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  42ac78:	add	x1, x1, #0xa8d
  42ac7c:	mov	x0, x19
  42ac80:	bl	41f38c <ferror@plt+0x1b30c>
  42ac84:	mov	x0, x19
  42ac88:	mov	w1, wzr
  42ac8c:	bl	41f170 <ferror@plt+0x1b0f0>
  42ac90:	ldp	x20, x19, [sp, #32]
  42ac94:	ldr	x21, [sp, #16]
  42ac98:	ldp	x29, x30, [sp], #48
  42ac9c:	ret
  42aca0:	stp	x29, x30, [sp, #-32]!
  42aca4:	str	x19, [sp, #16]
  42aca8:	mov	x19, x0
  42acac:	cmp	x0, #0x3ff
  42acb0:	mov	x29, sp
  42acb4:	b.gt	42ace4 <ferror@plt+0x26c64>
  42acb8:	adrp	x0, 439000 <ferror@plt+0x34f80>
  42acbc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42acc0:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42acc4:	and	x3, x19, #0xffffffff
  42acc8:	add	x0, x0, #0xb3c
  42accc:	add	x1, x1, #0x293
  42acd0:	add	x2, x2, #0x29b
  42acd4:	bl	40b85c <ferror@plt+0x77dc>
  42acd8:	mov	w1, w19
  42acdc:	bl	41d06c <ferror@plt+0x18fec>
  42ace0:	b	42adc0 <ferror@plt+0x26d40>
  42ace4:	cmp	x19, #0x100, lsl #12
  42ace8:	b.ge	42ad08 <ferror@plt+0x26c88>  // b.tcont
  42acec:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  42acf0:	scvtf	d0, x19
  42acf4:	fmov	d1, x8
  42acf8:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42acfc:	fmul	d0, d0, d1
  42ad00:	add	x0, x0, #0x320
  42ad04:	b	42adbc <ferror@plt+0x26d3c>
  42ad08:	mov	w8, #0x3fffffff            	// #1073741823
  42ad0c:	cmp	x19, x8
  42ad10:	b.gt	42ad30 <ferror@plt+0x26cb0>
  42ad14:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  42ad18:	scvtf	d0, x19
  42ad1c:	fmov	d1, x8
  42ad20:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42ad24:	fmul	d0, d0, d1
  42ad28:	add	x0, x0, #0x2e2
  42ad2c:	b	42adbc <ferror@plt+0x26d3c>
  42ad30:	mov	x8, #0xffffffffff          	// #1099511627775
  42ad34:	cmp	x19, x8
  42ad38:	b.gt	42ad58 <ferror@plt+0x26cd8>
  42ad3c:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  42ad40:	scvtf	d0, x19
  42ad44:	fmov	d1, x8
  42ad48:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42ad4c:	fmul	d0, d0, d1
  42ad50:	add	x0, x0, #0x2ea
  42ad54:	b	42adbc <ferror@plt+0x26d3c>
  42ad58:	mov	x8, #0x3ffffffffffff       	// #1125899906842623
  42ad5c:	cmp	x19, x8
  42ad60:	b.gt	42ad80 <ferror@plt+0x26d00>
  42ad64:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  42ad68:	scvtf	d0, x19
  42ad6c:	fmov	d1, x8
  42ad70:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42ad74:	fmul	d0, d0, d1
  42ad78:	add	x0, x0, #0x2f2
  42ad7c:	b	42adbc <ferror@plt+0x26d3c>
  42ad80:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  42ad84:	cmp	x19, x8
  42ad88:	scvtf	d0, x19
  42ad8c:	b.gt	42ada8 <ferror@plt+0x26d28>
  42ad90:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  42ad94:	fmov	d1, x8
  42ad98:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42ad9c:	fmul	d0, d0, d1
  42ada0:	add	x0, x0, #0x2fa
  42ada4:	b	42adbc <ferror@plt+0x26d3c>
  42ada8:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  42adac:	fmov	d1, x8
  42adb0:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42adb4:	fmul	d0, d0, d1
  42adb8:	add	x0, x0, #0x302
  42adbc:	bl	41d06c <ferror@plt+0x18fec>
  42adc0:	ldr	x19, [sp, #16]
  42adc4:	ldp	x29, x30, [sp], #32
  42adc8:	ret
  42adcc:	sub	sp, sp, #0x30
  42add0:	stp	x29, x30, [sp, #16]
  42add4:	str	x19, [sp, #32]
  42add8:	dmb	ish
  42addc:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42ade0:	ldr	x8, [x8, #4016]
  42ade4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42ade8:	add	x29, sp, #0x10
  42adec:	cbnz	x8, 42aea0 <ferror@plt+0x26e20>
  42adf0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42adf4:	add	x0, x0, #0xfb0
  42adf8:	bl	42453c <ferror@plt+0x204bc>
  42adfc:	cbz	w0, 42aea0 <ferror@plt+0x26e20>
  42ae00:	add	x0, x29, #0x1c
  42ae04:	add	x1, x29, #0x18
  42ae08:	sub	x2, x29, #0x4
  42ae0c:	bl	403640 <getresuid@plt>
  42ae10:	cbnz	w0, 42ae28 <ferror@plt+0x26da8>
  42ae14:	add	x0, sp, #0x8
  42ae18:	add	x1, sp, #0x4
  42ae1c:	mov	x2, sp
  42ae20:	bl	403e60 <getresgid@plt>
  42ae24:	cbz	w0, 42ae50 <ferror@plt+0x26dd0>
  42ae28:	bl	4036c0 <getuid@plt>
  42ae2c:	str	w0, [x29, #28]
  42ae30:	stur	w0, [x29, #-4]
  42ae34:	bl	403ca0 <getgid@plt>
  42ae38:	str	w0, [sp, #8]
  42ae3c:	str	w0, [sp]
  42ae40:	bl	403610 <geteuid@plt>
  42ae44:	str	w0, [x29, #24]
  42ae48:	bl	4035f0 <getegid@plt>
  42ae4c:	str	w0, [sp, #4]
  42ae50:	ldp	w8, w9, [x29, #24]
  42ae54:	cmp	w9, w8
  42ae58:	mov	w8, #0x1                   	// #1
  42ae5c:	b.ne	42ae8c <ferror@plt+0x26e0c>  // b.any
  42ae60:	ldur	w10, [x29, #-4]
  42ae64:	cmp	w9, w10
  42ae68:	b.ne	42ae8c <ferror@plt+0x26e0c>  // b.any
  42ae6c:	ldp	w9, w8, [sp, #4]
  42ae70:	cmp	w8, w9
  42ae74:	b.ne	42ae88 <ferror@plt+0x26e08>  // b.any
  42ae78:	ldr	w9, [sp]
  42ae7c:	cmp	w8, w9
  42ae80:	cset	w8, ne  // ne = any
  42ae84:	b	42ae8c <ferror@plt+0x26e0c>
  42ae88:	mov	w8, #0x1                   	// #1
  42ae8c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42ae90:	add	x0, x0, #0xfb0
  42ae94:	mov	w1, #0x1                   	// #1
  42ae98:	str	w8, [x19, #4024]
  42ae9c:	bl	4245e4 <ferror@plt+0x20564>
  42aea0:	ldr	w0, [x19, #4024]
  42aea4:	ldr	x19, [sp, #32]
  42aea8:	ldp	x29, x30, [sp, #16]
  42aeac:	add	sp, sp, #0x30
  42aeb0:	ret
  42aeb4:	stp	x29, x30, [sp, #-32]!
  42aeb8:	mov	x29, sp
  42aebc:	mov	w0, #0x8                   	// #8
  42aec0:	str	x19, [sp, #16]
  42aec4:	str	xzr, [x29, #24]
  42aec8:	bl	41a9a8 <ferror@plt+0x16928>
  42aecc:	add	x2, x29, #0x18
  42aed0:	mov	w1, #0x1                   	// #1
  42aed4:	mov	x19, x0
  42aed8:	bl	42b4e8 <ferror@plt+0x27468>
  42aedc:	cbz	w0, 42af2c <ferror@plt+0x26eac>
  42aee0:	ldr	w0, [x19]
  42aee4:	add	x2, x29, #0x18
  42aee8:	mov	w1, #0x1                   	// #1
  42aeec:	bl	42b670 <ferror@plt+0x275f0>
  42aef0:	cbz	w0, 42af18 <ferror@plt+0x26e98>
  42aef4:	ldr	w0, [x19, #4]
  42aef8:	add	x2, x29, #0x18
  42aefc:	mov	w1, #0x1                   	// #1
  42af00:	bl	42b670 <ferror@plt+0x275f0>
  42af04:	cbz	w0, 42af18 <ferror@plt+0x26e98>
  42af08:	mov	x0, x19
  42af0c:	ldr	x19, [sp, #16]
  42af10:	ldp	x29, x30, [sp], #32
  42af14:	ret
  42af18:	ldr	x8, [x29, #24]
  42af1c:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42af20:	add	x0, x0, #0x46c
  42af24:	ldr	x1, [x8, #8]
  42af28:	bl	42af40 <ferror@plt+0x26ec0>
  42af2c:	ldr	x8, [x29, #24]
  42af30:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42af34:	add	x0, x0, #0x44c
  42af38:	ldr	x1, [x8, #8]
  42af3c:	bl	42af40 <ferror@plt+0x26ec0>
  42af40:	sub	sp, sp, #0x120
  42af44:	stp	x29, x30, [sp, #256]
  42af48:	add	x29, sp, #0x100
  42af4c:	mov	x9, #0xffffffffffffffc8    	// #-56
  42af50:	mov	x10, sp
  42af54:	sub	x11, x29, #0x78
  42af58:	movk	x9, #0xff80, lsl #32
  42af5c:	add	x12, x29, #0x20
  42af60:	add	x10, x10, #0x80
  42af64:	add	x11, x11, #0x38
  42af68:	stp	x10, x9, [x29, #-16]
  42af6c:	stp	x12, x11, [x29, #-32]
  42af70:	stp	x1, x2, [x29, #-120]
  42af74:	stp	x3, x4, [x29, #-104]
  42af78:	stp	x5, x6, [x29, #-88]
  42af7c:	stur	x7, [x29, #-72]
  42af80:	stp	q0, q1, [sp]
  42af84:	ldp	q0, q1, [x29, #-32]
  42af88:	mov	x8, x0
  42af8c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42af90:	add	x0, x0, #0xb6
  42af94:	sub	x3, x29, #0x40
  42af98:	mov	w1, #0x4                   	// #4
  42af9c:	mov	x2, x8
  42afa0:	str	x28, [sp, #272]
  42afa4:	stp	q2, q3, [sp, #32]
  42afa8:	stp	q4, q5, [sp, #64]
  42afac:	stp	q6, q7, [sp, #96]
  42afb0:	stp	q0, q1, [x29, #-64]
  42afb4:	bl	41336c <ferror@plt+0xf2ec>
  42afb8:	b	42afb8 <ferror@plt+0x26f38>
  42afbc:	ldr	w8, [x0]
  42afc0:	mov	w9, #0x1                   	// #1
  42afc4:	strh	w9, [x1, #4]
  42afc8:	str	w8, [x1]
  42afcc:	ret
  42afd0:	sub	sp, sp, #0x30
  42afd4:	str	x19, [sp, #32]
  42afd8:	mov	x19, x0
  42afdc:	stp	x29, x30, [sp, #16]
  42afe0:	add	x29, sp, #0x10
  42afe4:	ldr	w0, [x19]
  42afe8:	mov	x1, sp
  42afec:	mov	w2, #0x10                  	// #16
  42aff0:	bl	403e40 <read@plt>
  42aff4:	cmp	x0, #0x10
  42aff8:	b.eq	42afe4 <ferror@plt+0x26f64>  // b.none
  42affc:	ldr	x19, [sp, #32]
  42b000:	ldp	x29, x30, [sp, #16]
  42b004:	add	sp, sp, #0x30
  42b008:	ret
  42b00c:	stp	x29, x30, [sp, #-32]!
  42b010:	mov	x29, sp
  42b014:	mov	w8, #0x1                   	// #1
  42b018:	str	x8, [x29, #24]
  42b01c:	ldr	w8, [x0, #4]
  42b020:	str	x19, [sp, #16]
  42b024:	mov	x19, x0
  42b028:	cmn	w8, #0x1
  42b02c:	b.eq	42b05c <ferror@plt+0x26fdc>  // b.none
  42b030:	ldr	w0, [x19, #4]
  42b034:	add	x1, x29, #0x18
  42b038:	mov	w2, #0x1                   	// #1
  42b03c:	bl	403b10 <write@plt>
  42b040:	cmn	w0, #0x1
  42b044:	b.ne	42b084 <ferror@plt+0x27004>  // b.any
  42b048:	bl	403f80 <__errno_location@plt>
  42b04c:	ldr	w8, [x0]
  42b050:	cmp	w8, #0x4
  42b054:	b.ne	42b084 <ferror@plt+0x27004>  // b.any
  42b058:	b	42b030 <ferror@plt+0x26fb0>
  42b05c:	ldr	w0, [x19]
  42b060:	add	x1, x29, #0x18
  42b064:	mov	w2, #0x8                   	// #8
  42b068:	bl	403b10 <write@plt>
  42b06c:	cmn	w0, #0x1
  42b070:	b.ne	42b084 <ferror@plt+0x27004>  // b.any
  42b074:	bl	403f80 <__errno_location@plt>
  42b078:	ldr	w8, [x0]
  42b07c:	cmp	w8, #0x4
  42b080:	b.eq	42b05c <ferror@plt+0x26fdc>  // b.none
  42b084:	ldr	x19, [sp, #16]
  42b088:	ldp	x29, x30, [sp], #32
  42b08c:	ret
  42b090:	stp	x29, x30, [sp, #-32]!
  42b094:	str	x19, [sp, #16]
  42b098:	mov	x19, x0
  42b09c:	ldr	w0, [x0]
  42b0a0:	mov	x29, sp
  42b0a4:	bl	403ab0 <close@plt>
  42b0a8:	ldr	w0, [x19, #4]
  42b0ac:	cmn	w0, #0x1
  42b0b0:	b.eq	42b0b8 <ferror@plt+0x27038>  // b.none
  42b0b4:	bl	403ab0 <close@plt>
  42b0b8:	mov	w0, #0x8                   	// #8
  42b0bc:	mov	x1, x19
  42b0c0:	bl	41ad98 <ferror@plt+0x16d18>
  42b0c4:	ldr	x19, [sp, #16]
  42b0c8:	ldp	x29, x30, [sp], #32
  42b0cc:	ret
  42b0d0:	sub	sp, sp, #0x120
  42b0d4:	stp	x29, x30, [sp, #256]
  42b0d8:	add	x29, sp, #0x100
  42b0dc:	mov	x8, #0xffffffffffffffc8    	// #-56
  42b0e0:	mov	x9, sp
  42b0e4:	sub	x10, x29, #0x78
  42b0e8:	movk	x8, #0xff80, lsl #32
  42b0ec:	add	x11, x29, #0x20
  42b0f0:	add	x9, x9, #0x80
  42b0f4:	add	x10, x10, #0x38
  42b0f8:	stp	x9, x8, [x29, #-16]
  42b0fc:	stp	x11, x10, [x29, #-32]
  42b100:	stp	x1, x2, [x29, #-120]
  42b104:	stp	x3, x4, [x29, #-104]
  42b108:	stp	x5, x6, [x29, #-88]
  42b10c:	stur	x7, [x29, #-72]
  42b110:	stp	q0, q1, [sp]
  42b114:	ldp	q0, q1, [x29, #-32]
  42b118:	sub	x1, x29, #0x40
  42b11c:	str	x28, [sp, #272]
  42b120:	stp	q2, q3, [sp, #32]
  42b124:	stp	q4, q5, [sp, #64]
  42b128:	stp	q6, q7, [sp, #96]
  42b12c:	stp	q0, q1, [x29, #-64]
  42b130:	bl	42b144 <ferror@plt+0x270c4>
  42b134:	ldr	x28, [sp, #272]
  42b138:	ldp	x29, x30, [sp, #256]
  42b13c:	add	sp, sp, #0x120
  42b140:	ret
  42b144:	sub	sp, sp, #0x30
  42b148:	stp	x29, x30, [sp, #32]
  42b14c:	add	x29, sp, #0x20
  42b150:	cbz	x0, 42b170 <ferror@plt+0x270f0>
  42b154:	ldp	q1, q0, [x1]
  42b158:	mov	x1, sp
  42b15c:	stp	q1, q0, [sp]
  42b160:	bl	403eb0 <vprintf@plt>
  42b164:	ldp	x29, x30, [sp, #32]
  42b168:	add	sp, sp, #0x30
  42b16c:	ret
  42b170:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b174:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b178:	adrp	x2, 438000 <ferror@plt+0x33f80>
  42b17c:	add	x0, x0, #0xb6
  42b180:	add	x1, x1, #0x494
  42b184:	add	x2, x2, #0x192
  42b188:	bl	413114 <ferror@plt+0xf094>
  42b18c:	mov	w0, #0xffffffff            	// #-1
  42b190:	b	42b164 <ferror@plt+0x270e4>
  42b194:	sub	sp, sp, #0x100
  42b198:	stp	x29, x30, [sp, #240]
  42b19c:	add	x29, sp, #0xf0
  42b1a0:	mov	x8, #0xffffffffffffffd0    	// #-48
  42b1a4:	mov	x9, sp
  42b1a8:	sub	x10, x29, #0x70
  42b1ac:	movk	x8, #0xff80, lsl #32
  42b1b0:	add	x11, x29, #0x10
  42b1b4:	add	x9, x9, #0x80
  42b1b8:	add	x10, x10, #0x30
  42b1bc:	stp	x9, x8, [x29, #-16]
  42b1c0:	stp	x11, x10, [x29, #-32]
  42b1c4:	stp	x2, x3, [x29, #-112]
  42b1c8:	stp	x4, x5, [x29, #-96]
  42b1cc:	stp	x6, x7, [x29, #-80]
  42b1d0:	stp	q1, q2, [sp, #16]
  42b1d4:	str	q0, [sp]
  42b1d8:	ldp	q0, q1, [x29, #-32]
  42b1dc:	sub	x2, x29, #0x40
  42b1e0:	stp	q3, q4, [sp, #48]
  42b1e4:	stp	q5, q6, [sp, #80]
  42b1e8:	str	q7, [sp, #112]
  42b1ec:	stp	q0, q1, [x29, #-64]
  42b1f0:	bl	42b200 <ferror@plt+0x27180>
  42b1f4:	ldp	x29, x30, [sp, #240]
  42b1f8:	add	sp, sp, #0x100
  42b1fc:	ret
  42b200:	sub	sp, sp, #0x30
  42b204:	stp	x29, x30, [sp, #32]
  42b208:	add	x29, sp, #0x20
  42b20c:	cbz	x1, 42b22c <ferror@plt+0x271ac>
  42b210:	ldp	q1, q0, [x2]
  42b214:	mov	x2, sp
  42b218:	stp	q1, q0, [sp]
  42b21c:	bl	403f50 <vfprintf@plt>
  42b220:	ldp	x29, x30, [sp, #32]
  42b224:	add	sp, sp, #0x30
  42b228:	ret
  42b22c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b230:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b234:	adrp	x2, 438000 <ferror@plt+0x33f80>
  42b238:	add	x0, x0, #0xb6
  42b23c:	add	x1, x1, #0x4bb
  42b240:	add	x2, x2, #0x192
  42b244:	bl	413114 <ferror@plt+0xf094>
  42b248:	mov	w0, #0xffffffff            	// #-1
  42b24c:	b	42b220 <ferror@plt+0x271a0>
  42b250:	sub	sp, sp, #0x100
  42b254:	stp	x29, x30, [sp, #240]
  42b258:	add	x29, sp, #0xf0
  42b25c:	mov	x8, #0xffffffffffffffd0    	// #-48
  42b260:	mov	x9, sp
  42b264:	sub	x10, x29, #0x70
  42b268:	movk	x8, #0xff80, lsl #32
  42b26c:	add	x11, x29, #0x10
  42b270:	add	x9, x9, #0x80
  42b274:	add	x10, x10, #0x30
  42b278:	stp	x9, x8, [x29, #-16]
  42b27c:	stp	x11, x10, [x29, #-32]
  42b280:	stp	x2, x3, [x29, #-112]
  42b284:	stp	x4, x5, [x29, #-96]
  42b288:	stp	x6, x7, [x29, #-80]
  42b28c:	stp	q1, q2, [sp, #16]
  42b290:	str	q0, [sp]
  42b294:	ldp	q0, q1, [x29, #-32]
  42b298:	sub	x2, x29, #0x40
  42b29c:	stp	q3, q4, [sp, #48]
  42b2a0:	stp	q5, q6, [sp, #80]
  42b2a4:	str	q7, [sp, #112]
  42b2a8:	stp	q0, q1, [x29, #-64]
  42b2ac:	bl	42b2bc <ferror@plt+0x2723c>
  42b2b0:	ldp	x29, x30, [sp, #240]
  42b2b4:	add	sp, sp, #0x100
  42b2b8:	ret
  42b2bc:	sub	sp, sp, #0x30
  42b2c0:	stp	x29, x30, [sp, #32]
  42b2c4:	add	x29, sp, #0x20
  42b2c8:	cbz	x0, 42b2ec <ferror@plt+0x2726c>
  42b2cc:	cbz	x1, 42b308 <ferror@plt+0x27288>
  42b2d0:	ldp	q1, q0, [x2]
  42b2d4:	mov	x2, sp
  42b2d8:	stp	q1, q0, [sp]
  42b2dc:	bl	403e20 <vsprintf@plt>
  42b2e0:	ldp	x29, x30, [sp, #32]
  42b2e4:	add	sp, sp, #0x30
  42b2e8:	ret
  42b2ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b2f0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b2f4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b2f8:	add	x0, x0, #0xb6
  42b2fc:	add	x1, x1, #0x4eb
  42b300:	add	x2, x2, #0x560
  42b304:	b	42b320 <ferror@plt+0x272a0>
  42b308:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b30c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b310:	adrp	x2, 438000 <ferror@plt+0x33f80>
  42b314:	add	x0, x0, #0xb6
  42b318:	add	x1, x1, #0x4eb
  42b31c:	add	x2, x2, #0x192
  42b320:	bl	413114 <ferror@plt+0xf094>
  42b324:	mov	w0, #0xffffffff            	// #-1
  42b328:	b	42b2e0 <ferror@plt+0x27260>
  42b32c:	sub	sp, sp, #0x100
  42b330:	stp	x29, x30, [sp, #240]
  42b334:	add	x29, sp, #0xf0
  42b338:	mov	x8, #0xffffffffffffffd8    	// #-40
  42b33c:	mov	x9, sp
  42b340:	sub	x10, x29, #0x68
  42b344:	movk	x8, #0xff80, lsl #32
  42b348:	add	x11, x29, #0x10
  42b34c:	add	x9, x9, #0x80
  42b350:	add	x10, x10, #0x28
  42b354:	stp	x9, x8, [x29, #-16]
  42b358:	stp	x11, x10, [x29, #-32]
  42b35c:	stp	x3, x4, [x29, #-104]
  42b360:	stp	x5, x6, [x29, #-88]
  42b364:	stur	x7, [x29, #-72]
  42b368:	stp	q1, q2, [sp, #16]
  42b36c:	str	q0, [sp]
  42b370:	ldp	q0, q1, [x29, #-32]
  42b374:	sub	x3, x29, #0x40
  42b378:	stp	q3, q4, [sp, #48]
  42b37c:	stp	q5, q6, [sp, #80]
  42b380:	str	q7, [sp, #112]
  42b384:	stp	q0, q1, [x29, #-64]
  42b388:	bl	42b398 <ferror@plt+0x27318>
  42b38c:	ldp	x29, x30, [sp, #240]
  42b390:	add	sp, sp, #0x100
  42b394:	ret
  42b398:	sub	sp, sp, #0x30
  42b39c:	stp	x29, x30, [sp, #32]
  42b3a0:	add	x29, sp, #0x20
  42b3a4:	cbnz	x0, 42b3ac <ferror@plt+0x2732c>
  42b3a8:	cbnz	x1, 42b3cc <ferror@plt+0x2734c>
  42b3ac:	cbz	x2, 42b3e8 <ferror@plt+0x27368>
  42b3b0:	ldp	q1, q0, [x3]
  42b3b4:	mov	x3, sp
  42b3b8:	stp	q1, q0, [sp]
  42b3bc:	bl	403ef0 <vsnprintf@plt>
  42b3c0:	ldp	x29, x30, [sp, #32]
  42b3c4:	add	sp, sp, #0x30
  42b3c8:	ret
  42b3cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b3d0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b3d4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b3d8:	add	x0, x0, #0xb6
  42b3dc:	add	x1, x1, #0x51c
  42b3e0:	add	x2, x2, #0x556
  42b3e4:	b	42b400 <ferror@plt+0x27380>
  42b3e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b3ec:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b3f0:	adrp	x2, 438000 <ferror@plt+0x33f80>
  42b3f4:	add	x0, x0, #0xb6
  42b3f8:	add	x1, x1, #0x51c
  42b3fc:	add	x2, x2, #0x192
  42b400:	bl	413114 <ferror@plt+0xf094>
  42b404:	mov	w0, #0xffffffff            	// #-1
  42b408:	b	42b3c0 <ferror@plt+0x27340>
  42b40c:	sub	sp, sp, #0x50
  42b410:	stp	x29, x30, [sp, #32]
  42b414:	str	x21, [sp, #48]
  42b418:	stp	x20, x19, [sp, #64]
  42b41c:	add	x29, sp, #0x20
  42b420:	cbz	x0, 42b488 <ferror@plt+0x27408>
  42b424:	ldp	q1, q0, [x2]
  42b428:	mov	x2, sp
  42b42c:	mov	x19, x0
  42b430:	stp	q1, q0, [sp]
  42b434:	bl	403d00 <vasprintf@plt>
  42b438:	mov	w20, w0
  42b43c:	tbnz	w0, #31, 42b46c <ferror@plt+0x273ec>
  42b440:	bl	412700 <ferror@plt+0xe680>
  42b444:	cbnz	w0, 42b470 <ferror@plt+0x273f0>
  42b448:	ldr	x0, [x19]
  42b44c:	sxtw	x1, w20
  42b450:	bl	41cf4c <ferror@plt+0x18ecc>
  42b454:	ldr	x8, [x19]
  42b458:	mov	x21, x0
  42b45c:	mov	x0, x8
  42b460:	bl	403c80 <free@plt>
  42b464:	str	x21, [x19]
  42b468:	b	42b470 <ferror@plt+0x273f0>
  42b46c:	str	xzr, [x19]
  42b470:	mov	w0, w20
  42b474:	ldp	x20, x19, [sp, #64]
  42b478:	ldr	x21, [sp, #48]
  42b47c:	ldp	x29, x30, [sp, #32]
  42b480:	add	sp, sp, #0x50
  42b484:	ret
  42b488:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b48c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b490:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b494:	add	x0, x0, #0xb6
  42b498:	add	x1, x1, #0x56f
  42b49c:	add	x2, x2, #0x560
  42b4a0:	bl	413114 <ferror@plt+0xf094>
  42b4a4:	mov	w20, #0xffffffff            	// #-1
  42b4a8:	b	42b470 <ferror@plt+0x273f0>
  42b4ac:	stp	x29, x30, [sp, #-32]!
  42b4b0:	str	x19, [sp, #16]
  42b4b4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42b4b8:	ldr	w8, [x19, #4064]
  42b4bc:	mov	x29, sp
  42b4c0:	cbz	w8, 42b4d4 <ferror@plt+0x27454>
  42b4c4:	ldr	w0, [x19, #4064]
  42b4c8:	ldr	x19, [sp, #16]
  42b4cc:	ldp	x29, x30, [sp], #32
  42b4d0:	ret
  42b4d4:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42b4d8:	add	x0, x0, #0x5a2
  42b4dc:	bl	417fa4 <ferror@plt+0x13f24>
  42b4e0:	str	w0, [x19, #4064]
  42b4e4:	b	42b4c4 <ferror@plt+0x27444>
  42b4e8:	stp	x29, x30, [sp, #-48]!
  42b4ec:	cmp	w1, #0x2
  42b4f0:	stp	x22, x21, [sp, #16]
  42b4f4:	stp	x20, x19, [sp, #32]
  42b4f8:	mov	x29, sp
  42b4fc:	b.cs	42b5fc <ferror@plt+0x2757c>  // b.hs, b.nlast
  42b500:	mov	w21, w1
  42b504:	ubfiz	w1, w1, #19, #1
  42b508:	mov	x19, x2
  42b50c:	mov	x20, x0
  42b510:	bl	403b80 <pipe2@plt>
  42b514:	cbz	w0, 42b544 <ferror@plt+0x274c4>
  42b518:	mov	w22, w0
  42b51c:	cmn	w0, #0x1
  42b520:	b.ne	42b538 <ferror@plt+0x274b8>  // b.any
  42b524:	bl	403f80 <__errno_location@plt>
  42b528:	ldr	w1, [x0]
  42b52c:	cmp	w1, #0x26
  42b530:	b.ne	42b554 <ferror@plt+0x274d4>  // b.any
  42b534:	cbz	w22, 42b544 <ferror@plt+0x274c4>
  42b538:	mov	w8, #0x1                   	// #1
  42b53c:	cbnz	w8, 42b568 <ferror@plt+0x274e8>
  42b540:	b	42b5ec <ferror@plt+0x2756c>
  42b544:	mov	w8, wzr
  42b548:	mov	w0, #0x1                   	// #1
  42b54c:	cbnz	w8, 42b568 <ferror@plt+0x274e8>
  42b550:	b	42b5ec <ferror@plt+0x2756c>
  42b554:	mov	x0, x19
  42b558:	bl	42b61c <ferror@plt+0x2759c>
  42b55c:	mov	w8, wzr
  42b560:	mov	w0, wzr
  42b564:	cbz	w8, 42b5ec <ferror@plt+0x2756c>
  42b568:	mov	x0, x20
  42b56c:	bl	4036d0 <pipe@plt>
  42b570:	cmn	w0, #0x1
  42b574:	b.eq	42b5b4 <ferror@plt+0x27534>  // b.none
  42b578:	cbz	w21, 42b5ac <ferror@plt+0x2752c>
  42b57c:	ldr	w0, [x20]
  42b580:	mov	w1, #0x2                   	// #2
  42b584:	mov	w2, w21
  42b588:	bl	403d90 <fcntl@plt>
  42b58c:	cmn	w0, #0x1
  42b590:	b.eq	42b5c4 <ferror@plt+0x27544>  // b.none
  42b594:	ldr	w0, [x20, #4]
  42b598:	mov	w1, #0x2                   	// #2
  42b59c:	mov	w2, w21
  42b5a0:	bl	403d90 <fcntl@plt>
  42b5a4:	cmn	w0, #0x1
  42b5a8:	b.eq	42b5c4 <ferror@plt+0x27544>  // b.none
  42b5ac:	mov	w0, #0x1                   	// #1
  42b5b0:	b	42b5ec <ferror@plt+0x2756c>
  42b5b4:	bl	403f80 <__errno_location@plt>
  42b5b8:	ldr	w1, [x0]
  42b5bc:	mov	x0, x19
  42b5c0:	b	42b5e4 <ferror@plt+0x27564>
  42b5c4:	bl	403f80 <__errno_location@plt>
  42b5c8:	ldr	w21, [x0]
  42b5cc:	ldr	w0, [x20]
  42b5d0:	bl	403ab0 <close@plt>
  42b5d4:	ldr	w0, [x20, #4]
  42b5d8:	bl	403ab0 <close@plt>
  42b5dc:	mov	x0, x19
  42b5e0:	mov	w1, w21
  42b5e4:	bl	42b61c <ferror@plt+0x2759c>
  42b5e8:	mov	w0, wzr
  42b5ec:	ldp	x20, x19, [sp, #32]
  42b5f0:	ldp	x22, x21, [sp, #16]
  42b5f4:	ldp	x29, x30, [sp], #48
  42b5f8:	ret
  42b5fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b600:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b604:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b608:	add	x0, x0, #0xb6
  42b60c:	add	x1, x1, #0x5b5
  42b610:	add	x2, x2, #0x5e6
  42b614:	bl	413114 <ferror@plt+0xf094>
  42b618:	b	42b5e8 <ferror@plt+0x27568>
  42b61c:	stp	x29, x30, [sp, #-48]!
  42b620:	str	x21, [sp, #16]
  42b624:	stp	x20, x19, [sp, #32]
  42b628:	mov	x29, sp
  42b62c:	mov	w19, w1
  42b630:	mov	x20, x0
  42b634:	bl	42b4ac <ferror@plt+0x2742c>
  42b638:	mov	w21, w0
  42b63c:	mov	w0, w19
  42b640:	bl	41d518 <ferror@plt+0x19498>
  42b644:	mov	x3, x0
  42b648:	mov	x0, x20
  42b64c:	mov	w1, w21
  42b650:	mov	w2, wzr
  42b654:	bl	4097a4 <ferror@plt+0x5724>
  42b658:	bl	403f80 <__errno_location@plt>
  42b65c:	str	w19, [x0]
  42b660:	ldp	x20, x19, [sp, #32]
  42b664:	ldr	x21, [sp, #16]
  42b668:	ldp	x29, x30, [sp], #48
  42b66c:	ret
  42b670:	stp	x29, x30, [sp, #-48]!
  42b674:	str	x21, [sp, #16]
  42b678:	mov	w21, w1
  42b67c:	mov	w1, #0x3                   	// #3
  42b680:	stp	x20, x19, [sp, #32]
  42b684:	mov	x29, sp
  42b688:	mov	x19, x2
  42b68c:	mov	w20, w0
  42b690:	bl	403d90 <fcntl@plt>
  42b694:	cmn	w0, #0x1
  42b698:	b.eq	42b6cc <ferror@plt+0x2764c>  // b.none
  42b69c:	sxtw	x8, w0
  42b6a0:	orr	x9, x8, #0x800
  42b6a4:	and	x8, x8, #0xfffffffffffff7ff
  42b6a8:	cmp	w21, #0x0
  42b6ac:	csel	x2, x8, x9, eq  // eq = none
  42b6b0:	mov	w1, #0x4                   	// #4
  42b6b4:	mov	w0, w20
  42b6b8:	bl	403d90 <fcntl@plt>
  42b6bc:	cmn	w0, #0x1
  42b6c0:	b.eq	42b6cc <ferror@plt+0x2764c>  // b.none
  42b6c4:	mov	w0, #0x1                   	// #1
  42b6c8:	b	42b6e0 <ferror@plt+0x27660>
  42b6cc:	bl	403f80 <__errno_location@plt>
  42b6d0:	ldr	w1, [x0]
  42b6d4:	mov	x0, x19
  42b6d8:	bl	42b61c <ferror@plt+0x2759c>
  42b6dc:	mov	w0, wzr
  42b6e0:	ldp	x20, x19, [sp, #32]
  42b6e4:	ldr	x21, [sp, #16]
  42b6e8:	ldp	x29, x30, [sp], #48
  42b6ec:	ret
  42b6f0:	stp	x29, x30, [sp, #-16]!
  42b6f4:	cmp	w0, #0xf
  42b6f8:	mov	x29, sp
  42b6fc:	b.hi	42b720 <ferror@plt+0x276a0>  // b.pmore
  42b700:	mov	w8, #0x1                   	// #1
  42b704:	lsl	w8, w8, w0
  42b708:	mov	w9, #0x9406                	// #37894
  42b70c:	tst	w8, w9
  42b710:	b.eq	42b720 <ferror@plt+0x276a0>  // b.none
  42b714:	bl	411600 <ferror@plt+0xd580>
  42b718:	ldp	x29, x30, [sp], #16
  42b71c:	ret
  42b720:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b724:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b728:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b72c:	add	x0, x0, #0xb6
  42b730:	add	x1, x1, #0x606
  42b734:	add	x2, x2, #0x62d
  42b738:	bl	413114 <ferror@plt+0xf094>
  42b73c:	mov	x0, xzr
  42b740:	ldp	x29, x30, [sp], #16
  42b744:	ret
  42b748:	stp	x29, x30, [sp, #-64]!
  42b74c:	str	x23, [sp, #16]
  42b750:	mov	w23, w0
  42b754:	mov	w0, w1
  42b758:	stp	x22, x21, [sp, #32]
  42b75c:	stp	x20, x19, [sp, #48]
  42b760:	mov	x29, sp
  42b764:	mov	x20, x4
  42b768:	mov	x21, x3
  42b76c:	mov	x22, x2
  42b770:	bl	42b6f0 <ferror@plt+0x27670>
  42b774:	mov	x19, x0
  42b778:	cbz	w23, 42b788 <ferror@plt+0x27708>
  42b77c:	mov	x0, x19
  42b780:	mov	w1, w23
  42b784:	bl	40f088 <ferror@plt+0xb008>
  42b788:	mov	x0, x19
  42b78c:	mov	x1, x22
  42b790:	mov	x2, x21
  42b794:	mov	x3, x20
  42b798:	bl	40ef64 <ferror@plt+0xaee4>
  42b79c:	mov	x0, x19
  42b7a0:	mov	x1, xzr
  42b7a4:	bl	40e448 <ferror@plt+0xa3c8>
  42b7a8:	mov	w20, w0
  42b7ac:	mov	x0, x19
  42b7b0:	bl	40f4cc <ferror@plt+0xb44c>
  42b7b4:	mov	w0, w20
  42b7b8:	ldp	x20, x19, [sp, #48]
  42b7bc:	ldp	x22, x21, [sp, #32]
  42b7c0:	ldr	x23, [sp, #16]
  42b7c4:	ldp	x29, x30, [sp], #64
  42b7c8:	ret
  42b7cc:	stp	x29, x30, [sp, #-16]!
  42b7d0:	mov	x3, x2
  42b7d4:	mov	x2, x1
  42b7d8:	mov	w1, w0
  42b7dc:	mov	w0, wzr
  42b7e0:	mov	x4, xzr
  42b7e4:	mov	x29, sp
  42b7e8:	bl	42b748 <ferror@plt+0x276c8>
  42b7ec:	ldp	x29, x30, [sp], #16
  42b7f0:	ret
  42b7f4:	stp	x29, x30, [sp, #-48]!
  42b7f8:	str	x21, [sp, #16]
  42b7fc:	stp	x20, x19, [sp, #32]
  42b800:	mov	x29, sp
  42b804:	cbz	x1, 42b830 <ferror@plt+0x277b0>
  42b808:	mov	x19, x1
  42b80c:	ldr	x1, [x0, #104]
  42b810:	ldr	w21, [x0, #96]
  42b814:	mov	x20, x2
  42b818:	bl	40fc28 <ferror@plt+0xbba8>
  42b81c:	mov	w1, w0
  42b820:	mov	w0, w21
  42b824:	mov	x2, x20
  42b828:	blr	x19
  42b82c:	b	42b838 <ferror@plt+0x277b8>
  42b830:	bl	42b978 <ferror@plt+0x278f8>
  42b834:	mov	w0, wzr
  42b838:	ldp	x20, x19, [sp, #32]
  42b83c:	ldr	x21, [sp, #16]
  42b840:	ldp	x29, x30, [sp], #48
  42b844:	ret
  42b848:	stp	x29, x30, [sp, #-48]!
  42b84c:	stp	x20, x19, [sp, #32]
  42b850:	mov	w20, w0
  42b854:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42b858:	mov	w19, w1
  42b85c:	add	x0, x0, #0x800
  42b860:	mov	w1, #0x70                  	// #112
  42b864:	str	x21, [sp, #16]
  42b868:	mov	x29, sp
  42b86c:	bl	40e3a8 <ferror@plt+0xa328>
  42b870:	mov	w1, w20
  42b874:	mov	w2, w19
  42b878:	mov	x21, x0
  42b87c:	str	w20, [x0, #96]
  42b880:	bl	40f968 <ferror@plt+0xb8e8>
  42b884:	str	x0, [x21, #104]
  42b888:	mov	x0, x21
  42b88c:	ldp	x20, x19, [sp, #32]
  42b890:	ldr	x21, [sp, #16]
  42b894:	ldp	x29, x30, [sp], #48
  42b898:	ret
  42b89c:	stp	x29, x30, [sp, #-64]!
  42b8a0:	str	x23, [sp, #16]
  42b8a4:	stp	x22, x21, [sp, #32]
  42b8a8:	stp	x20, x19, [sp, #48]
  42b8ac:	mov	x29, sp
  42b8b0:	cbz	x3, 42b928 <ferror@plt+0x278a8>
  42b8b4:	mov	w23, w0
  42b8b8:	mov	w0, w1
  42b8bc:	mov	w1, w2
  42b8c0:	mov	x19, x5
  42b8c4:	mov	x21, x4
  42b8c8:	mov	x22, x3
  42b8cc:	bl	42b848 <ferror@plt+0x277c8>
  42b8d0:	mov	x20, x0
  42b8d4:	cbz	w23, 42b8e4 <ferror@plt+0x27864>
  42b8d8:	mov	x0, x20
  42b8dc:	mov	w1, w23
  42b8e0:	bl	40f088 <ferror@plt+0xb008>
  42b8e4:	mov	x0, x20
  42b8e8:	mov	x1, x22
  42b8ec:	mov	x2, x21
  42b8f0:	mov	x3, x19
  42b8f4:	bl	40ef64 <ferror@plt+0xaee4>
  42b8f8:	mov	x0, x20
  42b8fc:	mov	x1, xzr
  42b900:	bl	40e448 <ferror@plt+0xa3c8>
  42b904:	mov	w19, w0
  42b908:	mov	x0, x20
  42b90c:	bl	40f4cc <ferror@plt+0xb44c>
  42b910:	mov	w0, w19
  42b914:	ldp	x20, x19, [sp, #48]
  42b918:	ldp	x22, x21, [sp, #32]
  42b91c:	ldr	x23, [sp, #16]
  42b920:	ldp	x29, x30, [sp], #64
  42b924:	ret
  42b928:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b92c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42b930:	adrp	x2, 43b000 <ferror@plt+0x36f80>
  42b934:	add	x0, x0, #0xb6
  42b938:	add	x1, x1, #0x691
  42b93c:	add	x2, x2, #0x3d0
  42b940:	bl	413114 <ferror@plt+0xf094>
  42b944:	mov	w19, wzr
  42b948:	b	42b910 <ferror@plt+0x27890>
  42b94c:	stp	x29, x30, [sp, #-16]!
  42b950:	mov	x4, x3
  42b954:	mov	x3, x2
  42b958:	mov	w2, w1
  42b95c:	mov	w1, w0
  42b960:	mov	w0, wzr
  42b964:	mov	x5, xzr
  42b968:	mov	x29, sp
  42b96c:	bl	42b89c <ferror@plt+0x2781c>
  42b970:	ldp	x29, x30, [sp], #16
  42b974:	ret
  42b978:	sub	sp, sp, #0x120
  42b97c:	stp	x29, x30, [sp, #256]
  42b980:	add	x29, sp, #0x100
  42b984:	mov	x8, #0xffffffffffffffc8    	// #-56
  42b988:	mov	x9, sp
  42b98c:	sub	x10, x29, #0x78
  42b990:	movk	x8, #0xff80, lsl #32
  42b994:	add	x11, x29, #0x20
  42b998:	add	x9, x9, #0x80
  42b99c:	add	x10, x10, #0x38
  42b9a0:	stp	x9, x8, [x29, #-16]
  42b9a4:	stp	x11, x10, [x29, #-32]
  42b9a8:	stp	x1, x2, [x29, #-120]
  42b9ac:	stp	x3, x4, [x29, #-104]
  42b9b0:	stp	x5, x6, [x29, #-88]
  42b9b4:	stur	x7, [x29, #-72]
  42b9b8:	stp	q0, q1, [sp]
  42b9bc:	ldp	q0, q1, [x29, #-32]
  42b9c0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42b9c4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42b9c8:	add	x0, x0, #0xb6
  42b9cc:	add	x2, x2, #0x6f1
  42b9d0:	sub	x3, x29, #0x40
  42b9d4:	mov	w1, #0x10                  	// #16
  42b9d8:	str	x28, [sp, #272]
  42b9dc:	stp	q2, q3, [sp, #32]
  42b9e0:	stp	q4, q5, [sp, #64]
  42b9e4:	stp	q6, q7, [sp, #96]
  42b9e8:	stp	q0, q1, [x29, #-64]
  42b9ec:	bl	41336c <ferror@plt+0xf2ec>
  42b9f0:	ldr	x28, [sp, #272]
  42b9f4:	ldp	x29, x30, [sp, #256]
  42b9f8:	add	sp, sp, #0x120
  42b9fc:	ret
  42ba00:	stp	x29, x30, [sp, #-32]!
  42ba04:	str	x19, [sp, #16]
  42ba08:	mov	x29, sp
  42ba0c:	mov	x19, x0
  42ba10:	bl	42ba24 <ferror@plt+0x279a4>
  42ba14:	str	x0, [x19]
  42ba18:	ldr	x19, [sp, #16]
  42ba1c:	ldp	x29, x30, [sp], #32
  42ba20:	ret
  42ba24:	stp	x29, x30, [sp, #-32]!
  42ba28:	mov	w0, #0x30                  	// #48
  42ba2c:	str	x19, [sp, #16]
  42ba30:	mov	x29, sp
  42ba34:	bl	403860 <malloc@plt>
  42ba38:	cbz	x0, 42ba74 <ferror@plt+0x279f4>
  42ba3c:	mov	x19, x0
  42ba40:	add	x0, x29, #0x18
  42ba44:	bl	403690 <pthread_mutexattr_init@plt>
  42ba48:	add	x0, x29, #0x18
  42ba4c:	mov	w1, #0x3                   	// #3
  42ba50:	bl	4035a0 <pthread_mutexattr_settype@plt>
  42ba54:	add	x1, x29, #0x18
  42ba58:	mov	x0, x19
  42ba5c:	bl	403aa0 <pthread_mutex_init@plt>
  42ba60:	cbnz	w0, 42ba88 <ferror@plt+0x27a08>
  42ba64:	mov	x0, x19
  42ba68:	ldr	x19, [sp, #16]
  42ba6c:	ldp	x29, x30, [sp], #32
  42ba70:	ret
  42ba74:	bl	403f80 <__errno_location@plt>
  42ba78:	ldr	w0, [x0]
  42ba7c:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  42ba80:	add	x1, x1, #0xc35
  42ba84:	bl	42bb4c <ferror@plt+0x27acc>
  42ba88:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ba8c:	add	x1, x1, #0x8d6
  42ba90:	bl	42bb4c <ferror@plt+0x27acc>
  42ba94:	stp	x29, x30, [sp, #-16]!
  42ba98:	ldr	x0, [x0]
  42ba9c:	mov	x29, sp
  42baa0:	bl	42baac <ferror@plt+0x27a2c>
  42baa4:	ldp	x29, x30, [sp], #16
  42baa8:	ret
  42baac:	stp	x29, x30, [sp, #-32]!
  42bab0:	str	x19, [sp, #16]
  42bab4:	mov	x29, sp
  42bab8:	mov	x19, x0
  42babc:	bl	403db0 <pthread_mutex_destroy@plt>
  42bac0:	mov	x0, x19
  42bac4:	bl	403c80 <free@plt>
  42bac8:	ldr	x19, [sp, #16]
  42bacc:	ldp	x29, x30, [sp], #32
  42bad0:	ret
  42bad4:	stp	x29, x30, [sp, #-16]!
  42bad8:	mov	x29, sp
  42badc:	bl	42bafc <ferror@plt+0x27a7c>
  42bae0:	bl	403fd0 <pthread_mutex_lock@plt>
  42bae4:	cbnz	w0, 42baf0 <ferror@plt+0x27a70>
  42bae8:	ldp	x29, x30, [sp], #16
  42baec:	ret
  42baf0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42baf4:	add	x1, x1, #0x742
  42baf8:	bl	42bb4c <ferror@plt+0x27acc>
  42bafc:	stp	x29, x30, [sp, #-32]!
  42bb00:	str	x19, [sp, #16]
  42bb04:	dmb	ish
  42bb08:	mov	x19, x0
  42bb0c:	ldr	x0, [x0]
  42bb10:	mov	x29, sp
  42bb14:	cbz	x0, 42bb24 <ferror@plt+0x27aa4>
  42bb18:	ldr	x19, [sp, #16]
  42bb1c:	ldp	x29, x30, [sp], #32
  42bb20:	ret
  42bb24:	bl	42ba24 <ferror@plt+0x279a4>
  42bb28:	ldaxr	x8, [x19]
  42bb2c:	cbnz	x8, 42bb3c <ferror@plt+0x27abc>
  42bb30:	stlxr	w8, x0, [x19]
  42bb34:	cbnz	w8, 42bb28 <ferror@plt+0x27aa8>
  42bb38:	b	42bb44 <ferror@plt+0x27ac4>
  42bb3c:	clrex
  42bb40:	bl	42baac <ferror@plt+0x27a2c>
  42bb44:	ldr	x0, [x19]
  42bb48:	b	42bb18 <ferror@plt+0x27a98>
  42bb4c:	stp	x29, x30, [sp, #-32]!
  42bb50:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42bb54:	stp	x20, x19, [sp, #16]
  42bb58:	ldr	x20, [x8, #2312]
  42bb5c:	mov	x29, sp
  42bb60:	mov	x19, x1
  42bb64:	bl	403a90 <strerror@plt>
  42bb68:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42bb6c:	mov	x3, x0
  42bb70:	add	x1, x1, #0x8e9
  42bb74:	mov	x0, x20
  42bb78:	mov	x2, x19
  42bb7c:	bl	404040 <fprintf@plt>
  42bb80:	bl	403b30 <abort@plt>
  42bb84:	stp	x29, x30, [sp, #-16]!
  42bb88:	mov	x29, sp
  42bb8c:	bl	42bafc <ferror@plt+0x27a7c>
  42bb90:	bl	403ff0 <pthread_mutex_unlock@plt>
  42bb94:	cbnz	w0, 42bba0 <ferror@plt+0x27b20>
  42bb98:	ldp	x29, x30, [sp], #16
  42bb9c:	ret
  42bba0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42bba4:	add	x1, x1, #0x755
  42bba8:	bl	42bb4c <ferror@plt+0x27acc>
  42bbac:	stp	x29, x30, [sp, #-16]!
  42bbb0:	mov	x29, sp
  42bbb4:	bl	42bafc <ferror@plt+0x27a7c>
  42bbb8:	bl	403650 <pthread_mutex_trylock@plt>
  42bbbc:	cbnz	w0, 42bbcc <ferror@plt+0x27b4c>
  42bbc0:	mov	w0, #0x1                   	// #1
  42bbc4:	ldp	x29, x30, [sp], #16
  42bbc8:	ret
  42bbcc:	cmp	w0, #0x10
  42bbd0:	b.ne	42bbe0 <ferror@plt+0x27b60>  // b.any
  42bbd4:	mov	w0, wzr
  42bbd8:	ldp	x29, x30, [sp], #16
  42bbdc:	ret
  42bbe0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42bbe4:	add	x1, x1, #0x76a
  42bbe8:	bl	42bb4c <ferror@plt+0x27acc>
  42bbec:	stp	x29, x30, [sp, #-32]!
  42bbf0:	str	x19, [sp, #16]
  42bbf4:	mov	x29, sp
  42bbf8:	mov	x19, x0
  42bbfc:	bl	42bc10 <ferror@plt+0x27b90>
  42bc00:	str	x0, [x19]
  42bc04:	ldr	x19, [sp, #16]
  42bc08:	ldp	x29, x30, [sp], #32
  42bc0c:	ret
  42bc10:	stp	x29, x30, [sp, #-32]!
  42bc14:	mov	w0, #0x30                  	// #48
  42bc18:	str	x19, [sp, #16]
  42bc1c:	mov	x29, sp
  42bc20:	bl	41a9a8 <ferror@plt+0x16928>
  42bc24:	mov	x19, x0
  42bc28:	add	x0, x29, #0x18
  42bc2c:	bl	403690 <pthread_mutexattr_init@plt>
  42bc30:	add	x0, x29, #0x18
  42bc34:	mov	w1, #0x1                   	// #1
  42bc38:	bl	4035a0 <pthread_mutexattr_settype@plt>
  42bc3c:	add	x1, x29, #0x18
  42bc40:	mov	x0, x19
  42bc44:	bl	403aa0 <pthread_mutex_init@plt>
  42bc48:	add	x0, x29, #0x18
  42bc4c:	bl	4037a0 <pthread_mutexattr_destroy@plt>
  42bc50:	mov	x0, x19
  42bc54:	ldr	x19, [sp, #16]
  42bc58:	ldp	x29, x30, [sp], #32
  42bc5c:	ret
  42bc60:	stp	x29, x30, [sp, #-16]!
  42bc64:	ldr	x0, [x0]
  42bc68:	mov	x29, sp
  42bc6c:	bl	42bc78 <ferror@plt+0x27bf8>
  42bc70:	ldp	x29, x30, [sp], #16
  42bc74:	ret
  42bc78:	stp	x29, x30, [sp, #-32]!
  42bc7c:	str	x19, [sp, #16]
  42bc80:	mov	x29, sp
  42bc84:	mov	x19, x0
  42bc88:	bl	403db0 <pthread_mutex_destroy@plt>
  42bc8c:	mov	w0, #0x30                  	// #48
  42bc90:	mov	x1, x19
  42bc94:	bl	41ad98 <ferror@plt+0x16d18>
  42bc98:	ldr	x19, [sp, #16]
  42bc9c:	ldp	x29, x30, [sp], #32
  42bca0:	ret
  42bca4:	stp	x29, x30, [sp, #-16]!
  42bca8:	mov	x29, sp
  42bcac:	bl	42bcbc <ferror@plt+0x27c3c>
  42bcb0:	bl	403fd0 <pthread_mutex_lock@plt>
  42bcb4:	ldp	x29, x30, [sp], #16
  42bcb8:	ret
  42bcbc:	stp	x29, x30, [sp, #-32]!
  42bcc0:	str	x19, [sp, #16]
  42bcc4:	dmb	ish
  42bcc8:	mov	x19, x0
  42bccc:	ldr	x0, [x0]
  42bcd0:	mov	x29, sp
  42bcd4:	cbz	x0, 42bce4 <ferror@plt+0x27c64>
  42bcd8:	ldr	x19, [sp, #16]
  42bcdc:	ldp	x29, x30, [sp], #32
  42bce0:	ret
  42bce4:	bl	42bc10 <ferror@plt+0x27b90>
  42bce8:	ldaxr	x8, [x19]
  42bcec:	cbnz	x8, 42bcfc <ferror@plt+0x27c7c>
  42bcf0:	stlxr	w8, x0, [x19]
  42bcf4:	cbnz	w8, 42bce8 <ferror@plt+0x27c68>
  42bcf8:	b	42bd04 <ferror@plt+0x27c84>
  42bcfc:	clrex
  42bd00:	bl	42bc78 <ferror@plt+0x27bf8>
  42bd04:	ldr	x0, [x19]
  42bd08:	b	42bcd8 <ferror@plt+0x27c58>
  42bd0c:	stp	x29, x30, [sp, #-16]!
  42bd10:	ldr	x0, [x0]
  42bd14:	mov	x29, sp
  42bd18:	bl	403ff0 <pthread_mutex_unlock@plt>
  42bd1c:	ldp	x29, x30, [sp], #16
  42bd20:	ret
  42bd24:	stp	x29, x30, [sp, #-16]!
  42bd28:	mov	x29, sp
  42bd2c:	bl	42bcbc <ferror@plt+0x27c3c>
  42bd30:	bl	403650 <pthread_mutex_trylock@plt>
  42bd34:	cmp	w0, #0x0
  42bd38:	cset	w0, eq  // eq = none
  42bd3c:	ldp	x29, x30, [sp], #16
  42bd40:	ret
  42bd44:	stp	x29, x30, [sp, #-32]!
  42bd48:	str	x19, [sp, #16]
  42bd4c:	mov	x29, sp
  42bd50:	mov	x19, x0
  42bd54:	bl	42bd68 <ferror@plt+0x27ce8>
  42bd58:	str	x0, [x19]
  42bd5c:	ldr	x19, [sp, #16]
  42bd60:	ldp	x29, x30, [sp], #32
  42bd64:	ret
  42bd68:	stp	x29, x30, [sp, #-32]!
  42bd6c:	mov	w0, #0x38                  	// #56
  42bd70:	str	x19, [sp, #16]
  42bd74:	mov	x29, sp
  42bd78:	bl	403860 <malloc@plt>
  42bd7c:	cbz	x0, 42bda0 <ferror@plt+0x27d20>
  42bd80:	mov	x1, xzr
  42bd84:	mov	x19, x0
  42bd88:	bl	403ee0 <pthread_rwlock_init@plt>
  42bd8c:	cbnz	w0, 42bdb4 <ferror@plt+0x27d34>
  42bd90:	mov	x0, x19
  42bd94:	ldr	x19, [sp, #16]
  42bd98:	ldp	x29, x30, [sp], #32
  42bd9c:	ret
  42bda0:	bl	403f80 <__errno_location@plt>
  42bda4:	ldr	w0, [x0]
  42bda8:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  42bdac:	add	x1, x1, #0xc35
  42bdb0:	bl	42bb4c <ferror@plt+0x27acc>
  42bdb4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42bdb8:	add	x1, x1, #0x93e
  42bdbc:	bl	42bb4c <ferror@plt+0x27acc>
  42bdc0:	stp	x29, x30, [sp, #-16]!
  42bdc4:	ldr	x0, [x0]
  42bdc8:	mov	x29, sp
  42bdcc:	bl	42bdd8 <ferror@plt+0x27d58>
  42bdd0:	ldp	x29, x30, [sp], #16
  42bdd4:	ret
  42bdd8:	stp	x29, x30, [sp, #-32]!
  42bddc:	str	x19, [sp, #16]
  42bde0:	mov	x29, sp
  42bde4:	mov	x19, x0
  42bde8:	bl	4039d0 <pthread_rwlock_destroy@plt>
  42bdec:	mov	x0, x19
  42bdf0:	bl	403c80 <free@plt>
  42bdf4:	ldr	x19, [sp, #16]
  42bdf8:	ldp	x29, x30, [sp], #32
  42bdfc:	ret
  42be00:	stp	x29, x30, [sp, #-16]!
  42be04:	mov	x29, sp
  42be08:	bl	42be18 <ferror@plt+0x27d98>
  42be0c:	bl	403cb0 <pthread_rwlock_wrlock@plt>
  42be10:	ldp	x29, x30, [sp], #16
  42be14:	ret
  42be18:	stp	x29, x30, [sp, #-32]!
  42be1c:	str	x19, [sp, #16]
  42be20:	dmb	ish
  42be24:	mov	x19, x0
  42be28:	ldr	x0, [x0]
  42be2c:	mov	x29, sp
  42be30:	cbz	x0, 42be40 <ferror@plt+0x27dc0>
  42be34:	ldr	x19, [sp, #16]
  42be38:	ldp	x29, x30, [sp], #32
  42be3c:	ret
  42be40:	bl	42bd68 <ferror@plt+0x27ce8>
  42be44:	ldaxr	x8, [x19]
  42be48:	cbnz	x8, 42be58 <ferror@plt+0x27dd8>
  42be4c:	stlxr	w8, x0, [x19]
  42be50:	cbnz	w8, 42be44 <ferror@plt+0x27dc4>
  42be54:	b	42be60 <ferror@plt+0x27de0>
  42be58:	clrex
  42be5c:	bl	42bdd8 <ferror@plt+0x27d58>
  42be60:	ldr	x0, [x19]
  42be64:	b	42be34 <ferror@plt+0x27db4>
  42be68:	stp	x29, x30, [sp, #-16]!
  42be6c:	mov	x29, sp
  42be70:	bl	42be18 <ferror@plt+0x27d98>
  42be74:	bl	403780 <pthread_rwlock_trywrlock@plt>
  42be78:	cmp	w0, #0x0
  42be7c:	cset	w0, eq  // eq = none
  42be80:	ldp	x29, x30, [sp], #16
  42be84:	ret
  42be88:	stp	x29, x30, [sp, #-16]!
  42be8c:	mov	x29, sp
  42be90:	bl	42be18 <ferror@plt+0x27d98>
  42be94:	bl	403f70 <pthread_rwlock_unlock@plt>
  42be98:	ldp	x29, x30, [sp], #16
  42be9c:	ret
  42bea0:	stp	x29, x30, [sp, #-16]!
  42bea4:	mov	x29, sp
  42bea8:	bl	42be18 <ferror@plt+0x27d98>
  42beac:	bl	403c60 <pthread_rwlock_rdlock@plt>
  42beb0:	ldp	x29, x30, [sp], #16
  42beb4:	ret
  42beb8:	stp	x29, x30, [sp, #-16]!
  42bebc:	mov	x29, sp
  42bec0:	bl	42be18 <ferror@plt+0x27d98>
  42bec4:	bl	403bb0 <pthread_rwlock_tryrdlock@plt>
  42bec8:	cmp	w0, #0x0
  42becc:	cset	w0, eq  // eq = none
  42bed0:	ldp	x29, x30, [sp], #16
  42bed4:	ret
  42bed8:	stp	x29, x30, [sp, #-16]!
  42bedc:	mov	x29, sp
  42bee0:	bl	42be18 <ferror@plt+0x27d98>
  42bee4:	bl	403f70 <pthread_rwlock_unlock@plt>
  42bee8:	ldp	x29, x30, [sp], #16
  42beec:	ret
  42bef0:	stp	x29, x30, [sp, #-32]!
  42bef4:	str	x19, [sp, #16]
  42bef8:	mov	x29, sp
  42befc:	mov	x19, x0
  42bf00:	bl	42bf14 <ferror@plt+0x27e94>
  42bf04:	str	x0, [x19]
  42bf08:	ldr	x19, [sp, #16]
  42bf0c:	ldp	x29, x30, [sp], #32
  42bf10:	ret
  42bf14:	stp	x29, x30, [sp, #-32]!
  42bf18:	mov	x29, sp
  42bf1c:	add	x0, x29, #0x18
  42bf20:	str	x19, [sp, #16]
  42bf24:	bl	403d20 <pthread_condattr_init@plt>
  42bf28:	add	x0, x29, #0x18
  42bf2c:	mov	w1, #0x1                   	// #1
  42bf30:	bl	403e90 <pthread_condattr_setclock@plt>
  42bf34:	mov	w0, #0x30                  	// #48
  42bf38:	bl	403860 <malloc@plt>
  42bf3c:	cbz	x0, 42bf68 <ferror@plt+0x27ee8>
  42bf40:	add	x1, x29, #0x18
  42bf44:	mov	x19, x0
  42bf48:	bl	403de0 <pthread_cond_init@plt>
  42bf4c:	cbnz	w0, 42bf7c <ferror@plt+0x27efc>
  42bf50:	add	x0, x29, #0x18
  42bf54:	bl	403890 <pthread_condattr_destroy@plt>
  42bf58:	mov	x0, x19
  42bf5c:	ldr	x19, [sp, #16]
  42bf60:	ldp	x29, x30, [sp], #32
  42bf64:	ret
  42bf68:	bl	403f80 <__errno_location@plt>
  42bf6c:	ldr	w0, [x0]
  42bf70:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  42bf74:	add	x1, x1, #0xc35
  42bf78:	bl	42bb4c <ferror@plt+0x27acc>
  42bf7c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42bf80:	add	x1, x1, #0x952
  42bf84:	bl	42bb4c <ferror@plt+0x27acc>
  42bf88:	stp	x29, x30, [sp, #-16]!
  42bf8c:	ldr	x0, [x0]
  42bf90:	mov	x29, sp
  42bf94:	bl	42bfa0 <ferror@plt+0x27f20>
  42bf98:	ldp	x29, x30, [sp], #16
  42bf9c:	ret
  42bfa0:	stp	x29, x30, [sp, #-32]!
  42bfa4:	str	x19, [sp, #16]
  42bfa8:	mov	x29, sp
  42bfac:	mov	x19, x0
  42bfb0:	bl	403f40 <pthread_cond_destroy@plt>
  42bfb4:	mov	x0, x19
  42bfb8:	bl	403c80 <free@plt>
  42bfbc:	ldr	x19, [sp, #16]
  42bfc0:	ldp	x29, x30, [sp], #32
  42bfc4:	ret
  42bfc8:	stp	x29, x30, [sp, #-32]!
  42bfcc:	stp	x20, x19, [sp, #16]
  42bfd0:	mov	x29, sp
  42bfd4:	mov	x19, x1
  42bfd8:	bl	42c010 <ferror@plt+0x27f90>
  42bfdc:	mov	x20, x0
  42bfe0:	mov	x0, x19
  42bfe4:	bl	42bafc <ferror@plt+0x27a7c>
  42bfe8:	mov	x1, x0
  42bfec:	mov	x0, x20
  42bff0:	bl	403cc0 <pthread_cond_wait@plt>
  42bff4:	cbnz	w0, 42c004 <ferror@plt+0x27f84>
  42bff8:	ldp	x20, x19, [sp, #16]
  42bffc:	ldp	x29, x30, [sp], #32
  42c000:	ret
  42c004:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c008:	add	x1, x1, #0x780
  42c00c:	bl	42bb4c <ferror@plt+0x27acc>
  42c010:	stp	x29, x30, [sp, #-32]!
  42c014:	str	x19, [sp, #16]
  42c018:	dmb	ish
  42c01c:	mov	x19, x0
  42c020:	ldr	x0, [x0]
  42c024:	mov	x29, sp
  42c028:	cbz	x0, 42c038 <ferror@plt+0x27fb8>
  42c02c:	ldr	x19, [sp, #16]
  42c030:	ldp	x29, x30, [sp], #32
  42c034:	ret
  42c038:	bl	42bf14 <ferror@plt+0x27e94>
  42c03c:	ldaxr	x8, [x19]
  42c040:	cbnz	x8, 42c050 <ferror@plt+0x27fd0>
  42c044:	stlxr	w8, x0, [x19]
  42c048:	cbnz	w8, 42c03c <ferror@plt+0x27fbc>
  42c04c:	b	42c058 <ferror@plt+0x27fd8>
  42c050:	clrex
  42c054:	bl	42bfa0 <ferror@plt+0x27f20>
  42c058:	ldr	x0, [x19]
  42c05c:	b	42c02c <ferror@plt+0x27fac>
  42c060:	stp	x29, x30, [sp, #-16]!
  42c064:	mov	x29, sp
  42c068:	bl	42c010 <ferror@plt+0x27f90>
  42c06c:	bl	4038f0 <pthread_cond_signal@plt>
  42c070:	cbnz	w0, 42c07c <ferror@plt+0x27ffc>
  42c074:	ldp	x29, x30, [sp], #16
  42c078:	ret
  42c07c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c080:	add	x1, x1, #0x792
  42c084:	bl	42bb4c <ferror@plt+0x27acc>
  42c088:	stp	x29, x30, [sp, #-16]!
  42c08c:	mov	x29, sp
  42c090:	bl	42c010 <ferror@plt+0x27f90>
  42c094:	bl	4039e0 <pthread_cond_broadcast@plt>
  42c098:	cbnz	w0, 42c0a4 <ferror@plt+0x28024>
  42c09c:	ldp	x29, x30, [sp], #16
  42c0a0:	ret
  42c0a4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c0a8:	add	x1, x1, #0x7a6
  42c0ac:	bl	42bb4c <ferror@plt+0x27acc>
  42c0b0:	sub	sp, sp, #0x30
  42c0b4:	mov	x8, #0x34db                	// #13531
  42c0b8:	movk	x8, #0xd7b6, lsl #16
  42c0bc:	movk	x8, #0xde82, lsl #32
  42c0c0:	movk	x8, #0x431b, lsl #48
  42c0c4:	smulh	x8, x2, x8
  42c0c8:	mov	w9, #0x4240                	// #16960
  42c0cc:	asr	x11, x8, #18
  42c0d0:	movk	w9, #0xf, lsl #16
  42c0d4:	add	x8, x11, x8, lsr #63
  42c0d8:	mov	w10, #0x3e8                 	// #1000
  42c0dc:	msub	x9, x8, x9, x2
  42c0e0:	mul	x9, x9, x10
  42c0e4:	stp	x29, x30, [sp, #16]
  42c0e8:	stp	x20, x19, [sp, #32]
  42c0ec:	add	x29, sp, #0x10
  42c0f0:	mov	x19, x1
  42c0f4:	stp	x8, x9, [sp]
  42c0f8:	bl	42c010 <ferror@plt+0x27f90>
  42c0fc:	mov	x20, x0
  42c100:	mov	x0, x19
  42c104:	bl	42bafc <ferror@plt+0x27a7c>
  42c108:	mov	x1, x0
  42c10c:	mov	x2, sp
  42c110:	mov	x0, x20
  42c114:	bl	404050 <pthread_cond_timedwait@plt>
  42c118:	cbnz	w0, 42c124 <ferror@plt+0x280a4>
  42c11c:	mov	w0, #0x1                   	// #1
  42c120:	b	42c130 <ferror@plt+0x280b0>
  42c124:	cmp	w0, #0x6e
  42c128:	b.ne	42c140 <ferror@plt+0x280c0>  // b.any
  42c12c:	mov	w0, wzr
  42c130:	ldp	x20, x19, [sp, #32]
  42c134:	ldp	x29, x30, [sp, #16]
  42c138:	add	sp, sp, #0x30
  42c13c:	ret
  42c140:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c144:	add	x1, x1, #0x7bd
  42c148:	bl	42bb4c <ferror@plt+0x27acc>
  42c14c:	stp	x29, x30, [sp, #-16]!
  42c150:	mov	x29, sp
  42c154:	bl	42c168 <ferror@plt+0x280e8>
  42c158:	ldr	w0, [x0]
  42c15c:	bl	403a30 <pthread_getspecific@plt>
  42c160:	ldp	x29, x30, [sp], #16
  42c164:	ret
  42c168:	stp	x29, x30, [sp, #-32]!
  42c16c:	str	x19, [sp, #16]
  42c170:	dmb	ish
  42c174:	mov	x19, x0
  42c178:	ldr	x0, [x0]
  42c17c:	mov	x29, sp
  42c180:	cbz	x0, 42c190 <ferror@plt+0x28110>
  42c184:	ldr	x19, [sp, #16]
  42c188:	ldp	x29, x30, [sp], #32
  42c18c:	ret
  42c190:	ldr	x0, [x19, #8]
  42c194:	bl	42c550 <ferror@plt+0x284d0>
  42c198:	ldaxr	x8, [x19]
  42c19c:	cbnz	x8, 42c1ac <ferror@plt+0x2812c>
  42c1a0:	stlxr	w8, x0, [x19]
  42c1a4:	cbnz	w8, 42c198 <ferror@plt+0x28118>
  42c1a8:	b	42c184 <ferror@plt+0x28104>
  42c1ac:	clrex
  42c1b0:	bl	42c5ac <ferror@plt+0x2852c>
  42c1b4:	ldr	x0, [x19]
  42c1b8:	b	42c184 <ferror@plt+0x28104>
  42c1bc:	stp	x29, x30, [sp, #-32]!
  42c1c0:	str	x19, [sp, #16]
  42c1c4:	mov	x29, sp
  42c1c8:	mov	x19, x1
  42c1cc:	bl	42c168 <ferror@plt+0x280e8>
  42c1d0:	ldr	w0, [x0]
  42c1d4:	mov	x1, x19
  42c1d8:	bl	403d40 <pthread_setspecific@plt>
  42c1dc:	cbnz	w0, 42c1ec <ferror@plt+0x2816c>
  42c1e0:	ldr	x19, [sp, #16]
  42c1e4:	ldp	x29, x30, [sp], #32
  42c1e8:	ret
  42c1ec:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c1f0:	add	x1, x1, #0x7d4
  42c1f4:	bl	42bb4c <ferror@plt+0x27acc>
  42c1f8:	stp	x29, x30, [sp, #-48]!
  42c1fc:	str	x21, [sp, #16]
  42c200:	stp	x20, x19, [sp, #32]
  42c204:	mov	x29, sp
  42c208:	mov	x19, x1
  42c20c:	mov	x21, x0
  42c210:	bl	42c168 <ferror@plt+0x280e8>
  42c214:	mov	x20, x0
  42c218:	ldr	w0, [x0]
  42c21c:	bl	403a30 <pthread_getspecific@plt>
  42c220:	cbz	x0, 42c230 <ferror@plt+0x281b0>
  42c224:	ldr	x8, [x21, #8]
  42c228:	cbz	x8, 42c230 <ferror@plt+0x281b0>
  42c22c:	blr	x8
  42c230:	ldr	w0, [x20]
  42c234:	mov	x1, x19
  42c238:	bl	403d40 <pthread_setspecific@plt>
  42c23c:	cbnz	w0, 42c250 <ferror@plt+0x281d0>
  42c240:	ldp	x20, x19, [sp, #32]
  42c244:	ldr	x21, [sp, #16]
  42c248:	ldp	x29, x30, [sp], #48
  42c24c:	ret
  42c250:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c254:	add	x1, x1, #0x7d4
  42c258:	bl	42bb4c <ferror@plt+0x27acc>
  42c25c:	stp	x29, x30, [sp, #-32]!
  42c260:	ldr	w8, [x0, #56]
  42c264:	str	x19, [sp, #16]
  42c268:	mov	x19, x0
  42c26c:	mov	x29, sp
  42c270:	cbnz	w8, 42c27c <ferror@plt+0x281fc>
  42c274:	ldr	x0, [x19, #48]
  42c278:	bl	403930 <pthread_detach@plt>
  42c27c:	add	x0, x19, #0x40
  42c280:	bl	42ba94 <ferror@plt+0x27a14>
  42c284:	mov	w0, #0x48                  	// #72
  42c288:	mov	x1, x19
  42c28c:	bl	41ad98 <ferror@plt+0x16d18>
  42c290:	ldr	x19, [sp, #16]
  42c294:	ldp	x29, x30, [sp], #32
  42c298:	ret
  42c29c:	sub	sp, sp, #0x70
  42c2a0:	stp	x22, x21, [sp, #80]
  42c2a4:	mov	x21, x0
  42c2a8:	mov	w0, #0x48                  	// #72
  42c2ac:	stp	x29, x30, [sp, #64]
  42c2b0:	stp	x20, x19, [sp, #96]
  42c2b4:	add	x29, sp, #0x40
  42c2b8:	mov	x20, x2
  42c2bc:	mov	x22, x1
  42c2c0:	bl	41ad14 <ferror@plt+0x16c94>
  42c2c4:	mov	x19, x0
  42c2c8:	mov	x0, sp
  42c2cc:	bl	403700 <pthread_attr_init@plt>
  42c2d0:	cbnz	w0, 42c390 <ferror@plt+0x28310>
  42c2d4:	cbz	x22, 42c300 <ferror@plt+0x28280>
  42c2d8:	mov	w0, #0x4b                  	// #75
  42c2dc:	bl	403e70 <sysconf@plt>
  42c2e0:	cmp	x0, x22
  42c2e4:	b.ls	42c2f4 <ferror@plt+0x28274>  // b.plast
  42c2e8:	mov	w0, #0x4b                  	// #75
  42c2ec:	bl	403e70 <sysconf@plt>
  42c2f0:	mov	x22, x0
  42c2f4:	mov	x0, sp
  42c2f8:	mov	x1, x22
  42c2fc:	bl	4039b0 <pthread_attr_setstacksize@plt>
  42c300:	add	x0, x19, #0x30
  42c304:	mov	x1, sp
  42c308:	mov	x2, x21
  42c30c:	mov	x3, x19
  42c310:	bl	403ae0 <pthread_create@plt>
  42c314:	mov	w21, w0
  42c318:	mov	x0, sp
  42c31c:	bl	4038b0 <pthread_attr_destroy@plt>
  42c320:	cbnz	w0, 42c3b8 <ferror@plt+0x28338>
  42c324:	cbz	w21, 42c370 <ferror@plt+0x282f0>
  42c328:	cmp	w21, #0xb
  42c32c:	b.ne	42c3e0 <ferror@plt+0x28360>  // b.any
  42c330:	bl	424430 <ferror@plt+0x203b0>
  42c334:	mov	w21, w0
  42c338:	mov	w0, #0xb                   	// #11
  42c33c:	bl	41d518 <ferror@plt+0x19498>
  42c340:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c344:	mov	x4, x0
  42c348:	add	x3, x3, #0x871
  42c34c:	mov	x0, x20
  42c350:	mov	w1, w21
  42c354:	mov	w2, wzr
  42c358:	bl	409680 <ferror@plt+0x5600>
  42c35c:	mov	w0, #0x48                  	// #72
  42c360:	mov	x1, x19
  42c364:	bl	41ad98 <ferror@plt+0x16d18>
  42c368:	mov	x19, xzr
  42c36c:	b	42c378 <ferror@plt+0x282f8>
  42c370:	add	x0, x19, #0x40
  42c374:	bl	42ba00 <ferror@plt+0x27980>
  42c378:	mov	x0, x19
  42c37c:	ldp	x20, x19, [sp, #96]
  42c380:	ldp	x22, x21, [sp, #80]
  42c384:	ldp	x29, x30, [sp, #64]
  42c388:	add	sp, sp, #0x70
  42c38c:	ret
  42c390:	bl	41d518 <ferror@plt+0x19498>
  42c394:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c398:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c39c:	adrp	x5, 475000 <ferror@plt+0x70f80>
  42c3a0:	add	x1, x1, #0x816
  42c3a4:	add	x3, x3, #0x826
  42c3a8:	add	x5, x5, #0x83a
  42c3ac:	mov	w2, #0x45e                 	// #1118
  42c3b0:	mov	x4, x0
  42c3b4:	bl	42c40c <ferror@plt+0x2838c>
  42c3b8:	bl	41d518 <ferror@plt+0x19498>
  42c3bc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c3c0:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c3c4:	adrp	x5, 475000 <ferror@plt+0x70f80>
  42c3c8:	add	x1, x1, #0x816
  42c3cc:	add	x3, x3, #0x826
  42c3d0:	add	x5, x5, #0x854
  42c3d4:	mov	w2, #0x46e                 	// #1134
  42c3d8:	mov	x4, x0
  42c3dc:	bl	42c40c <ferror@plt+0x2838c>
  42c3e0:	mov	w0, w21
  42c3e4:	bl	41d518 <ferror@plt+0x19498>
  42c3e8:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c3ec:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c3f0:	adrp	x5, 475000 <ferror@plt+0x70f80>
  42c3f4:	add	x1, x1, #0x816
  42c3f8:	add	x3, x3, #0x826
  42c3fc:	add	x5, x5, #0x88b
  42c400:	mov	w2, #0x478                 	// #1144
  42c404:	mov	x4, x0
  42c408:	bl	42c40c <ferror@plt+0x2838c>
  42c40c:	sub	sp, sp, #0x120
  42c410:	stp	x29, x30, [sp, #256]
  42c414:	add	x29, sp, #0x100
  42c418:	mov	x8, #0xffffffffffffffc8    	// #-56
  42c41c:	mov	x9, sp
  42c420:	sub	x10, x29, #0x78
  42c424:	movk	x8, #0xff80, lsl #32
  42c428:	add	x11, x29, #0x20
  42c42c:	add	x9, x9, #0x80
  42c430:	add	x10, x10, #0x38
  42c434:	stp	x9, x8, [x29, #-16]
  42c438:	stp	x11, x10, [x29, #-32]
  42c43c:	stp	x1, x2, [x29, #-120]
  42c440:	stp	x3, x4, [x29, #-104]
  42c444:	stp	x5, x6, [x29, #-88]
  42c448:	stur	x7, [x29, #-72]
  42c44c:	stp	q0, q1, [sp]
  42c450:	ldp	q0, q1, [x29, #-32]
  42c454:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c458:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42c45c:	add	x0, x0, #0xb6
  42c460:	add	x2, x2, #0x7e8
  42c464:	sub	x3, x29, #0x40
  42c468:	mov	w1, #0x4                   	// #4
  42c46c:	str	x28, [sp, #272]
  42c470:	stp	q2, q3, [sp, #32]
  42c474:	stp	q4, q5, [sp, #64]
  42c478:	stp	q6, q7, [sp, #96]
  42c47c:	stp	q0, q1, [x29, #-64]
  42c480:	bl	41336c <ferror@plt+0xf2ec>
  42c484:	b	42c484 <ferror@plt+0x28404>
  42c488:	stp	x29, x30, [sp, #-16]!
  42c48c:	mov	x29, sp
  42c490:	bl	403c40 <sched_yield@plt>
  42c494:	ldp	x29, x30, [sp], #16
  42c498:	ret
  42c49c:	stp	x29, x30, [sp, #-32]!
  42c4a0:	stp	x20, x19, [sp, #16]
  42c4a4:	add	x19, x0, #0x40
  42c4a8:	mov	x20, x0
  42c4ac:	mov	x0, x19
  42c4b0:	mov	x29, sp
  42c4b4:	bl	42bad4 <ferror@plt+0x27a54>
  42c4b8:	ldr	w8, [x20, #56]
  42c4bc:	cbnz	w8, 42c4d8 <ferror@plt+0x28458>
  42c4c0:	ldr	x0, [x20, #48]
  42c4c4:	mov	x1, xzr
  42c4c8:	bl	403b20 <pthread_join@plt>
  42c4cc:	cbnz	w0, 42c4ec <ferror@plt+0x2846c>
  42c4d0:	mov	w8, #0x1                   	// #1
  42c4d4:	str	w8, [x20, #56]
  42c4d8:	mov	x0, x19
  42c4dc:	bl	42bb84 <ferror@plt+0x27b04>
  42c4e0:	ldp	x20, x19, [sp, #16]
  42c4e4:	ldp	x29, x30, [sp], #32
  42c4e8:	ret
  42c4ec:	bl	41d518 <ferror@plt+0x19498>
  42c4f0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c4f4:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c4f8:	adrp	x5, 475000 <ferror@plt+0x70f80>
  42c4fc:	add	x1, x1, #0x816
  42c500:	add	x3, x3, #0x89a
  42c504:	add	x5, x5, #0x8af
  42c508:	mov	w2, #0x496                 	// #1174
  42c50c:	mov	x4, x0
  42c510:	bl	42c40c <ferror@plt+0x2838c>
  42c514:	stp	x29, x30, [sp, #-16]!
  42c518:	mov	x0, xzr
  42c51c:	mov	x29, sp
  42c520:	bl	403b40 <pthread_exit@plt>
  42c524:	stp	x29, x30, [sp, #-16]!
  42c528:	mov	x1, x0
  42c52c:	mov	w0, #0xf                   	// #15
  42c530:	mov	w2, wzr
  42c534:	mov	w3, wzr
  42c538:	mov	w4, wzr
  42c53c:	mov	w5, wzr
  42c540:	mov	x29, sp
  42c544:	bl	403fc0 <prctl@plt>
  42c548:	ldp	x29, x30, [sp], #16
  42c54c:	ret
  42c550:	stp	x29, x30, [sp, #-32]!
  42c554:	stp	x20, x19, [sp, #16]
  42c558:	mov	x20, x0
  42c55c:	mov	w0, #0x4                   	// #4
  42c560:	mov	x29, sp
  42c564:	bl	403860 <malloc@plt>
  42c568:	cbz	x0, 42c58c <ferror@plt+0x2850c>
  42c56c:	mov	x1, x20
  42c570:	mov	x19, x0
  42c574:	bl	403660 <pthread_key_create@plt>
  42c578:	cbnz	w0, 42c5a0 <ferror@plt+0x28520>
  42c57c:	mov	x0, x19
  42c580:	ldp	x20, x19, [sp, #16]
  42c584:	ldp	x29, x30, [sp], #32
  42c588:	ret
  42c58c:	bl	403f80 <__errno_location@plt>
  42c590:	ldr	w0, [x0]
  42c594:	adrp	x1, 43d000 <ferror@plt+0x38f80>
  42c598:	add	x1, x1, #0xc35
  42c59c:	bl	42bb4c <ferror@plt+0x27acc>
  42c5a0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c5a4:	add	x1, x1, #0x964
  42c5a8:	bl	42bb4c <ferror@plt+0x27acc>
  42c5ac:	stp	x29, x30, [sp, #-32]!
  42c5b0:	str	x19, [sp, #16]
  42c5b4:	mov	x19, x0
  42c5b8:	ldr	w0, [x0]
  42c5bc:	mov	x29, sp
  42c5c0:	bl	403cd0 <pthread_key_delete@plt>
  42c5c4:	cbnz	w0, 42c5dc <ferror@plt+0x2855c>
  42c5c8:	mov	x0, x19
  42c5cc:	bl	403c80 <free@plt>
  42c5d0:	ldr	x19, [sp, #16]
  42c5d4:	ldp	x29, x30, [sp], #32
  42c5d8:	ret
  42c5dc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c5e0:	add	x1, x1, #0x977
  42c5e4:	bl	42bb4c <ferror@plt+0x27acc>
  42c5e8:	stp	x29, x30, [sp, #-32]!
  42c5ec:	stp	x20, x19, [sp, #16]
  42c5f0:	mov	x19, x0
  42c5f4:	ldr	x0, [x0, #104]
  42c5f8:	mov	x29, sp
  42c5fc:	mov	x20, x1
  42c600:	bl	433320 <ferror@plt+0x2f2a0>
  42c604:	mov	w8, #0xffffffff            	// #-1
  42c608:	str	w8, [x20]
  42c60c:	ldr	w8, [x19, #112]
  42c610:	ldp	x20, x19, [sp, #16]
  42c614:	bics	wzr, w8, w0
  42c618:	cset	w0, eq  // eq = none
  42c61c:	ldp	x29, x30, [sp], #32
  42c620:	ret
  42c624:	stp	x29, x30, [sp, #-32]!
  42c628:	str	x19, [sp, #16]
  42c62c:	mov	x19, x0
  42c630:	ldr	x0, [x0, #104]
  42c634:	mov	x29, sp
  42c638:	bl	433320 <ferror@plt+0x2f2a0>
  42c63c:	ldrh	w8, [x19, #102]
  42c640:	ldr	w9, [x19, #112]
  42c644:	ldr	x19, [sp, #16]
  42c648:	orr	w8, w0, w8
  42c64c:	and	w0, w8, w9
  42c650:	ldp	x29, x30, [sp], #32
  42c654:	ret
  42c658:	stp	x29, x30, [sp, #-48]!
  42c65c:	stp	x20, x19, [sp, #32]
  42c660:	str	x21, [sp, #16]
  42c664:	mov	x21, x0
  42c668:	ldr	x0, [x0, #104]
  42c66c:	mov	x29, sp
  42c670:	mov	x19, x2
  42c674:	mov	x20, x1
  42c678:	bl	433320 <ferror@plt+0x2f2a0>
  42c67c:	cbz	x20, 42c6a4 <ferror@plt+0x28624>
  42c680:	ldrh	w9, [x21, #102]
  42c684:	ldr	w10, [x21, #112]
  42c688:	ldr	x8, [x21, #104]
  42c68c:	mov	x2, x19
  42c690:	orr	w9, w0, w9
  42c694:	and	w1, w9, w10
  42c698:	mov	x0, x8
  42c69c:	blr	x20
  42c6a0:	b	42c6b4 <ferror@plt+0x28634>
  42c6a4:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42c6a8:	add	x0, x0, #0xa3f
  42c6ac:	bl	42c9b0 <ferror@plt+0x28930>
  42c6b0:	mov	w0, wzr
  42c6b4:	ldp	x20, x19, [sp, #32]
  42c6b8:	ldr	x21, [sp, #16]
  42c6bc:	ldp	x29, x30, [sp], #48
  42c6c0:	ret
  42c6c4:	stp	x29, x30, [sp, #-16]!
  42c6c8:	ldr	x0, [x0, #104]
  42c6cc:	mov	x29, sp
  42c6d0:	bl	4328f0 <ferror@plt+0x2e870>
  42c6d4:	ldp	x29, x30, [sp], #16
  42c6d8:	ret
  42c6dc:	sub	sp, sp, #0xb0
  42c6e0:	stp	x29, x30, [sp, #128]
  42c6e4:	stp	x22, x21, [sp, #144]
  42c6e8:	stp	x20, x19, [sp, #160]
  42c6ec:	add	x29, sp, #0x80
  42c6f0:	cbz	x0, 42c90c <ferror@plt+0x2888c>
  42c6f4:	cbz	x1, 42c928 <ferror@plt+0x288a8>
  42c6f8:	mov	x19, x2
  42c6fc:	cbz	x2, 42c708 <ferror@plt+0x28688>
  42c700:	ldr	x8, [x19]
  42c704:	cbnz	x8, 42c944 <ferror@plt+0x288c4>
  42c708:	ldrb	w8, [x1]
  42c70c:	cmp	w8, #0x61
  42c710:	b.eq	42c744 <ferror@plt+0x286c4>  // b.none
  42c714:	cmp	w8, #0x72
  42c718:	b.eq	42c734 <ferror@plt+0x286b4>  // b.none
  42c71c:	cmp	w8, #0x77
  42c720:	b.ne	42c760 <ferror@plt+0x286e0>  // b.any
  42c724:	mov	w21, #0x2                   	// #2
  42c728:	ldrb	w8, [x1, #1]
  42c72c:	cbnz	w8, 42c750 <ferror@plt+0x286d0>
  42c730:	b	42c778 <ferror@plt+0x286f8>
  42c734:	mov	w21, #0x1                   	// #1
  42c738:	ldrb	w8, [x1, #1]
  42c73c:	cbnz	w8, 42c750 <ferror@plt+0x286d0>
  42c740:	b	42c778 <ferror@plt+0x286f8>
  42c744:	mov	w21, #0x4                   	// #4
  42c748:	ldrb	w8, [x1, #1]
  42c74c:	cbz	w8, 42c778 <ferror@plt+0x286f8>
  42c750:	cmp	w8, #0x2b
  42c754:	b.ne	42c760 <ferror@plt+0x286e0>  // b.any
  42c758:	ldrb	w8, [x1, #2]
  42c75c:	cbz	w8, 42c774 <ferror@plt+0x286f4>
  42c760:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42c764:	add	x0, x0, #0xa06
  42c768:	bl	42c9b0 <ferror@plt+0x28930>
  42c76c:	mov	x19, xzr
  42c770:	b	42c8f4 <ferror@plt+0x28874>
  42c774:	orr	w21, w21, #0x8
  42c778:	sub	x8, x21, #0x1
  42c77c:	cmp	w8, #0xc
  42c780:	b.cs	42c968 <ferror@plt+0x288e8>  // b.hs, b.nlast
  42c784:	mov	w9, #0xb0b                 	// #2827
  42c788:	lsr	w9, w9, w8
  42c78c:	tbz	w9, #0, 42c968 <ferror@plt+0x288e8>
  42c790:	adrp	x9, 475000 <ferror@plt+0x70f80>
  42c794:	add	x9, x9, #0xaf4
  42c798:	ldr	w1, [x9, x8, lsl #2]
  42c79c:	mov	w2, #0x1b6                 	// #438
  42c7a0:	bl	403880 <open@plt>
  42c7a4:	cmn	w0, #0x1
  42c7a8:	b.eq	42c828 <ferror@plt+0x287a8>  // b.none
  42c7ac:	mov	x1, sp
  42c7b0:	mov	w20, w0
  42c7b4:	bl	437338 <ferror@plt+0x332b8>
  42c7b8:	cmn	w0, #0x1
  42c7bc:	b.eq	42c85c <ferror@plt+0x287dc>  // b.none
  42c7c0:	mov	w0, #0x78                  	// #120
  42c7c4:	bl	412328 <ferror@plt+0xe2a8>
  42c7c8:	ldr	w8, [sp, #16]
  42c7cc:	mov	x19, x0
  42c7d0:	and	w9, w8, #0xf000
  42c7d4:	cmp	w9, #0x2, lsl #12
  42c7d8:	mov	w8, #0x20                  	// #32
  42c7dc:	b.eq	42c7f4 <ferror@plt+0x28774>  // b.none
  42c7e0:	cmp	w9, #0x8, lsl #12
  42c7e4:	b.eq	42c7f4 <ferror@plt+0x28774>  // b.none
  42c7e8:	cmp	w9, #0x6, lsl #12
  42c7ec:	cset	w8, eq  // eq = none
  42c7f0:	lsl	w8, w8, #5
  42c7f4:	ldrb	w9, [x19, #94]
  42c7f8:	cmp	w21, #0xc
  42c7fc:	and	w9, w9, #0xffffffdf
  42c800:	orr	w8, w9, w8
  42c804:	strb	w8, [x19, #94]
  42c808:	b.hi	42c98c <ferror@plt+0x2890c>  // b.pmore
  42c80c:	mov	w9, #0x1                   	// #1
  42c810:	lsl	w9, w9, w21
  42c814:	mov	w10, #0x1600                	// #5632
  42c818:	tst	w9, w10
  42c81c:	b.eq	42c8a4 <ferror@plt+0x28824>  // b.none
  42c820:	orr	w8, w8, #0x18
  42c824:	b	42c8cc <ferror@plt+0x2884c>
  42c828:	bl	403f80 <__errno_location@plt>
  42c82c:	ldr	w20, [x0]
  42c830:	bl	409cc0 <ferror@plt+0x5c40>
  42c834:	mov	w21, w0
  42c838:	mov	w0, w20
  42c83c:	bl	409cfc <ferror@plt+0x5c7c>
  42c840:	mov	w22, w0
  42c844:	mov	w0, w20
  42c848:	bl	41d518 <ferror@plt+0x19498>
  42c84c:	mov	x3, x0
  42c850:	mov	x0, x19
  42c854:	mov	w1, w21
  42c858:	b	42c894 <ferror@plt+0x28814>
  42c85c:	bl	403f80 <__errno_location@plt>
  42c860:	ldr	w21, [x0]
  42c864:	mov	w0, w20
  42c868:	bl	403ab0 <close@plt>
  42c86c:	bl	409cc0 <ferror@plt+0x5c40>
  42c870:	mov	w20, w0
  42c874:	mov	w0, w21
  42c878:	bl	409cfc <ferror@plt+0x5c7c>
  42c87c:	mov	w22, w0
  42c880:	mov	w0, w21
  42c884:	bl	41d518 <ferror@plt+0x19498>
  42c888:	mov	x3, x0
  42c88c:	mov	x0, x19
  42c890:	mov	w1, w20
  42c894:	mov	w2, w22
  42c898:	bl	4097a4 <ferror@plt+0x5724>
  42c89c:	mov	x19, xzr
  42c8a0:	b	42c8f4 <ferror@plt+0x28874>
  42c8a4:	mov	w10, #0x14                  	// #20
  42c8a8:	tst	w9, w10
  42c8ac:	b.eq	42c8bc <ferror@plt+0x2883c>  // b.none
  42c8b0:	and	w8, w8, #0xffffffe7
  42c8b4:	orr	w8, w8, #0x10
  42c8b8:	b	42c8cc <ferror@plt+0x2884c>
  42c8bc:	cmp	w21, #0x1
  42c8c0:	b.ne	42c98c <ferror@plt+0x2890c>  // b.any
  42c8c4:	and	w8, w8, #0xffffffe7
  42c8c8:	orr	w8, w8, #0x8
  42c8cc:	mov	x0, x19
  42c8d0:	strb	w8, [x19, #94]
  42c8d4:	bl	432844 <ferror@plt+0x2e7c4>
  42c8d8:	ldrb	w8, [x19, #94]
  42c8dc:	adrp	x9, 489000 <ferror@plt+0x84f80>
  42c8e0:	add	x9, x9, #0x860
  42c8e4:	str	x9, [x19, #8]
  42c8e8:	orr	w8, w8, #0x4
  42c8ec:	strb	w8, [x19, #94]
  42c8f0:	str	w20, [x19, #112]
  42c8f4:	mov	x0, x19
  42c8f8:	ldp	x20, x19, [sp, #160]
  42c8fc:	ldp	x22, x21, [sp, #144]
  42c900:	ldp	x29, x30, [sp, #128]
  42c904:	add	sp, sp, #0xb0
  42c908:	ret
  42c90c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c910:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c914:	adrp	x2, 439000 <ferror@plt+0x34f80>
  42c918:	add	x0, x0, #0xb6
  42c91c:	add	x1, x1, #0x98a
  42c920:	add	x2, x2, #0x8a3
  42c924:	b	42c95c <ferror@plt+0x288dc>
  42c928:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c92c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c930:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42c934:	add	x0, x0, #0xb6
  42c938:	add	x1, x1, #0x98a
  42c93c:	add	x2, x2, #0x9d5
  42c940:	b	42c95c <ferror@plt+0x288dc>
  42c944:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c948:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c94c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42c950:	add	x0, x0, #0xb6
  42c954:	add	x1, x1, #0x98a
  42c958:	add	x2, x2, #0x9e2
  42c95c:	bl	413114 <ferror@plt+0xf094>
  42c960:	mov	x19, xzr
  42c964:	b	42c8f4 <ferror@plt+0x28874>
  42c968:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c96c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c970:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c974:	add	x0, x0, #0xb6
  42c978:	add	x1, x1, #0xa1f
  42c97c:	add	x3, x3, #0xa29
  42c980:	mov	w2, #0x20b                 	// #523
  42c984:	mov	x4, xzr
  42c988:	bl	422680 <ferror@plt+0x1e600>
  42c98c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42c990:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42c994:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42c998:	add	x0, x0, #0xb6
  42c99c:	add	x1, x1, #0xa1f
  42c9a0:	add	x3, x3, #0xa29
  42c9a4:	mov	w2, #0x23d                 	// #573
  42c9a8:	mov	x4, xzr
  42c9ac:	bl	422680 <ferror@plt+0x1e600>
  42c9b0:	sub	sp, sp, #0x120
  42c9b4:	stp	x29, x30, [sp, #256]
  42c9b8:	add	x29, sp, #0x100
  42c9bc:	mov	x9, #0xffffffffffffffc8    	// #-56
  42c9c0:	mov	x10, sp
  42c9c4:	sub	x11, x29, #0x78
  42c9c8:	movk	x9, #0xff80, lsl #32
  42c9cc:	add	x12, x29, #0x20
  42c9d0:	add	x10, x10, #0x80
  42c9d4:	add	x11, x11, #0x38
  42c9d8:	stp	x10, x9, [x29, #-16]
  42c9dc:	stp	x12, x11, [x29, #-32]
  42c9e0:	stp	x1, x2, [x29, #-120]
  42c9e4:	stp	x3, x4, [x29, #-104]
  42c9e8:	stp	x5, x6, [x29, #-88]
  42c9ec:	stur	x7, [x29, #-72]
  42c9f0:	stp	q0, q1, [sp]
  42c9f4:	ldp	q0, q1, [x29, #-32]
  42c9f8:	mov	x8, x0
  42c9fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ca00:	add	x0, x0, #0xb6
  42ca04:	sub	x3, x29, #0x40
  42ca08:	mov	w1, #0x10                  	// #16
  42ca0c:	mov	x2, x8
  42ca10:	str	x28, [sp, #272]
  42ca14:	stp	q2, q3, [sp, #32]
  42ca18:	stp	q4, q5, [sp, #64]
  42ca1c:	stp	q6, q7, [sp, #96]
  42ca20:	stp	q0, q1, [x29, #-64]
  42ca24:	bl	41336c <ferror@plt+0xf2ec>
  42ca28:	ldr	x28, [sp, #272]
  42ca2c:	ldp	x29, x30, [sp, #256]
  42ca30:	add	sp, sp, #0x120
  42ca34:	ret
  42ca38:	sub	sp, sp, #0xa0
  42ca3c:	stp	x20, x19, [sp, #144]
  42ca40:	mov	w20, w0
  42ca44:	mov	w0, #0x78                  	// #120
  42ca48:	stp	x29, x30, [sp, #128]
  42ca4c:	add	x29, sp, #0x80
  42ca50:	bl	412328 <ferror@plt+0xe2a8>
  42ca54:	mov	x19, x0
  42ca58:	bl	432844 <ferror@plt+0x2e7c4>
  42ca5c:	adrp	x8, 489000 <ferror@plt+0x84f80>
  42ca60:	add	x8, x8, #0x860
  42ca64:	mov	x1, sp
  42ca68:	mov	w0, w20
  42ca6c:	str	x8, [x19, #8]
  42ca70:	str	w20, [x19, #112]
  42ca74:	bl	437338 <ferror@plt+0x332b8>
  42ca78:	cbz	w0, 42ca88 <ferror@plt+0x28a08>
  42ca7c:	ldrb	w8, [x19, #94]
  42ca80:	and	w8, w8, #0xffffffdf
  42ca84:	b	42cabc <ferror@plt+0x28a3c>
  42ca88:	ldr	w8, [sp, #16]
  42ca8c:	and	w9, w8, #0xf000
  42ca90:	cmp	w9, #0x2, lsl #12
  42ca94:	mov	w8, #0x20                  	// #32
  42ca98:	b.eq	42cab0 <ferror@plt+0x28a30>  // b.none
  42ca9c:	cmp	w9, #0x8, lsl #12
  42caa0:	b.eq	42cab0 <ferror@plt+0x28a30>  // b.none
  42caa4:	cmp	w9, #0x6, lsl #12
  42caa8:	cset	w8, eq  // eq = none
  42caac:	lsl	w8, w8, #5
  42cab0:	ldrb	w9, [x19, #94]
  42cab4:	and	w9, w9, #0xffffffdf
  42cab8:	orr	w8, w9, w8
  42cabc:	mov	x0, x19
  42cac0:	strb	w8, [x19, #94]
  42cac4:	bl	42cadc <ferror@plt+0x28a5c>
  42cac8:	mov	x0, x19
  42cacc:	ldp	x20, x19, [sp, #144]
  42cad0:	ldp	x29, x30, [sp, #128]
  42cad4:	add	sp, sp, #0xa0
  42cad8:	ret
  42cadc:	stp	x29, x30, [sp, #-32]!
  42cae0:	str	x19, [sp, #16]
  42cae4:	mov	x19, x0
  42cae8:	ldr	w0, [x0, #112]
  42caec:	mov	w1, #0x3                   	// #3
  42caf0:	mov	x29, sp
  42caf4:	bl	403d90 <fcntl@plt>
  42caf8:	cmn	w0, #0x1
  42cafc:	b.eq	42cb2c <ferror@plt+0x28aac>  // b.none
  42cb00:	and	w8, w0, #0x3
  42cb04:	cmp	w8, #0x2
  42cb08:	ubfx	w0, w0, #10, #2
  42cb0c:	b.eq	42cb68 <ferror@plt+0x28ae8>  // b.none
  42cb10:	cmp	x8, #0x1
  42cb14:	b.eq	42cb58 <ferror@plt+0x28ad8>  // b.none
  42cb18:	cbnz	x8, 42cb80 <ferror@plt+0x28b00>
  42cb1c:	ldrb	w8, [x19, #94]
  42cb20:	and	w8, w8, #0xffffffef
  42cb24:	orr	w8, w8, #0x8
  42cb28:	b	42cb70 <ferror@plt+0x28af0>
  42cb2c:	bl	403f80 <__errno_location@plt>
  42cb30:	ldr	w19, [x0]
  42cb34:	mov	w0, w19
  42cb38:	bl	41d518 <ferror@plt+0x19498>
  42cb3c:	mov	x1, x0
  42cb40:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42cb44:	add	x0, x0, #0xaa7
  42cb48:	mov	w2, w19
  42cb4c:	bl	42c9b0 <ferror@plt+0x28930>
  42cb50:	mov	w0, wzr
  42cb54:	b	42cb74 <ferror@plt+0x28af4>
  42cb58:	ldrb	w8, [x19, #94]
  42cb5c:	and	w8, w8, #0xffffffe7
  42cb60:	orr	w8, w8, #0x10
  42cb64:	b	42cb70 <ferror@plt+0x28af0>
  42cb68:	ldrb	w8, [x19, #94]
  42cb6c:	orr	w8, w8, #0x18
  42cb70:	strb	w8, [x19, #94]
  42cb74:	ldr	x19, [sp, #16]
  42cb78:	ldp	x29, x30, [sp], #32
  42cb7c:	ret
  42cb80:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42cb84:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42cb88:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42cb8c:	add	x0, x0, #0xb6
  42cb90:	add	x1, x1, #0xa1f
  42cb94:	add	x3, x3, #0xadf
  42cb98:	mov	w2, #0x1b8                 	// #440
  42cb9c:	mov	x4, xzr
  42cba0:	bl	422680 <ferror@plt+0x1e600>
  42cba4:	ldr	w0, [x0, #112]
  42cba8:	ret
  42cbac:	stp	x29, x30, [sp, #-80]!
  42cbb0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  42cbb4:	cmp	x2, x8
  42cbb8:	stp	x24, x23, [sp, #32]
  42cbbc:	stp	x22, x21, [sp, #48]
  42cbc0:	stp	x20, x19, [sp, #64]
  42cbc4:	mov	x20, x4
  42cbc8:	mov	x19, x3
  42cbcc:	mov	x21, x1
  42cbd0:	mov	x22, x0
  42cbd4:	csel	x23, x2, x8, cc  // cc = lo, ul, last
  42cbd8:	stp	x26, x25, [sp, #16]
  42cbdc:	mov	x29, sp
  42cbe0:	b	42cbf0 <ferror@plt+0x28b70>
  42cbe4:	mov	w24, #0x3                   	// #3
  42cbe8:	mov	w8, wzr
  42cbec:	tbz	wzr, #0, 42cc7c <ferror@plt+0x28bfc>
  42cbf0:	ldr	w0, [x22, #112]
  42cbf4:	mov	x1, x21
  42cbf8:	mov	x2, x23
  42cbfc:	bl	403e40 <read@plt>
  42cc00:	tbz	x0, #63, 42cc6c <ferror@plt+0x28bec>
  42cc04:	bl	403f80 <__errno_location@plt>
  42cc08:	ldr	w25, [x0]
  42cc0c:	str	xzr, [x19]
  42cc10:	cmp	w25, #0x4
  42cc14:	b.eq	42cc60 <ferror@plt+0x28be0>  // b.none
  42cc18:	cmp	w25, #0xb
  42cc1c:	b.eq	42cbe4 <ferror@plt+0x28b64>  // b.none
  42cc20:	bl	435c70 <ferror@plt+0x31bf0>
  42cc24:	mov	w24, w0
  42cc28:	mov	w0, w25
  42cc2c:	bl	433370 <ferror@plt+0x2f2f0>
  42cc30:	mov	w26, w0
  42cc34:	mov	w0, w25
  42cc38:	bl	41d518 <ferror@plt+0x19498>
  42cc3c:	mov	x3, x0
  42cc40:	mov	x0, x20
  42cc44:	mov	w1, w24
  42cc48:	mov	w2, w26
  42cc4c:	bl	4097a4 <ferror@plt+0x5724>
  42cc50:	mov	w24, wzr
  42cc54:	mov	w8, wzr
  42cc58:	tbnz	wzr, #0, 42cbf0 <ferror@plt+0x28b70>
  42cc5c:	b	42cc7c <ferror@plt+0x28bfc>
  42cc60:	mov	w8, #0x1                   	// #1
  42cc64:	tbnz	w8, #0, 42cbf0 <ferror@plt+0x28b70>
  42cc68:	b	42cc7c <ferror@plt+0x28bfc>
  42cc6c:	cmp	x0, #0x0
  42cc70:	mov	w8, #0x1                   	// #1
  42cc74:	cinc	w24, w8, eq  // eq = none
  42cc78:	str	x0, [x19]
  42cc7c:	mov	w0, w24
  42cc80:	ldp	x20, x19, [sp, #64]
  42cc84:	ldp	x22, x21, [sp, #48]
  42cc88:	ldp	x24, x23, [sp, #32]
  42cc8c:	ldp	x26, x25, [sp, #16]
  42cc90:	ldp	x29, x30, [sp], #80
  42cc94:	ret
  42cc98:	stp	x29, x30, [sp, #-80]!
  42cc9c:	stp	x24, x23, [sp, #32]
  42cca0:	stp	x22, x21, [sp, #48]
  42cca4:	stp	x20, x19, [sp, #64]
  42cca8:	mov	x20, x4
  42ccac:	mov	x19, x3
  42ccb0:	mov	x21, x2
  42ccb4:	mov	x22, x1
  42ccb8:	mov	x23, x0
  42ccbc:	stp	x26, x25, [sp, #16]
  42ccc0:	mov	x29, sp
  42ccc4:	b	42ccd4 <ferror@plt+0x28c54>
  42ccc8:	mov	w24, #0x3                   	// #3
  42cccc:	mov	w8, wzr
  42ccd0:	tbz	wzr, #0, 42cd58 <ferror@plt+0x28cd8>
  42ccd4:	ldr	w0, [x23, #112]
  42ccd8:	mov	x1, x22
  42ccdc:	mov	x2, x21
  42cce0:	bl	403b10 <write@plt>
  42cce4:	tbz	x0, #63, 42cd50 <ferror@plt+0x28cd0>
  42cce8:	bl	403f80 <__errno_location@plt>
  42ccec:	ldr	w25, [x0]
  42ccf0:	str	xzr, [x19]
  42ccf4:	cmp	w25, #0x4
  42ccf8:	b.eq	42cd44 <ferror@plt+0x28cc4>  // b.none
  42ccfc:	cmp	w25, #0xb
  42cd00:	b.eq	42ccc8 <ferror@plt+0x28c48>  // b.none
  42cd04:	bl	435c70 <ferror@plt+0x31bf0>
  42cd08:	mov	w24, w0
  42cd0c:	mov	w0, w25
  42cd10:	bl	433370 <ferror@plt+0x2f2f0>
  42cd14:	mov	w26, w0
  42cd18:	mov	w0, w25
  42cd1c:	bl	41d518 <ferror@plt+0x19498>
  42cd20:	mov	x3, x0
  42cd24:	mov	x0, x20
  42cd28:	mov	w1, w24
  42cd2c:	mov	w2, w26
  42cd30:	bl	4097a4 <ferror@plt+0x5724>
  42cd34:	mov	w24, wzr
  42cd38:	mov	w8, wzr
  42cd3c:	tbnz	wzr, #0, 42ccd4 <ferror@plt+0x28c54>
  42cd40:	b	42cd58 <ferror@plt+0x28cd8>
  42cd44:	mov	w8, #0x1                   	// #1
  42cd48:	tbnz	w8, #0, 42ccd4 <ferror@plt+0x28c54>
  42cd4c:	b	42cd58 <ferror@plt+0x28cd8>
  42cd50:	mov	w24, #0x1                   	// #1
  42cd54:	str	x0, [x19]
  42cd58:	mov	w0, w24
  42cd5c:	ldp	x20, x19, [sp, #64]
  42cd60:	ldp	x22, x21, [sp, #48]
  42cd64:	ldp	x24, x23, [sp, #32]
  42cd68:	ldp	x26, x25, [sp, #16]
  42cd6c:	ldp	x29, x30, [sp], #80
  42cd70:	ret
  42cd74:	stp	x29, x30, [sp, #-48]!
  42cd78:	cmp	w2, #0x3
  42cd7c:	stp	x22, x21, [sp, #16]
  42cd80:	stp	x20, x19, [sp, #32]
  42cd84:	mov	x29, sp
  42cd88:	b.cs	42cdfc <ferror@plt+0x28d7c>  // b.hs, b.nlast
  42cd8c:	adrp	x8, 475000 <ferror@plt+0x70f80>
  42cd90:	add	x8, x8, #0xb24
  42cd94:	ldr	w2, [x8, w2, sxtw #2]
  42cd98:	ldr	w0, [x0, #112]
  42cd9c:	mov	x19, x3
  42cda0:	bl	403790 <lseek@plt>
  42cda4:	tbnz	x0, #63, 42cdb0 <ferror@plt+0x28d30>
  42cda8:	mov	w0, #0x1                   	// #1
  42cdac:	b	42cdec <ferror@plt+0x28d6c>
  42cdb0:	bl	403f80 <__errno_location@plt>
  42cdb4:	ldr	w20, [x0]
  42cdb8:	bl	435c70 <ferror@plt+0x31bf0>
  42cdbc:	mov	w21, w0
  42cdc0:	mov	w0, w20
  42cdc4:	bl	433370 <ferror@plt+0x2f2f0>
  42cdc8:	mov	w22, w0
  42cdcc:	mov	w0, w20
  42cdd0:	bl	41d518 <ferror@plt+0x19498>
  42cdd4:	mov	x3, x0
  42cdd8:	mov	x0, x19
  42cddc:	mov	w1, w21
  42cde0:	mov	w2, w22
  42cde4:	bl	4097a4 <ferror@plt+0x5724>
  42cde8:	mov	w0, wzr
  42cdec:	ldp	x20, x19, [sp, #32]
  42cdf0:	ldp	x22, x21, [sp, #16]
  42cdf4:	ldp	x29, x30, [sp], #48
  42cdf8:	ret
  42cdfc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ce00:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42ce04:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42ce08:	add	x0, x0, #0xb6
  42ce0c:	add	x1, x1, #0xa1f
  42ce10:	add	x3, x3, #0xa86
  42ce14:	mov	w2, #0x121                 	// #289
  42ce18:	mov	x4, xzr
  42ce1c:	bl	422680 <ferror@plt+0x1e600>
  42ce20:	stp	x29, x30, [sp, #-48]!
  42ce24:	stp	x22, x21, [sp, #16]
  42ce28:	stp	x20, x19, [sp, #32]
  42ce2c:	ldr	w0, [x0, #112]
  42ce30:	mov	x29, sp
  42ce34:	mov	x19, x1
  42ce38:	bl	403ab0 <close@plt>
  42ce3c:	tbnz	w0, #31, 42ce48 <ferror@plt+0x28dc8>
  42ce40:	mov	w0, #0x1                   	// #1
  42ce44:	b	42ce84 <ferror@plt+0x28e04>
  42ce48:	bl	403f80 <__errno_location@plt>
  42ce4c:	ldr	w20, [x0]
  42ce50:	bl	435c70 <ferror@plt+0x31bf0>
  42ce54:	mov	w21, w0
  42ce58:	mov	w0, w20
  42ce5c:	bl	433370 <ferror@plt+0x2f2f0>
  42ce60:	mov	w22, w0
  42ce64:	mov	w0, w20
  42ce68:	bl	41d518 <ferror@plt+0x19498>
  42ce6c:	mov	x3, x0
  42ce70:	mov	x0, x19
  42ce74:	mov	w1, w21
  42ce78:	mov	w2, w22
  42ce7c:	bl	4097a4 <ferror@plt+0x5724>
  42ce80:	mov	w0, wzr
  42ce84:	ldp	x20, x19, [sp, #32]
  42ce88:	ldp	x22, x21, [sp, #16]
  42ce8c:	ldp	x29, x30, [sp], #48
  42ce90:	ret
  42ce94:	stp	x29, x30, [sp, #-48]!
  42ce98:	stp	x20, x19, [sp, #32]
  42ce9c:	mov	x20, x0
  42cea0:	adrp	x0, 489000 <ferror@plt+0x84f80>
  42cea4:	mov	w19, w1
  42cea8:	add	x0, x0, #0x830
  42ceac:	mov	w1, #0x78                  	// #120
  42ceb0:	str	x21, [sp, #16]
  42ceb4:	mov	x29, sp
  42ceb8:	bl	40e3a8 <ferror@plt+0xa328>
  42cebc:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42cec0:	add	x1, x1, #0xa95
  42cec4:	mov	x21, x0
  42cec8:	bl	40f32c <ferror@plt+0xb2ac>
  42cecc:	mov	x0, x20
  42ced0:	str	x20, [x21, #104]
  42ced4:	bl	4328a4 <ferror@plt+0x2e824>
  42ced8:	str	w19, [x21, #112]
  42cedc:	ldr	w8, [x20, #112]
  42cee0:	mov	x1, x21
  42cee4:	mov	x0, x21
  42cee8:	str	w8, [x1, #96]!
  42ceec:	strh	w19, [x21, #100]
  42cef0:	bl	40e6f8 <ferror@plt+0xa678>
  42cef4:	mov	x0, x21
  42cef8:	ldp	x20, x19, [sp, #32]
  42cefc:	ldr	x21, [sp, #16]
  42cf00:	ldp	x29, x30, [sp], #48
  42cf04:	ret
  42cf08:	stp	x29, x30, [sp, #-16]!
  42cf0c:	mov	x29, sp
  42cf10:	bl	41249c <ferror@plt+0xe41c>
  42cf14:	ldp	x29, x30, [sp], #16
  42cf18:	ret
  42cf1c:	stp	x29, x30, [sp, #-48]!
  42cf20:	stp	x22, x21, [sp, #16]
  42cf24:	stp	x20, x19, [sp, #32]
  42cf28:	ldr	w0, [x0, #112]
  42cf2c:	mov	x19, x2
  42cf30:	ubfiz	w2, w1, #10, #2
  42cf34:	mov	w1, #0x4                   	// #4
  42cf38:	mov	x29, sp
  42cf3c:	bl	403d90 <fcntl@plt>
  42cf40:	cmn	w0, #0x1
  42cf44:	b.eq	42cf50 <ferror@plt+0x28ed0>  // b.none
  42cf48:	mov	w0, #0x1                   	// #1
  42cf4c:	b	42cf8c <ferror@plt+0x28f0c>
  42cf50:	bl	403f80 <__errno_location@plt>
  42cf54:	ldr	w20, [x0]
  42cf58:	bl	435c70 <ferror@plt+0x31bf0>
  42cf5c:	mov	w21, w0
  42cf60:	mov	w0, w20
  42cf64:	bl	433370 <ferror@plt+0x2f2f0>
  42cf68:	mov	w22, w0
  42cf6c:	mov	w0, w20
  42cf70:	bl	41d518 <ferror@plt+0x19498>
  42cf74:	mov	x3, x0
  42cf78:	mov	x0, x19
  42cf7c:	mov	w1, w21
  42cf80:	mov	w2, w22
  42cf84:	bl	4097a4 <ferror@plt+0x5724>
  42cf88:	mov	w0, wzr
  42cf8c:	ldp	x20, x19, [sp, #32]
  42cf90:	ldp	x22, x21, [sp, #16]
  42cf94:	ldp	x29, x30, [sp], #48
  42cf98:	ret
  42cf9c:	stp	x29, x30, [sp, #-32]!
  42cfa0:	str	x19, [sp, #16]
  42cfa4:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42cfa8:	ldr	w8, [x19, #4068]
  42cfac:	mov	x29, sp
  42cfb0:	cbz	w8, 42cfc4 <ferror@plt+0x28f44>
  42cfb4:	ldr	w0, [x19, #4068]
  42cfb8:	ldr	x19, [sp, #16]
  42cfbc:	ldp	x29, x30, [sp], #32
  42cfc0:	ret
  42cfc4:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42cfc8:	add	x0, x0, #0xb84
  42cfcc:	bl	417fa4 <ferror@plt+0x13f24>
  42cfd0:	str	w0, [x19, #4068]
  42cfd4:	b	42cfb4 <ferror@plt+0x28f34>
  42cfd8:	stp	x29, x30, [sp, #-32]!
  42cfdc:	str	x19, [sp, #16]
  42cfe0:	adrp	x19, 489000 <ferror@plt+0x84f80>
  42cfe4:	ldr	w8, [x19, #4072]
  42cfe8:	mov	x29, sp
  42cfec:	cbz	w8, 42d000 <ferror@plt+0x28f80>
  42cff0:	ldr	w0, [x19, #4072]
  42cff4:	ldr	x19, [sp, #16]
  42cff8:	ldp	x29, x30, [sp], #32
  42cffc:	ret
  42d000:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42d004:	add	x0, x0, #0xb97
  42d008:	bl	417fa4 <ferror@plt+0x13f24>
  42d00c:	str	w0, [x19, #4072]
  42d010:	b	42cff0 <ferror@plt+0x28f70>
  42d014:	sub	sp, sp, #0x30
  42d018:	stp	x29, x30, [sp, #32]
  42d01c:	add	x29, sp, #0x20
  42d020:	cbz	x1, 42d040 <ferror@plt+0x28fc0>
  42d024:	str	x7, [sp, #16]
  42d028:	mov	x7, xzr
  42d02c:	stp	xzr, xzr, [sp]
  42d030:	bl	42d064 <ferror@plt+0x28fe4>
  42d034:	ldp	x29, x30, [sp, #32]
  42d038:	add	sp, sp, #0x30
  42d03c:	ret
  42d040:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d044:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d048:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42d04c:	add	x0, x0, #0xb6
  42d050:	add	x1, x1, #0xbb0
  42d054:	add	x2, x2, #0xe2f
  42d058:	bl	413114 <ferror@plt+0xf094>
  42d05c:	mov	w0, wzr
  42d060:	b	42d034 <ferror@plt+0x28fb4>
  42d064:	sub	sp, sp, #0x60
  42d068:	mov	x8, x2
  42d06c:	mov	x2, x1
  42d070:	stp	x29, x30, [sp, #80]
  42d074:	add	x29, sp, #0x50
  42d078:	cbz	x1, 42d10c <ferror@plt+0x2908c>
  42d07c:	ldr	x13, [x29, #16]
  42d080:	mov	x1, x0
  42d084:	tbz	w3, #3, 42d08c <ferror@plt+0x2900c>
  42d088:	cbnz	x13, 42d128 <ferror@plt+0x290a8>
  42d08c:	ldr	x14, [x29, #24]
  42d090:	tbz	w3, #4, 42d098 <ferror@plt+0x29018>
  42d094:	cbnz	x14, 42d144 <ferror@plt+0x290c4>
  42d098:	tbz	w3, #5, 42d0a0 <ferror@plt+0x29020>
  42d09c:	cbnz	x7, 42d160 <ferror@plt+0x290e0>
  42d0a0:	ldr	x15, [x29, #32]
  42d0a4:	mvn	w12, w3
  42d0a8:	mov	w16, #0x1                   	// #1
  42d0ac:	ubfx	w9, w3, #2, #1
  42d0b0:	ubfx	w10, w3, #7, #1
  42d0b4:	ubfx	w11, w3, #3, #1
  42d0b8:	and	w12, w12, #0x1
  42d0bc:	bic	w0, w16, w3, lsr #1
  42d0c0:	ubfx	w16, w3, #4, #1
  42d0c4:	ubfx	w17, w3, #5, #1
  42d0c8:	ubfx	w18, w3, #6, #1
  42d0cc:	stp	x7, x13, [sp, #48]
  42d0d0:	stp	x5, x6, [sp, #32]
  42d0d4:	str	x4, [sp, #24]
  42d0d8:	mov	x3, x8
  42d0dc:	mov	w4, w12
  42d0e0:	mov	w5, w9
  42d0e4:	mov	w6, w10
  42d0e8:	mov	w7, w11
  42d0ec:	stp	x14, x15, [sp, #64]
  42d0f0:	str	w18, [sp, #16]
  42d0f4:	str	w17, [sp, #8]
  42d0f8:	str	w16, [sp]
  42d0fc:	bl	42d628 <ferror@plt+0x295a8>
  42d100:	ldp	x29, x30, [sp, #80]
  42d104:	add	sp, sp, #0x60
  42d108:	ret
  42d10c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d110:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d114:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42d118:	add	x0, x0, #0xb6
  42d11c:	add	x1, x1, #0xf09
  42d120:	add	x2, x2, #0xe2f
  42d124:	b	42d178 <ferror@plt+0x290f8>
  42d128:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d12c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d130:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d134:	add	x0, x0, #0xb6
  42d138:	add	x1, x1, #0xf09
  42d13c:	add	x2, x2, #0xcdc
  42d140:	b	42d178 <ferror@plt+0x290f8>
  42d144:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d148:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d14c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d150:	add	x0, x0, #0xb6
  42d154:	add	x1, x1, #0xf09
  42d158:	add	x2, x2, #0xd1d
  42d15c:	b	42d178 <ferror@plt+0x290f8>
  42d160:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d164:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d168:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d16c:	add	x0, x0, #0xb6
  42d170:	add	x1, x1, #0xf09
  42d174:	add	x2, x2, #0xfa6
  42d178:	bl	413114 <ferror@plt+0xf094>
  42d17c:	mov	w0, wzr
  42d180:	b	42d100 <ferror@plt+0x29080>
  42d184:	sub	sp, sp, #0x160
  42d188:	stp	x29, x30, [sp, #256]
  42d18c:	add	x29, sp, #0x100
  42d190:	mov	x8, x2
  42d194:	mov	x2, x1
  42d198:	mov	w9, #0xffffffff            	// #-1
  42d19c:	stp	x28, x27, [sp, #272]
  42d1a0:	stp	x26, x25, [sp, #288]
  42d1a4:	stp	x24, x23, [sp, #304]
  42d1a8:	stp	x22, x21, [sp, #320]
  42d1ac:	stp	x20, x19, [sp, #336]
  42d1b0:	stp	w9, w9, [x29, #-16]
  42d1b4:	cbz	x1, 42d5b0 <ferror@plt+0x29530>
  42d1b8:	tbnz	w3, #1, 42d5cc <ferror@plt+0x2954c>
  42d1bc:	mov	x19, x7
  42d1c0:	mov	x20, x6
  42d1c4:	mov	x1, x0
  42d1c8:	tbz	w3, #3, 42d1d0 <ferror@plt+0x29150>
  42d1cc:	cbnz	x20, 42d5e8 <ferror@plt+0x29568>
  42d1d0:	tbz	w3, #4, 42d1d8 <ferror@plt+0x29158>
  42d1d4:	cbnz	x19, 42d604 <ferror@plt+0x29584>
  42d1d8:	cbz	x20, 42d1e0 <ferror@plt+0x29160>
  42d1dc:	str	xzr, [x20]
  42d1e0:	ldr	x21, [x29, #104]
  42d1e4:	cbz	x19, 42d1ec <ferror@plt+0x2916c>
  42d1e8:	str	xzr, [x19]
  42d1ec:	mvn	w10, w3
  42d1f0:	cmp	x20, #0x0
  42d1f4:	sub	x14, x29, #0xc
  42d1f8:	ubfx	w9, w3, #2, #1
  42d1fc:	and	w10, w10, #0x1
  42d200:	csel	x14, x14, xzr, ne  // ne = any
  42d204:	cmp	x19, #0x0
  42d208:	sub	x15, x29, #0x10
  42d20c:	ubfx	w6, w3, #7, #1
  42d210:	ubfx	w7, w3, #3, #1
  42d214:	ubfx	w11, w3, #4, #1
  42d218:	ubfx	w12, w3, #5, #1
  42d21c:	ubfx	w13, w3, #6, #1
  42d220:	csel	x15, x15, xzr, ne  // ne = any
  42d224:	sub	x16, x29, #0x14
  42d228:	stp	x4, x5, [sp, #24]
  42d22c:	mov	w0, wzr
  42d230:	mov	x3, x8
  42d234:	mov	w4, w10
  42d238:	mov	w5, w9
  42d23c:	stp	x15, x21, [sp, #64]
  42d240:	str	w13, [sp, #16]
  42d244:	str	w12, [sp, #8]
  42d248:	str	w11, [sp]
  42d24c:	stp	x16, xzr, [sp, #40]
  42d250:	str	x14, [sp, #56]
  42d254:	bl	42d628 <ferror@plt+0x295a8>
  42d258:	cbz	w0, 42d558 <ferror@plt+0x294d8>
  42d25c:	ldur	w8, [x29, #-12]
  42d260:	tbnz	w8, #31, 42d274 <ferror@plt+0x291f4>
  42d264:	mov	x0, xzr
  42d268:	bl	41f020 <ferror@plt+0x1afa0>
  42d26c:	mov	x23, x0
  42d270:	b	42d278 <ferror@plt+0x291f8>
  42d274:	mov	x23, xzr
  42d278:	ldur	w8, [x29, #-16]
  42d27c:	ldr	x9, [x29, #96]
  42d280:	str	x9, [sp, #80]
  42d284:	tbnz	w8, #31, 42d298 <ferror@plt+0x29218>
  42d288:	mov	x0, xzr
  42d28c:	bl	41f020 <ferror@plt+0x1afa0>
  42d290:	mov	x22, x0
  42d294:	b	42d29c <ferror@plt+0x2921c>
  42d298:	mov	x22, xzr
  42d29c:	adrp	x24, 475000 <ferror@plt+0x70f80>
  42d2a0:	mov	w28, #0x1                   	// #1
  42d2a4:	add	x27, sp, #0x60
  42d2a8:	add	x24, x24, #0xd5d
  42d2ac:	b	42d2c8 <ferror@plt+0x29248>
  42d2b0:	sub	x0, x29, #0x10
  42d2b4:	bl	42dc64 <ferror@plt+0x29be4>
  42d2b8:	mov	w8, #0xffffffff            	// #-1
  42d2bc:	stur	w8, [x29, #-16]
  42d2c0:	cbnz	w25, 42d488 <ferror@plt+0x29408>
  42d2c4:	cbnz	w25, 42d488 <ferror@plt+0x29408>
  42d2c8:	ldp	w9, w8, [x29, #-16]
  42d2cc:	tst	w9, w8
  42d2d0:	b.lt	42d484 <ferror@plt+0x29404>  // b.tstop
  42d2d4:	movi	v0.2d, #0x0
  42d2d8:	stp	q0, q0, [sp, #192]
  42d2dc:	stp	q0, q0, [sp, #160]
  42d2e0:	stp	q0, q0, [sp, #128]
  42d2e4:	stp	q0, q0, [sp, #96]
  42d2e8:	tbnz	w8, #31, 42d318 <ferror@plt+0x29298>
  42d2ec:	add	w10, w8, #0x3f
  42d2f0:	cmp	w8, #0x0
  42d2f4:	csel	w10, w10, w8, lt  // lt = tstop
  42d2f8:	asr	w11, w10, #6
  42d2fc:	sbfiz	x11, x11, #3, #32
  42d300:	ldr	x12, [x27, x11]
  42d304:	and	w10, w10, #0xffffffc0
  42d308:	sub	w10, w8, w10
  42d30c:	lsl	x10, x28, x10
  42d310:	orr	x10, x12, x10
  42d314:	str	x10, [x27, x11]
  42d318:	tbnz	w9, #31, 42d348 <ferror@plt+0x292c8>
  42d31c:	add	w10, w9, #0x3f
  42d320:	cmp	w9, #0x0
  42d324:	csel	w10, w10, w9, lt  // lt = tstop
  42d328:	asr	w11, w10, #6
  42d32c:	sbfiz	x11, x11, #3, #32
  42d330:	ldr	x12, [x27, x11]
  42d334:	and	w10, w10, #0xffffffc0
  42d338:	sub	w10, w9, w10
  42d33c:	lsl	x10, x28, x10
  42d340:	orr	x10, x12, x10
  42d344:	str	x10, [x27, x11]
  42d348:	cmp	w8, w9
  42d34c:	csel	w8, w8, w9, gt
  42d350:	add	w0, w8, #0x1
  42d354:	add	x1, sp, #0x60
  42d358:	mov	x2, xzr
  42d35c:	mov	x3, xzr
  42d360:	mov	x4, xzr
  42d364:	bl	403ea0 <select@plt>
  42d368:	tbnz	w0, #31, 42d3c0 <ferror@plt+0x29340>
  42d36c:	ldur	w1, [x29, #-12]
  42d370:	tbnz	w1, #31, 42d3b8 <ferror@plt+0x29338>
  42d374:	add	w8, w1, #0x3f
  42d378:	cmp	w1, #0x0
  42d37c:	csel	w8, w8, w1, lt  // lt = tstop
  42d380:	asr	w9, w8, #6
  42d384:	ldr	x9, [x27, w9, sxtw #3]
  42d388:	and	w8, w8, #0xffffffc0
  42d38c:	sub	w8, w1, w8
  42d390:	lsr	x8, x9, x8
  42d394:	tbz	w8, #0, 42d3b8 <ferror@plt+0x29338>
  42d398:	mov	x0, x23
  42d39c:	mov	x2, x21
  42d3a0:	bl	42dbac <ferror@plt+0x29b2c>
  42d3a4:	cmp	w0, #0x2
  42d3a8:	b.eq	42d418 <ferror@plt+0x29398>  // b.none
  42d3ac:	cbnz	w0, 42d430 <ferror@plt+0x293b0>
  42d3b0:	mov	w25, #0x1                   	// #1
  42d3b4:	b	42d434 <ferror@plt+0x293b4>
  42d3b8:	mov	w25, wzr
  42d3bc:	b	42d438 <ferror@plt+0x293b8>
  42d3c0:	bl	403f80 <__errno_location@plt>
  42d3c4:	ldr	w25, [x0]
  42d3c8:	cmp	w25, #0x4
  42d3cc:	b.ne	42d3e0 <ferror@plt+0x29360>  // b.any
  42d3d0:	mov	w25, wzr
  42d3d4:	mov	w8, #0x1                   	// #1
  42d3d8:	tbnz	w8, #0, 42d2c4 <ferror@plt+0x29244>
  42d3dc:	b	42d488 <ferror@plt+0x29408>
  42d3e0:	bl	42cf9c <ferror@plt+0x28f1c>
  42d3e4:	mov	w26, w0
  42d3e8:	mov	w0, w25
  42d3ec:	bl	41d518 <ferror@plt+0x19498>
  42d3f0:	mov	x4, x0
  42d3f4:	mov	w2, #0x1                   	// #1
  42d3f8:	mov	x0, x21
  42d3fc:	mov	w1, w26
  42d400:	mov	x3, x24
  42d404:	mov	w25, #0x1                   	// #1
  42d408:	bl	409680 <ferror@plt+0x5600>
  42d40c:	mov	w8, wzr
  42d410:	tbnz	wzr, #0, 42d2c4 <ferror@plt+0x29244>
  42d414:	b	42d488 <ferror@plt+0x29408>
  42d418:	sub	x0, x29, #0xc
  42d41c:	bl	42dc64 <ferror@plt+0x29be4>
  42d420:	mov	w25, wzr
  42d424:	mov	w8, #0xffffffff            	// #-1
  42d428:	stur	w8, [x29, #-12]
  42d42c:	b	42d434 <ferror@plt+0x293b4>
  42d430:	mov	w25, wzr
  42d434:	cbnz	w25, 42d488 <ferror@plt+0x29408>
  42d438:	ldur	w1, [x29, #-16]
  42d43c:	tbnz	w1, #31, 42d2c4 <ferror@plt+0x29244>
  42d440:	add	w8, w1, #0x3f
  42d444:	cmp	w1, #0x0
  42d448:	csel	w8, w8, w1, lt  // lt = tstop
  42d44c:	asr	w9, w8, #6
  42d450:	ldr	x9, [x27, w9, sxtw #3]
  42d454:	and	w8, w8, #0xffffffc0
  42d458:	sub	w8, w1, w8
  42d45c:	lsr	x8, x9, x8
  42d460:	tbz	w8, #0, 42d2c4 <ferror@plt+0x29244>
  42d464:	mov	x0, x22
  42d468:	mov	x2, x21
  42d46c:	bl	42dbac <ferror@plt+0x29b2c>
  42d470:	cmp	w0, #0x2
  42d474:	b.eq	42d2b0 <ferror@plt+0x29230>  // b.none
  42d478:	cbnz	w0, 42d2c0 <ferror@plt+0x29240>
  42d47c:	mov	w25, #0x1                   	// #1
  42d480:	b	42d2c0 <ferror@plt+0x29240>
  42d484:	mov	w25, wzr
  42d488:	ldur	w8, [x29, #-12]
  42d48c:	tbnz	w8, #31, 42d498 <ferror@plt+0x29418>
  42d490:	sub	x0, x29, #0xc
  42d494:	bl	42dc64 <ferror@plt+0x29be4>
  42d498:	ldur	w8, [x29, #-16]
  42d49c:	tbnz	w8, #31, 42d4a8 <ferror@plt+0x29428>
  42d4a0:	sub	x0, x29, #0x10
  42d4a4:	bl	42dc64 <ferror@plt+0x29be4>
  42d4a8:	ldur	w0, [x29, #-20]
  42d4ac:	add	x1, sp, #0x5c
  42d4b0:	mov	w2, wzr
  42d4b4:	bl	404000 <waitpid@plt>
  42d4b8:	tbz	w0, #31, 42d530 <ferror@plt+0x294b0>
  42d4bc:	bl	403f80 <__errno_location@plt>
  42d4c0:	ldr	w24, [x0]
  42d4c4:	cmp	w24, #0x4
  42d4c8:	b.eq	42d4a8 <ferror@plt+0x29428>  // b.none
  42d4cc:	cmp	w24, #0xa
  42d4d0:	b.ne	42d52c <ferror@plt+0x294ac>  // b.any
  42d4d4:	ldr	x8, [sp, #80]
  42d4d8:	cbz	x8, 42d530 <ferror@plt+0x294b0>
  42d4dc:	adrp	x0, 475000 <ferror@plt+0x70f80>
  42d4e0:	add	x0, x0, #0xda1
  42d4e4:	bl	42dc98 <ferror@plt+0x29c18>
  42d4e8:	cbnz	w25, 42d534 <ferror@plt+0x294b4>
  42d4ec:	ldr	x9, [sp, #80]
  42d4f0:	cbz	x9, 42d4fc <ferror@plt+0x2947c>
  42d4f4:	ldr	w8, [sp, #92]
  42d4f8:	str	w8, [x9]
  42d4fc:	cbz	x20, 42d510 <ferror@plt+0x29490>
  42d500:	mov	x0, x23
  42d504:	mov	w1, wzr
  42d508:	bl	41f170 <ferror@plt+0x1b0f0>
  42d50c:	str	x0, [x20]
  42d510:	cbz	x19, 42d524 <ferror@plt+0x294a4>
  42d514:	mov	x0, x22
  42d518:	mov	w1, wzr
  42d51c:	bl	41f170 <ferror@plt+0x1b0f0>
  42d520:	str	x0, [x19]
  42d524:	mov	w0, #0x1                   	// #1
  42d528:	b	42d558 <ferror@plt+0x294d8>
  42d52c:	cbz	w25, 42d578 <ferror@plt+0x294f8>
  42d530:	cbz	w25, 42d4ec <ferror@plt+0x2946c>
  42d534:	cbz	x23, 42d544 <ferror@plt+0x294c4>
  42d538:	mov	w1, #0x1                   	// #1
  42d53c:	mov	x0, x23
  42d540:	bl	41f170 <ferror@plt+0x1b0f0>
  42d544:	cbz	x22, 42d554 <ferror@plt+0x294d4>
  42d548:	mov	w1, #0x1                   	// #1
  42d54c:	mov	x0, x22
  42d550:	bl	41f170 <ferror@plt+0x1b0f0>
  42d554:	mov	w0, wzr
  42d558:	ldp	x20, x19, [sp, #336]
  42d55c:	ldp	x22, x21, [sp, #320]
  42d560:	ldp	x24, x23, [sp, #304]
  42d564:	ldp	x26, x25, [sp, #288]
  42d568:	ldp	x28, x27, [sp, #272]
  42d56c:	ldp	x29, x30, [sp, #256]
  42d570:	add	sp, sp, #0x160
  42d574:	ret
  42d578:	bl	42cf9c <ferror@plt+0x28f1c>
  42d57c:	mov	w26, w0
  42d580:	mov	w0, w24
  42d584:	bl	41d518 <ferror@plt+0x19498>
  42d588:	adrp	x3, 475000 <ferror@plt+0x70f80>
  42d58c:	mov	x4, x0
  42d590:	add	x3, x3, #0xee6
  42d594:	mov	w2, #0x1                   	// #1
  42d598:	mov	x0, x21
  42d59c:	mov	w1, w26
  42d5a0:	mov	w25, #0x1                   	// #1
  42d5a4:	bl	409680 <ferror@plt+0x5600>
  42d5a8:	cbnz	w25, 42d534 <ferror@plt+0x294b4>
  42d5ac:	b	42d4ec <ferror@plt+0x2946c>
  42d5b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d5b4:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d5b8:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42d5bc:	add	x0, x0, #0xb6
  42d5c0:	add	x1, x1, #0xc2a
  42d5c4:	add	x2, x2, #0xe2f
  42d5c8:	b	42d61c <ferror@plt+0x2959c>
  42d5cc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d5d0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d5d4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d5d8:	add	x0, x0, #0xb6
  42d5dc:	add	x1, x1, #0xc2a
  42d5e0:	add	x2, x2, #0xcb7
  42d5e4:	b	42d61c <ferror@plt+0x2959c>
  42d5e8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d5ec:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d5f0:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d5f4:	add	x0, x0, #0xb6
  42d5f8:	add	x1, x1, #0xc2a
  42d5fc:	add	x2, x2, #0xcdc
  42d600:	b	42d61c <ferror@plt+0x2959c>
  42d604:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42d608:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42d60c:	adrp	x2, 475000 <ferror@plt+0x70f80>
  42d610:	add	x0, x0, #0xb6
  42d614:	add	x1, x1, #0xc2a
  42d618:	add	x2, x2, #0xd1d
  42d61c:	bl	413114 <ferror@plt+0xf094>
  42d620:	mov	w0, wzr
  42d624:	b	42d558 <ferror@plt+0x294d8>
  42d628:	sub	sp, sp, #0xf0
  42d62c:	stp	x29, x30, [sp, #144]
  42d630:	add	x29, sp, #0x90
  42d634:	stp	x22, x21, [sp, #208]
  42d638:	ldr	x22, [x29, #168]
  42d63c:	stp	x24, x23, [sp, #192]
  42d640:	stp	x20, x19, [sp, #224]
  42d644:	mov	x20, x1
  42d648:	mov	w23, w0
  42d64c:	mov	x8, #0xffffffffffffffff    	// #-1
  42d650:	sub	x0, x29, #0x20
  42d654:	mov	x1, x22
  42d658:	stp	x28, x27, [sp, #160]
  42d65c:	stp	x26, x25, [sp, #176]
  42d660:	mov	w28, w7
  42d664:	mov	w27, w6
  42d668:	mov	w26, w5
  42d66c:	mov	w24, w4
  42d670:	mov	x25, x3
  42d674:	mov	x19, x2
  42d678:	stp	x8, x8, [x29, #-16]
  42d67c:	stp	x8, x8, [x29, #-32]
  42d680:	stur	x8, [x29, #-40]
  42d684:	bl	42df48 <ferror@plt+0x29ec8>
  42d688:	cbz	w0, 42d8a8 <ferror@plt+0x29828>
  42d68c:	cbz	w23, 42d6a0 <ferror@plt+0x29620>
  42d690:	sub	x0, x29, #0x28
  42d694:	mov	x1, x22
  42d698:	bl	42df48 <ferror@plt+0x29ec8>
  42d69c:	cbz	w0, 42d7fc <ferror@plt+0x2977c>
  42d6a0:	ldr	x21, [x29, #144]
  42d6a4:	cbz	x21, 42d6b8 <ferror@plt+0x29638>
  42d6a8:	sub	x0, x29, #0x8
  42d6ac:	mov	x1, x22
  42d6b0:	bl	42df48 <ferror@plt+0x29ec8>
  42d6b4:	cbz	w0, 42d7fc <ferror@plt+0x2977c>
  42d6b8:	stur	x20, [x29, #-64]
  42d6bc:	ldr	x20, [x29, #152]
  42d6c0:	cbz	x20, 42d6d4 <ferror@plt+0x29654>
  42d6c4:	sub	x0, x29, #0x10
  42d6c8:	mov	x1, x22
  42d6cc:	bl	42df48 <ferror@plt+0x29ec8>
  42d6d0:	cbz	w0, 42d7fc <ferror@plt+0x2977c>
  42d6d4:	ldr	x8, [x29, #160]
  42d6d8:	str	x8, [sp, #72]
  42d6dc:	cbz	x8, 42d6f0 <ferror@plt+0x29670>
  42d6e0:	sub	x0, x29, #0x18
  42d6e4:	mov	x1, x22
  42d6e8:	bl	42df48 <ferror@plt+0x29ec8>
  42d6ec:	cbz	w0, 42d7fc <ferror@plt+0x2977c>
  42d6f0:	str	x19, [sp, #64]
  42d6f4:	bl	403770 <fork@plt>
  42d6f8:	mov	w19, w0
  42d6fc:	tbnz	w0, #31, 42d8c8 <ferror@plt+0x29848>
  42d700:	cbz	w19, 42da98 <ferror@plt+0x29a18>
  42d704:	sub	x8, x29, #0x20
  42d708:	orr	x0, x8, #0x4
  42d70c:	stur	wzr, [x29, #-56]
  42d710:	bl	42dc64 <ferror@plt+0x29be4>
  42d714:	sub	x8, x29, #0x28
  42d718:	orr	x0, x8, #0x4
  42d71c:	bl	42dc64 <ferror@plt+0x29be4>
  42d720:	sub	x0, x29, #0x8
  42d724:	bl	42dc64 <ferror@plt+0x29be4>
  42d728:	sub	x8, x29, #0x10
  42d72c:	orr	x0, x8, #0x4
  42d730:	bl	42dc64 <ferror@plt+0x29be4>
  42d734:	sub	x8, x29, #0x18
  42d738:	orr	x0, x8, #0x4
  42d73c:	bl	42dc64 <ferror@plt+0x29be4>
  42d740:	cbz	w23, 42d77c <ferror@plt+0x296fc>
  42d744:	sub	x1, x29, #0x2c
  42d748:	mov	w0, w19
  42d74c:	mov	w2, wzr
  42d750:	bl	404000 <waitpid@plt>
  42d754:	tbz	w0, #31, 42d77c <ferror@plt+0x296fc>
  42d758:	bl	403f80 <__errno_location@plt>
  42d75c:	ldr	w8, [x0]
  42d760:	cmp	w8, #0x4
  42d764:	b.eq	42d744 <ferror@plt+0x296c4>  // b.none
  42d768:	cmp	w8, #0xa
  42d76c:	b.eq	42d77c <ferror@plt+0x296fc>  // b.none
  42d770:	adrp	x0, 476000 <ferror@plt+0x71f80>
  42d774:	add	x0, x0, #0x149
  42d778:	bl	42dc98 <ferror@plt+0x29c18>
  42d77c:	ldur	w0, [x29, #-32]
  42d780:	sub	x1, x29, #0x34
  42d784:	sub	x3, x29, #0x38
  42d788:	mov	w2, #0x2                   	// #2
  42d78c:	mov	x4, x22
  42d790:	bl	42e24c <ferror@plt+0x2a1cc>
  42d794:	cbz	w0, 42da88 <ferror@plt+0x29a08>
  42d798:	ldur	w8, [x29, #-56]
  42d79c:	cmp	w8, #0x2
  42d7a0:	b.lt	42d900 <ferror@plt+0x29880>  // b.tstop
  42d7a4:	ldur	w8, [x29, #-52]
  42d7a8:	cmp	w8, #0x3
  42d7ac:	b.hi	42da30 <ferror@plt+0x299b0>  // b.pmore
  42d7b0:	adrp	x9, 475000 <ferror@plt+0x70f80>
  42d7b4:	add	x9, x9, #0xb30
  42d7b8:	adr	x10, 42d7c8 <ferror@plt+0x29748>
  42d7bc:	ldrb	w11, [x9, x8]
  42d7c0:	add	x10, x10, x11, lsl #2
  42d7c4:	br	x10
  42d7c8:	bl	42cf9c <ferror@plt+0x28f1c>
  42d7cc:	ldur	w8, [x29, #-48]
  42d7d0:	mov	w20, w0
  42d7d4:	mov	w0, w8
  42d7d8:	bl	41d518 <ferror@plt+0x19498>
  42d7dc:	ldur	x4, [x29, #-64]
  42d7e0:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42d7e4:	mov	x5, x0
  42d7e8:	add	x3, x3, #0x17d
  42d7ec:	mov	w2, #0x2                   	// #2
  42d7f0:	mov	x0, x22
  42d7f4:	mov	w1, w20
  42d7f8:	b	42da28 <ferror@plt+0x299a8>
  42d7fc:	mov	w19, #0xffffffff            	// #-1
  42d800:	cmp	w19, #0x1
  42d804:	b.lt	42d840 <ferror@plt+0x297c0>  // b.tstop
  42d808:	mov	w0, w19
  42d80c:	mov	x1, xzr
  42d810:	mov	w2, wzr
  42d814:	bl	404000 <waitpid@plt>
  42d818:	tbz	w0, #31, 42d840 <ferror@plt+0x297c0>
  42d81c:	bl	403f80 <__errno_location@plt>
  42d820:	ldr	w8, [x0]
  42d824:	cmp	w8, #0x4
  42d828:	b.eq	42d808 <ferror@plt+0x29788>  // b.none
  42d82c:	cmp	w8, #0xa
  42d830:	b.eq	42d840 <ferror@plt+0x297c0>  // b.none
  42d834:	adrp	x0, 476000 <ferror@plt+0x71f80>
  42d838:	add	x0, x0, #0x149
  42d83c:	bl	42dc98 <ferror@plt+0x29c18>
  42d840:	sub	x0, x29, #0x20
  42d844:	sub	x19, x29, #0x20
  42d848:	bl	42dc64 <ferror@plt+0x29be4>
  42d84c:	orr	x0, x19, #0x4
  42d850:	bl	42dc64 <ferror@plt+0x29be4>
  42d854:	sub	x0, x29, #0x28
  42d858:	sub	x19, x29, #0x28
  42d85c:	bl	42dc64 <ferror@plt+0x29be4>
  42d860:	orr	x0, x19, #0x4
  42d864:	bl	42dc64 <ferror@plt+0x29be4>
  42d868:	sub	x0, x29, #0x8
  42d86c:	sub	x19, x29, #0x8
  42d870:	bl	42dc64 <ferror@plt+0x29be4>
  42d874:	orr	x0, x19, #0x4
  42d878:	bl	42dc64 <ferror@plt+0x29be4>
  42d87c:	sub	x0, x29, #0x10
  42d880:	sub	x19, x29, #0x10
  42d884:	bl	42dc64 <ferror@plt+0x29be4>
  42d888:	orr	x0, x19, #0x4
  42d88c:	bl	42dc64 <ferror@plt+0x29be4>
  42d890:	sub	x0, x29, #0x18
  42d894:	sub	x19, x29, #0x18
  42d898:	bl	42dc64 <ferror@plt+0x29be4>
  42d89c:	orr	x0, x19, #0x4
  42d8a0:	bl	42dc64 <ferror@plt+0x29be4>
  42d8a4:	mov	w0, wzr
  42d8a8:	ldp	x20, x19, [sp, #224]
  42d8ac:	ldp	x22, x21, [sp, #208]
  42d8b0:	ldp	x24, x23, [sp, #192]
  42d8b4:	ldp	x26, x25, [sp, #176]
  42d8b8:	ldp	x28, x27, [sp, #160]
  42d8bc:	ldp	x29, x30, [sp, #144]
  42d8c0:	add	sp, sp, #0xf0
  42d8c4:	ret
  42d8c8:	bl	403f80 <__errno_location@plt>
  42d8cc:	ldr	w20, [x0]
  42d8d0:	bl	42cf9c <ferror@plt+0x28f1c>
  42d8d4:	mov	w21, w0
  42d8d8:	mov	w0, w20
  42d8dc:	bl	41d518 <ferror@plt+0x19498>
  42d8e0:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42d8e4:	mov	x4, x0
  42d8e8:	add	x3, x3, #0x135
  42d8ec:	mov	x0, x22
  42d8f0:	mov	w1, w21
  42d8f4:	mov	w2, wzr
  42d8f8:	bl	409680 <ferror@plt+0x5600>
  42d8fc:	b	42d800 <ferror@plt+0x29780>
  42d900:	cbz	w23, 42d938 <ferror@plt+0x298b8>
  42d904:	ldur	w0, [x29, #-40]
  42d908:	sub	x1, x29, #0x34
  42d90c:	sub	x3, x29, #0x38
  42d910:	mov	w2, #0x1                   	// #1
  42d914:	mov	x4, x22
  42d918:	stur	wzr, [x29, #-56]
  42d91c:	mov	w23, #0x1                   	// #1
  42d920:	bl	42e24c <ferror@plt+0x2a1cc>
  42d924:	cbz	w0, 42da8c <ferror@plt+0x29a0c>
  42d928:	ldur	w8, [x29, #-56]
  42d92c:	cmp	w8, #0x0
  42d930:	b.le	42da54 <ferror@plt+0x299d4>
  42d934:	ldur	w19, [x29, #-52]
  42d938:	ldr	x22, [x29, #136]
  42d93c:	sub	x0, x29, #0x20
  42d940:	bl	42dc64 <ferror@plt+0x29be4>
  42d944:	sub	x0, x29, #0x28
  42d948:	bl	42dc64 <ferror@plt+0x29be4>
  42d94c:	cbz	x22, 42d954 <ferror@plt+0x298d4>
  42d950:	str	w19, [x22]
  42d954:	ldr	x9, [sp, #72]
  42d958:	cbz	x21, 42d964 <ferror@plt+0x298e4>
  42d95c:	ldur	w8, [x29, #-4]
  42d960:	str	w8, [x21]
  42d964:	cbz	x20, 42d970 <ferror@plt+0x298f0>
  42d968:	ldur	w8, [x29, #-16]
  42d96c:	str	w8, [x20]
  42d970:	mov	w23, wzr
  42d974:	cbz	x9, 42da8c <ferror@plt+0x29a0c>
  42d978:	ldur	w8, [x29, #-24]
  42d97c:	str	w8, [x9]
  42d980:	b	42da8c <ferror@plt+0x29a0c>
  42d984:	bl	42cf9c <ferror@plt+0x28f1c>
  42d988:	ldur	w8, [x29, #-48]
  42d98c:	mov	w20, w0
  42d990:	mov	w0, w8
  42d994:	bl	41d518 <ferror@plt+0x19498>
  42d998:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42d99c:	mov	x4, x0
  42d9a0:	add	x3, x3, #0x1cf
  42d9a4:	mov	w2, #0x13                  	// #19
  42d9a8:	mov	x0, x22
  42d9ac:	mov	w1, w20
  42d9b0:	b	42da84 <ferror@plt+0x29a04>
  42d9b4:	bl	42cf9c <ferror@plt+0x28f1c>
  42d9b8:	ldur	w8, [x29, #-48]
  42d9bc:	mov	w20, w0
  42d9c0:	mov	w0, w8
  42d9c4:	bl	41d518 <ferror@plt+0x19498>
  42d9c8:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42d9cc:	mov	x4, x0
  42d9d0:	add	x3, x3, #0x208
  42d9d4:	mov	x0, x22
  42d9d8:	mov	w1, w20
  42d9dc:	mov	w2, wzr
  42d9e0:	b	42da84 <ferror@plt+0x29a04>
  42d9e4:	bl	42cf9c <ferror@plt+0x28f1c>
  42d9e8:	ldur	w21, [x29, #-48]
  42d9ec:	mov	w23, w0
  42d9f0:	mov	w0, w21
  42d9f4:	bl	42e350 <ferror@plt+0x2a2d0>
  42d9f8:	ldr	x8, [sp, #64]
  42d9fc:	mov	w24, w0
  42da00:	mov	w0, w21
  42da04:	ldr	x20, [x8]
  42da08:	bl	41d518 <ferror@plt+0x19498>
  42da0c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42da10:	mov	x5, x0
  42da14:	add	x3, x3, #0x1a5
  42da18:	mov	x0, x22
  42da1c:	mov	w1, w23
  42da20:	mov	w2, w24
  42da24:	mov	x4, x20
  42da28:	bl	409680 <ferror@plt+0x5600>
  42da2c:	b	42da88 <ferror@plt+0x29a08>
  42da30:	bl	42cf9c <ferror@plt+0x28f1c>
  42da34:	ldr	x8, [sp, #64]
  42da38:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42da3c:	mov	w1, w0
  42da40:	add	x3, x3, #0x22a
  42da44:	ldr	x4, [x8]
  42da48:	mov	w2, #0x13                  	// #19
  42da4c:	mov	x0, x22
  42da50:	b	42da84 <ferror@plt+0x29a04>
  42da54:	bl	403f80 <__errno_location@plt>
  42da58:	ldr	w20, [x0]
  42da5c:	bl	42cf9c <ferror@plt+0x28f1c>
  42da60:	mov	w21, w0
  42da64:	mov	w0, w20
  42da68:	bl	41d518 <ferror@plt+0x19498>
  42da6c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42da70:	mov	x4, x0
  42da74:	add	x3, x3, #0x255
  42da78:	mov	w2, #0x13                  	// #19
  42da7c:	mov	x0, x22
  42da80:	mov	w1, w21
  42da84:	bl	409680 <ferror@plt+0x5600>
  42da88:	mov	w23, #0x1                   	// #1
  42da8c:	cbnz	w23, 42d800 <ferror@plt+0x29780>
  42da90:	mov	w0, #0x1                   	// #1
  42da94:	b	42d8a8 <ferror@plt+0x29828>
  42da98:	ldr	w8, [x29, #96]
  42da9c:	ldp	x19, x20, [x29, #120]
  42daa0:	ldr	w22, [x29, #112]
  42daa4:	ldr	w21, [x29, #104]
  42daa8:	mov	w0, #0x11                  	// #17
  42daac:	mov	x1, xzr
  42dab0:	str	w8, [sp, #72]
  42dab4:	bl	403800 <signal@plt>
  42dab8:	mov	w0, #0x2                   	// #2
  42dabc:	mov	x1, xzr
  42dac0:	bl	403800 <signal@plt>
  42dac4:	mov	w0, #0xf                   	// #15
  42dac8:	mov	x1, xzr
  42dacc:	bl	403800 <signal@plt>
  42dad0:	mov	w0, #0x1                   	// #1
  42dad4:	mov	x1, xzr
  42dad8:	bl	403800 <signal@plt>
  42dadc:	mov	w0, #0xd                   	// #13
  42dae0:	mov	x1, xzr
  42dae4:	bl	403800 <signal@plt>
  42dae8:	sub	x0, x29, #0x20
  42daec:	bl	42dc64 <ferror@plt+0x29be4>
  42daf0:	sub	x0, x29, #0x28
  42daf4:	bl	42dc64 <ferror@plt+0x29be4>
  42daf8:	sub	x8, x29, #0x8
  42dafc:	orr	x0, x8, #0x4
  42db00:	bl	42dc64 <ferror@plt+0x29be4>
  42db04:	sub	x0, x29, #0x10
  42db08:	bl	42dc64 <ferror@plt+0x29be4>
  42db0c:	sub	x0, x29, #0x18
  42db10:	bl	42dc64 <ferror@plt+0x29be4>
  42db14:	cbz	w23, 42db50 <ferror@plt+0x29ad0>
  42db18:	bl	403770 <fork@plt>
  42db1c:	stur	w0, [x29, #-52]
  42db20:	tbz	w0, #31, 42db3c <ferror@plt+0x29abc>
  42db24:	ldur	w0, [x29, #-36]
  42db28:	sub	x1, x29, #0x34
  42db2c:	bl	42dfb4 <ferror@plt+0x29f34>
  42db30:	ldur	w0, [x29, #-28]
  42db34:	mov	w1, #0x3                   	// #3
  42db38:	bl	42e024 <ferror@plt+0x29fa4>
  42db3c:	sub	x8, x29, #0x28
  42db40:	orr	x23, x8, #0x4
  42db44:	cbnz	w0, 42db90 <ferror@plt+0x29b10>
  42db48:	mov	x0, x23
  42db4c:	bl	42dc64 <ferror@plt+0x29be4>
  42db50:	ldur	w0, [x29, #-28]
  42db54:	ldp	w2, w1, [x29, #-12]
  42db58:	ldur	w3, [x29, #-20]
  42db5c:	ldr	w8, [sp, #72]
  42db60:	ldur	x4, [x29, #-64]
  42db64:	ldr	x5, [sp, #64]
  42db68:	mov	x6, x25
  42db6c:	mov	w7, w24
  42db70:	stp	x19, x20, [sp, #48]
  42db74:	str	w22, [sp, #40]
  42db78:	str	w21, [sp, #32]
  42db7c:	str	w8, [sp, #24]
  42db80:	str	w28, [sp, #16]
  42db84:	str	w27, [sp, #8]
  42db88:	str	w26, [sp]
  42db8c:	bl	42e064 <ferror@plt+0x29fe4>
  42db90:	ldur	w0, [x29, #-36]
  42db94:	sub	x1, x29, #0x34
  42db98:	bl	42dfb4 <ferror@plt+0x29f34>
  42db9c:	mov	x0, x23
  42dba0:	bl	42dc64 <ferror@plt+0x29be4>
  42dba4:	mov	w0, wzr
  42dba8:	bl	403560 <_exit@plt>
  42dbac:	stp	x29, x30, [sp, #-64]!
  42dbb0:	str	x28, [sp, #16]
  42dbb4:	stp	x22, x21, [sp, #32]
  42dbb8:	stp	x20, x19, [sp, #48]
  42dbbc:	mov	x29, sp
  42dbc0:	sub	sp, sp, #0x1, lsl #12
  42dbc4:	mov	x19, x2
  42dbc8:	mov	w21, w1
  42dbcc:	mov	x20, x0
  42dbd0:	mov	x1, sp
  42dbd4:	mov	w2, #0x1000                	// #4096
  42dbd8:	mov	w0, w21
  42dbdc:	bl	403e40 <read@plt>
  42dbe0:	cbz	x0, 42dc34 <ferror@plt+0x29bb4>
  42dbe4:	mov	x2, x0
  42dbe8:	cmp	x0, #0x1
  42dbec:	b.ge	42dc3c <ferror@plt+0x29bbc>  // b.tcont
  42dbf0:	bl	403f80 <__errno_location@plt>
  42dbf4:	ldr	w22, [x0]
  42dbf8:	cmp	w22, #0x4
  42dbfc:	b.eq	42dbd0 <ferror@plt+0x29b50>  // b.none
  42dc00:	bl	42cf9c <ferror@plt+0x28f1c>
  42dc04:	mov	w20, w0
  42dc08:	mov	w0, w22
  42dc0c:	bl	41d518 <ferror@plt+0x19498>
  42dc10:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42dc14:	mov	x4, x0
  42dc18:	add	x3, x3, #0x109
  42dc1c:	mov	w2, #0x1                   	// #1
  42dc20:	mov	x0, x19
  42dc24:	mov	w1, w20
  42dc28:	bl	409680 <ferror@plt+0x5600>
  42dc2c:	mov	w0, wzr
  42dc30:	b	42dc4c <ferror@plt+0x29bcc>
  42dc34:	mov	w0, #0x2                   	// #2
  42dc38:	b	42dc4c <ferror@plt+0x29bcc>
  42dc3c:	mov	x1, sp
  42dc40:	mov	x0, x20
  42dc44:	bl	41f08c <ferror@plt+0x1b00c>
  42dc48:	mov	w0, #0x1                   	// #1
  42dc4c:	add	sp, sp, #0x1, lsl #12
  42dc50:	ldp	x20, x19, [sp, #48]
  42dc54:	ldp	x22, x21, [sp, #32]
  42dc58:	ldr	x28, [sp, #16]
  42dc5c:	ldp	x29, x30, [sp], #64
  42dc60:	ret
  42dc64:	stp	x29, x30, [sp, #-32]!
  42dc68:	str	x19, [sp, #16]
  42dc6c:	mov	x19, x0
  42dc70:	ldr	w0, [x0]
  42dc74:	mov	x29, sp
  42dc78:	tbnz	w0, #31, 42dc8c <ferror@plt+0x29c0c>
  42dc7c:	mov	x1, xzr
  42dc80:	bl	41ce1c <ferror@plt+0x18d9c>
  42dc84:	mov	w8, #0xffffffff            	// #-1
  42dc88:	str	w8, [x19]
  42dc8c:	ldr	x19, [sp, #16]
  42dc90:	ldp	x29, x30, [sp], #32
  42dc94:	ret
  42dc98:	sub	sp, sp, #0x120
  42dc9c:	stp	x29, x30, [sp, #256]
  42dca0:	add	x29, sp, #0x100
  42dca4:	mov	x9, #0xffffffffffffffc8    	// #-56
  42dca8:	mov	x10, sp
  42dcac:	sub	x11, x29, #0x78
  42dcb0:	movk	x9, #0xff80, lsl #32
  42dcb4:	add	x12, x29, #0x20
  42dcb8:	add	x10, x10, #0x80
  42dcbc:	add	x11, x11, #0x38
  42dcc0:	stp	x10, x9, [x29, #-16]
  42dcc4:	stp	x12, x11, [x29, #-32]
  42dcc8:	stp	x1, x2, [x29, #-120]
  42dccc:	stp	x3, x4, [x29, #-104]
  42dcd0:	stp	x5, x6, [x29, #-88]
  42dcd4:	stur	x7, [x29, #-72]
  42dcd8:	stp	q0, q1, [sp]
  42dcdc:	ldp	q0, q1, [x29, #-32]
  42dce0:	mov	x8, x0
  42dce4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42dce8:	add	x0, x0, #0xb6
  42dcec:	sub	x3, x29, #0x40
  42dcf0:	mov	w1, #0x10                  	// #16
  42dcf4:	mov	x2, x8
  42dcf8:	str	x28, [sp, #272]
  42dcfc:	stp	q2, q3, [sp, #32]
  42dd00:	stp	q4, q5, [sp, #64]
  42dd04:	stp	q6, q7, [sp, #96]
  42dd08:	stp	q0, q1, [x29, #-64]
  42dd0c:	bl	41336c <ferror@plt+0xf2ec>
  42dd10:	ldr	x28, [sp, #272]
  42dd14:	ldp	x29, x30, [sp, #256]
  42dd18:	add	sp, sp, #0x120
  42dd1c:	ret
  42dd20:	sub	sp, sp, #0x50
  42dd24:	stp	x29, x30, [sp, #32]
  42dd28:	add	x29, sp, #0x20
  42dd2c:	stp	x22, x21, [sp, #48]
  42dd30:	stp	x20, x19, [sp, #64]
  42dd34:	stur	xzr, [x29, #-8]
  42dd38:	cbz	x0, 42dd9c <ferror@plt+0x29d1c>
  42dd3c:	mov	x21, x3
  42dd40:	mov	x19, x2
  42dd44:	mov	x20, x1
  42dd48:	sub	x2, x29, #0x8
  42dd4c:	mov	x1, xzr
  42dd50:	mov	x3, x4
  42dd54:	mov	x22, x4
  42dd58:	bl	41a318 <ferror@plt+0x16298>
  42dd5c:	cbz	w0, 42ddb8 <ferror@plt+0x29d38>
  42dd60:	ldur	x1, [x29, #-8]
  42dd64:	mov	w3, #0x4                   	// #4
  42dd68:	mov	x0, xzr
  42dd6c:	mov	x2, xzr
  42dd70:	mov	x4, xzr
  42dd74:	mov	x5, xzr
  42dd78:	mov	x6, x20
  42dd7c:	mov	x7, x19
  42dd80:	stp	x21, x22, [sp]
  42dd84:	bl	42d184 <ferror@plt+0x29104>
  42dd88:	ldur	x8, [x29, #-8]
  42dd8c:	mov	w19, w0
  42dd90:	mov	x0, x8
  42dd94:	bl	41e6cc <ferror@plt+0x1a64c>
  42dd98:	b	42ddbc <ferror@plt+0x29d3c>
  42dd9c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42dda0:	adrp	x1, 475000 <ferror@plt+0x70f80>
  42dda4:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  42dda8:	add	x0, x0, #0xb6
  42ddac:	add	x1, x1, #0xfe8
  42ddb0:	add	x2, x2, #0x8eb
  42ddb4:	bl	413114 <ferror@plt+0xf094>
  42ddb8:	mov	w19, wzr
  42ddbc:	mov	w0, w19
  42ddc0:	ldp	x20, x19, [sp, #64]
  42ddc4:	ldp	x22, x21, [sp, #48]
  42ddc8:	ldp	x29, x30, [sp, #32]
  42ddcc:	add	sp, sp, #0x50
  42ddd0:	ret
  42ddd4:	stp	x29, x30, [sp, #-32]!
  42ddd8:	mov	x29, sp
  42dddc:	str	x19, [sp, #16]
  42dde0:	str	xzr, [x29, #24]
  42dde4:	cbz	x0, 42de38 <ferror@plt+0x29db8>
  42dde8:	mov	x19, x1
  42ddec:	add	x2, x29, #0x18
  42ddf0:	mov	x1, xzr
  42ddf4:	mov	x3, x19
  42ddf8:	bl	41a318 <ferror@plt+0x16298>
  42ddfc:	cbz	w0, 42de54 <ferror@plt+0x29dd4>
  42de00:	ldr	x1, [x29, #24]
  42de04:	mov	w3, #0x4                   	// #4
  42de08:	mov	x0, xzr
  42de0c:	mov	x2, xzr
  42de10:	mov	x4, xzr
  42de14:	mov	x5, xzr
  42de18:	mov	x6, xzr
  42de1c:	mov	x7, x19
  42de20:	bl	42d014 <ferror@plt+0x28f94>
  42de24:	ldr	x8, [x29, #24]
  42de28:	mov	w19, w0
  42de2c:	mov	x0, x8
  42de30:	bl	41e6cc <ferror@plt+0x1a64c>
  42de34:	b	42de58 <ferror@plt+0x29dd8>
  42de38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42de3c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42de40:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  42de44:	add	x0, x0, #0xb6
  42de48:	add	x1, x1, #0x41
  42de4c:	add	x2, x2, #0x8eb
  42de50:	bl	413114 <ferror@plt+0xf094>
  42de54:	mov	w19, wzr
  42de58:	mov	w0, w19
  42de5c:	ldr	x19, [sp, #16]
  42de60:	ldp	x29, x30, [sp], #32
  42de64:	ret
  42de68:	stp	x29, x30, [sp, #-48]!
  42de6c:	str	x21, [sp, #16]
  42de70:	stp	x20, x19, [sp, #32]
  42de74:	mov	w21, w0
  42de78:	ands	w20, w0, #0x7f
  42de7c:	mov	x19, x1
  42de80:	mov	x29, sp
  42de84:	b.eq	42deb8 <ferror@plt+0x29e38>  // b.none
  42de88:	mov	w8, #0x1000000             	// #16777216
  42de8c:	add	w8, w8, w20, lsl #24
  42de90:	mov	w9, #0x2000000             	// #33554432
  42de94:	cmp	w8, w9
  42de98:	b.lt	42dee4 <ferror@plt+0x29e64>  // b.tstop
  42de9c:	bl	42cf9c <ferror@plt+0x28f1c>
  42dea0:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42dea4:	mov	w1, w0
  42dea8:	add	x3, x3, #0xa2
  42deac:	mov	w2, #0x13                  	// #19
  42deb0:	mov	x0, x19
  42deb4:	b	42ded8 <ferror@plt+0x29e58>
  42deb8:	ubfx	w20, w21, #8, #8
  42debc:	cbz	w20, 42df14 <ferror@plt+0x29e94>
  42dec0:	bl	42cfd8 <ferror@plt+0x28f58>
  42dec4:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42dec8:	mov	w1, w0
  42decc:	add	x3, x3, #0x7f
  42ded0:	mov	x0, x19
  42ded4:	mov	w2, w20
  42ded8:	mov	x4, x20
  42dedc:	bl	409680 <ferror@plt+0x5600>
  42dee0:	b	42df30 <ferror@plt+0x29eb0>
  42dee4:	and	w20, w21, #0xff
  42dee8:	bl	42cf9c <ferror@plt+0x28f1c>
  42deec:	cmp	w20, #0x7f
  42def0:	mov	w1, w0
  42def4:	b.ne	42df1c <ferror@plt+0x29e9c>  // b.any
  42def8:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42defc:	ubfx	w4, w21, #8, #8
  42df00:	add	x3, x3, #0xc5
  42df04:	mov	w2, #0x13                  	// #19
  42df08:	mov	x0, x19
  42df0c:	bl	409680 <ferror@plt+0x5600>
  42df10:	b	42df30 <ferror@plt+0x29eb0>
  42df14:	mov	w0, #0x1                   	// #1
  42df18:	b	42df34 <ferror@plt+0x29eb4>
  42df1c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42df20:	add	x3, x3, #0xe9
  42df24:	mov	w2, #0x13                  	// #19
  42df28:	mov	x0, x19
  42df2c:	bl	409680 <ferror@plt+0x5600>
  42df30:	mov	w0, wzr
  42df34:	ldp	x20, x19, [sp, #32]
  42df38:	ldr	x21, [sp, #16]
  42df3c:	ldp	x29, x30, [sp], #48
  42df40:	ret
  42df44:	ret
  42df48:	stp	x29, x30, [sp, #-48]!
  42df4c:	str	x21, [sp, #16]
  42df50:	stp	x20, x19, [sp, #32]
  42df54:	mov	x29, sp
  42df58:	mov	x19, x1
  42df5c:	bl	4036d0 <pipe@plt>
  42df60:	tbnz	w0, #31, 42df6c <ferror@plt+0x29eec>
  42df64:	mov	w0, #0x1                   	// #1
  42df68:	b	42dfa4 <ferror@plt+0x29f24>
  42df6c:	bl	403f80 <__errno_location@plt>
  42df70:	ldr	w20, [x0]
  42df74:	bl	42cf9c <ferror@plt+0x28f1c>
  42df78:	mov	w21, w0
  42df7c:	mov	w0, w20
  42df80:	bl	41d518 <ferror@plt+0x19498>
  42df84:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42df88:	mov	x4, x0
  42df8c:	add	x3, x3, #0x289
  42df90:	mov	w2, #0x13                  	// #19
  42df94:	mov	x0, x19
  42df98:	mov	w1, w21
  42df9c:	bl	409680 <ferror@plt+0x5600>
  42dfa0:	mov	w0, wzr
  42dfa4:	ldp	x20, x19, [sp, #32]
  42dfa8:	ldr	x21, [sp, #16]
  42dfac:	ldp	x29, x30, [sp], #48
  42dfb0:	ret
  42dfb4:	stp	x29, x30, [sp, #-48]!
  42dfb8:	str	x21, [sp, #16]
  42dfbc:	stp	x20, x19, [sp, #32]
  42dfc0:	mov	x19, x1
  42dfc4:	mov	w20, w0
  42dfc8:	mov	w21, #0x4                   	// #4
  42dfcc:	mov	x29, sp
  42dfd0:	b	42dfe4 <ferror@plt+0x29f64>
  42dfd4:	sub	x21, x21, x0
  42dfd8:	add	x19, x19, x0
  42dfdc:	mov	w8, #0x1                   	// #1
  42dfe0:	tbz	w8, #0, 42e014 <ferror@plt+0x29f94>
  42dfe4:	cbz	x21, 42e014 <ferror@plt+0x29f94>
  42dfe8:	mov	w0, w20
  42dfec:	mov	x1, x19
  42dff0:	mov	x2, x21
  42dff4:	bl	403b10 <write@plt>
  42dff8:	tbz	x0, #63, 42dfd4 <ferror@plt+0x29f54>
  42dffc:	bl	403f80 <__errno_location@plt>
  42e000:	ldr	w8, [x0]
  42e004:	cmp	w8, #0x4
  42e008:	b.eq	42dfdc <ferror@plt+0x29f5c>  // b.none
  42e00c:	mov	w8, wzr
  42e010:	tbnz	w8, #0, 42dfe4 <ferror@plt+0x29f64>
  42e014:	ldp	x20, x19, [sp, #32]
  42e018:	ldr	x21, [sp, #16]
  42e01c:	ldp	x29, x30, [sp], #48
  42e020:	ret
  42e024:	stp	x29, x30, [sp, #-32]!
  42e028:	mov	x29, sp
  42e02c:	str	x19, [sp, #16]
  42e030:	mov	w19, w0
  42e034:	str	w1, [x29, #28]
  42e038:	bl	403f80 <__errno_location@plt>
  42e03c:	ldr	w8, [x0]
  42e040:	add	x1, x29, #0x1c
  42e044:	mov	w0, w19
  42e048:	str	w8, [x29, #24]
  42e04c:	bl	42dfb4 <ferror@plt+0x29f34>
  42e050:	add	x1, x29, #0x18
  42e054:	mov	w0, w19
  42e058:	bl	42dfb4 <ferror@plt+0x29f34>
  42e05c:	mov	w0, #0x1                   	// #1
  42e060:	bl	403560 <_exit@plt>
  42e064:	sub	sp, sp, #0x60
  42e068:	stp	x29, x30, [sp, #16]
  42e06c:	str	x25, [sp, #32]
  42e070:	stp	x24, x23, [sp, #48]
  42e074:	stp	x22, x21, [sp, #64]
  42e078:	stp	x20, x19, [sp, #80]
  42e07c:	add	x29, sp, #0x10
  42e080:	mov	w25, w7
  42e084:	mov	x20, x6
  42e088:	mov	x21, x5
  42e08c:	mov	w22, w3
  42e090:	mov	w23, w2
  42e094:	mov	w24, w1
  42e098:	mov	w19, w0
  42e09c:	stp	w2, w1, [x29, #24]
  42e0a0:	stur	w3, [x29, #-4]
  42e0a4:	cbz	x4, 42e0c0 <ferror@plt+0x2a040>
  42e0a8:	mov	x0, x4
  42e0ac:	bl	403c70 <chdir@plt>
  42e0b0:	tbz	w0, #31, 42e0c0 <ferror@plt+0x2a040>
  42e0b4:	mov	w0, w19
  42e0b8:	mov	w1, wzr
  42e0bc:	bl	42e024 <ferror@plt+0x29fa4>
  42e0c0:	cbnz	w25, 42e120 <ferror@plt+0x2a0a0>
  42e0c4:	mov	x0, xzr
  42e0c8:	mov	w1, w19
  42e0cc:	bl	42e518 <ferror@plt+0x2a498>
  42e0d0:	tbz	w24, #31, 42e128 <ferror@plt+0x2a0a8>
  42e0d4:	ldr	w8, [x29, #112]
  42e0d8:	cbnz	w8, 42e150 <ferror@plt+0x2a0d0>
  42e0dc:	adrp	x0, 43f000 <ferror@plt+0x3af80>
  42e0e0:	add	x0, x0, #0x542
  42e0e4:	mov	w1, wzr
  42e0e8:	bl	403880 <open@plt>
  42e0ec:	cmn	w0, #0x1
  42e0f0:	str	w0, [sp, #8]
  42e0f4:	b.ne	42e140 <ferror@plt+0x2a0c0>  // b.any
  42e0f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42e0fc:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42e100:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42e104:	adrp	x4, 476000 <ferror@plt+0x71f80>
  42e108:	add	x0, x0, #0xb6
  42e10c:	add	x1, x1, #0x2c9
  42e110:	add	x3, x3, #0x2d2
  42e114:	add	x4, x4, #0x2da
  42e118:	mov	w2, #0x4a2                 	// #1186
  42e11c:	bl	422680 <ferror@plt+0x1e600>
  42e120:	bl	42e3f0 <ferror@plt+0x2a370>
  42e124:	tbnz	w24, #31, 42e0d4 <ferror@plt+0x2a054>
  42e128:	mov	w0, w24
  42e12c:	mov	w1, wzr
  42e130:	bl	42e548 <ferror@plt+0x2a4c8>
  42e134:	tbnz	w0, #31, 42e1d0 <ferror@plt+0x2a150>
  42e138:	add	x0, x29, #0x1c
  42e13c:	b	42e14c <ferror@plt+0x2a0cc>
  42e140:	mov	w1, wzr
  42e144:	bl	42e548 <ferror@plt+0x2a4c8>
  42e148:	add	x0, sp, #0x8
  42e14c:	bl	42dc64 <ferror@plt+0x29be4>
  42e150:	tbnz	w23, #31, 42e16c <ferror@plt+0x2a0ec>
  42e154:	mov	w1, #0x1                   	// #1
  42e158:	mov	w0, w23
  42e15c:	bl	42e548 <ferror@plt+0x2a4c8>
  42e160:	tbnz	w0, #31, 42e1d0 <ferror@plt+0x2a150>
  42e164:	add	x0, x29, #0x18
  42e168:	b	42e1b8 <ferror@plt+0x2a138>
  42e16c:	ldr	w8, [x29, #96]
  42e170:	cbz	w8, 42e1bc <ferror@plt+0x2a13c>
  42e174:	bl	42e598 <ferror@plt+0x2a518>
  42e178:	cmn	w0, #0x1
  42e17c:	str	w0, [sp, #8]
  42e180:	b.ne	42e1ac <ferror@plt+0x2a12c>  // b.any
  42e184:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42e188:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42e18c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42e190:	adrp	x4, 476000 <ferror@plt+0x71f80>
  42e194:	add	x0, x0, #0xb6
  42e198:	add	x1, x1, #0x2c9
  42e19c:	add	x3, x3, #0x2d2
  42e1a0:	add	x4, x4, #0x2ea
  42e1a4:	mov	w2, #0x4b5                 	// #1205
  42e1a8:	bl	422680 <ferror@plt+0x1e600>
  42e1ac:	mov	w1, #0x1                   	// #1
  42e1b0:	bl	42e548 <ferror@plt+0x2a4c8>
  42e1b4:	add	x0, sp, #0x8
  42e1b8:	bl	42dc64 <ferror@plt+0x29be4>
  42e1bc:	tbnz	w22, #31, 42e1dc <ferror@plt+0x2a15c>
  42e1c0:	mov	w1, #0x2                   	// #2
  42e1c4:	mov	w0, w22
  42e1c8:	bl	42e548 <ferror@plt+0x2a4c8>
  42e1cc:	tbz	w0, #31, 42e1fc <ferror@plt+0x2a17c>
  42e1d0:	mov	w1, #0x2                   	// #2
  42e1d4:	mov	w0, w19
  42e1d8:	bl	42e024 <ferror@plt+0x29fa4>
  42e1dc:	ldr	w8, [x29, #104]
  42e1e0:	cbz	w8, 42e204 <ferror@plt+0x2a184>
  42e1e4:	bl	42e598 <ferror@plt+0x2a518>
  42e1e8:	mov	w1, #0x2                   	// #2
  42e1ec:	str	w0, [sp, #8]
  42e1f0:	bl	42e548 <ferror@plt+0x2a4c8>
  42e1f4:	add	x0, sp, #0x8
  42e1f8:	b	42e200 <ferror@plt+0x2a180>
  42e1fc:	sub	x0, x29, #0x4
  42e200:	bl	42dc64 <ferror@plt+0x29be4>
  42e204:	ldr	w22, [x29, #88]
  42e208:	ldr	w23, [x29, #80]
  42e20c:	ldr	x8, [x29, #128]
  42e210:	ldr	w24, [x29, #120]
  42e214:	cbz	x8, 42e220 <ferror@plt+0x2a1a0>
  42e218:	ldr	x0, [x29, #136]
  42e21c:	blr	x8
  42e220:	mov	x8, x21
  42e224:	ldr	x0, [x8], #8
  42e228:	cmp	w24, #0x0
  42e22c:	mov	x2, x20
  42e230:	mov	w3, w23
  42e234:	csel	x1, x21, x8, eq  // eq = none
  42e238:	mov	w4, w22
  42e23c:	bl	42e5e0 <ferror@plt+0x2a560>
  42e240:	mov	w1, #0x1                   	// #1
  42e244:	mov	w0, w19
  42e248:	bl	42e024 <ferror@plt+0x29fa4>
  42e24c:	sub	sp, sp, #0x70
  42e250:	stp	x24, x23, [sp, #64]
  42e254:	adrp	x23, 476000 <ferror@plt+0x71f80>
  42e258:	stp	x28, x27, [sp, #32]
  42e25c:	stp	x22, x21, [sp, #80]
  42e260:	stp	x20, x19, [sp, #96]
  42e264:	mov	x20, x4
  42e268:	mov	x21, x1
  42e26c:	mov	w22, w0
  42e270:	mov	x27, xzr
  42e274:	sbfiz	x28, x2, #2, #32
  42e278:	add	x23, x23, #0x311
  42e27c:	mov	w19, #0x3                   	// #3
  42e280:	stp	x29, x30, [sp, #16]
  42e284:	stp	x26, x25, [sp, #48]
  42e288:	add	x29, sp, #0x10
  42e28c:	str	x3, [sp, #8]
  42e290:	b	42e29c <ferror@plt+0x2a21c>
  42e294:	mov	w8, #0x3                   	// #3
  42e298:	cbnz	w8, 42e310 <ferror@plt+0x2a290>
  42e29c:	cmp	x27, #0x7
  42e2a0:	b.hi	42e294 <ferror@plt+0x2a214>  // b.pmore
  42e2a4:	add	x24, x21, x27
  42e2a8:	sub	x25, x28, x27
  42e2ac:	mov	w0, w22
  42e2b0:	mov	x1, x24
  42e2b4:	mov	x2, x25
  42e2b8:	bl	403e40 <read@plt>
  42e2bc:	tbz	x0, #63, 42e300 <ferror@plt+0x2a280>
  42e2c0:	bl	403f80 <__errno_location@plt>
  42e2c4:	ldr	w26, [x0]
  42e2c8:	cmp	w26, #0x4
  42e2cc:	b.eq	42e2ac <ferror@plt+0x2a22c>  // b.none
  42e2d0:	bl	42cf9c <ferror@plt+0x28f1c>
  42e2d4:	mov	w24, w0
  42e2d8:	mov	w0, w26
  42e2dc:	bl	41d518 <ferror@plt+0x19498>
  42e2e0:	mov	x4, x0
  42e2e4:	mov	w2, #0x13                  	// #19
  42e2e8:	mov	x0, x20
  42e2ec:	mov	w1, w24
  42e2f0:	mov	x3, x23
  42e2f4:	bl	409680 <ferror@plt+0x5600>
  42e2f8:	mov	w8, #0x1                   	// #1
  42e2fc:	b	42e298 <ferror@plt+0x2a218>
  42e300:	cmp	x0, #0x0
  42e304:	add	x27, x0, x27
  42e308:	csel	w8, w19, wzr, eq  // eq = none
  42e30c:	b	42e298 <ferror@plt+0x2a218>
  42e310:	cmp	w8, #0x3
  42e314:	b.ne	42e32c <ferror@plt+0x2a2ac>  // b.any
  42e318:	ldr	x9, [sp, #8]
  42e31c:	lsr	x8, x27, #2
  42e320:	mov	w0, #0x1                   	// #1
  42e324:	str	w8, [x9]
  42e328:	b	42e330 <ferror@plt+0x2a2b0>
  42e32c:	mov	w0, wzr
  42e330:	ldp	x20, x19, [sp, #96]
  42e334:	ldp	x22, x21, [sp, #80]
  42e338:	ldp	x24, x23, [sp, #64]
  42e33c:	ldp	x26, x25, [sp, #48]
  42e340:	ldp	x28, x27, [sp, #32]
  42e344:	ldp	x29, x30, [sp, #16]
  42e348:	add	sp, sp, #0x70
  42e34c:	ret
  42e350:	sub	w8, w0, #0x1
  42e354:	cmp	w8, #0x4f
  42e358:	b.hi	42e388 <ferror@plt+0x2a308>  // b.pmore
  42e35c:	adrp	x9, 475000 <ferror@plt+0x70f80>
  42e360:	add	x9, x9, #0xb34
  42e364:	adr	x10, 42e378 <ferror@plt+0x2a2f8>
  42e368:	ldrb	w11, [x9, x8]
  42e36c:	add	x10, x10, x11, lsl #2
  42e370:	mov	w0, #0x3                   	// #3
  42e374:	br	x10
  42e378:	mov	w0, #0x4                   	// #4
  42e37c:	ret
  42e380:	mov	w0, #0x8                   	// #8
  42e384:	ret
  42e388:	mov	w0, #0x13                  	// #19
  42e38c:	ret
  42e390:	mov	w0, #0xd                   	// #13
  42e394:	ret
  42e398:	mov	w0, #0x5                   	// #5
  42e39c:	ret
  42e3a0:	mov	w0, #0x6                   	// #6
  42e3a4:	ret
  42e3a8:	mov	w0, #0x9                   	// #9
  42e3ac:	ret
  42e3b0:	mov	w0, #0xa                   	// #10
  42e3b4:	ret
  42e3b8:	mov	w0, #0x10                  	// #16
  42e3bc:	ret
  42e3c0:	mov	w0, #0xe                   	// #14
  42e3c4:	ret
  42e3c8:	mov	w0, #0xf                   	// #15
  42e3cc:	ret
  42e3d0:	mov	w0, #0x7                   	// #7
  42e3d4:	ret
  42e3d8:	mov	w0, #0xb                   	// #11
  42e3dc:	ret
  42e3e0:	mov	w0, #0x12                  	// #18
  42e3e4:	ret
  42e3e8:	mov	w0, #0x11                  	// #17
  42e3ec:	ret
  42e3f0:	sub	sp, sp, #0x40
  42e3f4:	adrp	x0, 476000 <ferror@plt+0x71f80>
  42e3f8:	add	x0, x0, #0x2fb
  42e3fc:	stp	x29, x30, [sp, #16]
  42e400:	str	x21, [sp, #32]
  42e404:	stp	x20, x19, [sp, #48]
  42e408:	add	x29, sp, #0x10
  42e40c:	bl	4036e0 <opendir@plt>
  42e410:	cbz	x0, 42e4c4 <ferror@plt+0x2a444>
  42e414:	mov	x19, x0
  42e418:	bl	403a40 <readdir@plt>
  42e41c:	cbz	x0, 42e4a8 <ferror@plt+0x2a428>
  42e420:	mov	x20, x0
  42e424:	b	42e438 <ferror@plt+0x2a3b8>
  42e428:	mov	x0, x19
  42e42c:	bl	403a40 <readdir@plt>
  42e430:	mov	x20, x0
  42e434:	cbz	x0, 42e4a8 <ferror@plt+0x2a428>
  42e438:	str	xzr, [sp]
  42e43c:	ldrb	w8, [x20, #19]!
  42e440:	cmp	w8, #0x2e
  42e444:	b.eq	42e428 <ferror@plt+0x2a3a8>  // b.none
  42e448:	bl	403f80 <__errno_location@plt>
  42e44c:	mov	x21, x0
  42e450:	str	wzr, [x0]
  42e454:	mov	x1, sp
  42e458:	mov	w2, #0xa                   	// #10
  42e45c:	mov	x0, x20
  42e460:	bl	403c30 <strtol@plt>
  42e464:	ldr	w8, [x21]
  42e468:	cbnz	w8, 42e428 <ferror@plt+0x2a3a8>
  42e46c:	ldr	x8, [sp]
  42e470:	cbz	x8, 42e428 <ferror@plt+0x2a3a8>
  42e474:	ldrb	w8, [x8]
  42e478:	cbnz	w8, 42e428 <ferror@plt+0x2a3a8>
  42e47c:	mov	x20, x0
  42e480:	cmp	x0, w20, sxtw
  42e484:	b.ne	42e428 <ferror@plt+0x2a3a8>  // b.any
  42e488:	mov	x0, x19
  42e48c:	bl	403dd0 <dirfd@plt>
  42e490:	cmp	w0, w20
  42e494:	b.eq	42e428 <ferror@plt+0x2a3a8>  // b.none
  42e498:	mov	w0, #0x3                   	// #3
  42e49c:	mov	w1, w20
  42e4a0:	bl	42e518 <ferror@plt+0x2a498>
  42e4a4:	cbz	w0, 42e428 <ferror@plt+0x2a3a8>
  42e4a8:	mov	x0, x19
  42e4ac:	bl	403a80 <closedir@plt>
  42e4b0:	ldp	x20, x19, [sp, #48]
  42e4b4:	ldr	x21, [sp, #32]
  42e4b8:	ldp	x29, x30, [sp, #16]
  42e4bc:	add	sp, sp, #0x40
  42e4c0:	ret
  42e4c4:	mov	x1, sp
  42e4c8:	mov	w0, #0x7                   	// #7
  42e4cc:	bl	403df0 <getrlimit@plt>
  42e4d0:	cbnz	w0, 42e4e0 <ferror@plt+0x2a460>
  42e4d4:	ldr	x19, [sp, #8]
  42e4d8:	cmn	x19, #0x1
  42e4dc:	b.ne	42e4ec <ferror@plt+0x2a46c>  // b.any
  42e4e0:	mov	w0, #0x4                   	// #4
  42e4e4:	bl	403e70 <sysconf@plt>
  42e4e8:	mov	x19, x0
  42e4ec:	cmp	w19, #0x1
  42e4f0:	b.lt	42e4b0 <ferror@plt+0x2a430>  // b.tstop
  42e4f4:	mov	w20, #0x1                   	// #1
  42e4f8:	sub	w1, w20, #0x1
  42e4fc:	mov	w0, #0x3                   	// #3
  42e500:	bl	42e518 <ferror@plt+0x2a498>
  42e504:	cbnz	w0, 42e4b0 <ferror@plt+0x2a430>
  42e508:	cmp	w20, w19
  42e50c:	add	w20, w20, #0x1
  42e510:	b.lt	42e4f8 <ferror@plt+0x2a478>  // b.tstop
  42e514:	b	42e4b0 <ferror@plt+0x2a430>
  42e518:	cmp	w0, w1
  42e51c:	b.gt	42e540 <ferror@plt+0x2a4c0>
  42e520:	stp	x29, x30, [sp, #-16]!
  42e524:	mov	w8, w1
  42e528:	mov	w1, #0x2                   	// #2
  42e52c:	mov	w2, #0x1                   	// #1
  42e530:	mov	w0, w8
  42e534:	mov	x29, sp
  42e538:	bl	403d90 <fcntl@plt>
  42e53c:	ldp	x29, x30, [sp], #16
  42e540:	mov	w0, wzr
  42e544:	ret
  42e548:	stp	x29, x30, [sp, #-48]!
  42e54c:	stp	x20, x19, [sp, #32]
  42e550:	mov	w19, w1
  42e554:	mov	w20, w0
  42e558:	str	x21, [sp, #16]
  42e55c:	mov	x29, sp
  42e560:	mov	w0, w20
  42e564:	mov	w1, w19
  42e568:	bl	403f00 <dup2@plt>
  42e56c:	mov	w21, w0
  42e570:	tbz	w0, #31, 42e584 <ferror@plt+0x2a504>
  42e574:	bl	403f80 <__errno_location@plt>
  42e578:	ldr	w8, [x0]
  42e57c:	cmp	w8, #0x4
  42e580:	b.eq	42e560 <ferror@plt+0x2a4e0>  // b.none
  42e584:	mov	w0, w21
  42e588:	ldp	x20, x19, [sp, #32]
  42e58c:	ldr	x21, [sp, #16]
  42e590:	ldp	x29, x30, [sp], #48
  42e594:	ret
  42e598:	stp	x29, x30, [sp, #-32]!
  42e59c:	stp	x20, x19, [sp, #16]
  42e5a0:	adrp	x19, 43f000 <ferror@plt+0x3af80>
  42e5a4:	add	x19, x19, #0x542
  42e5a8:	mov	x29, sp
  42e5ac:	mov	w1, #0x1                   	// #1
  42e5b0:	mov	x0, x19
  42e5b4:	bl	403880 <open@plt>
  42e5b8:	mov	w20, w0
  42e5bc:	tbz	w0, #31, 42e5d0 <ferror@plt+0x2a550>
  42e5c0:	bl	403f80 <__errno_location@plt>
  42e5c4:	ldr	w8, [x0]
  42e5c8:	cmp	w8, #0x4
  42e5cc:	b.eq	42e5ac <ferror@plt+0x2a52c>  // b.none
  42e5d0:	mov	w0, w20
  42e5d4:	ldp	x20, x19, [sp, #16]
  42e5d8:	ldp	x29, x30, [sp], #32
  42e5dc:	ret
  42e5e0:	stp	x29, x30, [sp, #-96]!
  42e5e4:	stp	x28, x27, [sp, #16]
  42e5e8:	stp	x26, x25, [sp, #32]
  42e5ec:	stp	x24, x23, [sp, #48]
  42e5f0:	stp	x22, x21, [sp, #64]
  42e5f4:	stp	x20, x19, [sp, #80]
  42e5f8:	ldrb	w8, [x0]
  42e5fc:	mov	x29, sp
  42e600:	cbz	w8, 42e648 <ferror@plt+0x2a5c8>
  42e604:	mov	w22, w4
  42e608:	mov	w21, w3
  42e60c:	mov	x19, x2
  42e610:	mov	x23, x0
  42e614:	mov	x20, x1
  42e618:	orr	w8, w4, w3
  42e61c:	cbz	w8, 42e630 <ferror@plt+0x2a5b0>
  42e620:	mov	w1, #0x2f                  	// #47
  42e624:	mov	x0, x23
  42e628:	bl	403d30 <strchr@plt>
  42e62c:	cbz	x0, 42e680 <ferror@plt+0x2a600>
  42e630:	mov	x0, x23
  42e634:	mov	x1, x20
  42e638:	cbz	x19, 42e658 <ferror@plt+0x2a5d8>
  42e63c:	mov	x2, x19
  42e640:	bl	403d50 <execve@plt>
  42e644:	b	42e65c <ferror@plt+0x2a5dc>
  42e648:	bl	403f80 <__errno_location@plt>
  42e64c:	mov	w8, #0x2                   	// #2
  42e650:	str	w8, [x0]
  42e654:	b	42e7f8 <ferror@plt+0x2a778>
  42e658:	bl	403a10 <execv@plt>
  42e65c:	bl	403f80 <__errno_location@plt>
  42e660:	ldr	w8, [x0]
  42e664:	cmp	w8, #0x8
  42e668:	b.ne	42e7f8 <ferror@plt+0x2a778>  // b.any
  42e66c:	mov	x0, x23
  42e670:	mov	x1, x20
  42e674:	mov	x2, x19
  42e678:	bl	42e814 <ferror@plt+0x2a794>
  42e67c:	b	42e7f8 <ferror@plt+0x2a778>
  42e680:	cbz	w22, 42e69c <ferror@plt+0x2a61c>
  42e684:	adrp	x1, 437000 <ferror@plt+0x32f80>
  42e688:	add	x1, x1, #0xb4d
  42e68c:	mov	x0, x19
  42e690:	bl	408dd8 <ferror@plt+0x4d58>
  42e694:	cbnz	w21, 42e6a4 <ferror@plt+0x2a624>
  42e698:	b	42e6b4 <ferror@plt+0x2a634>
  42e69c:	mov	x0, xzr
  42e6a0:	cbz	w21, 42e6b4 <ferror@plt+0x2a634>
  42e6a4:	cbnz	x0, 42e6b4 <ferror@plt+0x2a634>
  42e6a8:	adrp	x0, 437000 <ferror@plt+0x32f80>
  42e6ac:	add	x0, x0, #0xb4d
  42e6b0:	bl	409104 <ferror@plt+0x5084>
  42e6b4:	adrp	x8, 475000 <ferror@plt+0x70f80>
  42e6b8:	add	x8, x8, #0xf6
  42e6bc:	cmp	x0, #0x0
  42e6c0:	csel	x25, x8, x0, eq  // eq = none
  42e6c4:	mov	x0, x23
  42e6c8:	bl	403590 <strlen@plt>
  42e6cc:	mov	x21, x0
  42e6d0:	add	x24, x0, #0x1
  42e6d4:	mov	x0, x25
  42e6d8:	bl	403590 <strlen@plt>
  42e6dc:	add	x8, x21, x0
  42e6e0:	mov	x22, x0
  42e6e4:	add	x0, x8, #0x2
  42e6e8:	bl	412328 <ferror@plt+0xe2a8>
  42e6ec:	add	x27, x0, x22
  42e6f0:	add	x22, x27, #0x1
  42e6f4:	mov	x21, x0
  42e6f8:	mov	x0, x22
  42e6fc:	mov	x1, x23
  42e700:	mov	x2, x24
  42e704:	bl	403520 <memcpy@plt>
  42e708:	mov	w28, wzr
  42e70c:	mov	w8, #0x2f                  	// #47
  42e710:	strb	w8, [x27]
  42e714:	mov	x0, x25
  42e718:	bl	42e8d4 <ferror@plt+0x2a854>
  42e71c:	mov	x23, x0
  42e720:	subs	x2, x0, x25
  42e724:	mov	x26, x22
  42e728:	b.eq	42e73c <ferror@plt+0x2a6bc>  // b.none
  42e72c:	sub	x26, x27, x2
  42e730:	mov	x0, x26
  42e734:	mov	x1, x25
  42e738:	bl	403520 <memcpy@plt>
  42e73c:	mov	x0, x26
  42e740:	mov	x1, x20
  42e744:	cbz	x19, 42e754 <ferror@plt+0x2a6d4>
  42e748:	mov	x2, x19
  42e74c:	bl	403d50 <execve@plt>
  42e750:	b	42e758 <ferror@plt+0x2a6d8>
  42e754:	bl	403a10 <execv@plt>
  42e758:	bl	403f80 <__errno_location@plt>
  42e75c:	ldr	w8, [x0]
  42e760:	mov	x24, x0
  42e764:	cmp	w8, #0x8
  42e768:	b.ne	42e77c <ferror@plt+0x2a6fc>  // b.any
  42e76c:	mov	x0, x26
  42e770:	mov	x1, x20
  42e774:	mov	x2, x19
  42e778:	bl	42e814 <ferror@plt+0x2a794>
  42e77c:	ldr	w9, [x24]
  42e780:	mov	w8, #0x1                   	// #1
  42e784:	cmp	w9, #0x12
  42e788:	b.le	42e7ac <ferror@plt+0x2a72c>
  42e78c:	sub	w10, w9, #0x13
  42e790:	cmp	w10, #0x2
  42e794:	b.cc	42e7d4 <ferror@plt+0x2a754>  // b.lo, b.ul, b.last
  42e798:	cmp	w9, #0x6e
  42e79c:	b.eq	42e7d4 <ferror@plt+0x2a754>  // b.none
  42e7a0:	cmp	w9, #0x74
  42e7a4:	b.eq	42e7d4 <ferror@plt+0x2a754>  // b.none
  42e7a8:	b	42e7c8 <ferror@plt+0x2a748>
  42e7ac:	cmp	w9, #0x2
  42e7b0:	b.eq	42e7d4 <ferror@plt+0x2a754>  // b.none
  42e7b4:	cmp	w9, #0xd
  42e7b8:	b.ne	42e7c8 <ferror@plt+0x2a748>  // b.any
  42e7bc:	mov	w28, #0x1                   	// #1
  42e7c0:	mov	w8, #0x1                   	// #1
  42e7c4:	b	42e7d4 <ferror@plt+0x2a754>
  42e7c8:	mov	x0, x21
  42e7cc:	bl	41249c <ferror@plt+0xe41c>
  42e7d0:	mov	w8, wzr
  42e7d4:	cbz	w8, 42e7f8 <ferror@plt+0x2a778>
  42e7d8:	ldrb	w8, [x23], #1
  42e7dc:	mov	x25, x23
  42e7e0:	cbnz	w8, 42e714 <ferror@plt+0x2a694>
  42e7e4:	cbz	w28, 42e7f0 <ferror@plt+0x2a770>
  42e7e8:	mov	w8, #0xd                   	// #13
  42e7ec:	str	w8, [x24]
  42e7f0:	mov	x0, x21
  42e7f4:	bl	41249c <ferror@plt+0xe41c>
  42e7f8:	ldp	x20, x19, [sp, #80]
  42e7fc:	ldp	x22, x21, [sp, #64]
  42e800:	ldp	x24, x23, [sp, #48]
  42e804:	ldp	x26, x25, [sp, #32]
  42e808:	ldp	x28, x27, [sp, #16]
  42e80c:	ldp	x29, x30, [sp], #96
  42e810:	ret
  42e814:	stp	x29, x30, [sp, #-64]!
  42e818:	str	x23, [sp, #16]
  42e81c:	stp	x22, x21, [sp, #32]
  42e820:	stp	x20, x19, [sp, #48]
  42e824:	mov	x19, x2
  42e828:	mov	x21, x1
  42e82c:	mov	x22, x0
  42e830:	mov	x23, #0xffffffffffffffff    	// #-1
  42e834:	mov	x8, x1
  42e838:	mov	x29, sp
  42e83c:	ldr	x9, [x8], #8
  42e840:	add	x23, x23, #0x1
  42e844:	cbnz	x9, 42e83c <ferror@plt+0x2a7bc>
  42e848:	add	w0, w23, #0x2
  42e84c:	mov	w1, #0x8                   	// #8
  42e850:	bl	4125f0 <ferror@plt+0xe570>
  42e854:	adrp	x8, 476000 <ferror@plt+0x71f80>
  42e858:	mov	x20, x0
  42e85c:	add	x8, x8, #0x309
  42e860:	stp	x8, x22, [x0]
  42e864:	cbz	w23, 42e89c <ferror@plt+0x2a81c>
  42e868:	sub	w9, w23, #0x1
  42e86c:	cmp	w23, #0x0
  42e870:	and	x8, x23, #0xffffffff
  42e874:	csel	x9, x9, xzr, gt
  42e878:	lsl	x10, x8, #3
  42e87c:	lsl	x11, x9, #3
  42e880:	sub	x8, x8, x9
  42e884:	sub	x9, x10, x11
  42e888:	add	x1, x21, x8, lsl #3
  42e88c:	add	x8, x9, x20
  42e890:	add	x0, x8, #0x8
  42e894:	add	x2, x11, #0x8
  42e898:	bl	403520 <memcpy@plt>
  42e89c:	ldr	x0, [x20]
  42e8a0:	mov	x1, x20
  42e8a4:	cbz	x19, 42e8b4 <ferror@plt+0x2a834>
  42e8a8:	mov	x2, x19
  42e8ac:	bl	403d50 <execve@plt>
  42e8b0:	b	42e8b8 <ferror@plt+0x2a838>
  42e8b4:	bl	403a10 <execv@plt>
  42e8b8:	mov	x0, x20
  42e8bc:	bl	41249c <ferror@plt+0xe41c>
  42e8c0:	ldp	x20, x19, [sp, #48]
  42e8c4:	ldp	x22, x21, [sp, #32]
  42e8c8:	ldr	x23, [sp, #16]
  42e8cc:	ldp	x29, x30, [sp], #64
  42e8d0:	ret
  42e8d4:	ldrb	w8, [x0]
  42e8d8:	cbz	w8, 42e8f0 <ferror@plt+0x2a870>
  42e8dc:	cmp	w8, #0x3a
  42e8e0:	b.eq	42e8f0 <ferror@plt+0x2a870>  // b.none
  42e8e4:	add	x0, x0, #0x1
  42e8e8:	ldrb	w8, [x0]
  42e8ec:	cbnz	w8, 42e8dc <ferror@plt+0x2a85c>
  42e8f0:	ret
  42e8f4:	stp	x29, x30, [sp, #-16]!
  42e8f8:	mov	x29, sp
  42e8fc:	cbz	w2, 42e910 <ferror@plt+0x2a890>
  42e900:	mov	w3, wzr
  42e904:	bl	42e938 <ferror@plt+0x2a8b8>
  42e908:	ldp	x29, x30, [sp], #16
  42e90c:	ret
  42e910:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42e914:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42e918:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42e91c:	add	x0, x0, #0xb6
  42e920:	add	x1, x1, #0x335
  42e924:	add	x2, x2, #0x364
  42e928:	bl	413114 <ferror@plt+0xf094>
  42e92c:	mov	x0, xzr
  42e930:	ldp	x29, x30, [sp], #16
  42e934:	ret
  42e938:	stp	x29, x30, [sp, #-64]!
  42e93c:	str	x23, [sp, #16]
  42e940:	stp	x22, x21, [sp, #32]
  42e944:	stp	x20, x19, [sp, #48]
  42e948:	mov	x29, sp
  42e94c:	cbz	w2, 42e9f4 <ferror@plt+0x2a974>
  42e950:	mov	w22, w0
  42e954:	mov	w0, #0x28                  	// #40
  42e958:	mov	w20, w3
  42e95c:	mov	w23, w2
  42e960:	mov	w21, w1
  42e964:	bl	41a9a8 <ferror@plt+0x16928>
  42e968:	ldrb	w8, [x0, #20]
  42e96c:	cmp	w22, #0x0
  42e970:	mov	w9, #0x1                   	// #1
  42e974:	cset	w11, ne  // ne = any
  42e978:	cmp	w21, #0x0
  42e97c:	str	w9, [x0, #24]
  42e980:	cset	w9, ne  // ne = any
  42e984:	bfi	w11, w9, #1, #1
  42e988:	and	w8, w8, #0xfc
  42e98c:	mov	x19, x0
  42e990:	orr	w10, w20, w22
  42e994:	orr	w8, w11, w8
  42e998:	stp	xzr, xzr, [x0]
  42e99c:	str	w23, [x0, #16]
  42e9a0:	strb	w8, [x0, #20]
  42e9a4:	str	xzr, [x0, #32]
  42e9a8:	cbz	w10, 42e9dc <ferror@plt+0x2a95c>
  42e9ac:	mov	x0, x19
  42e9b0:	mov	w1, w20
  42e9b4:	bl	42ea18 <ferror@plt+0x2a998>
  42e9b8:	ldrb	w8, [x19, #20]
  42e9bc:	tbz	w8, #0, 42e9dc <ferror@plt+0x2a95c>
  42e9c0:	ldr	w2, [x19, #16]
  42e9c4:	ldr	w8, [x19, #8]
  42e9c8:	ldr	x9, [x19]
  42e9cc:	mov	w1, wzr
  42e9d0:	mul	w8, w8, w2
  42e9d4:	add	x0, x9, x8
  42e9d8:	bl	403950 <memset@plt>
  42e9dc:	mov	x0, x19
  42e9e0:	ldp	x20, x19, [sp, #48]
  42e9e4:	ldp	x22, x21, [sp, #32]
  42e9e8:	ldr	x23, [sp, #16]
  42e9ec:	ldp	x29, x30, [sp], #64
  42e9f0:	ret
  42e9f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42e9f8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42e9fc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ea00:	add	x0, x0, #0xb6
  42ea04:	add	x1, x1, #0x371
  42ea08:	add	x2, x2, #0x364
  42ea0c:	bl	413114 <ferror@plt+0xf094>
  42ea10:	mov	x19, xzr
  42ea14:	b	42e9dc <ferror@plt+0x2a95c>
  42ea18:	stp	x29, x30, [sp, #-32]!
  42ea1c:	stp	x20, x19, [sp, #16]
  42ea20:	ldp	w8, w11, [x0, #8]
  42ea24:	ldrb	w9, [x0, #20]
  42ea28:	ldr	w10, [x0, #16]
  42ea2c:	mov	x19, x0
  42ea30:	add	w8, w8, w1
  42ea34:	and	w9, w9, #0x1
  42ea38:	add	w8, w8, w9
  42ea3c:	mul	w0, w8, w10
  42ea40:	cmp	w0, w11
  42ea44:	mov	x29, sp
  42ea48:	b.ls	42ea80 <ferror@plt+0x2aa00>  // b.plast
  42ea4c:	bl	42ffac <ferror@plt+0x2bf2c>
  42ea50:	ldr	x8, [x19]
  42ea54:	cmp	w0, #0x10
  42ea58:	mov	w9, #0x10                  	// #16
  42ea5c:	csel	w20, w0, w9, hi  // hi = pmore
  42ea60:	mov	x0, x8
  42ea64:	mov	x1, x20
  42ea68:	bl	41243c <ferror@plt+0xe3bc>
  42ea6c:	str	x0, [x19]
  42ea70:	adrp	x8, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42ea74:	ldr	w8, [x8, #20]
  42ea78:	cbnz	w8, 42ea8c <ferror@plt+0x2aa0c>
  42ea7c:	str	w20, [x19, #12]
  42ea80:	ldp	x20, x19, [sp, #16]
  42ea84:	ldp	x29, x30, [sp], #32
  42ea88:	ret
  42ea8c:	ldr	w8, [x19, #12]
  42ea90:	mov	w1, wzr
  42ea94:	add	x0, x0, x8
  42ea98:	sub	w2, w20, w8
  42ea9c:	bl	403950 <memset@plt>
  42eaa0:	b	42ea7c <ferror@plt+0x2a9fc>
  42eaa4:	stp	x29, x30, [sp, #-16]!
  42eaa8:	mov	x29, sp
  42eaac:	cbz	x0, 42eabc <ferror@plt+0x2aa3c>
  42eab0:	str	x1, [x0, #32]
  42eab4:	ldp	x29, x30, [sp], #16
  42eab8:	ret
  42eabc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42eac0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42eac4:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42eac8:	add	x0, x0, #0xb6
  42eacc:	add	x1, x1, #0x3ad
  42ead0:	add	x2, x2, #0x593
  42ead4:	bl	413114 <ferror@plt+0xf094>
  42ead8:	ldp	x29, x30, [sp], #16
  42eadc:	ret
  42eae0:	stp	x29, x30, [sp, #-16]!
  42eae4:	mov	x29, sp
  42eae8:	cbz	x0, 42eb08 <ferror@plt+0x2aa88>
  42eaec:	add	x8, x0, #0x18
  42eaf0:	ldaxr	w9, [x8]
  42eaf4:	add	w9, w9, #0x1
  42eaf8:	stlxr	w10, w9, [x8]
  42eafc:	cbnz	w10, 42eaf0 <ferror@plt+0x2aa70>
  42eb00:	ldp	x29, x30, [sp], #16
  42eb04:	ret
  42eb08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42eb0c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42eb10:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42eb14:	add	x0, x0, #0xb6
  42eb18:	add	x1, x1, #0x3e3
  42eb1c:	add	x2, x2, #0x401
  42eb20:	bl	413114 <ferror@plt+0xf094>
  42eb24:	mov	x0, xzr
  42eb28:	ldp	x29, x30, [sp], #16
  42eb2c:	ret
  42eb30:	stp	x29, x30, [sp, #-16]!
  42eb34:	mov	x29, sp
  42eb38:	cbz	x0, 42eb64 <ferror@plt+0x2aae4>
  42eb3c:	add	x8, x0, #0x18
  42eb40:	ldaxr	w9, [x8]
  42eb44:	subs	w9, w9, #0x1
  42eb48:	stlxr	w10, w9, [x8]
  42eb4c:	cbnz	w10, 42eb40 <ferror@plt+0x2aac0>
  42eb50:	b.ne	42eb5c <ferror@plt+0x2aadc>  // b.any
  42eb54:	mov	w1, #0x1                   	// #1
  42eb58:	bl	42eb88 <ferror@plt+0x2ab08>
  42eb5c:	ldp	x29, x30, [sp], #16
  42eb60:	ret
  42eb64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42eb68:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42eb6c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42eb70:	add	x0, x0, #0xb6
  42eb74:	add	x1, x1, #0x407
  42eb78:	add	x2, x2, #0x401
  42eb7c:	bl	413114 <ferror@plt+0xf094>
  42eb80:	ldp	x29, x30, [sp], #16
  42eb84:	ret
  42eb88:	stp	x29, x30, [sp, #-48]!
  42eb8c:	stp	x20, x19, [sp, #32]
  42eb90:	mov	w20, w1
  42eb94:	mov	x19, x0
  42eb98:	str	x21, [sp, #16]
  42eb9c:	mov	x29, sp
  42eba0:	tbnz	w1, #0, 42ebb4 <ferror@plt+0x2ab34>
  42eba4:	ldr	x21, [x19]
  42eba8:	tbz	w20, #1, 42ec00 <ferror@plt+0x2ab80>
  42ebac:	stp	xzr, xzr, [x19]
  42ebb0:	b	42ec0c <ferror@plt+0x2ab8c>
  42ebb4:	ldr	x8, [x19, #32]
  42ebb8:	cbz	x8, 42ebf0 <ferror@plt+0x2ab70>
  42ebbc:	ldr	w8, [x19, #8]
  42ebc0:	cbz	w8, 42ebf0 <ferror@plt+0x2ab70>
  42ebc4:	mov	w21, wzr
  42ebc8:	ldr	w8, [x19, #16]
  42ebcc:	ldr	x9, [x19]
  42ebd0:	ldr	x10, [x19, #32]
  42ebd4:	mul	w8, w8, w21
  42ebd8:	add	x0, x9, x8
  42ebdc:	blr	x10
  42ebe0:	ldr	w8, [x19, #8]
  42ebe4:	add	w21, w21, #0x1
  42ebe8:	cmp	w21, w8
  42ebec:	b.cc	42ebc8 <ferror@plt+0x2ab48>  // b.lo, b.ul, b.last
  42ebf0:	ldr	x0, [x19]
  42ebf4:	bl	41249c <ferror@plt+0xe41c>
  42ebf8:	mov	x21, xzr
  42ebfc:	tbnz	w20, #1, 42ebac <ferror@plt+0x2ab2c>
  42ec00:	mov	w0, #0x28                  	// #40
  42ec04:	mov	x1, x19
  42ec08:	bl	41ad98 <ferror@plt+0x16d18>
  42ec0c:	mov	x0, x21
  42ec10:	ldp	x20, x19, [sp, #32]
  42ec14:	ldr	x21, [sp, #16]
  42ec18:	ldp	x29, x30, [sp], #48
  42ec1c:	ret
  42ec20:	stp	x29, x30, [sp, #-16]!
  42ec24:	mov	x29, sp
  42ec28:	cbz	x0, 42ec38 <ferror@plt+0x2abb8>
  42ec2c:	ldr	w0, [x0, #16]
  42ec30:	ldp	x29, x30, [sp], #16
  42ec34:	ret
  42ec38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ec3c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ec40:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ec44:	add	x0, x0, #0xb6
  42ec48:	add	x1, x1, #0x424
  42ec4c:	add	x2, x2, #0x401
  42ec50:	bl	413114 <ferror@plt+0xf094>
  42ec54:	mov	w0, wzr
  42ec58:	ldp	x29, x30, [sp], #16
  42ec5c:	ret
  42ec60:	stp	x29, x30, [sp, #-16]!
  42ec64:	mov	x29, sp
  42ec68:	cbz	x0, 42ec9c <ferror@plt+0x2ac1c>
  42ec6c:	cmp	w1, #0x0
  42ec70:	cset	w8, ne  // ne = any
  42ec74:	add	x9, x0, #0x18
  42ec78:	ldaxr	w10, [x9]
  42ec7c:	subs	w10, w10, #0x1
  42ec80:	stlxr	w11, w10, [x9]
  42ec84:	cbnz	w11, 42ec78 <ferror@plt+0x2abf8>
  42ec88:	orr	w9, w8, #0x2
  42ec8c:	csel	w1, w8, w9, eq  // eq = none
  42ec90:	bl	42eb88 <ferror@plt+0x2ab08>
  42ec94:	ldp	x29, x30, [sp], #16
  42ec98:	ret
  42ec9c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42eca0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42eca4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42eca8:	add	x0, x0, #0xb6
  42ecac:	add	x1, x1, #0x44d
  42ecb0:	add	x2, x2, #0x401
  42ecb4:	bl	413114 <ferror@plt+0xf094>
  42ecb8:	mov	x0, xzr
  42ecbc:	ldp	x29, x30, [sp], #16
  42ecc0:	ret
  42ecc4:	stp	x29, x30, [sp, #-48]!
  42ecc8:	stp	x20, x19, [sp, #32]
  42eccc:	mov	x19, x0
  42ecd0:	str	x21, [sp, #16]
  42ecd4:	mov	x29, sp
  42ecd8:	cbz	x0, 42ed50 <ferror@plt+0x2acd0>
  42ecdc:	mov	x21, x1
  42ece0:	mov	x0, x19
  42ece4:	mov	w1, w2
  42ece8:	mov	w20, w2
  42ecec:	bl	42ea18 <ferror@plt+0x2a998>
  42ecf0:	ldr	w8, [x19, #16]
  42ecf4:	ldr	w9, [x19, #8]
  42ecf8:	ldr	x10, [x19]
  42ecfc:	mov	x1, x21
  42ed00:	mul	w2, w8, w20
  42ed04:	mul	w9, w9, w8
  42ed08:	add	x0, x10, x9
  42ed0c:	bl	403520 <memcpy@plt>
  42ed10:	ldr	w8, [x19, #8]
  42ed14:	ldrb	w9, [x19, #20]
  42ed18:	add	w8, w8, w20
  42ed1c:	str	w8, [x19, #8]
  42ed20:	tbz	w9, #0, 42ed3c <ferror@plt+0x2acbc>
  42ed24:	ldr	w2, [x19, #16]
  42ed28:	ldr	x9, [x19]
  42ed2c:	mov	w1, wzr
  42ed30:	mul	w8, w2, w8
  42ed34:	add	x0, x9, x8
  42ed38:	bl	403950 <memset@plt>
  42ed3c:	mov	x0, x19
  42ed40:	ldp	x20, x19, [sp, #32]
  42ed44:	ldr	x21, [sp, #16]
  42ed48:	ldp	x29, x30, [sp], #48
  42ed4c:	ret
  42ed50:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ed54:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ed58:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ed5c:	add	x0, x0, #0xb6
  42ed60:	add	x1, x1, #0x475
  42ed64:	add	x2, x2, #0x401
  42ed68:	bl	413114 <ferror@plt+0xf094>
  42ed6c:	b	42ed3c <ferror@plt+0x2acbc>
  42ed70:	stp	x29, x30, [sp, #-48]!
  42ed74:	stp	x20, x19, [sp, #32]
  42ed78:	mov	x19, x0
  42ed7c:	str	x21, [sp, #16]
  42ed80:	mov	x29, sp
  42ed84:	cbz	x0, 42ee0c <ferror@plt+0x2ad8c>
  42ed88:	mov	x21, x1
  42ed8c:	mov	x0, x19
  42ed90:	mov	w1, w2
  42ed94:	mov	w20, w2
  42ed98:	bl	42ea18 <ferror@plt+0x2a998>
  42ed9c:	ldr	w8, [x19, #16]
  42eda0:	ldr	x1, [x19]
  42eda4:	ldr	w9, [x19, #8]
  42eda8:	mul	w10, w8, w20
  42edac:	add	x0, x1, x10
  42edb0:	mul	w2, w9, w8
  42edb4:	bl	403540 <memmove@plt>
  42edb8:	ldr	w8, [x19, #16]
  42edbc:	ldr	x0, [x19]
  42edc0:	mov	x1, x21
  42edc4:	mul	w2, w8, w20
  42edc8:	bl	403520 <memcpy@plt>
  42edcc:	ldr	w8, [x19, #8]
  42edd0:	ldrb	w9, [x19, #20]
  42edd4:	add	w8, w8, w20
  42edd8:	str	w8, [x19, #8]
  42eddc:	tbz	w9, #0, 42edf8 <ferror@plt+0x2ad78>
  42ede0:	ldr	w2, [x19, #16]
  42ede4:	ldr	x9, [x19]
  42ede8:	mov	w1, wzr
  42edec:	mul	w8, w2, w8
  42edf0:	add	x0, x9, x8
  42edf4:	bl	403950 <memset@plt>
  42edf8:	mov	x0, x19
  42edfc:	ldp	x20, x19, [sp, #32]
  42ee00:	ldr	x21, [sp, #16]
  42ee04:	ldp	x29, x30, [sp], #48
  42ee08:	ret
  42ee0c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ee10:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ee14:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ee18:	add	x0, x0, #0xb6
  42ee1c:	add	x1, x1, #0x4b1
  42ee20:	add	x2, x2, #0x401
  42ee24:	bl	413114 <ferror@plt+0xf094>
  42ee28:	b	42edf8 <ferror@plt+0x2ad78>
  42ee2c:	stp	x29, x30, [sp, #-48]!
  42ee30:	stp	x20, x19, [sp, #32]
  42ee34:	mov	x19, x0
  42ee38:	stp	x22, x21, [sp, #16]
  42ee3c:	mov	x29, sp
  42ee40:	cbz	x0, 42eee4 <ferror@plt+0x2ae64>
  42ee44:	mov	w22, w1
  42ee48:	mov	x0, x19
  42ee4c:	mov	w1, w3
  42ee50:	mov	w20, w3
  42ee54:	mov	x21, x2
  42ee58:	bl	42ea18 <ferror@plt+0x2a998>
  42ee5c:	ldr	w8, [x19, #16]
  42ee60:	ldr	w10, [x19, #8]
  42ee64:	ldr	x9, [x19]
  42ee68:	add	w11, w20, w22
  42ee6c:	mul	w11, w8, w11
  42ee70:	mul	w12, w8, w22
  42ee74:	sub	w10, w10, w22
  42ee78:	add	x0, x9, x11
  42ee7c:	add	x1, x9, x12
  42ee80:	mul	w2, w10, w8
  42ee84:	bl	403540 <memmove@plt>
  42ee88:	ldr	w8, [x19, #16]
  42ee8c:	ldr	x9, [x19]
  42ee90:	mov	x1, x21
  42ee94:	mul	w10, w8, w22
  42ee98:	add	x0, x9, x10
  42ee9c:	mul	w2, w8, w20
  42eea0:	bl	403520 <memcpy@plt>
  42eea4:	ldr	w8, [x19, #8]
  42eea8:	ldrb	w9, [x19, #20]
  42eeac:	add	w8, w8, w20
  42eeb0:	str	w8, [x19, #8]
  42eeb4:	tbz	w9, #0, 42eed0 <ferror@plt+0x2ae50>
  42eeb8:	ldr	w2, [x19, #16]
  42eebc:	ldr	x9, [x19]
  42eec0:	mov	w1, wzr
  42eec4:	mul	w8, w2, w8
  42eec8:	add	x0, x9, x8
  42eecc:	bl	403950 <memset@plt>
  42eed0:	mov	x0, x19
  42eed4:	ldp	x20, x19, [sp, #32]
  42eed8:	ldp	x22, x21, [sp, #16]
  42eedc:	ldp	x29, x30, [sp], #48
  42eee0:	ret
  42eee4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42eee8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42eeec:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42eef0:	add	x0, x0, #0xb6
  42eef4:	add	x1, x1, #0x4ee
  42eef8:	add	x2, x2, #0x401
  42eefc:	bl	413114 <ferror@plt+0xf094>
  42ef00:	b	42eed0 <ferror@plt+0x2ae50>
  42ef04:	stp	x29, x30, [sp, #-32]!
  42ef08:	stp	x20, x19, [sp, #16]
  42ef0c:	mov	x19, x0
  42ef10:	mov	x29, sp
  42ef14:	cbz	x0, 42efa8 <ferror@plt+0x2af28>
  42ef18:	ldr	w8, [x19, #8]
  42ef1c:	mov	w20, w1
  42ef20:	subs	w2, w8, w1
  42ef24:	b.cs	42ef64 <ferror@plt+0x2aee4>  // b.hs, b.nlast
  42ef28:	sub	w1, w20, w8
  42ef2c:	mov	x0, x19
  42ef30:	bl	42ea18 <ferror@plt+0x2a998>
  42ef34:	ldrb	w8, [x19, #20]
  42ef38:	tbz	w8, #1, 42ef74 <ferror@plt+0x2aef4>
  42ef3c:	ldr	w8, [x19, #16]
  42ef40:	ldr	w9, [x19, #8]
  42ef44:	ldr	x10, [x19]
  42ef48:	mov	w1, wzr
  42ef4c:	mul	w11, w9, w8
  42ef50:	sub	w9, w20, w9
  42ef54:	add	x0, x10, x11
  42ef58:	mul	w2, w9, w8
  42ef5c:	bl	403950 <memset@plt>
  42ef60:	b	42ef74 <ferror@plt+0x2aef4>
  42ef64:	b.ls	42ef74 <ferror@plt+0x2aef4>  // b.plast
  42ef68:	mov	x0, x19
  42ef6c:	mov	w1, w20
  42ef70:	bl	42efc8 <ferror@plt+0x2af48>
  42ef74:	ldrb	w8, [x19, #20]
  42ef78:	str	w20, [x19, #8]
  42ef7c:	tbz	w8, #0, 42ef98 <ferror@plt+0x2af18>
  42ef80:	ldr	w2, [x19, #16]
  42ef84:	ldr	x8, [x19]
  42ef88:	mov	w1, wzr
  42ef8c:	mul	w9, w2, w20
  42ef90:	add	x0, x8, x9
  42ef94:	bl	403950 <memset@plt>
  42ef98:	mov	x0, x19
  42ef9c:	ldp	x20, x19, [sp, #16]
  42efa0:	ldp	x29, x30, [sp], #32
  42efa4:	ret
  42efa8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42efac:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42efb0:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42efb4:	add	x0, x0, #0xb6
  42efb8:	add	x1, x1, #0x531
  42efbc:	add	x2, x2, #0x401
  42efc0:	bl	413114 <ferror@plt+0xf094>
  42efc4:	b	42ef98 <ferror@plt+0x2af18>
  42efc8:	stp	x29, x30, [sp, #-64]!
  42efcc:	stp	x20, x19, [sp, #48]
  42efd0:	mov	x19, x0
  42efd4:	stp	x24, x23, [sp, #16]
  42efd8:	stp	x22, x21, [sp, #32]
  42efdc:	mov	x29, sp
  42efe0:	cbz	x0, 42f0b8 <ferror@plt+0x2b038>
  42efe4:	ldr	w8, [x19, #8]
  42efe8:	mov	w21, w1
  42efec:	cmp	w8, w1
  42eff0:	b.ls	42f0d8 <ferror@plt+0x2b058>  // b.plast
  42eff4:	add	w22, w2, w21
  42eff8:	mov	w20, w2
  42effc:	cmp	w22, w8
  42f000:	b.hi	42f0f4 <ferror@plt+0x2b074>  // b.pmore
  42f004:	ldr	x8, [x19, #32]
  42f008:	cbz	x8, 42f03c <ferror@plt+0x2afbc>
  42f00c:	cbz	w20, 42f03c <ferror@plt+0x2afbc>
  42f010:	mov	w23, w21
  42f014:	mov	w24, w20
  42f018:	ldr	w8, [x19, #16]
  42f01c:	ldr	x9, [x19]
  42f020:	ldr	x10, [x19, #32]
  42f024:	mul	w8, w8, w23
  42f028:	add	x0, x9, x8
  42f02c:	blr	x10
  42f030:	subs	w24, w24, #0x1
  42f034:	add	w23, w23, #0x1
  42f038:	b.ne	42f018 <ferror@plt+0x2af98>  // b.any
  42f03c:	ldr	w8, [x19, #8]
  42f040:	subs	w8, w8, w22
  42f044:	b.eq	42f068 <ferror@plt+0x2afe8>  // b.none
  42f048:	ldr	w9, [x19, #16]
  42f04c:	ldr	x10, [x19]
  42f050:	mul	w11, w9, w21
  42f054:	mul	w12, w9, w22
  42f058:	add	x0, x10, x11
  42f05c:	add	x1, x10, x12
  42f060:	mul	w2, w9, w8
  42f064:	bl	403540 <memmove@plt>
  42f068:	ldr	w8, [x19, #8]
  42f06c:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f070:	sub	w8, w8, w20
  42f074:	str	w8, [x19, #8]
  42f078:	ldr	w9, [x9, #20]
  42f07c:	cbnz	w9, 42f118 <ferror@plt+0x2b098>
  42f080:	ldrb	w9, [x19, #20]
  42f084:	tbz	w9, #0, 42f0a0 <ferror@plt+0x2b020>
  42f088:	ldr	w2, [x19, #16]
  42f08c:	ldr	x9, [x19]
  42f090:	mul	w8, w2, w8
  42f094:	add	x0, x9, x8
  42f098:	mov	w1, wzr
  42f09c:	bl	403950 <memset@plt>
  42f0a0:	mov	x0, x19
  42f0a4:	ldp	x20, x19, [sp, #48]
  42f0a8:	ldp	x22, x21, [sp, #32]
  42f0ac:	ldp	x24, x23, [sp, #16]
  42f0b0:	ldp	x29, x30, [sp], #64
  42f0b4:	ret
  42f0b8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f0bc:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f0c0:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f0c4:	add	x0, x0, #0xb6
  42f0c8:	add	x1, x1, #0x5d0
  42f0cc:	add	x2, x2, #0x401
  42f0d0:	bl	413114 <ferror@plt+0xf094>
  42f0d4:	b	42f0a0 <ferror@plt+0x2b020>
  42f0d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f0dc:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f0e0:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f0e4:	add	x0, x0, #0xb6
  42f0e8:	add	x1, x1, #0x5d0
  42f0ec:	add	x2, x2, #0x589
  42f0f0:	b	42f10c <ferror@plt+0x2b08c>
  42f0f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f0f8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f0fc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f100:	add	x0, x0, #0xb6
  42f104:	add	x1, x1, #0x5d0
  42f108:	add	x2, x2, #0x605
  42f10c:	bl	413114 <ferror@plt+0xf094>
  42f110:	mov	x19, xzr
  42f114:	b	42f0a0 <ferror@plt+0x2b020>
  42f118:	ldr	w9, [x19, #16]
  42f11c:	ldr	x10, [x19]
  42f120:	mul	w8, w9, w8
  42f124:	add	x0, x10, x8
  42f128:	mul	w2, w9, w20
  42f12c:	b	42f098 <ferror@plt+0x2b018>
  42f130:	stp	x29, x30, [sp, #-32]!
  42f134:	stp	x20, x19, [sp, #16]
  42f138:	mov	x19, x0
  42f13c:	mov	x29, sp
  42f140:	cbz	x0, 42f1f4 <ferror@plt+0x2b174>
  42f144:	ldr	w8, [x19, #8]
  42f148:	mov	w20, w1
  42f14c:	cmp	w8, w1
  42f150:	b.ls	42f214 <ferror@plt+0x2b194>  // b.plast
  42f154:	ldr	x8, [x19, #32]
  42f158:	cbz	x8, 42f170 <ferror@plt+0x2b0f0>
  42f15c:	ldr	w9, [x19, #16]
  42f160:	ldr	x10, [x19]
  42f164:	mul	w9, w9, w20
  42f168:	add	x0, x10, x9
  42f16c:	blr	x8
  42f170:	ldr	w8, [x19, #8]
  42f174:	sub	w9, w8, #0x1
  42f178:	cmp	w9, w20
  42f17c:	b.eq	42f1ac <ferror@plt+0x2b12c>  // b.none
  42f180:	ldr	w10, [x19, #16]
  42f184:	ldr	x9, [x19]
  42f188:	add	w11, w20, #0x1
  42f18c:	mvn	w12, w20
  42f190:	add	w8, w8, w12
  42f194:	mul	w12, w10, w20
  42f198:	mul	w11, w10, w11
  42f19c:	add	x0, x9, x12
  42f1a0:	add	x1, x9, x11
  42f1a4:	mul	w2, w10, w8
  42f1a8:	bl	403540 <memmove@plt>
  42f1ac:	ldr	w8, [x19, #8]
  42f1b0:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f1b4:	sub	w8, w8, #0x1
  42f1b8:	str	w8, [x19, #8]
  42f1bc:	ldr	w9, [x9, #20]
  42f1c0:	cbnz	w9, 42f1cc <ferror@plt+0x2b14c>
  42f1c4:	ldrb	w9, [x19, #20]
  42f1c8:	tbz	w9, #0, 42f1e4 <ferror@plt+0x2b164>
  42f1cc:	ldr	w2, [x19, #16]
  42f1d0:	ldr	x9, [x19]
  42f1d4:	mov	w1, wzr
  42f1d8:	mul	w8, w2, w8
  42f1dc:	add	x0, x9, x8
  42f1e0:	bl	403950 <memset@plt>
  42f1e4:	mov	x0, x19
  42f1e8:	ldp	x20, x19, [sp, #16]
  42f1ec:	ldp	x29, x30, [sp], #32
  42f1f0:	ret
  42f1f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f1f8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f1fc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f200:	add	x0, x0, #0xb6
  42f204:	add	x1, x1, #0x55b
  42f208:	add	x2, x2, #0x401
  42f20c:	bl	413114 <ferror@plt+0xf094>
  42f210:	b	42f1e4 <ferror@plt+0x2b164>
  42f214:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f218:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f21c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f220:	add	x0, x0, #0xb6
  42f224:	add	x1, x1, #0x55b
  42f228:	add	x2, x2, #0x589
  42f22c:	bl	413114 <ferror@plt+0xf094>
  42f230:	mov	x19, xzr
  42f234:	b	42f1e4 <ferror@plt+0x2b164>
  42f238:	stp	x29, x30, [sp, #-32]!
  42f23c:	stp	x20, x19, [sp, #16]
  42f240:	mov	x19, x0
  42f244:	mov	x29, sp
  42f248:	cbz	x0, 42f2ec <ferror@plt+0x2b26c>
  42f24c:	ldr	w8, [x19, #8]
  42f250:	mov	w20, w1
  42f254:	cmp	w8, w1
  42f258:	b.ls	42f30c <ferror@plt+0x2b28c>  // b.plast
  42f25c:	ldr	x8, [x19, #32]
  42f260:	cbz	x8, 42f278 <ferror@plt+0x2b1f8>
  42f264:	ldr	w9, [x19, #16]
  42f268:	ldr	x10, [x19]
  42f26c:	mul	w9, w9, w20
  42f270:	add	x0, x10, x9
  42f274:	blr	x8
  42f278:	ldr	w8, [x19, #8]
  42f27c:	sub	w8, w8, #0x1
  42f280:	cmp	w8, w20
  42f284:	b.eq	42f2a4 <ferror@plt+0x2b224>  // b.none
  42f288:	ldr	w2, [x19, #16]
  42f28c:	ldr	x9, [x19]
  42f290:	mul	w10, w2, w20
  42f294:	mul	w8, w2, w8
  42f298:	add	x0, x9, x10
  42f29c:	add	x1, x9, x8
  42f2a0:	bl	403520 <memcpy@plt>
  42f2a4:	ldr	w8, [x19, #8]
  42f2a8:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f2ac:	sub	w8, w8, #0x1
  42f2b0:	str	w8, [x19, #8]
  42f2b4:	ldr	w9, [x9, #20]
  42f2b8:	cbnz	w9, 42f2c4 <ferror@plt+0x2b244>
  42f2bc:	ldrb	w9, [x19, #20]
  42f2c0:	tbz	w9, #0, 42f2dc <ferror@plt+0x2b25c>
  42f2c4:	ldr	w2, [x19, #16]
  42f2c8:	ldr	x9, [x19]
  42f2cc:	mov	w1, wzr
  42f2d0:	mul	w8, w2, w8
  42f2d4:	add	x0, x9, x8
  42f2d8:	bl	403950 <memset@plt>
  42f2dc:	mov	x0, x19
  42f2e0:	ldp	x20, x19, [sp, #16]
  42f2e4:	ldp	x29, x30, [sp], #32
  42f2e8:	ret
  42f2ec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f2f0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f2f4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f2f8:	add	x0, x0, #0xb6
  42f2fc:	add	x1, x1, #0x59d
  42f300:	add	x2, x2, #0x401
  42f304:	bl	413114 <ferror@plt+0xf094>
  42f308:	b	42f2dc <ferror@plt+0x2b25c>
  42f30c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f310:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f314:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f318:	add	x0, x0, #0xb6
  42f31c:	add	x1, x1, #0x59d
  42f320:	add	x2, x2, #0x589
  42f324:	bl	413114 <ferror@plt+0xf094>
  42f328:	mov	x19, xzr
  42f32c:	b	42f2dc <ferror@plt+0x2b25c>
  42f330:	stp	x29, x30, [sp, #-16]!
  42f334:	mov	x29, sp
  42f338:	cbz	x0, 42f360 <ferror@plt+0x2b2e0>
  42f33c:	ldr	x8, [x0]
  42f340:	mov	x3, x1
  42f344:	ldr	w1, [x0, #8]
  42f348:	ldr	w2, [x0, #16]
  42f34c:	mov	x0, x8
  42f350:	mov	x4, xzr
  42f354:	bl	43609c <ferror@plt+0x3201c>
  42f358:	ldp	x29, x30, [sp], #16
  42f35c:	ret
  42f360:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f364:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f368:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42f36c:	add	x0, x0, #0xb6
  42f370:	add	x1, x1, #0x623
  42f374:	add	x2, x2, #0x593
  42f378:	bl	413114 <ferror@plt+0xf094>
  42f37c:	ldp	x29, x30, [sp], #16
  42f380:	ret
  42f384:	stp	x29, x30, [sp, #-16]!
  42f388:	mov	x29, sp
  42f38c:	cbz	x0, 42f3b4 <ferror@plt+0x2b334>
  42f390:	ldr	x8, [x0]
  42f394:	mov	x4, x2
  42f398:	mov	x3, x1
  42f39c:	ldr	w1, [x0, #8]
  42f3a0:	ldr	w2, [x0, #16]
  42f3a4:	mov	x0, x8
  42f3a8:	bl	43609c <ferror@plt+0x3201c>
  42f3ac:	ldp	x29, x30, [sp], #16
  42f3b0:	ret
  42f3b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f3b8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f3bc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42f3c0:	add	x0, x0, #0xb6
  42f3c4:	add	x1, x1, #0x64d
  42f3c8:	add	x2, x2, #0x593
  42f3cc:	bl	413114 <ferror@plt+0xf094>
  42f3d0:	ldp	x29, x30, [sp], #16
  42f3d4:	ret
  42f3d8:	stp	x29, x30, [sp, #-16]!
  42f3dc:	mov	w0, wzr
  42f3e0:	mov	x29, sp
  42f3e4:	bl	42f3f0 <ferror@plt+0x2b370>
  42f3e8:	ldp	x29, x30, [sp], #16
  42f3ec:	ret
  42f3f0:	stp	x29, x30, [sp, #-32]!
  42f3f4:	stp	x20, x19, [sp, #16]
  42f3f8:	mov	w19, w0
  42f3fc:	mov	w0, #0x20                  	// #32
  42f400:	mov	x29, sp
  42f404:	bl	41a9a8 <ferror@plt+0x16928>
  42f408:	mov	x20, x0
  42f40c:	mov	w8, #0x1                   	// #1
  42f410:	stp	xzr, xzr, [x0]
  42f414:	str	w8, [x0, #16]
  42f418:	str	xzr, [x0, #24]
  42f41c:	cbz	w19, 42f42c <ferror@plt+0x2b3ac>
  42f420:	mov	x0, x20
  42f424:	mov	w1, w19
  42f428:	bl	42f43c <ferror@plt+0x2b3bc>
  42f42c:	mov	x0, x20
  42f430:	ldp	x20, x19, [sp, #16]
  42f434:	ldp	x29, x30, [sp], #32
  42f438:	ret
  42f43c:	stp	x29, x30, [sp, #-32]!
  42f440:	stp	x20, x19, [sp, #16]
  42f444:	ldp	w8, w20, [x0, #8]
  42f448:	mov	x19, x0
  42f44c:	mov	x29, sp
  42f450:	add	w0, w8, w1
  42f454:	cmp	w0, w20
  42f458:	b.ls	42f490 <ferror@plt+0x2b410>  // b.plast
  42f45c:	bl	42ffac <ferror@plt+0x2bf2c>
  42f460:	ldr	x8, [x19]
  42f464:	cmp	w0, #0x10
  42f468:	mov	w9, #0x10                  	// #16
  42f46c:	csel	w9, w0, w9, hi  // hi = pmore
  42f470:	lsl	x1, x9, #3
  42f474:	mov	x0, x8
  42f478:	str	w9, [x19, #12]
  42f47c:	bl	41243c <ferror@plt+0xe3bc>
  42f480:	str	x0, [x19]
  42f484:	adrp	x8, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f488:	ldr	w8, [x8, #20]
  42f48c:	cbnz	w8, 42f49c <ferror@plt+0x2b41c>
  42f490:	ldp	x20, x19, [sp, #16]
  42f494:	ldp	x29, x30, [sp], #32
  42f498:	ret
  42f49c:	ldr	w8, [x19, #12]
  42f4a0:	cmp	w20, w8
  42f4a4:	b.cs	42f490 <ferror@plt+0x2b410>  // b.hs, b.nlast
  42f4a8:	ldr	w8, [x19, #12]
  42f4ac:	ldr	x9, [x19]
  42f4b0:	str	xzr, [x9, x20, lsl #3]
  42f4b4:	add	x20, x20, #0x1
  42f4b8:	cmp	x20, x8
  42f4bc:	b.cc	42f4ac <ferror@plt+0x2b42c>  // b.lo, b.ul, b.last
  42f4c0:	b	42f490 <ferror@plt+0x2b410>
  42f4c4:	stp	x29, x30, [sp, #-32]!
  42f4c8:	stp	x20, x19, [sp, #16]
  42f4cc:	mov	x29, sp
  42f4d0:	mov	x19, x0
  42f4d4:	bl	42f3d8 <ferror@plt+0x2b358>
  42f4d8:	mov	x1, x19
  42f4dc:	mov	x20, x0
  42f4e0:	bl	42f4f4 <ferror@plt+0x2b474>
  42f4e4:	mov	x0, x20
  42f4e8:	ldp	x20, x19, [sp, #16]
  42f4ec:	ldp	x29, x30, [sp], #32
  42f4f0:	ret
  42f4f4:	stp	x29, x30, [sp, #-16]!
  42f4f8:	mov	x29, sp
  42f4fc:	cbz	x0, 42f50c <ferror@plt+0x2b48c>
  42f500:	str	x1, [x0, #24]
  42f504:	ldp	x29, x30, [sp], #16
  42f508:	ret
  42f50c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f510:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f514:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f518:	add	x0, x0, #0xb6
  42f51c:	add	x1, x1, #0x68f
  42f520:	add	x2, x2, #0x401
  42f524:	bl	413114 <ferror@plt+0xf094>
  42f528:	ldp	x29, x30, [sp], #16
  42f52c:	ret
  42f530:	stp	x29, x30, [sp, #-32]!
  42f534:	stp	x20, x19, [sp, #16]
  42f538:	mov	x29, sp
  42f53c:	mov	x19, x1
  42f540:	bl	42f3f0 <ferror@plt+0x2b370>
  42f544:	mov	x1, x19
  42f548:	mov	x20, x0
  42f54c:	bl	42f4f4 <ferror@plt+0x2b474>
  42f550:	mov	x0, x20
  42f554:	ldp	x20, x19, [sp, #16]
  42f558:	ldp	x29, x30, [sp], #32
  42f55c:	ret
  42f560:	stp	x29, x30, [sp, #-16]!
  42f564:	mov	x29, sp
  42f568:	cbz	x0, 42f588 <ferror@plt+0x2b508>
  42f56c:	add	x8, x0, #0x10
  42f570:	ldaxr	w9, [x8]
  42f574:	add	w9, w9, #0x1
  42f578:	stlxr	w10, w9, [x8]
  42f57c:	cbnz	w10, 42f570 <ferror@plt+0x2b4f0>
  42f580:	ldp	x29, x30, [sp], #16
  42f584:	ret
  42f588:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f58c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f590:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f594:	add	x0, x0, #0xb6
  42f598:	add	x1, x1, #0x6cb
  42f59c:	add	x2, x2, #0x401
  42f5a0:	bl	413114 <ferror@plt+0xf094>
  42f5a4:	mov	x0, xzr
  42f5a8:	ldp	x29, x30, [sp], #16
  42f5ac:	ret
  42f5b0:	stp	x29, x30, [sp, #-16]!
  42f5b4:	mov	x29, sp
  42f5b8:	cbz	x0, 42f5e4 <ferror@plt+0x2b564>
  42f5bc:	add	x8, x0, #0x10
  42f5c0:	ldaxr	w9, [x8]
  42f5c4:	subs	w9, w9, #0x1
  42f5c8:	stlxr	w10, w9, [x8]
  42f5cc:	cbnz	w10, 42f5c0 <ferror@plt+0x2b540>
  42f5d0:	b.ne	42f5dc <ferror@plt+0x2b55c>  // b.any
  42f5d4:	mov	w1, #0x1                   	// #1
  42f5d8:	bl	42f608 <ferror@plt+0x2b588>
  42f5dc:	ldp	x29, x30, [sp], #16
  42f5e0:	ret
  42f5e4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f5e8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f5ec:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f5f0:	add	x0, x0, #0xb6
  42f5f4:	add	x1, x1, #0x6f3
  42f5f8:	add	x2, x2, #0x401
  42f5fc:	bl	413114 <ferror@plt+0xf094>
  42f600:	ldp	x29, x30, [sp], #16
  42f604:	ret
  42f608:	stp	x29, x30, [sp, #-48]!
  42f60c:	stp	x20, x19, [sp, #32]
  42f610:	mov	w20, w1
  42f614:	mov	x19, x0
  42f618:	str	x21, [sp, #16]
  42f61c:	mov	x29, sp
  42f620:	tbnz	w1, #0, 42f634 <ferror@plt+0x2b5b4>
  42f624:	ldr	x21, [x19]
  42f628:	tbz	w20, #1, 42f658 <ferror@plt+0x2b5d8>
  42f62c:	stp	xzr, xzr, [x19]
  42f630:	b	42f664 <ferror@plt+0x2b5e4>
  42f634:	ldr	x1, [x19, #24]
  42f638:	cbz	x1, 42f648 <ferror@plt+0x2b5c8>
  42f63c:	mov	x0, x19
  42f640:	mov	x2, xzr
  42f644:	bl	42fc60 <ferror@plt+0x2bbe0>
  42f648:	ldr	x0, [x19]
  42f64c:	bl	41249c <ferror@plt+0xe41c>
  42f650:	mov	x21, xzr
  42f654:	tbnz	w20, #1, 42f62c <ferror@plt+0x2b5ac>
  42f658:	mov	w0, #0x20                  	// #32
  42f65c:	mov	x1, x19
  42f660:	bl	41ad98 <ferror@plt+0x16d18>
  42f664:	mov	x0, x21
  42f668:	ldp	x20, x19, [sp, #32]
  42f66c:	ldr	x21, [sp, #16]
  42f670:	ldp	x29, x30, [sp], #48
  42f674:	ret
  42f678:	stp	x29, x30, [sp, #-16]!
  42f67c:	mov	x29, sp
  42f680:	cbz	x0, 42f6b4 <ferror@plt+0x2b634>
  42f684:	cmp	w1, #0x0
  42f688:	cset	w8, ne  // ne = any
  42f68c:	add	x9, x0, #0x10
  42f690:	ldaxr	w10, [x9]
  42f694:	subs	w10, w10, #0x1
  42f698:	stlxr	w11, w10, [x9]
  42f69c:	cbnz	w11, 42f690 <ferror@plt+0x2b610>
  42f6a0:	orr	w9, w8, #0x2
  42f6a4:	csel	w1, w8, w9, eq  // eq = none
  42f6a8:	bl	42f608 <ferror@plt+0x2b588>
  42f6ac:	ldp	x29, x30, [sp], #16
  42f6b0:	ret
  42f6b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f6b8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f6bc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f6c0:	add	x0, x0, #0xb6
  42f6c4:	add	x1, x1, #0x717
  42f6c8:	add	x2, x2, #0x401
  42f6cc:	bl	413114 <ferror@plt+0xf094>
  42f6d0:	mov	x0, xzr
  42f6d4:	ldp	x29, x30, [sp], #16
  42f6d8:	ret
  42f6dc:	stp	x29, x30, [sp, #-32]!
  42f6e0:	stp	x20, x19, [sp, #16]
  42f6e4:	mov	x29, sp
  42f6e8:	cbz	x0, 42f754 <ferror@plt+0x2b6d4>
  42f6ec:	ldr	w8, [x0, #8]
  42f6f0:	mov	w19, w1
  42f6f4:	mov	x20, x0
  42f6f8:	subs	w2, w8, w1
  42f6fc:	b.cs	42f734 <ferror@plt+0x2b6b4>  // b.hs, b.nlast
  42f700:	sub	w1, w19, w8
  42f704:	mov	x0, x20
  42f708:	bl	42f43c <ferror@plt+0x2b3bc>
  42f70c:	ldrsw	x8, [x20, #8]
  42f710:	cmp	w8, w19
  42f714:	b.ge	42f744 <ferror@plt+0x2b6c4>  // b.tcont
  42f718:	sxtw	x9, w19
  42f71c:	ldr	x10, [x20]
  42f720:	str	xzr, [x10, x8, lsl #3]
  42f724:	add	x8, x8, #0x1
  42f728:	cmp	x9, x8
  42f72c:	b.ne	42f71c <ferror@plt+0x2b69c>  // b.any
  42f730:	b	42f744 <ferror@plt+0x2b6c4>
  42f734:	b.ls	42f744 <ferror@plt+0x2b6c4>  // b.plast
  42f738:	mov	x0, x20
  42f73c:	mov	w1, w19
  42f740:	bl	42f774 <ferror@plt+0x2b6f4>
  42f744:	str	w19, [x20, #8]
  42f748:	ldp	x20, x19, [sp, #16]
  42f74c:	ldp	x29, x30, [sp], #32
  42f750:	ret
  42f754:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f758:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f75c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f760:	add	x0, x0, #0xb6
  42f764:	add	x1, x1, #0x749
  42f768:	add	x2, x2, #0x401
  42f76c:	bl	413114 <ferror@plt+0xf094>
  42f770:	b	42f748 <ferror@plt+0x2b6c8>
  42f774:	stp	x29, x30, [sp, #-64]!
  42f778:	stp	x24, x23, [sp, #16]
  42f77c:	stp	x22, x21, [sp, #32]
  42f780:	stp	x20, x19, [sp, #48]
  42f784:	mov	x29, sp
  42f788:	cbz	x0, 42f834 <ferror@plt+0x2b7b4>
  42f78c:	ldr	w8, [x0, #8]
  42f790:	mov	w21, w1
  42f794:	mov	x19, x0
  42f798:	cmp	w8, w1
  42f79c:	b.ls	42f854 <ferror@plt+0x2b7d4>  // b.plast
  42f7a0:	add	w22, w2, w21
  42f7a4:	mov	w20, w2
  42f7a8:	cmp	w22, w8
  42f7ac:	b.hi	42f874 <ferror@plt+0x2b7f4>  // b.pmore
  42f7b0:	ldr	x8, [x19, #24]
  42f7b4:	cbz	x8, 42f7e4 <ferror@plt+0x2b764>
  42f7b8:	cmp	w22, w21
  42f7bc:	b.ls	42f7e4 <ferror@plt+0x2b764>  // b.plast
  42f7c0:	mov	w23, w21
  42f7c4:	mov	w24, w22
  42f7c8:	ldr	x8, [x19]
  42f7cc:	ldr	x9, [x19, #24]
  42f7d0:	ldr	x0, [x8, x23, lsl #3]
  42f7d4:	blr	x9
  42f7d8:	add	x23, x23, #0x1
  42f7dc:	cmp	x24, x23
  42f7e0:	b.ne	42f7c8 <ferror@plt+0x2b748>  // b.any
  42f7e4:	ldr	w8, [x19, #8]
  42f7e8:	subs	w8, w8, w22
  42f7ec:	b.eq	42f804 <ferror@plt+0x2b784>  // b.none
  42f7f0:	ldr	x9, [x19]
  42f7f4:	lsl	x2, x8, #3
  42f7f8:	add	x0, x9, w21, uxtw #3
  42f7fc:	add	x1, x9, w22, uxtw #3
  42f800:	bl	403540 <memmove@plt>
  42f804:	ldr	w8, [x19, #8]
  42f808:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f80c:	sub	w8, w8, w20
  42f810:	str	w8, [x19, #8]
  42f814:	ldr	w9, [x9, #20]
  42f818:	cbz	w9, 42f820 <ferror@plt+0x2b7a0>
  42f81c:	cbnz	w20, 42f894 <ferror@plt+0x2b814>
  42f820:	ldp	x20, x19, [sp, #48]
  42f824:	ldp	x22, x21, [sp, #32]
  42f828:	ldp	x24, x23, [sp, #16]
  42f82c:	ldp	x29, x30, [sp], #64
  42f830:	ret
  42f834:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f838:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f83c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f840:	add	x0, x0, #0xb6
  42f844:	add	x1, x1, #0x7e7
  42f848:	add	x2, x2, #0x401
  42f84c:	bl	413114 <ferror@plt+0xf094>
  42f850:	b	42f820 <ferror@plt+0x2b7a0>
  42f854:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f858:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f85c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f860:	add	x0, x0, #0xb6
  42f864:	add	x1, x1, #0x7e7
  42f868:	add	x2, x2, #0x589
  42f86c:	bl	413114 <ferror@plt+0xf094>
  42f870:	b	42f820 <ferror@plt+0x2b7a0>
  42f874:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f878:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f87c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f880:	add	x0, x0, #0xb6
  42f884:	add	x1, x1, #0x7e7
  42f888:	add	x2, x2, #0x605
  42f88c:	bl	413114 <ferror@plt+0xf094>
  42f890:	b	42f820 <ferror@plt+0x2b7a0>
  42f894:	mov	w9, w20
  42f898:	ldr	x10, [x19]
  42f89c:	subs	x9, x9, #0x1
  42f8a0:	str	xzr, [x10, w8, uxtw #3]
  42f8a4:	add	w8, w8, #0x1
  42f8a8:	b.ne	42f898 <ferror@plt+0x2b818>  // b.any
  42f8ac:	b	42f820 <ferror@plt+0x2b7a0>
  42f8b0:	stp	x29, x30, [sp, #-48]!
  42f8b4:	str	x21, [sp, #16]
  42f8b8:	stp	x20, x19, [sp, #32]
  42f8bc:	mov	x29, sp
  42f8c0:	cbz	x0, 42f94c <ferror@plt+0x2b8cc>
  42f8c4:	ldr	w8, [x0, #8]
  42f8c8:	mov	w21, w1
  42f8cc:	mov	x20, x0
  42f8d0:	cmp	w8, w1
  42f8d4:	b.ls	42f968 <ferror@plt+0x2b8e8>  // b.plast
  42f8d8:	ldr	x9, [x20]
  42f8dc:	ldr	x8, [x20, #24]
  42f8e0:	ldr	x19, [x9, w21, uxtw #3]
  42f8e4:	cbz	x8, 42f8f0 <ferror@plt+0x2b870>
  42f8e8:	mov	x0, x19
  42f8ec:	blr	x8
  42f8f0:	ldr	w8, [x20, #8]
  42f8f4:	sub	w9, w8, #0x1
  42f8f8:	cmp	w9, w21
  42f8fc:	b.eq	42f920 <ferror@plt+0x2b8a0>  // b.none
  42f900:	ldr	x9, [x20]
  42f904:	mov	w10, w21
  42f908:	mvn	w11, w21
  42f90c:	add	w8, w8, w11
  42f910:	add	x0, x9, x10, lsl #3
  42f914:	add	x1, x0, #0x8
  42f918:	lsl	x2, x8, #3
  42f91c:	bl	403540 <memmove@plt>
  42f920:	ldr	w8, [x20, #8]
  42f924:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42f928:	sub	w8, w8, #0x1
  42f92c:	str	w8, [x20, #8]
  42f930:	ldr	w9, [x9, #20]
  42f934:	cbnz	w9, 42f98c <ferror@plt+0x2b90c>
  42f938:	mov	x0, x19
  42f93c:	ldp	x20, x19, [sp, #32]
  42f940:	ldr	x21, [sp, #16]
  42f944:	ldp	x29, x30, [sp], #48
  42f948:	ret
  42f94c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f950:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f954:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f958:	add	x0, x0, #0xb6
  42f95c:	add	x1, x1, #0x776
  42f960:	add	x2, x2, #0x401
  42f964:	b	42f980 <ferror@plt+0x2b900>
  42f968:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42f96c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42f970:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42f974:	add	x0, x0, #0xb6
  42f978:	add	x1, x1, #0x776
  42f97c:	add	x2, x2, #0x589
  42f980:	bl	413114 <ferror@plt+0xf094>
  42f984:	mov	x19, xzr
  42f988:	b	42f938 <ferror@plt+0x2b8b8>
  42f98c:	ldr	x9, [x20]
  42f990:	str	xzr, [x9, w8, uxtw #3]
  42f994:	b	42f938 <ferror@plt+0x2b8b8>
  42f998:	stp	x29, x30, [sp, #-48]!
  42f99c:	str	x21, [sp, #16]
  42f9a0:	stp	x20, x19, [sp, #32]
  42f9a4:	mov	x29, sp
  42f9a8:	cbz	x0, 42fa1c <ferror@plt+0x2b99c>
  42f9ac:	ldr	w8, [x0, #8]
  42f9b0:	mov	w21, w1
  42f9b4:	mov	x20, x0
  42f9b8:	cmp	w8, w1
  42f9bc:	b.ls	42fa38 <ferror@plt+0x2b9b8>  // b.plast
  42f9c0:	ldr	x9, [x20]
  42f9c4:	ldr	x8, [x20, #24]
  42f9c8:	ldr	x19, [x9, w21, uxtw #3]
  42f9cc:	cbz	x8, 42f9d8 <ferror@plt+0x2b958>
  42f9d0:	mov	x0, x19
  42f9d4:	blr	x8
  42f9d8:	ldr	w8, [x20, #8]
  42f9dc:	sub	w8, w8, #0x1
  42f9e0:	cmp	w8, w21
  42f9e4:	b.eq	42f9f8 <ferror@plt+0x2b978>  // b.none
  42f9e8:	ldr	x9, [x20]
  42f9ec:	mov	w11, w21
  42f9f0:	ldr	x10, [x9, w8, uxtw #3]
  42f9f4:	str	x10, [x9, x11, lsl #3]
  42f9f8:	str	w8, [x20, #8]
  42f9fc:	adrp	x9, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  42fa00:	ldr	w9, [x9, #20]
  42fa04:	cbnz	w9, 42fa5c <ferror@plt+0x2b9dc>
  42fa08:	mov	x0, x19
  42fa0c:	ldp	x20, x19, [sp, #32]
  42fa10:	ldr	x21, [sp, #16]
  42fa14:	ldp	x29, x30, [sp], #48
  42fa18:	ret
  42fa1c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fa20:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fa24:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42fa28:	add	x0, x0, #0xb6
  42fa2c:	add	x1, x1, #0x7ac
  42fa30:	add	x2, x2, #0x401
  42fa34:	b	42fa50 <ferror@plt+0x2b9d0>
  42fa38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fa3c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fa40:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42fa44:	add	x0, x0, #0xb6
  42fa48:	add	x1, x1, #0x7ac
  42fa4c:	add	x2, x2, #0x589
  42fa50:	bl	413114 <ferror@plt+0xf094>
  42fa54:	mov	x19, xzr
  42fa58:	b	42fa08 <ferror@plt+0x2b988>
  42fa5c:	ldr	x9, [x20]
  42fa60:	str	xzr, [x9, w8, uxtw #3]
  42fa64:	b	42fa08 <ferror@plt+0x2b988>
  42fa68:	stp	x29, x30, [sp, #-16]!
  42fa6c:	mov	x29, sp
  42fa70:	cbz	x0, 42fac0 <ferror@plt+0x2ba40>
  42fa74:	ldr	w8, [x0, #8]
  42fa78:	cbz	w8, 42faa0 <ferror@plt+0x2ba20>
  42fa7c:	ldr	x9, [x0]
  42fa80:	mov	w8, wzr
  42fa84:	ldr	x10, [x9, w8, uxtw #3]
  42fa88:	cmp	x10, x1
  42fa8c:	b.eq	42faac <ferror@plt+0x2ba2c>  // b.none
  42fa90:	ldr	w10, [x0, #8]
  42fa94:	add	w8, w8, #0x1
  42fa98:	cmp	w8, w10
  42fa9c:	b.cc	42fa84 <ferror@plt+0x2ba04>  // b.lo, b.ul, b.last
  42faa0:	mov	w0, wzr
  42faa4:	ldp	x29, x30, [sp], #16
  42faa8:	ret
  42faac:	mov	w1, w8
  42fab0:	bl	42f8b0 <ferror@plt+0x2b830>
  42fab4:	mov	w0, #0x1                   	// #1
  42fab8:	ldp	x29, x30, [sp], #16
  42fabc:	ret
  42fac0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fac4:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fac8:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42facc:	add	x0, x0, #0xb6
  42fad0:	add	x1, x1, #0x820
  42fad4:	add	x2, x2, #0x401
  42fad8:	bl	413114 <ferror@plt+0xf094>
  42fadc:	b	42faa0 <ferror@plt+0x2ba20>
  42fae0:	stp	x29, x30, [sp, #-16]!
  42fae4:	mov	x29, sp
  42fae8:	cbz	x0, 42fb38 <ferror@plt+0x2bab8>
  42faec:	ldr	w8, [x0, #8]
  42faf0:	cbz	w8, 42fb18 <ferror@plt+0x2ba98>
  42faf4:	ldr	x9, [x0]
  42faf8:	mov	w8, wzr
  42fafc:	ldr	x10, [x9, w8, uxtw #3]
  42fb00:	cmp	x10, x1
  42fb04:	b.eq	42fb24 <ferror@plt+0x2baa4>  // b.none
  42fb08:	ldr	w10, [x0, #8]
  42fb0c:	add	w8, w8, #0x1
  42fb10:	cmp	w8, w10
  42fb14:	b.cc	42fafc <ferror@plt+0x2ba7c>  // b.lo, b.ul, b.last
  42fb18:	mov	w0, wzr
  42fb1c:	ldp	x29, x30, [sp], #16
  42fb20:	ret
  42fb24:	mov	w1, w8
  42fb28:	bl	42f998 <ferror@plt+0x2b918>
  42fb2c:	mov	w0, #0x1                   	// #1
  42fb30:	ldp	x29, x30, [sp], #16
  42fb34:	ret
  42fb38:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fb3c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fb40:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42fb44:	add	x0, x0, #0xb6
  42fb48:	add	x1, x1, #0x853
  42fb4c:	add	x2, x2, #0x401
  42fb50:	bl	413114 <ferror@plt+0xf094>
  42fb54:	b	42fb18 <ferror@plt+0x2ba98>
  42fb58:	stp	x29, x30, [sp, #-32]!
  42fb5c:	stp	x20, x19, [sp, #16]
  42fb60:	mov	x29, sp
  42fb64:	cbz	x0, 42fb98 <ferror@plt+0x2bb18>
  42fb68:	mov	x19, x1
  42fb6c:	mov	w1, #0x1                   	// #1
  42fb70:	mov	x20, x0
  42fb74:	bl	42f43c <ferror@plt+0x2b3bc>
  42fb78:	ldr	w8, [x20, #8]
  42fb7c:	ldr	x9, [x20]
  42fb80:	add	w10, w8, #0x1
  42fb84:	str	w10, [x20, #8]
  42fb88:	str	x19, [x9, x8, lsl #3]
  42fb8c:	ldp	x20, x19, [sp, #16]
  42fb90:	ldp	x29, x30, [sp], #32
  42fb94:	ret
  42fb98:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fb9c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fba0:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42fba4:	add	x0, x0, #0xb6
  42fba8:	add	x1, x1, #0x88b
  42fbac:	add	x2, x2, #0x401
  42fbb0:	bl	413114 <ferror@plt+0xf094>
  42fbb4:	b	42fb8c <ferror@plt+0x2bb0c>
  42fbb8:	stp	x29, x30, [sp, #-16]!
  42fbbc:	mov	x29, sp
  42fbc0:	cbz	x0, 42fbe8 <ferror@plt+0x2bb68>
  42fbc4:	ldr	x8, [x0]
  42fbc8:	mov	x3, x1
  42fbcc:	ldr	w1, [x0, #8]
  42fbd0:	mov	w2, #0x8                   	// #8
  42fbd4:	mov	x0, x8
  42fbd8:	mov	x4, xzr
  42fbdc:	bl	43609c <ferror@plt+0x3201c>
  42fbe0:	ldp	x29, x30, [sp], #16
  42fbe4:	ret
  42fbe8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fbec:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fbf0:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42fbf4:	add	x0, x0, #0xb6
  42fbf8:	add	x1, x1, #0x8b7
  42fbfc:	add	x2, x2, #0x593
  42fc00:	bl	413114 <ferror@plt+0xf094>
  42fc04:	ldp	x29, x30, [sp], #16
  42fc08:	ret
  42fc0c:	stp	x29, x30, [sp, #-16]!
  42fc10:	mov	x29, sp
  42fc14:	cbz	x0, 42fc3c <ferror@plt+0x2bbbc>
  42fc18:	ldr	x8, [x0]
  42fc1c:	mov	x3, x1
  42fc20:	ldr	w1, [x0, #8]
  42fc24:	mov	x4, x2
  42fc28:	mov	w2, #0x8                   	// #8
  42fc2c:	mov	x0, x8
  42fc30:	bl	43609c <ferror@plt+0x3201c>
  42fc34:	ldp	x29, x30, [sp], #16
  42fc38:	ret
  42fc3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fc40:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fc44:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42fc48:	add	x0, x0, #0xb6
  42fc4c:	add	x1, x1, #0x8e8
  42fc50:	add	x2, x2, #0x593
  42fc54:	bl	413114 <ferror@plt+0xf094>
  42fc58:	ldp	x29, x30, [sp], #16
  42fc5c:	ret
  42fc60:	stp	x29, x30, [sp, #-48]!
  42fc64:	stp	x22, x21, [sp, #16]
  42fc68:	stp	x20, x19, [sp, #32]
  42fc6c:	mov	x29, sp
  42fc70:	cbz	x0, 42fcbc <ferror@plt+0x2bc3c>
  42fc74:	ldr	w8, [x0, #8]
  42fc78:	mov	x21, x0
  42fc7c:	cbz	w8, 42fcac <ferror@plt+0x2bc2c>
  42fc80:	mov	x19, x2
  42fc84:	mov	x20, x1
  42fc88:	mov	x22, xzr
  42fc8c:	ldr	x8, [x21]
  42fc90:	mov	x1, x19
  42fc94:	ldr	x0, [x8, x22, lsl #3]
  42fc98:	blr	x20
  42fc9c:	ldr	w8, [x21, #8]
  42fca0:	add	x22, x22, #0x1
  42fca4:	cmp	x22, x8
  42fca8:	b.cc	42fc8c <ferror@plt+0x2bc0c>  // b.lo, b.ul, b.last
  42fcac:	ldp	x20, x19, [sp, #32]
  42fcb0:	ldp	x22, x21, [sp, #16]
  42fcb4:	ldp	x29, x30, [sp], #48
  42fcb8:	ret
  42fcbc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fcc0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fcc4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42fcc8:	add	x0, x0, #0xb6
  42fccc:	add	x1, x1, #0x931
  42fcd0:	add	x2, x2, #0x401
  42fcd4:	bl	413114 <ferror@plt+0xf094>
  42fcd8:	b	42fcac <ferror@plt+0x2bc2c>
  42fcdc:	stp	x29, x30, [sp, #-16]!
  42fce0:	mov	w2, #0x1                   	// #1
  42fce4:	mov	w0, wzr
  42fce8:	mov	w1, wzr
  42fcec:	mov	w3, wzr
  42fcf0:	mov	x29, sp
  42fcf4:	bl	42e938 <ferror@plt+0x2a8b8>
  42fcf8:	ldp	x29, x30, [sp], #16
  42fcfc:	ret
  42fd00:	stp	x29, x30, [sp, #-32]!
  42fd04:	stp	x20, x19, [sp, #16]
  42fd08:	mov	x29, sp
  42fd0c:	mov	x19, x1
  42fd10:	mov	x20, x0
  42fd14:	bl	42fcdc <ferror@plt+0x2bc5c>
  42fd18:	ldr	x8, [x0]
  42fd1c:	cbnz	x8, 42fd3c <ferror@plt+0x2bcbc>
  42fd20:	ldr	w8, [x0, #8]
  42fd24:	cbnz	w8, 42fd64 <ferror@plt+0x2bce4>
  42fd28:	str	x20, [x0]
  42fd2c:	str	w19, [x0, #8]
  42fd30:	ldp	x20, x19, [sp, #16]
  42fd34:	ldp	x29, x30, [sp], #32
  42fd38:	ret
  42fd3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fd40:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fd44:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42fd48:	adrp	x4, 476000 <ferror@plt+0x71f80>
  42fd4c:	add	x0, x0, #0xb6
  42fd50:	add	x1, x1, #0x968
  42fd54:	add	x3, x3, #0x971
  42fd58:	add	x4, x4, #0x987
  42fd5c:	mov	w2, #0x607                 	// #1543
  42fd60:	bl	422680 <ferror@plt+0x1e600>
  42fd64:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fd68:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fd6c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  42fd70:	adrp	x4, 476000 <ferror@plt+0x71f80>
  42fd74:	add	x0, x0, #0xb6
  42fd78:	add	x1, x1, #0x968
  42fd7c:	add	x3, x3, #0x971
  42fd80:	add	x4, x4, #0x99a
  42fd84:	mov	w2, #0x608                 	// #1544
  42fd88:	bl	422680 <ferror@plt+0x1e600>
  42fd8c:	stp	x29, x30, [sp, #-16]!
  42fd90:	mov	w3, w0
  42fd94:	mov	w2, #0x1                   	// #1
  42fd98:	mov	w0, wzr
  42fd9c:	mov	w1, wzr
  42fda0:	mov	x29, sp
  42fda4:	bl	42e938 <ferror@plt+0x2a8b8>
  42fda8:	ldp	x29, x30, [sp], #16
  42fdac:	ret
  42fdb0:	stp	x29, x30, [sp, #-16]!
  42fdb4:	mov	x29, sp
  42fdb8:	bl	42ec60 <ferror@plt+0x2abe0>
  42fdbc:	ldp	x29, x30, [sp], #16
  42fdc0:	ret
  42fdc4:	stp	x29, x30, [sp, #-32]!
  42fdc8:	str	x19, [sp, #16]
  42fdcc:	mov	x29, sp
  42fdd0:	cbz	x0, 42fdf4 <ferror@plt+0x2bd74>
  42fdd4:	ldr	w19, [x0, #8]
  42fdd8:	mov	w1, wzr
  42fddc:	bl	42fdb0 <ferror@plt+0x2bd30>
  42fde0:	mov	x1, x19
  42fde4:	bl	42fff8 <ferror@plt+0x2bf78>
  42fde8:	ldr	x19, [sp, #16]
  42fdec:	ldp	x29, x30, [sp], #32
  42fdf0:	ret
  42fdf4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42fdf8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42fdfc:	adrp	x2, 43e000 <ferror@plt+0x39f80>
  42fe00:	add	x0, x0, #0xb6
  42fe04:	add	x1, x1, #0x9a9
  42fe08:	add	x2, x2, #0x593
  42fe0c:	bl	413114 <ferror@plt+0xf094>
  42fe10:	mov	x0, xzr
  42fe14:	b	42fde8 <ferror@plt+0x2bd68>
  42fe18:	stp	x29, x30, [sp, #-16]!
  42fe1c:	mov	x29, sp
  42fe20:	bl	42eae0 <ferror@plt+0x2aa60>
  42fe24:	ldp	x29, x30, [sp], #16
  42fe28:	ret
  42fe2c:	stp	x29, x30, [sp, #-16]!
  42fe30:	mov	x29, sp
  42fe34:	bl	42eb30 <ferror@plt+0x2aab0>
  42fe38:	ldp	x29, x30, [sp], #16
  42fe3c:	ret
  42fe40:	stp	x29, x30, [sp, #-32]!
  42fe44:	str	x19, [sp, #16]
  42fe48:	mov	x29, sp
  42fe4c:	mov	x19, x0
  42fe50:	bl	42ecc4 <ferror@plt+0x2ac44>
  42fe54:	mov	x0, x19
  42fe58:	ldr	x19, [sp, #16]
  42fe5c:	ldp	x29, x30, [sp], #32
  42fe60:	ret
  42fe64:	stp	x29, x30, [sp, #-32]!
  42fe68:	str	x19, [sp, #16]
  42fe6c:	mov	x29, sp
  42fe70:	mov	x19, x0
  42fe74:	bl	42ed70 <ferror@plt+0x2acf0>
  42fe78:	mov	x0, x19
  42fe7c:	ldr	x19, [sp, #16]
  42fe80:	ldp	x29, x30, [sp], #32
  42fe84:	ret
  42fe88:	stp	x29, x30, [sp, #-32]!
  42fe8c:	str	x19, [sp, #16]
  42fe90:	mov	x29, sp
  42fe94:	mov	x19, x0
  42fe98:	bl	42ef04 <ferror@plt+0x2ae84>
  42fe9c:	mov	x0, x19
  42fea0:	ldr	x19, [sp, #16]
  42fea4:	ldp	x29, x30, [sp], #32
  42fea8:	ret
  42feac:	stp	x29, x30, [sp, #-32]!
  42feb0:	str	x19, [sp, #16]
  42feb4:	mov	x29, sp
  42feb8:	mov	x19, x0
  42febc:	bl	42f130 <ferror@plt+0x2b0b0>
  42fec0:	mov	x0, x19
  42fec4:	ldr	x19, [sp, #16]
  42fec8:	ldp	x29, x30, [sp], #32
  42fecc:	ret
  42fed0:	stp	x29, x30, [sp, #-32]!
  42fed4:	str	x19, [sp, #16]
  42fed8:	mov	x29, sp
  42fedc:	mov	x19, x0
  42fee0:	bl	42f238 <ferror@plt+0x2b1b8>
  42fee4:	mov	x0, x19
  42fee8:	ldr	x19, [sp, #16]
  42feec:	ldp	x29, x30, [sp], #32
  42fef0:	ret
  42fef4:	stp	x29, x30, [sp, #-16]!
  42fef8:	mov	x29, sp
  42fefc:	cbz	x0, 42ff24 <ferror@plt+0x2bea4>
  42ff00:	ldr	w8, [x0, #8]
  42ff04:	cmp	w8, w1
  42ff08:	b.ls	42ff40 <ferror@plt+0x2bec0>  // b.plast
  42ff0c:	add	w9, w2, w1
  42ff10:	cmp	w9, w8
  42ff14:	b.hi	42ff5c <ferror@plt+0x2bedc>  // b.pmore
  42ff18:	bl	42efc8 <ferror@plt+0x2af48>
  42ff1c:	ldp	x29, x30, [sp], #16
  42ff20:	ret
  42ff24:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ff28:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ff2c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ff30:	add	x0, x0, #0xb6
  42ff34:	add	x1, x1, #0x9da
  42ff38:	add	x2, x2, #0x401
  42ff3c:	b	42ff74 <ferror@plt+0x2bef4>
  42ff40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ff44:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ff48:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ff4c:	add	x0, x0, #0xb6
  42ff50:	add	x1, x1, #0x9da
  42ff54:	add	x2, x2, #0x589
  42ff58:	b	42ff74 <ferror@plt+0x2bef4>
  42ff5c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  42ff60:	adrp	x1, 476000 <ferror@plt+0x71f80>
  42ff64:	adrp	x2, 476000 <ferror@plt+0x71f80>
  42ff68:	add	x0, x0, #0xb6
  42ff6c:	add	x1, x1, #0x9da
  42ff70:	add	x2, x2, #0x605
  42ff74:	bl	413114 <ferror@plt+0xf094>
  42ff78:	mov	x0, xzr
  42ff7c:	ldp	x29, x30, [sp], #16
  42ff80:	ret
  42ff84:	stp	x29, x30, [sp, #-16]!
  42ff88:	mov	x29, sp
  42ff8c:	bl	42f330 <ferror@plt+0x2b2b0>
  42ff90:	ldp	x29, x30, [sp], #16
  42ff94:	ret
  42ff98:	stp	x29, x30, [sp, #-16]!
  42ff9c:	mov	x29, sp
  42ffa0:	bl	42f384 <ferror@plt+0x2b304>
  42ffa4:	ldp	x29, x30, [sp], #16
  42ffa8:	ret
  42ffac:	mov	w9, #0x1                   	// #1
  42ffb0:	mov	w8, w9
  42ffb4:	cmp	w9, w0
  42ffb8:	b.cs	42ffc4 <ferror@plt+0x2bf44>  // b.hs, b.nlast
  42ffbc:	lsl	w9, w8, #1
  42ffc0:	cbnz	w8, 42ffb0 <ferror@plt+0x2bf30>
  42ffc4:	cmp	w8, #0x0
  42ffc8:	csel	w0, w0, w8, eq  // eq = none
  42ffcc:	ret
  42ffd0:	stp	x29, x30, [sp, #-32]!
  42ffd4:	str	x19, [sp, #16]
  42ffd8:	mov	x29, sp
  42ffdc:	mov	x19, x1
  42ffe0:	bl	41cefc <ferror@plt+0x18e7c>
  42ffe4:	mov	x1, x19
  42ffe8:	bl	42fff8 <ferror@plt+0x2bf78>
  42ffec:	ldr	x19, [sp, #16]
  42fff0:	ldp	x29, x30, [sp], #32
  42fff4:	ret
  42fff8:	stp	x29, x30, [sp, #-16]!
  42fffc:	adrp	x2, 412000 <ferror@plt+0xdf80>
  430000:	add	x2, x2, #0x49c
  430004:	mov	x3, x0
  430008:	mov	x29, sp
  43000c:	bl	430018 <ferror@plt+0x2bf98>
  430010:	ldp	x29, x30, [sp], #16
  430014:	ret
  430018:	stp	x29, x30, [sp, #-48]!
  43001c:	stp	x22, x21, [sp, #16]
  430020:	mov	x22, x0
  430024:	mov	w0, #0x28                  	// #40
  430028:	stp	x20, x19, [sp, #32]
  43002c:	mov	x29, sp
  430030:	mov	x19, x3
  430034:	mov	x20, x2
  430038:	mov	x21, x1
  43003c:	bl	41a9a8 <ferror@plt+0x16928>
  430040:	stp	x22, x21, [x0]
  430044:	stp	x20, x19, [x0, #24]
  430048:	ldp	x20, x19, [sp, #32]
  43004c:	ldp	x22, x21, [sp, #16]
  430050:	mov	w8, #0x1                   	// #1
  430054:	str	w8, [x0, #16]
  430058:	ldp	x29, x30, [sp], #48
  43005c:	ret
  430060:	stp	x29, x30, [sp, #-16]!
  430064:	mov	x2, xzr
  430068:	mov	x3, xzr
  43006c:	mov	x29, sp
  430070:	bl	430018 <ferror@plt+0x2bf98>
  430074:	ldp	x29, x30, [sp], #16
  430078:	ret
  43007c:	stp	x29, x30, [sp, #-32]!
  430080:	stp	x20, x19, [sp, #16]
  430084:	mov	x29, sp
  430088:	cbz	x0, 4300d8 <ferror@plt+0x2c058>
  43008c:	ldr	x8, [x0, #8]
  430090:	cmp	x8, x1
  430094:	b.cc	4300f4 <ferror@plt+0x2c074>  // b.lo, b.ul, b.last
  430098:	add	x9, x2, x1
  43009c:	mov	x19, x2
  4300a0:	cmp	x9, x8
  4300a4:	b.hi	430110 <ferror@plt+0x2c090>  // b.pmore
  4300a8:	ldr	x8, [x0]
  4300ac:	add	x20, x8, x1
  4300b0:	bl	430188 <ferror@plt+0x2c108>
  4300b4:	adrp	x2, 430000 <ferror@plt+0x2bf80>
  4300b8:	mov	x3, x0
  4300bc:	add	x2, x2, #0x134
  4300c0:	mov	x0, x20
  4300c4:	mov	x1, x19
  4300c8:	bl	430018 <ferror@plt+0x2bf98>
  4300cc:	ldp	x20, x19, [sp, #16]
  4300d0:	ldp	x29, x30, [sp], #32
  4300d4:	ret
  4300d8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4300dc:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4300e0:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4300e4:	add	x0, x0, #0xb6
  4300e8:	add	x1, x1, #0xa1c
  4300ec:	add	x2, x2, #0x810
  4300f0:	b	430128 <ferror@plt+0x2c0a8>
  4300f4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4300f8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4300fc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  430100:	add	x0, x0, #0xb6
  430104:	add	x1, x1, #0xa1c
  430108:	add	x2, x2, #0xa53
  43010c:	b	430128 <ferror@plt+0x2c0a8>
  430110:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430114:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430118:	adrp	x2, 476000 <ferror@plt+0x71f80>
  43011c:	add	x0, x0, #0xb6
  430120:	add	x1, x1, #0xa1c
  430124:	add	x2, x2, #0xa69
  430128:	bl	413114 <ferror@plt+0xf094>
  43012c:	mov	x0, xzr
  430130:	b	4300cc <ferror@plt+0x2c04c>
  430134:	stp	x29, x30, [sp, #-32]!
  430138:	str	x19, [sp, #16]
  43013c:	mov	x29, sp
  430140:	cbz	x0, 43017c <ferror@plt+0x2c0fc>
  430144:	mov	x19, x0
  430148:	add	x8, x0, #0x10
  43014c:	ldaxr	w9, [x8]
  430150:	subs	w9, w9, #0x1
  430154:	stlxr	w10, w9, [x8]
  430158:	cbnz	w10, 43014c <ferror@plt+0x2c0cc>
  43015c:	b.ne	43017c <ferror@plt+0x2c0fc>  // b.any
  430160:	ldr	x8, [x19, #24]
  430164:	cbz	x8, 430170 <ferror@plt+0x2c0f0>
  430168:	ldr	x0, [x19, #32]
  43016c:	blr	x8
  430170:	mov	w0, #0x28                  	// #40
  430174:	mov	x1, x19
  430178:	bl	41ad98 <ferror@plt+0x16d18>
  43017c:	ldr	x19, [sp, #16]
  430180:	ldp	x29, x30, [sp], #32
  430184:	ret
  430188:	stp	x29, x30, [sp, #-16]!
  43018c:	mov	x29, sp
  430190:	cbz	x0, 4301b0 <ferror@plt+0x2c130>
  430194:	add	x8, x0, #0x10
  430198:	ldaxr	w9, [x8]
  43019c:	add	w9, w9, #0x1
  4301a0:	stlxr	w10, w9, [x8]
  4301a4:	cbnz	w10, 430198 <ferror@plt+0x2c118>
  4301a8:	ldp	x29, x30, [sp], #16
  4301ac:	ret
  4301b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4301b4:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4301b8:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  4301bc:	add	x0, x0, #0xb6
  4301c0:	add	x1, x1, #0xadb
  4301c4:	add	x2, x2, #0x810
  4301c8:	bl	413114 <ferror@plt+0xf094>
  4301cc:	mov	x0, xzr
  4301d0:	ldp	x29, x30, [sp], #16
  4301d4:	ret
  4301d8:	stp	x29, x30, [sp, #-16]!
  4301dc:	mov	x29, sp
  4301e0:	cbz	x0, 4301fc <ferror@plt+0x2c17c>
  4301e4:	cbz	x1, 4301f0 <ferror@plt+0x2c170>
  4301e8:	ldr	x8, [x0, #8]
  4301ec:	str	x8, [x1]
  4301f0:	ldr	x0, [x0]
  4301f4:	ldp	x29, x30, [sp], #16
  4301f8:	ret
  4301fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430200:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430204:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  430208:	add	x0, x0, #0xb6
  43020c:	add	x1, x1, #0xa88
  430210:	add	x2, x2, #0x810
  430214:	bl	413114 <ferror@plt+0xf094>
  430218:	mov	x0, xzr
  43021c:	ldp	x29, x30, [sp], #16
  430220:	ret
  430224:	stp	x29, x30, [sp, #-16]!
  430228:	mov	x29, sp
  43022c:	cbz	x0, 43023c <ferror@plt+0x2c1bc>
  430230:	ldr	x0, [x0, #8]
  430234:	ldp	x29, x30, [sp], #16
  430238:	ret
  43023c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430240:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430244:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  430248:	add	x0, x0, #0xb6
  43024c:	add	x1, x1, #0xaba
  430250:	add	x2, x2, #0x810
  430254:	bl	413114 <ferror@plt+0xf094>
  430258:	mov	x0, xzr
  43025c:	ldp	x29, x30, [sp], #16
  430260:	ret
  430264:	stp	x29, x30, [sp, #-16]!
  430268:	mov	x29, sp
  43026c:	cbz	x0, 4302a0 <ferror@plt+0x2c220>
  430270:	cbz	x1, 4302bc <ferror@plt+0x2c23c>
  430274:	ldr	x2, [x0, #8]
  430278:	ldr	x8, [x1, #8]
  43027c:	cmp	x2, x8
  430280:	b.ne	4302d8 <ferror@plt+0x2c258>  // b.any
  430284:	ldr	x0, [x0]
  430288:	ldr	x1, [x1]
  43028c:	bl	4039f0 <bcmp@plt>
  430290:	cmp	w0, #0x0
  430294:	cset	w0, eq  // eq = none
  430298:	ldp	x29, x30, [sp], #16
  43029c:	ret
  4302a0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4302a4:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4302a8:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4302ac:	add	x0, x0, #0xb6
  4302b0:	add	x1, x1, #0xaf9
  4302b4:	add	x2, x2, #0xb2e
  4302b8:	b	4302d4 <ferror@plt+0x2c254>
  4302bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4302c0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4302c4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4302c8:	add	x0, x0, #0xb6
  4302cc:	add	x1, x1, #0xaf9
  4302d0:	add	x2, x2, #0xb3d
  4302d4:	bl	413114 <ferror@plt+0xf094>
  4302d8:	mov	w0, wzr
  4302dc:	ldp	x29, x30, [sp], #16
  4302e0:	ret
  4302e4:	stp	x29, x30, [sp, #-16]!
  4302e8:	mov	x29, sp
  4302ec:	cbz	x0, 430328 <ferror@plt+0x2c2a8>
  4302f0:	ldr	x8, [x0, #8]
  4302f4:	cbz	x8, 43031c <ferror@plt+0x2c29c>
  4302f8:	ldr	x9, [x0]
  4302fc:	mov	w0, #0x1505                	// #5381
  430300:	ldrsb	w10, [x9], #1
  430304:	add	w11, w0, w0, lsl #5
  430308:	subs	x8, x8, #0x1
  43030c:	add	w0, w11, w10
  430310:	b.ne	430300 <ferror@plt+0x2c280>  // b.any
  430314:	ldp	x29, x30, [sp], #16
  430318:	ret
  43031c:	mov	w0, #0x1505                	// #5381
  430320:	ldp	x29, x30, [sp], #16
  430324:	ret
  430328:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43032c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430330:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  430334:	add	x0, x0, #0xb6
  430338:	add	x1, x1, #0xb4c
  43033c:	add	x2, x2, #0x810
  430340:	bl	413114 <ferror@plt+0xf094>
  430344:	mov	w0, wzr
  430348:	ldp	x29, x30, [sp], #16
  43034c:	ret
  430350:	stp	x29, x30, [sp, #-32]!
  430354:	stp	x20, x19, [sp, #16]
  430358:	mov	x29, sp
  43035c:	cbz	x0, 430398 <ferror@plt+0x2c318>
  430360:	cbz	x1, 4303a4 <ferror@plt+0x2c324>
  430364:	ldp	x0, x19, [x0]
  430368:	ldp	x1, x20, [x1]
  43036c:	cmp	x19, x20
  430370:	csel	x2, x19, x20, cc  // cc = lo, ul, last
  430374:	bl	403ba0 <memcmp@plt>
  430378:	cbnz	w0, 43038c <ferror@plt+0x2c30c>
  43037c:	cmp	x19, x20
  430380:	mov	w8, #0xffffffff            	// #-1
  430384:	cneg	w8, w8, cs  // cs = hs, nlast
  430388:	csel	w0, wzr, w8, eq  // eq = none
  43038c:	ldp	x20, x19, [sp, #16]
  430390:	ldp	x29, x30, [sp], #32
  430394:	ret
  430398:	adrp	x2, 476000 <ferror@plt+0x71f80>
  43039c:	add	x2, x2, #0xb2e
  4303a0:	b	4303ac <ferror@plt+0x2c32c>
  4303a4:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4303a8:	add	x2, x2, #0xb3d
  4303ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4303b0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4303b4:	add	x0, x0, #0xb6
  4303b8:	add	x1, x1, #0xb6e
  4303bc:	bl	413114 <ferror@plt+0xf094>
  4303c0:	mov	w0, wzr
  4303c4:	b	43038c <ferror@plt+0x2c30c>
  4303c8:	stp	x29, x30, [sp, #-48]!
  4303cc:	str	x21, [sp, #16]
  4303d0:	stp	x20, x19, [sp, #32]
  4303d4:	mov	x29, sp
  4303d8:	cbz	x0, 43042c <ferror@plt+0x2c3ac>
  4303dc:	mov	x20, x1
  4303e0:	cbz	x1, 430448 <ferror@plt+0x2c3c8>
  4303e4:	mov	x1, x20
  4303e8:	mov	x19, x0
  4303ec:	bl	43046c <ferror@plt+0x2c3ec>
  4303f0:	mov	x21, x0
  4303f4:	cbnz	x0, 430418 <ferror@plt+0x2c398>
  4303f8:	ldr	x0, [x19]
  4303fc:	ldr	w1, [x19, #8]
  430400:	bl	41cefc <ferror@plt+0x18e7c>
  430404:	ldr	x8, [x19, #8]
  430408:	mov	x21, x0
  43040c:	mov	x0, x19
  430410:	str	x8, [x20]
  430414:	bl	430134 <ferror@plt+0x2c0b4>
  430418:	mov	x0, x21
  43041c:	ldp	x20, x19, [sp, #32]
  430420:	ldr	x21, [sp, #16]
  430424:	ldp	x29, x30, [sp], #48
  430428:	ret
  43042c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430430:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430434:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  430438:	add	x0, x0, #0xb6
  43043c:	add	x1, x1, #0xba1
  430440:	add	x2, x2, #0x810
  430444:	b	430460 <ferror@plt+0x2c3e0>
  430448:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43044c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  430450:	adrp	x2, 476000 <ferror@plt+0x71f80>
  430454:	add	x0, x0, #0xb6
  430458:	add	x1, x1, #0xba1
  43045c:	add	x2, x2, #0xbd3
  430460:	bl	413114 <ferror@plt+0xf094>
  430464:	mov	x21, xzr
  430468:	b	430418 <ferror@plt+0x2c398>
  43046c:	stp	x29, x30, [sp, #-32]!
  430470:	ldr	x9, [x0, #24]
  430474:	adrp	x10, 412000 <ferror@plt+0xdf80>
  430478:	add	x10, x10, #0x49c
  43047c:	str	x19, [sp, #16]
  430480:	cmp	x9, x10
  430484:	mov	x29, sp
  430488:	b.eq	4304a0 <ferror@plt+0x2c420>  // b.none
  43048c:	mov	x19, xzr
  430490:	mov	x0, x19
  430494:	ldr	x19, [sp, #16]
  430498:	ldp	x29, x30, [sp], #32
  43049c:	ret
  4304a0:	ldr	x9, [x0]
  4304a4:	mov	x8, x0
  4304a8:	cbz	x9, 43048c <ferror@plt+0x2c40c>
  4304ac:	dmb	ish
  4304b0:	ldr	w9, [x8, #16]
  4304b4:	cmp	w9, #0x1
  4304b8:	b.ne	43048c <ferror@plt+0x2c40c>  // b.any
  4304bc:	ldr	x9, [x8, #8]
  4304c0:	mov	w0, #0x28                  	// #40
  4304c4:	str	x9, [x1]
  4304c8:	ldr	x19, [x8]
  4304cc:	mov	x1, x8
  4304d0:	bl	41ad98 <ferror@plt+0x16d18>
  4304d4:	b	430490 <ferror@plt+0x2c410>
  4304d8:	sub	sp, sp, #0x20
  4304dc:	stp	x29, x30, [sp, #16]
  4304e0:	add	x29, sp, #0x10
  4304e4:	cbz	x0, 430504 <ferror@plt+0x2c484>
  4304e8:	add	x1, sp, #0x8
  4304ec:	bl	4303c8 <ferror@plt+0x2c348>
  4304f0:	ldr	x1, [sp, #8]
  4304f4:	bl	42fd00 <ferror@plt+0x2bc80>
  4304f8:	ldp	x29, x30, [sp, #16]
  4304fc:	add	sp, sp, #0x20
  430500:	ret
  430504:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430508:	adrp	x1, 476000 <ferror@plt+0x71f80>
  43050c:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  430510:	add	x0, x0, #0xb6
  430514:	add	x1, x1, #0xbe0
  430518:	add	x2, x2, #0x810
  43051c:	bl	413114 <ferror@plt+0xf094>
  430520:	mov	x0, xzr
  430524:	b	4304f8 <ferror@plt+0x2c478>
  430528:	stp	x29, x30, [sp, #-32]!
  43052c:	str	x19, [sp, #16]
  430530:	mov	x29, sp
  430534:	mov	x19, x0
  430538:	bl	430550 <ferror@plt+0x2c4d0>
  43053c:	mov	x1, x19
  430540:	bl	40c120 <ferror@plt+0x80a0>
  430544:	ldr	x19, [sp, #16]
  430548:	ldp	x29, x30, [sp], #32
  43054c:	ret
  430550:	stp	x29, x30, [sp, #-64]!
  430554:	adrp	x0, 489000 <ferror@plt+0x84f80>
  430558:	add	x0, x0, #0xff0
  43055c:	str	x23, [sp, #16]
  430560:	stp	x22, x21, [sp, #32]
  430564:	stp	x20, x19, [sp, #48]
  430568:	mov	x29, sp
  43056c:	bl	42bad4 <ferror@plt+0x27a54>
  430570:	adrp	x21, 489000 <ferror@plt+0x84f80>
  430574:	ldr	x8, [x21, #4088]
  430578:	cbz	x8, 4305a0 <ferror@plt+0x2c520>
  43057c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  430580:	add	x0, x0, #0xff0
  430584:	bl	42bb84 <ferror@plt+0x27b04>
  430588:	ldr	x0, [x21, #4088]
  43058c:	ldp	x20, x19, [sp, #48]
  430590:	ldp	x22, x21, [sp, #32]
  430594:	ldr	x23, [sp, #16]
  430598:	ldp	x29, x30, [sp], #64
  43059c:	ret
  4305a0:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  4305a4:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  4305a8:	add	x0, x0, #0xb2c
  4305ac:	add	x1, x1, #0xb10
  4305b0:	bl	40b898 <ferror@plt+0x7818>
  4305b4:	str	x0, [x21, #4088]
  4305b8:	bl	43655c <ferror@plt+0x324dc>
  4305bc:	ldrb	w8, [x0]
  4305c0:	cbz	w8, 43057c <ferror@plt+0x2c4fc>
  4305c4:	mov	x19, x0
  4305c8:	b	430604 <ferror@plt+0x2c584>
  4305cc:	mov	w23, wzr
  4305d0:	add	w1, w23, #0x2
  4305d4:	mov	w2, #0x8                   	// #8
  4305d8:	bl	412630 <ferror@plt+0xe5b0>
  4305dc:	add	w8, w23, #0x1
  4305e0:	str	x19, [x0, w23, uxtw #3]
  4305e4:	str	xzr, [x0, w8, uxtw #3]
  4305e8:	mov	x2, x0
  4305ec:	ldr	x0, [x21, #4088]
  4305f0:	mov	x1, x20
  4305f4:	bl	40c334 <ferror@plt+0x82b4>
  4305f8:	ldrb	w8, [x22]
  4305fc:	mov	x19, x22
  430600:	cbz	w8, 43057c <ferror@plt+0x2c4fc>
  430604:	mov	x0, x19
  430608:	bl	403590 <strlen@plt>
  43060c:	add	x8, x0, x19
  430610:	add	x20, x8, #0x1
  430614:	mov	x0, x20
  430618:	bl	403590 <strlen@plt>
  43061c:	ldr	x8, [x21, #4088]
  430620:	add	x9, x0, x20
  430624:	mov	x1, x20
  430628:	add	x22, x9, #0x1
  43062c:	mov	x0, x8
  430630:	bl	40c120 <ferror@plt+0x80a0>
  430634:	cbz	x0, 4305cc <ferror@plt+0x2c54c>
  430638:	mov	w23, #0xffffffff            	// #-1
  43063c:	mov	x8, x0
  430640:	ldr	x9, [x8], #8
  430644:	add	w23, w23, #0x1
  430648:	cbnz	x9, 430640 <ferror@plt+0x2c5c0>
  43064c:	b	4305d0 <ferror@plt+0x2c550>
  430650:	sub	sp, sp, #0x40
  430654:	stp	x20, x19, [sp, #48]
  430658:	mov	x19, x0
  43065c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  430660:	add	x0, x0, #0x8a0
  430664:	stp	x29, x30, [sp, #16]
  430668:	stp	x22, x21, [sp, #32]
  43066c:	add	x29, sp, #0x10
  430670:	bl	42c14c <ferror@plt+0x280cc>
  430674:	mov	x20, x0
  430678:	cbnz	x0, 430698 <ferror@plt+0x2c618>
  43067c:	mov	w0, #0x18                  	// #24
  430680:	bl	4123ec <ferror@plt+0xe36c>
  430684:	mov	x20, x0
  430688:	adrp	x0, 489000 <ferror@plt+0x84f80>
  43068c:	add	x0, x0, #0x8a0
  430690:	mov	x1, x20
  430694:	bl	42c1bc <ferror@plt+0x2813c>
  430698:	adrp	x22, 489000 <ferror@plt+0x84f80>
  43069c:	add	x22, x22, #0xff0
  4306a0:	mov	x0, x22
  4306a4:	bl	42bad4 <ferror@plt+0x27a54>
  4306a8:	bl	4367e4 <ferror@plt+0x32764>
  4306ac:	mov	x21, x0
  4306b0:	mov	x0, x22
  4306b4:	bl	42bb84 <ferror@plt+0x27b04>
  4306b8:	ldr	x22, [x20, #8]
  4306bc:	cbz	x22, 4306d0 <ferror@plt+0x2c650>
  4306c0:	mov	x0, x22
  4306c4:	mov	x1, x21
  4306c8:	bl	403bc0 <strcmp@plt>
  4306cc:	cbz	w0, 430708 <ferror@plt+0x2c688>
  4306d0:	mov	x0, x22
  4306d4:	bl	41249c <ferror@plt+0xe41c>
  4306d8:	ldr	x0, [x20, #16]
  4306dc:	bl	41249c <ferror@plt+0xe41c>
  4306e0:	mov	x0, x21
  4306e4:	bl	41cea8 <ferror@plt+0x18e28>
  4306e8:	str	x0, [x20, #8]
  4306ec:	add	x1, sp, #0x8
  4306f0:	mov	x0, x21
  4306f4:	bl	430760 <ferror@plt+0x2c6e0>
  4306f8:	str	w0, [x20]
  4306fc:	ldr	x0, [sp, #8]
  430700:	bl	41cea8 <ferror@plt+0x18e28>
  430704:	str	x0, [x20, #16]
  430708:	cbz	x19, 430714 <ferror@plt+0x2c694>
  43070c:	ldr	x8, [x20, #16]
  430710:	str	x8, [x19]
  430714:	ldr	w0, [x20]
  430718:	ldp	x20, x19, [sp, #48]
  43071c:	ldp	x22, x21, [sp, #32]
  430720:	ldp	x29, x30, [sp, #16]
  430724:	add	sp, sp, #0x40
  430728:	ret
  43072c:	stp	x29, x30, [sp, #-32]!
  430730:	str	x19, [sp, #16]
  430734:	mov	x19, x0
  430738:	ldr	x0, [x0, #8]
  43073c:	mov	x29, sp
  430740:	bl	41249c <ferror@plt+0xe41c>
  430744:	ldr	x0, [x19, #16]
  430748:	bl	41249c <ferror@plt+0xe41c>
  43074c:	mov	x0, x19
  430750:	bl	41249c <ferror@plt+0xe41c>
  430754:	ldr	x19, [sp, #16]
  430758:	ldp	x29, x30, [sp], #32
  43075c:	ret
  430760:	stp	x29, x30, [sp, #-48]!
  430764:	stp	x20, x19, [sp, #32]
  430768:	mov	x20, x0
  43076c:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430770:	add	x0, x0, #0xc55
  430774:	str	x21, [sp, #16]
  430778:	mov	x29, sp
  43077c:	mov	x19, x1
  430780:	bl	409104 <ferror@plt+0x5084>
  430784:	cbz	x0, 4307a0 <ferror@plt+0x2c720>
  430788:	ldrb	w8, [x0]
  43078c:	cbz	w8, 4307a0 <ferror@plt+0x2c720>
  430790:	adrp	x1, 457000 <ferror@plt+0x52f80>
  430794:	add	x1, x1, #0x3e
  430798:	str	x0, [x19]
  43079c:	b	4307e0 <ferror@plt+0x2c760>
  4307a0:	adrp	x21, 489000 <ferror@plt+0x84f80>
  4307a4:	add	x21, x21, #0xff0
  4307a8:	mov	x0, x21
  4307ac:	bl	42bad4 <ferror@plt+0x27a54>
  4307b0:	mov	x0, x20
  4307b4:	bl	4367fc <ferror@plt+0x3277c>
  4307b8:	mov	x20, x0
  4307bc:	mov	x0, x21
  4307c0:	bl	42bb84 <ferror@plt+0x27b04>
  4307c4:	cbz	x20, 4307f0 <ferror@plt+0x2c770>
  4307c8:	ldrb	w8, [x20]
  4307cc:	cbz	w8, 4307f0 <ferror@plt+0x2c770>
  4307d0:	adrp	x1, 457000 <ferror@plt+0x52f80>
  4307d4:	str	x20, [x19]
  4307d8:	add	x1, x1, #0x3e
  4307dc:	mov	x0, x20
  4307e0:	bl	403ed0 <strstr@plt>
  4307e4:	cmp	x0, #0x0
  4307e8:	cset	w0, ne  // ne = any
  4307ec:	b	430800 <ferror@plt+0x2c780>
  4307f0:	adrp	x8, 476000 <ferror@plt+0x71f80>
  4307f4:	mov	w0, wzr
  4307f8:	add	x8, x8, #0xc5d
  4307fc:	str	x8, [x19]
  430800:	ldp	x20, x19, [sp, #32]
  430804:	ldr	x21, [sp, #16]
  430808:	ldp	x29, x30, [sp], #48
  43080c:	ret
  430810:	sub	sp, sp, #0x20
  430814:	add	x0, sp, #0x8
  430818:	stp	x29, x30, [sp, #16]
  43081c:	add	x29, sp, #0x10
  430820:	bl	430650 <ferror@plt+0x2c5d0>
  430824:	ldr	x0, [sp, #8]
  430828:	bl	41cea8 <ferror@plt+0x18e28>
  43082c:	ldp	x29, x30, [sp, #16]
  430830:	add	sp, sp, #0x20
  430834:	ret
  430838:	stp	x29, x30, [sp, #-32]!
  43083c:	stp	x20, x19, [sp, #16]
  430840:	mov	x29, sp
  430844:	cbz	x0, 430884 <ferror@plt+0x2c804>
  430848:	mov	x19, x0
  43084c:	mov	w0, #0x8                   	// #8
  430850:	bl	42f3f0 <ferror@plt+0x2b370>
  430854:	mov	x1, x19
  430858:	mov	x20, x0
  43085c:	bl	4308a8 <ferror@plt+0x2c828>
  430860:	mov	x0, x20
  430864:	mov	x1, xzr
  430868:	bl	42fb58 <ferror@plt+0x2bad8>
  43086c:	mov	x0, x20
  430870:	mov	w1, wzr
  430874:	bl	42f678 <ferror@plt+0x2b5f8>
  430878:	ldp	x20, x19, [sp, #16]
  43087c:	ldp	x29, x30, [sp], #32
  430880:	ret
  430884:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430888:	adrp	x1, 476000 <ferror@plt+0x71f80>
  43088c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  430890:	add	x0, x0, #0xb6
  430894:	add	x1, x1, #0xc0d
  430898:	add	x2, x2, #0xc3a
  43089c:	bl	413114 <ferror@plt+0xf094>
  4308a0:	mov	x0, xzr
  4308a4:	b	430878 <ferror@plt+0x2c7f8>
  4308a8:	sub	sp, sp, #0x80
  4308ac:	stp	x29, x30, [sp, #32]
  4308b0:	add	x29, sp, #0x20
  4308b4:	stp	x28, x27, [sp, #48]
  4308b8:	stp	x26, x25, [sp, #64]
  4308bc:	stp	x24, x23, [sp, #80]
  4308c0:	stp	x22, x21, [sp, #96]
  4308c4:	stp	x20, x19, [sp, #112]
  4308c8:	stur	xzr, [x29, #-8]
  4308cc:	stp	xzr, xzr, [sp, #8]
  4308d0:	str	xzr, [sp]
  4308d4:	cbz	x1, 4309c4 <ferror@plt+0x2c944>
  4308d8:	mov	x8, x1
  4308dc:	mov	x20, x0
  4308e0:	sub	x1, x29, #0x8
  4308e4:	add	x2, sp, #0x10
  4308e8:	add	x3, sp, #0x8
  4308ec:	mov	x4, sp
  4308f0:	mov	x0, x8
  4308f4:	bl	430c38 <ferror@plt+0x2cbb8>
  4308f8:	ldur	x21, [x29, #-8]
  4308fc:	ldp	x24, x23, [sp, #8]
  430900:	ldr	x25, [sp]
  430904:	adrp	x27, 478000 <ferror@plt+0x73f80>
  430908:	mov	w19, w0
  43090c:	mov	w22, wzr
  430910:	mvn	w26, w0
  430914:	add	x27, x27, #0x5bf
  430918:	mov	w28, w0
  43091c:	b	430930 <ferror@plt+0x2c8b0>
  430920:	add	w22, w22, #0x1
  430924:	cmp	w19, w22
  430928:	sub	w28, w28, #0x1
  43092c:	b.cc	43096c <ferror@plt+0x2c8ec>  // b.lo, b.ul, b.last
  430930:	tst	w28, w26
  430934:	b.ne	430920 <ferror@plt+0x2c8a0>  // b.any
  430938:	tst	w28, #0x2
  43093c:	csel	x1, x27, x23, eq  // eq = none
  430940:	tst	w28, #0x1
  430944:	csel	x2, x27, x24, eq  // eq = none
  430948:	tst	w28, #0x4
  43094c:	csel	x3, x27, x25, eq  // eq = none
  430950:	mov	x0, x21
  430954:	mov	x4, xzr
  430958:	bl	41d0e0 <ferror@plt+0x19060>
  43095c:	mov	x1, x0
  430960:	mov	x0, x20
  430964:	bl	42fb58 <ferror@plt+0x2bad8>
  430968:	b	430920 <ferror@plt+0x2c8a0>
  43096c:	ldur	x0, [x29, #-8]
  430970:	bl	41249c <ferror@plt+0xe41c>
  430974:	tbnz	w19, #0, 430984 <ferror@plt+0x2c904>
  430978:	tbnz	w19, #1, 430990 <ferror@plt+0x2c910>
  43097c:	tbnz	w19, #2, 43099c <ferror@plt+0x2c91c>
  430980:	b	4309a4 <ferror@plt+0x2c924>
  430984:	ldr	x0, [sp, #8]
  430988:	bl	41249c <ferror@plt+0xe41c>
  43098c:	tbz	w19, #1, 43097c <ferror@plt+0x2c8fc>
  430990:	ldr	x0, [sp, #16]
  430994:	bl	41249c <ferror@plt+0xe41c>
  430998:	tbz	w19, #2, 4309a4 <ferror@plt+0x2c924>
  43099c:	ldr	x0, [sp]
  4309a0:	bl	41249c <ferror@plt+0xe41c>
  4309a4:	ldp	x20, x19, [sp, #112]
  4309a8:	ldp	x22, x21, [sp, #96]
  4309ac:	ldp	x24, x23, [sp, #80]
  4309b0:	ldp	x26, x25, [sp, #64]
  4309b4:	ldp	x28, x27, [sp, #48]
  4309b8:	ldp	x29, x30, [sp, #32]
  4309bc:	add	sp, sp, #0x80
  4309c0:	ret
  4309c4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4309c8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4309cc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4309d0:	add	x0, x0, #0xb6
  4309d4:	add	x1, x1, #0xc66
  4309d8:	add	x2, x2, #0xc3a
  4309dc:	bl	413114 <ferror@plt+0xf094>
  4309e0:	b	4309a4 <ferror@plt+0x2c924>
  4309e4:	stp	x29, x30, [sp, #-48]!
  4309e8:	adrp	x0, 489000 <ferror@plt+0x84f80>
  4309ec:	add	x0, x0, #0x8c0
  4309f0:	stp	x22, x21, [sp, #16]
  4309f4:	stp	x20, x19, [sp, #32]
  4309f8:	mov	x29, sp
  4309fc:	bl	42c14c <ferror@plt+0x280cc>
  430a00:	mov	x19, x0
  430a04:	cbnz	x0, 430a24 <ferror@plt+0x2c9a4>
  430a08:	mov	w0, #0x10                  	// #16
  430a0c:	bl	4123ec <ferror@plt+0xe36c>
  430a10:	mov	x19, x0
  430a14:	adrp	x0, 489000 <ferror@plt+0x84f80>
  430a18:	add	x0, x0, #0x8c0
  430a1c:	mov	x1, x19
  430a20:	bl	42c1bc <ferror@plt+0x2813c>
  430a24:	bl	430b38 <ferror@plt+0x2cab8>
  430a28:	ldr	x20, [x19]
  430a2c:	adrp	x8, 440000 <ferror@plt+0x3bf80>
  430a30:	add	x8, x8, #0x231
  430a34:	cmp	x0, #0x0
  430a38:	csel	x21, x8, x0, eq  // eq = none
  430a3c:	cbz	x20, 430a50 <ferror@plt+0x2c9d0>
  430a40:	mov	x0, x20
  430a44:	mov	x1, x21
  430a48:	bl	403bc0 <strcmp@plt>
  430a4c:	cbz	w0, 430af0 <ferror@plt+0x2ca70>
  430a50:	mov	x0, x20
  430a54:	bl	41249c <ferror@plt+0xe41c>
  430a58:	ldr	x0, [x19, #8]
  430a5c:	bl	41e6cc <ferror@plt+0x1a64c>
  430a60:	mov	x0, x21
  430a64:	bl	41cea8 <ferror@plt+0x18e28>
  430a68:	str	x0, [x19]
  430a6c:	mov	w0, #0x8                   	// #8
  430a70:	bl	42f3f0 <ferror@plt+0x2b370>
  430a74:	adrp	x1, 43b000 <ferror@plt+0x36f80>
  430a78:	mov	x20, x0
  430a7c:	add	x1, x1, #0xffc
  430a80:	mov	x0, x21
  430a84:	mov	w2, wzr
  430a88:	bl	41e358 <ferror@plt+0x1a2d8>
  430a8c:	mov	x21, x0
  430a90:	ldr	x0, [x0]
  430a94:	cbz	x0, 430ab4 <ferror@plt+0x2ca34>
  430a98:	add	x22, x21, #0x8
  430a9c:	bl	430bb4 <ferror@plt+0x2cb34>
  430aa0:	mov	x1, x0
  430aa4:	mov	x0, x20
  430aa8:	bl	4308a8 <ferror@plt+0x2c828>
  430aac:	ldr	x0, [x22], #8
  430ab0:	cbnz	x0, 430a9c <ferror@plt+0x2ca1c>
  430ab4:	mov	x0, x21
  430ab8:	bl	41e6cc <ferror@plt+0x1a64c>
  430abc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430ac0:	add	x0, x0, #0x231
  430ac4:	bl	41cea8 <ferror@plt+0x18e28>
  430ac8:	mov	x1, x0
  430acc:	mov	x0, x20
  430ad0:	bl	42fb58 <ferror@plt+0x2bad8>
  430ad4:	mov	x0, x20
  430ad8:	mov	x1, xzr
  430adc:	bl	42fb58 <ferror@plt+0x2bad8>
  430ae0:	mov	x0, x20
  430ae4:	mov	w1, wzr
  430ae8:	bl	42f678 <ferror@plt+0x2b5f8>
  430aec:	str	x0, [x19, #8]
  430af0:	ldr	x0, [x19, #8]
  430af4:	ldp	x20, x19, [sp, #32]
  430af8:	ldp	x22, x21, [sp, #16]
  430afc:	ldp	x29, x30, [sp], #48
  430b00:	ret
  430b04:	stp	x29, x30, [sp, #-32]!
  430b08:	str	x19, [sp, #16]
  430b0c:	mov	x19, x0
  430b10:	ldr	x0, [x0]
  430b14:	mov	x29, sp
  430b18:	bl	41249c <ferror@plt+0xe41c>
  430b1c:	ldr	x0, [x19, #8]
  430b20:	bl	41e6cc <ferror@plt+0x1a64c>
  430b24:	mov	x0, x19
  430b28:	bl	41249c <ferror@plt+0xe41c>
  430b2c:	ldr	x19, [sp, #16]
  430b30:	ldp	x29, x30, [sp], #32
  430b34:	ret
  430b38:	stp	x29, x30, [sp, #-16]!
  430b3c:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430b40:	add	x0, x0, #0xc9e
  430b44:	mov	x29, sp
  430b48:	bl	409104 <ferror@plt+0x5084>
  430b4c:	cbz	x0, 430b60 <ferror@plt+0x2cae0>
  430b50:	ldrb	w8, [x0]
  430b54:	cbz	w8, 430b60 <ferror@plt+0x2cae0>
  430b58:	ldp	x29, x30, [sp], #16
  430b5c:	ret
  430b60:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430b64:	add	x0, x0, #0xca7
  430b68:	bl	409104 <ferror@plt+0x5084>
  430b6c:	cbz	x0, 430b78 <ferror@plt+0x2caf8>
  430b70:	ldrb	w8, [x0]
  430b74:	cbnz	w8, 430b58 <ferror@plt+0x2cad8>
  430b78:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430b7c:	add	x0, x0, #0xc49
  430b80:	bl	409104 <ferror@plt+0x5084>
  430b84:	cbz	x0, 430b90 <ferror@plt+0x2cb10>
  430b88:	ldrb	w8, [x0]
  430b8c:	cbnz	w8, 430b58 <ferror@plt+0x2cad8>
  430b90:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430b94:	add	x0, x0, #0xcae
  430b98:	bl	409104 <ferror@plt+0x5084>
  430b9c:	cbz	x0, 430ba8 <ferror@plt+0x2cb28>
  430ba0:	ldrb	w8, [x0]
  430ba4:	cbnz	w8, 430b58 <ferror@plt+0x2cad8>
  430ba8:	mov	x0, xzr
  430bac:	ldp	x29, x30, [sp], #16
  430bb0:	ret
  430bb4:	stp	x29, x30, [sp, #-48]!
  430bb8:	stp	x22, x21, [sp, #16]
  430bbc:	adrp	x21, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  430bc0:	ldr	x8, [x21]
  430bc4:	stp	x20, x19, [sp, #32]
  430bc8:	mov	x19, x0
  430bcc:	mov	x29, sp
  430bd0:	cbnz	x8, 430bd8 <ferror@plt+0x2cb58>
  430bd4:	bl	430d2c <ferror@plt+0x2ccac>
  430bd8:	mov	w22, #0x1f                  	// #31
  430bdc:	ldr	x0, [x21]
  430be0:	mov	x1, x19
  430be4:	bl	40c120 <ferror@plt+0x80a0>
  430be8:	cbz	x0, 430c24 <ferror@plt+0x2cba4>
  430bec:	mov	x1, x19
  430bf0:	mov	x20, x0
  430bf4:	bl	403bc0 <strcmp@plt>
  430bf8:	cbz	w0, 430c24 <ferror@plt+0x2cba4>
  430bfc:	subs	w22, w22, #0x1
  430c00:	mov	x19, x20
  430c04:	b.ne	430bdc <ferror@plt+0x2cb5c>  // b.any
  430c08:	adrp	x19, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  430c0c:	ldrb	w8, [x19, #8]
  430c10:	tbnz	w8, #0, 430c18 <ferror@plt+0x2cb98>
  430c14:	bl	430ee0 <ferror@plt+0x2ce60>
  430c18:	mov	w8, #0x1                   	// #1
  430c1c:	strb	w8, [x19, #8]
  430c20:	mov	x19, x20
  430c24:	mov	x0, x19
  430c28:	ldp	x20, x19, [sp, #32]
  430c2c:	ldp	x22, x21, [sp, #16]
  430c30:	ldp	x29, x30, [sp], #48
  430c34:	ret
  430c38:	stp	x29, x30, [sp, #-80]!
  430c3c:	stp	x20, x19, [sp, #64]
  430c40:	mov	x19, x1
  430c44:	mov	w1, #0x5f                  	// #95
  430c48:	stp	x26, x25, [sp, #16]
  430c4c:	stp	x24, x23, [sp, #32]
  430c50:	stp	x22, x21, [sp, #48]
  430c54:	mov	x29, sp
  430c58:	mov	x25, x4
  430c5c:	mov	x23, x3
  430c60:	mov	x21, x2
  430c64:	mov	x20, x0
  430c68:	bl	403d30 <strchr@plt>
  430c6c:	cmp	x0, #0x0
  430c70:	csel	x26, x0, x20, ne  // ne = any
  430c74:	mov	x22, x0
  430c78:	mov	w1, #0x2e                  	// #46
  430c7c:	mov	x0, x26
  430c80:	bl	403d30 <strchr@plt>
  430c84:	cmp	x0, #0x0
  430c88:	mov	x24, x0
  430c8c:	csel	x0, x0, x26, ne  // ne = any
  430c90:	mov	w1, #0x40                  	// #64
  430c94:	bl	403d30 <strchr@plt>
  430c98:	cbz	x0, 430ce0 <ferror@plt+0x2cc60>
  430c9c:	mov	x26, x0
  430ca0:	bl	41cea8 <ferror@plt+0x18e28>
  430ca4:	str	x0, [x25]
  430ca8:	mov	w25, #0x4                   	// #4
  430cac:	cbz	x24, 430cf4 <ferror@plt+0x2cc74>
  430cb0:	sub	x1, x26, x24
  430cb4:	mov	x0, x24
  430cb8:	orr	w25, w25, #0x1
  430cbc:	bl	41cf4c <ferror@plt+0x18ecc>
  430cc0:	str	x0, [x23]
  430cc4:	cbz	x22, 430cfc <ferror@plt+0x2cc7c>
  430cc8:	sub	x1, x24, x22
  430ccc:	mov	x0, x22
  430cd0:	orr	w25, w25, #0x2
  430cd4:	bl	41cf4c <ferror@plt+0x18ecc>
  430cd8:	str	x0, [x21]
  430cdc:	b	430d00 <ferror@plt+0x2cc80>
  430ce0:	mov	x0, x20
  430ce4:	bl	403590 <strlen@plt>
  430ce8:	mov	w25, wzr
  430cec:	add	x26, x20, x0
  430cf0:	cbnz	x24, 430cb0 <ferror@plt+0x2cc30>
  430cf4:	mov	x24, x26
  430cf8:	cbnz	x22, 430cc8 <ferror@plt+0x2cc48>
  430cfc:	mov	x22, x24
  430d00:	sub	x1, x22, x20
  430d04:	mov	x0, x20
  430d08:	bl	41cf4c <ferror@plt+0x18ecc>
  430d0c:	str	x0, [x19]
  430d10:	mov	w0, w25
  430d14:	ldp	x20, x19, [sp, #64]
  430d18:	ldp	x22, x21, [sp, #48]
  430d1c:	ldp	x24, x23, [sp, #32]
  430d20:	ldp	x26, x25, [sp, #16]
  430d24:	ldp	x29, x30, [sp], #80
  430d28:	ret
  430d2c:	sub	sp, sp, #0x150
  430d30:	stp	x24, x23, [sp, #288]
  430d34:	adrp	x23, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  430d38:	ldr	x8, [x23]
  430d3c:	stp	x29, x30, [sp, #256]
  430d40:	str	x28, [sp, #272]
  430d44:	stp	x22, x21, [sp, #304]
  430d48:	stp	x20, x19, [sp, #320]
  430d4c:	add	x29, sp, #0x100
  430d50:	cbnz	x8, 430d6c <ferror@plt+0x2ccec>
  430d54:	adrp	x0, 40c000 <ferror@plt+0x7f80>
  430d58:	adrp	x1, 40c000 <ferror@plt+0x7f80>
  430d5c:	add	x0, x0, #0xb2c
  430d60:	add	x1, x1, #0xb10
  430d64:	bl	40b898 <ferror@plt+0x7818>
  430d68:	str	x0, [x23]
  430d6c:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430d70:	adrp	x1, 477000 <ferror@plt+0x72f80>
  430d74:	add	x0, x0, #0xcb3
  430d78:	add	x1, x1, #0xfc7
  430d7c:	bl	403850 <fopen@plt>
  430d80:	cbz	x0, 430ec4 <ferror@plt+0x2ce44>
  430d84:	mov	x19, x0
  430d88:	mov	x0, sp
  430d8c:	mov	w1, #0x100                 	// #256
  430d90:	mov	x2, x19
  430d94:	mov	x20, sp
  430d98:	bl	4036a0 <fgets_unlocked@plt>
  430d9c:	cbz	x0, 430ebc <ferror@plt+0x2ce3c>
  430da0:	orr	x24, x20, #0x1
  430da4:	b	430dbc <ferror@plt+0x2cd3c>
  430da8:	mov	x0, sp
  430dac:	mov	w1, #0x100                 	// #256
  430db0:	mov	x2, x19
  430db4:	bl	4036a0 <fgets_unlocked@plt>
  430db8:	cbz	x0, 430ebc <ferror@plt+0x2ce3c>
  430dbc:	mov	x0, sp
  430dc0:	bl	41e25c <ferror@plt+0x1a1dc>
  430dc4:	bl	41e2e4 <ferror@plt+0x1a264>
  430dc8:	ldrb	w8, [sp]
  430dcc:	cbz	w8, 430da8 <ferror@plt+0x2cd28>
  430dd0:	cmp	w8, #0x23
  430dd4:	b.eq	430da8 <ferror@plt+0x2cd28>  // b.none
  430dd8:	mov	x8, sp
  430ddc:	mov	x20, x24
  430de0:	b	430dec <ferror@plt+0x2cd6c>
  430de4:	add	x8, x8, #0x1
  430de8:	add	x20, x20, #0x1
  430dec:	ldrb	w9, [x8]
  430df0:	cmp	w9, #0x1f
  430df4:	b.gt	430e08 <ferror@plt+0x2cd88>
  430df8:	cbz	w9, 430eb0 <ferror@plt+0x2ce30>
  430dfc:	cmp	w9, #0x9
  430e00:	b.ne	430de4 <ferror@plt+0x2cd64>  // b.any
  430e04:	b	430e18 <ferror@plt+0x2cd98>
  430e08:	cmp	w9, #0x3a
  430e0c:	b.eq	430e18 <ferror@plt+0x2cd98>  // b.none
  430e10:	cmp	w9, #0x20
  430e14:	b.ne	430de4 <ferror@plt+0x2cd64>  // b.any
  430e18:	strb	wzr, [x8]
  430e1c:	b	430e24 <ferror@plt+0x2cda4>
  430e20:	add	x20, x20, #0x1
  430e24:	ldrb	w8, [x20]
  430e28:	cmp	w8, #0x20
  430e2c:	b.eq	430e20 <ferror@plt+0x2cda0>  // b.none
  430e30:	cmp	w8, #0x9
  430e34:	b.eq	430e20 <ferror@plt+0x2cda0>  // b.none
  430e38:	cbz	x20, 430da8 <ferror@plt+0x2cd28>
  430e3c:	ldrb	w8, [x20]
  430e40:	cbz	w8, 430da8 <ferror@plt+0x2cd28>
  430e44:	mov	x8, x20
  430e48:	ldrb	w9, [x8]
  430e4c:	cbz	w9, 430e74 <ferror@plt+0x2cdf4>
  430e50:	cmp	w9, #0x20
  430e54:	b.eq	430e70 <ferror@plt+0x2cdf0>  // b.none
  430e58:	cmp	w9, #0x9
  430e5c:	b.eq	430e70 <ferror@plt+0x2cdf0>  // b.none
  430e60:	add	x8, x8, #0x1
  430e64:	ldrb	w9, [x8]
  430e68:	cbnz	w9, 430e50 <ferror@plt+0x2cdd0>
  430e6c:	b	430e74 <ferror@plt+0x2cdf4>
  430e70:	strb	wzr, [x8]
  430e74:	ldr	x0, [x23]
  430e78:	mov	x1, sp
  430e7c:	bl	40c120 <ferror@plt+0x80a0>
  430e80:	cbnz	x0, 430da8 <ferror@plt+0x2cd28>
  430e84:	ldr	x21, [x23]
  430e88:	mov	x0, sp
  430e8c:	bl	41cea8 <ferror@plt+0x18e28>
  430e90:	mov	x22, x0
  430e94:	mov	x0, x20
  430e98:	bl	41cea8 <ferror@plt+0x18e28>
  430e9c:	mov	x2, x0
  430ea0:	mov	x0, x21
  430ea4:	mov	x1, x22
  430ea8:	bl	40c334 <ferror@plt+0x82b4>
  430eac:	b	430da8 <ferror@plt+0x2cd28>
  430eb0:	mov	x20, xzr
  430eb4:	cbnz	x20, 430e3c <ferror@plt+0x2cdbc>
  430eb8:	b	430da8 <ferror@plt+0x2cd28>
  430ebc:	mov	x0, x19
  430ec0:	bl	403810 <fclose@plt>
  430ec4:	ldp	x20, x19, [sp, #320]
  430ec8:	ldp	x22, x21, [sp, #304]
  430ecc:	ldp	x24, x23, [sp, #288]
  430ed0:	ldr	x28, [sp, #272]
  430ed4:	ldp	x29, x30, [sp, #256]
  430ed8:	add	sp, sp, #0x150
  430edc:	ret
  430ee0:	sub	sp, sp, #0x120
  430ee4:	stp	x29, x30, [sp, #256]
  430ee8:	add	x29, sp, #0x100
  430eec:	mov	x8, #0xffffffffffffffc8    	// #-56
  430ef0:	mov	x9, sp
  430ef4:	sub	x10, x29, #0x78
  430ef8:	movk	x8, #0xff80, lsl #32
  430efc:	add	x11, x29, #0x20
  430f00:	add	x9, x9, #0x80
  430f04:	add	x10, x10, #0x38
  430f08:	stp	x9, x8, [x29, #-16]
  430f0c:	stp	x11, x10, [x29, #-32]
  430f10:	stp	x1, x2, [x29, #-120]
  430f14:	stp	x3, x4, [x29, #-104]
  430f18:	stp	x5, x6, [x29, #-88]
  430f1c:	stur	x7, [x29, #-72]
  430f20:	stp	q0, q1, [sp]
  430f24:	ldp	q0, q1, [x29, #-32]
  430f28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  430f2c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  430f30:	add	x0, x0, #0xb6
  430f34:	add	x2, x2, #0xcd2
  430f38:	sub	x3, x29, #0x40
  430f3c:	mov	w1, #0x10                  	// #16
  430f40:	str	x28, [sp, #272]
  430f44:	stp	q2, q3, [sp, #32]
  430f48:	stp	q4, q5, [sp, #64]
  430f4c:	stp	q6, q7, [sp, #96]
  430f50:	stp	q0, q1, [x29, #-64]
  430f54:	bl	41336c <ferror@plt+0xf2ec>
  430f58:	ldr	x28, [sp, #272]
  430f5c:	ldp	x29, x30, [sp, #256]
  430f60:	add	sp, sp, #0x120
  430f64:	ret
  430f68:	stp	x29, x30, [sp, #-32]!
  430f6c:	str	x19, [sp, #16]
  430f70:	adrp	x19, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  430f74:	ldr	w8, [x19, #12]
  430f78:	mov	x29, sp
  430f7c:	cbz	w8, 430f90 <ferror@plt+0x2cf10>
  430f80:	ldr	w0, [x19, #12]
  430f84:	ldr	x19, [sp, #16]
  430f88:	ldp	x29, x30, [sp], #32
  430f8c:	ret
  430f90:	adrp	x0, 476000 <ferror@plt+0x71f80>
  430f94:	add	x0, x0, #0xd0a
  430f98:	bl	417fa4 <ferror@plt+0x13f24>
  430f9c:	str	w0, [x19, #12]
  430fa0:	b	430f80 <ferror@plt+0x2cf00>
  430fa4:	sub	sp, sp, #0x40
  430fa8:	add	x2, sp, #0x8
  430fac:	stp	x29, x30, [sp, #16]
  430fb0:	stp	x22, x21, [sp, #32]
  430fb4:	stp	x20, x19, [sp, #48]
  430fb8:	add	x29, sp, #0x10
  430fbc:	mov	x19, x1
  430fc0:	mov	x21, x0
  430fc4:	bl	431074 <ferror@plt+0x2cff4>
  430fc8:	cbnz	w0, 43104c <ferror@plt+0x2cfcc>
  430fcc:	mov	x0, x21
  430fd0:	bl	430528 <ferror@plt+0x2c4a8>
  430fd4:	mov	x20, x0
  430fd8:	mov	x0, x19
  430fdc:	bl	430528 <ferror@plt+0x2c4a8>
  430fe0:	cbz	x0, 431024 <ferror@plt+0x2cfa4>
  430fe4:	ldr	x1, [x0]
  430fe8:	cbz	x1, 43101c <ferror@plt+0x2cf9c>
  430fec:	add	x22, x0, #0x8
  430ff0:	add	x2, sp, #0x8
  430ff4:	mov	x0, x21
  430ff8:	bl	431074 <ferror@plt+0x2cff4>
  430ffc:	cbnz	w0, 431068 <ferror@plt+0x2cfe8>
  431000:	ldur	x1, [x22, #-8]
  431004:	add	x2, sp, #0x8
  431008:	mov	x0, x20
  43100c:	bl	4310bc <ferror@plt+0x2d03c>
  431010:	cbnz	w0, 431068 <ferror@plt+0x2cfe8>
  431014:	ldr	x1, [x22], #8
  431018:	cbnz	x1, 430ff0 <ferror@plt+0x2cf70>
  43101c:	mov	w8, wzr
  431020:	cbnz	w8, 431040 <ferror@plt+0x2cfc0>
  431024:	add	x2, sp, #0x8
  431028:	mov	x0, x20
  43102c:	mov	x1, x19
  431030:	bl	4310bc <ferror@plt+0x2d03c>
  431034:	cmp	w0, #0x0
  431038:	cset	w8, ne  // ne = any
  43103c:	lsl	w8, w8, #2
  431040:	orr	w8, w8, #0x4
  431044:	cmp	w8, #0x4
  431048:	b.ne	431064 <ferror@plt+0x2cfe4>  // b.any
  43104c:	ldr	x0, [sp, #8]
  431050:	ldp	x20, x19, [sp, #48]
  431054:	ldp	x22, x21, [sp, #32]
  431058:	ldp	x29, x30, [sp, #16]
  43105c:	add	sp, sp, #0x40
  431060:	ret
  431064:	b	431050 <ferror@plt+0x2cfd0>
  431068:	mov	w8, #0x4                   	// #4
  43106c:	cbnz	w8, 431040 <ferror@plt+0x2cfc0>
  431070:	b	431024 <ferror@plt+0x2cfa4>
  431074:	stp	x29, x30, [sp, #-32]!
  431078:	str	x19, [sp, #16]
  43107c:	mov	x29, sp
  431080:	mov	x19, x2
  431084:	bl	403e10 <iconv_open@plt>
  431088:	cmn	x0, #0x1
  43108c:	str	x0, [x19]
  431090:	b.ne	4310ac <ferror@plt+0x2d02c>  // b.any
  431094:	bl	403f80 <__errno_location@plt>
  431098:	ldr	w8, [x0]
  43109c:	cmp	w8, #0x16
  4310a0:	b.ne	4310ac <ferror@plt+0x2d02c>  // b.any
  4310a4:	mov	w0, wzr
  4310a8:	b	4310b0 <ferror@plt+0x2d030>
  4310ac:	mov	w0, #0x1                   	// #1
  4310b0:	ldr	x19, [sp, #16]
  4310b4:	ldp	x29, x30, [sp], #32
  4310b8:	ret
  4310bc:	stp	x29, x30, [sp, #-48]!
  4310c0:	str	x21, [sp, #16]
  4310c4:	stp	x20, x19, [sp, #32]
  4310c8:	mov	x29, sp
  4310cc:	cbz	x0, 431108 <ferror@plt+0x2d088>
  4310d0:	mov	x8, x0
  4310d4:	ldr	x0, [x0]
  4310d8:	cbz	x0, 431108 <ferror@plt+0x2d088>
  4310dc:	mov	x19, x2
  4310e0:	mov	x20, x1
  4310e4:	add	x21, x8, #0x8
  4310e8:	mov	x1, x20
  4310ec:	mov	x2, x19
  4310f0:	bl	431074 <ferror@plt+0x2cff4>
  4310f4:	cbnz	w0, 431104 <ferror@plt+0x2d084>
  4310f8:	ldr	x0, [x21], #8
  4310fc:	cbnz	x0, 4310e8 <ferror@plt+0x2d068>
  431100:	b	431108 <ferror@plt+0x2d088>
  431104:	mov	w0, #0x1                   	// #1
  431108:	ldp	x20, x19, [sp, #32]
  43110c:	ldr	x21, [sp, #16]
  431110:	ldp	x29, x30, [sp], #48
  431114:	ret
  431118:	stp	x29, x30, [sp, #-16]!
  43111c:	mov	x29, sp
  431120:	bl	403be0 <iconv@plt>
  431124:	ldp	x29, x30, [sp], #16
  431128:	ret
  43112c:	stp	x29, x30, [sp, #-16]!
  431130:	mov	x29, sp
  431134:	bl	403620 <iconv_close@plt>
  431138:	ldp	x29, x30, [sp], #16
  43113c:	ret
  431140:	sub	sp, sp, #0x90
  431144:	cmn	x2, #0x1
  431148:	stp	x29, x30, [sp, #48]
  43114c:	stp	x28, x27, [sp, #64]
  431150:	stp	x26, x25, [sp, #80]
  431154:	stp	x24, x23, [sp, #96]
  431158:	stp	x22, x21, [sp, #112]
  43115c:	stp	x20, x19, [sp, #128]
  431160:	add	x29, sp, #0x30
  431164:	b.eq	43134c <ferror@plt+0x2d2cc>  // b.none
  431168:	mov	x20, x5
  43116c:	mov	x25, x2
  431170:	mov	x23, x1
  431174:	mov	x24, x0
  431178:	stp	x3, x4, [sp]
  43117c:	tbz	x1, #63, 43118c <ferror@plt+0x2d10c>
  431180:	mov	x0, x24
  431184:	bl	403590 <strlen@plt>
  431188:	mov	x23, x0
  43118c:	add	x26, x23, #0x4
  431190:	mov	x0, x26
  431194:	stur	x24, [x29, #-16]
  431198:	stp	x23, x23, [sp, #16]
  43119c:	bl	412328 <ferror@plt+0xe2a8>
  4311a0:	mov	x21, x0
  4311a4:	mov	w22, wzr
  4311a8:	mov	w28, wzr
  4311ac:	mov	w27, wzr
  4311b0:	stur	x0, [x29, #-8]
  4311b4:	b	4311c4 <ferror@plt+0x2d144>
  4311b8:	mov	w28, #0x1                   	// #1
  4311bc:	orr	w8, w28, w27
  4311c0:	cbnz	w8, 4312bc <ferror@plt+0x2d23c>
  4311c4:	cbz	w22, 4311e0 <ferror@plt+0x2d160>
  4311c8:	add	x2, sp, #0x18
  4311cc:	sub	x3, x29, #0x8
  4311d0:	add	x4, sp, #0x10
  4311d4:	mov	x0, x25
  4311d8:	mov	x1, xzr
  4311dc:	b	4311f4 <ferror@plt+0x2d174>
  4311e0:	sub	x1, x29, #0x10
  4311e4:	add	x2, sp, #0x18
  4311e8:	sub	x3, x29, #0x8
  4311ec:	add	x4, sp, #0x10
  4311f0:	mov	x0, x25
  4311f4:	bl	431118 <ferror@plt+0x2d098>
  4311f8:	cmn	x0, #0x1
  4311fc:	b.eq	431210 <ferror@plt+0x2d190>  // b.none
  431200:	cbnz	w22, 4311b8 <ferror@plt+0x2d138>
  431204:	mov	w22, #0x1                   	// #1
  431208:	str	xzr, [sp, #24]
  43120c:	b	4311bc <ferror@plt+0x2d13c>
  431210:	bl	403f80 <__errno_location@plt>
  431214:	ldr	w19, [x0]
  431218:	cmp	w19, #0x54
  43121c:	b.eq	431264 <ferror@plt+0x2d1e4>  // b.none
  431220:	cmp	w19, #0x16
  431224:	b.eq	4311b8 <ferror@plt+0x2d138>  // b.none
  431228:	cmp	w19, #0x7
  43122c:	b.ne	431288 <ferror@plt+0x2d208>  // b.any
  431230:	ldur	x8, [x29, #-8]
  431234:	lsl	x26, x26, #1
  431238:	mov	x0, x21
  43123c:	mov	x1, x26
  431240:	sub	x19, x8, x21
  431244:	bl	41243c <ferror@plt+0xe3bc>
  431248:	add	x8, x0, x19
  43124c:	sub	x9, x26, x19
  431250:	stur	x8, [x29, #-8]
  431254:	sub	x8, x9, #0x4
  431258:	mov	x21, x0
  43125c:	str	x8, [sp, #16]
  431260:	b	4311bc <ferror@plt+0x2d13c>
  431264:	bl	430f68 <ferror@plt+0x2cee8>
  431268:	adrp	x3, 456000 <ferror@plt+0x51f80>
  43126c:	mov	w1, w0
  431270:	mov	w2, #0x1                   	// #1
  431274:	mov	x0, x20
  431278:	add	x3, x3, #0xff9
  43127c:	mov	w27, #0x1                   	// #1
  431280:	bl	4097a4 <ferror@plt+0x5724>
  431284:	b	4311bc <ferror@plt+0x2d13c>
  431288:	bl	430f68 <ferror@plt+0x2cee8>
  43128c:	mov	w27, w0
  431290:	mov	w0, w19
  431294:	bl	41d518 <ferror@plt+0x19498>
  431298:	adrp	x3, 476000 <ferror@plt+0x71f80>
  43129c:	mov	x4, x0
  4312a0:	mov	w2, #0x2                   	// #2
  4312a4:	mov	x0, x20
  4312a8:	mov	w1, w27
  4312ac:	add	x3, x3, #0xd8b
  4312b0:	bl	409680 <ferror@plt+0x5600>
  4312b4:	mov	w27, #0x1                   	// #1
  4312b8:	b	4311bc <ferror@plt+0x2d13c>
  4312bc:	ldur	x8, [x29, #-8]
  4312c0:	str	wzr, [x8]
  4312c4:	ldur	x8, [x29, #-16]
  4312c8:	ldp	x9, x19, [sp]
  4312cc:	sub	x8, x8, x24
  4312d0:	cbz	x9, 4312dc <ferror@plt+0x2d25c>
  4312d4:	str	x8, [x9]
  4312d8:	b	431308 <ferror@plt+0x2d288>
  4312dc:	cbnz	w27, 431308 <ferror@plt+0x2d288>
  4312e0:	cmp	x8, x23
  4312e4:	b.eq	431308 <ferror@plt+0x2d288>  // b.none
  4312e8:	bl	430f68 <ferror@plt+0x2cee8>
  4312ec:	adrp	x3, 456000 <ferror@plt+0x51f80>
  4312f0:	mov	w1, w0
  4312f4:	add	x3, x3, #0xfce
  4312f8:	mov	w2, #0x3                   	// #3
  4312fc:	mov	x0, x20
  431300:	bl	4097a4 <ferror@plt+0x5724>
  431304:	mov	w27, #0x1                   	// #1
  431308:	cbz	x19, 431318 <ferror@plt+0x2d298>
  43130c:	ldur	x8, [x29, #-8]
  431310:	sub	x8, x8, x21
  431314:	str	x8, [x19]
  431318:	cbz	w27, 431328 <ferror@plt+0x2d2a8>
  43131c:	mov	x0, x21
  431320:	bl	41249c <ferror@plt+0xe41c>
  431324:	mov	x21, xzr
  431328:	mov	x0, x21
  43132c:	ldp	x20, x19, [sp, #128]
  431330:	ldp	x22, x21, [sp, #112]
  431334:	ldp	x24, x23, [sp, #96]
  431338:	ldp	x26, x25, [sp, #80]
  43133c:	ldp	x28, x27, [sp, #64]
  431340:	ldp	x29, x30, [sp, #48]
  431344:	add	sp, sp, #0x90
  431348:	ret
  43134c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431350:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431354:	adrp	x2, 476000 <ferror@plt+0x71f80>
  431358:	add	x0, x0, #0xb6
  43135c:	add	x1, x1, #0xd1a
  431360:	add	x2, x2, #0xd72
  431364:	bl	413114 <ferror@plt+0xf094>
  431368:	b	431324 <ferror@plt+0x2d2a4>
  43136c:	stp	x29, x30, [sp, #-64]!
  431370:	stp	x24, x23, [sp, #16]
  431374:	stp	x22, x21, [sp, #32]
  431378:	stp	x20, x19, [sp, #48]
  43137c:	mov	x29, sp
  431380:	cbz	x0, 431414 <ferror@plt+0x2d394>
  431384:	cbz	x2, 431430 <ferror@plt+0x2d3b0>
  431388:	cbz	x3, 43144c <ferror@plt+0x2d3cc>
  43138c:	mov	x22, x1
  431390:	mov	x23, x0
  431394:	mov	x0, x2
  431398:	mov	x1, x3
  43139c:	mov	x2, x6
  4313a0:	mov	x21, x6
  4313a4:	mov	x19, x5
  4313a8:	mov	x20, x4
  4313ac:	bl	431470 <ferror@plt+0x2d3f0>
  4313b0:	cmn	x0, #0x1
  4313b4:	b.eq	4313e8 <ferror@plt+0x2d368>  // b.none
  4313b8:	mov	x24, x0
  4313bc:	mov	x0, x23
  4313c0:	mov	x1, x22
  4313c4:	mov	x2, x24
  4313c8:	mov	x3, x20
  4313cc:	mov	x4, x19
  4313d0:	mov	x5, x21
  4313d4:	bl	431140 <ferror@plt+0x2d0c0>
  4313d8:	mov	x20, x0
  4313dc:	mov	x0, x24
  4313e0:	bl	431504 <ferror@plt+0x2d484>
  4313e4:	b	4313fc <ferror@plt+0x2d37c>
  4313e8:	cbz	x20, 4313f0 <ferror@plt+0x2d370>
  4313ec:	str	xzr, [x20]
  4313f0:	mov	x20, xzr
  4313f4:	cbz	x19, 4313fc <ferror@plt+0x2d37c>
  4313f8:	str	xzr, [x19]
  4313fc:	mov	x0, x20
  431400:	ldp	x20, x19, [sp, #48]
  431404:	ldp	x22, x21, [sp, #32]
  431408:	ldp	x24, x23, [sp, #16]
  43140c:	ldp	x29, x30, [sp], #64
  431410:	ret
  431414:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431418:	adrp	x1, 476000 <ferror@plt+0x71f80>
  43141c:	adrp	x2, 437000 <ferror@plt+0x32f80>
  431420:	add	x0, x0, #0xb6
  431424:	add	x1, x1, #0xda7
  431428:	add	x2, x2, #0xef6
  43142c:	b	431464 <ferror@plt+0x2d3e4>
  431430:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431434:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431438:	adrp	x2, 476000 <ferror@plt+0x71f80>
  43143c:	add	x0, x0, #0xb6
  431440:	add	x1, x1, #0xda7
  431444:	add	x2, x2, #0xe0a
  431448:	b	431464 <ferror@plt+0x2d3e4>
  43144c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431450:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431454:	adrp	x2, 476000 <ferror@plt+0x71f80>
  431458:	add	x0, x0, #0xb6
  43145c:	add	x1, x1, #0xda7
  431460:	add	x2, x2, #0xe1d
  431464:	bl	413114 <ferror@plt+0xf094>
  431468:	mov	x20, xzr
  43146c:	b	4313fc <ferror@plt+0x2d37c>
  431470:	stp	x29, x30, [sp, #-64]!
  431474:	str	x23, [sp, #16]
  431478:	stp	x22, x21, [sp, #32]
  43147c:	stp	x20, x19, [sp, #48]
  431480:	mov	x29, sp
  431484:	mov	x22, x2
  431488:	mov	x21, x1
  43148c:	mov	x20, x0
  431490:	bl	430fa4 <ferror@plt+0x2cf24>
  431494:	mov	x19, x0
  431498:	cbz	x22, 4314ec <ferror@plt+0x2d46c>
  43149c:	cmn	x19, #0x1
  4314a0:	b.ne	4314ec <ferror@plt+0x2d46c>  // b.any
  4314a4:	bl	403f80 <__errno_location@plt>
  4314a8:	ldr	w23, [x0]
  4314ac:	bl	430f68 <ferror@plt+0x2cee8>
  4314b0:	cmp	w23, #0x16
  4314b4:	mov	w1, w0
  4314b8:	b.ne	4314d0 <ferror@plt+0x2d450>  // b.any
  4314bc:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4314c0:	add	x3, x3, #0x131
  4314c4:	mov	x0, x22
  4314c8:	mov	w2, wzr
  4314cc:	b	4314e0 <ferror@plt+0x2d460>
  4314d0:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4314d4:	add	x3, x3, #0x16d
  4314d8:	mov	w2, #0x2                   	// #2
  4314dc:	mov	x0, x22
  4314e0:	mov	x4, x21
  4314e4:	mov	x5, x20
  4314e8:	bl	409680 <ferror@plt+0x5600>
  4314ec:	mov	x0, x19
  4314f0:	ldp	x20, x19, [sp, #48]
  4314f4:	ldp	x22, x21, [sp, #32]
  4314f8:	ldr	x23, [sp, #16]
  4314fc:	ldp	x29, x30, [sp], #64
  431500:	ret
  431504:	cmn	x0, #0x1
  431508:	b.eq	43151c <ferror@plt+0x2d49c>  // b.none
  43150c:	stp	x29, x30, [sp, #-16]!
  431510:	mov	x29, sp
  431514:	bl	43112c <ferror@plt+0x2d0ac>
  431518:	ldp	x29, x30, [sp], #16
  43151c:	ret
  431520:	sub	sp, sp, #0xc0
  431524:	stp	x29, x30, [sp, #96]
  431528:	add	x29, sp, #0x60
  43152c:	stp	x28, x27, [sp, #112]
  431530:	stp	x26, x25, [sp, #128]
  431534:	stp	x24, x23, [sp, #144]
  431538:	stp	x22, x21, [sp, #160]
  43153c:	stp	x20, x19, [sp, #176]
  431540:	stur	xzr, [x29, #-40]
  431544:	cbz	x0, 43187c <ferror@plt+0x2d7fc>
  431548:	mov	x22, x2
  43154c:	cbz	x2, 431898 <ferror@plt+0x2d818>
  431550:	mov	x27, x3
  431554:	cbz	x3, 4318b4 <ferror@plt+0x2d834>
  431558:	mov	x21, x7
  43155c:	mov	x19, x6
  431560:	mov	x25, x5
  431564:	mov	x20, x4
  431568:	mov	x26, x1
  43156c:	mov	x28, x0
  431570:	tbz	x1, #63, 431580 <ferror@plt+0x2d500>
  431574:	mov	x0, x28
  431578:	bl	403590 <strlen@plt>
  43157c:	mov	x26, x0
  431580:	sub	x6, x29, #0x28
  431584:	mov	x0, x28
  431588:	mov	x1, x26
  43158c:	mov	x2, x22
  431590:	mov	x3, x27
  431594:	mov	x4, x25
  431598:	mov	x5, x19
  43159c:	bl	43136c <ferror@plt+0x2d2ec>
  4315a0:	ldur	x24, [x29, #-40]
  4315a4:	cbz	x24, 4317f4 <ferror@plt+0x2d774>
  4315a8:	bl	430f68 <ferror@plt+0x2cee8>
  4315ac:	mov	w1, w0
  4315b0:	mov	w2, #0x1                   	// #1
  4315b4:	mov	x0, x24
  4315b8:	bl	409658 <ferror@plt+0x55d8>
  4315bc:	ldur	x1, [x29, #-40]
  4315c0:	cbz	w0, 4317fc <ferror@plt+0x2d77c>
  4315c4:	mov	x0, x1
  4315c8:	bl	409530 <ferror@plt+0x54b0>
  4315cc:	adrp	x1, 457000 <ferror@plt+0x52f80>
  4315d0:	add	x1, x1, #0x3e
  4315d4:	mov	x0, x22
  4315d8:	mov	x2, x21
  4315dc:	stur	xzr, [x29, #-40]
  4315e0:	bl	431470 <ferror@plt+0x2d3f0>
  4315e4:	cmn	x0, #0x1
  4315e8:	b.eq	431854 <ferror@plt+0x2d7d4>  // b.none
  4315ec:	adrp	x2, 457000 <ferror@plt+0x52f80>
  4315f0:	mov	x24, x0
  4315f4:	add	x2, x2, #0x3e
  4315f8:	sub	x5, x29, #0x18
  4315fc:	mov	x0, x28
  431600:	mov	x1, x26
  431604:	mov	x3, x27
  431608:	mov	x4, x25
  43160c:	mov	x6, x21
  431610:	bl	43136c <ferror@plt+0x2d2ec>
  431614:	cbz	x0, 431864 <ferror@plt+0x2d7e4>
  431618:	add	x27, x26, #0x4
  43161c:	str	x0, [sp, #16]
  431620:	stur	x0, [x29, #-16]
  431624:	mov	x0, x27
  431628:	stp	x19, x21, [sp, #24]
  43162c:	stur	x26, [x29, #-32]
  431630:	bl	412328 <ferror@plt+0xe2a8>
  431634:	adrp	x8, 456000 <ferror@plt+0x51f80>
  431638:	ldr	x8, [x8, #3912]
  43163c:	mov	x23, x0
  431640:	mov	x19, xzr
  431644:	mov	x21, xzr
  431648:	mov	w26, wzr
  43164c:	mov	w25, wzr
  431650:	str	xzr, [sp, #40]
  431654:	stur	x0, [x29, #-8]
  431658:	str	x8, [sp, #8]
  43165c:	b	431670 <ferror@plt+0x2d5f0>
  431660:	stp	x21, x19, [x29, #-24]
  431664:	mov	x19, xzr
  431668:	orr	w8, w26, w25
  43166c:	cbnz	w8, 431808 <ferror@plt+0x2d788>
  431670:	ldur	x8, [x29, #-24]
  431674:	sub	x1, x29, #0x10
  431678:	add	x2, sp, #0x30
  43167c:	sub	x3, x29, #0x8
  431680:	sub	x4, x29, #0x20
  431684:	mov	x0, x24
  431688:	str	x8, [sp, #48]
  43168c:	bl	431118 <ferror@plt+0x2d098>
  431690:	ldr	x8, [sp, #48]
  431694:	cmn	x0, #0x1
  431698:	stur	x8, [x29, #-24]
  43169c:	b.eq	4316b4 <ferror@plt+0x2d634>  // b.none
  4316a0:	cbz	x19, 431708 <ferror@plt+0x2d688>
  4316a4:	cbnz	x20, 431660 <ferror@plt+0x2d5e0>
  4316a8:	ldr	x0, [sp, #40]
  4316ac:	bl	41249c <ferror@plt+0xe41c>
  4316b0:	b	431660 <ferror@plt+0x2d5e0>
  4316b4:	bl	403f80 <__errno_location@plt>
  4316b8:	ldr	w28, [x0]
  4316bc:	cmp	w28, #0x7
  4316c0:	b.eq	431748 <ferror@plt+0x2d6c8>  // b.none
  4316c4:	cmp	w28, #0x54
  4316c8:	b.eq	43171c <ferror@plt+0x2d69c>  // b.none
  4316cc:	cmp	w28, #0x16
  4316d0:	b.eq	4318f8 <ferror@plt+0x2d878>  // b.none
  4316d4:	bl	430f68 <ferror@plt+0x2cee8>
  4316d8:	mov	w25, w0
  4316dc:	mov	w0, w28
  4316e0:	bl	41d518 <ferror@plt+0x19498>
  4316e4:	mov	x4, x0
  4316e8:	ldr	x0, [sp, #32]
  4316ec:	adrp	x3, 476000 <ferror@plt+0x71f80>
  4316f0:	mov	w2, #0x2                   	// #2
  4316f4:	mov	w1, w25
  4316f8:	add	x3, x3, #0xd8b
  4316fc:	bl	409680 <ferror@plt+0x5600>
  431700:	mov	w25, #0x1                   	// #1
  431704:	b	431668 <ferror@plt+0x2d5e8>
  431708:	ldur	x8, [x29, #-16]
  43170c:	cbz	x8, 43177c <ferror@plt+0x2d6fc>
  431710:	mov	x19, xzr
  431714:	stp	xzr, xzr, [x29, #-24]
  431718:	b	431668 <ferror@plt+0x2d5e8>
  43171c:	cbz	x19, 431788 <ferror@plt+0x2d708>
  431720:	bl	430f68 <ferror@plt+0x2cee8>
  431724:	mov	w1, w0
  431728:	ldp	x0, x4, [sp, #32]
  43172c:	adrp	x3, 476000 <ferror@plt+0x71f80>
  431730:	mov	w2, #0x1                   	// #1
  431734:	add	x3, x3, #0xed5
  431738:	mov	x5, x22
  43173c:	mov	w25, #0x1                   	// #1
  431740:	bl	409680 <ferror@plt+0x5600>
  431744:	b	431668 <ferror@plt+0x2d5e8>
  431748:	ldur	x8, [x29, #-8]
  43174c:	lsl	x27, x27, #1
  431750:	mov	x0, x23
  431754:	mov	x1, x27
  431758:	sub	x28, x8, x23
  43175c:	bl	41243c <ferror@plt+0xe3bc>
  431760:	add	x8, x0, x28
  431764:	sub	x9, x27, x28
  431768:	stur	x8, [x29, #-8]
  43176c:	sub	x8, x9, #0x4
  431770:	mov	x23, x0
  431774:	stur	x8, [x29, #-32]
  431778:	b	431668 <ferror@plt+0x2d5e8>
  43177c:	mov	x19, xzr
  431780:	mov	w26, #0x1                   	// #1
  431784:	b	431668 <ferror@plt+0x2d5e8>
  431788:	ldur	x0, [x29, #-16]
  43178c:	cbz	x0, 4316d4 <ferror@plt+0x2d654>
  431790:	mov	x11, x20
  431794:	cbnz	x20, 4317c0 <ferror@plt+0x2d740>
  431798:	bl	427334 <ferror@plt+0x232b4>
  43179c:	adrp	x8, 476000 <ferror@plt+0x71f80>
  4317a0:	adrp	x9, 43c000 <ferror@plt+0x37f80>
  4317a4:	cmp	w0, #0x10, lsl #12
  4317a8:	add	x8, x8, #0xf02
  4317ac:	add	x9, x9, #0x1b0
  4317b0:	mov	w1, w0
  4317b4:	csel	x0, x9, x8, cc  // cc = lo, ul, last
  4317b8:	bl	41d06c <ferror@plt+0x18fec>
  4317bc:	mov	x11, x0
  4317c0:	ldur	x8, [x29, #-16]
  4317c4:	ldr	x10, [sp, #8]
  4317c8:	mov	x0, x11
  4317cc:	str	x11, [sp, #40]
  4317d0:	ldrb	w9, [x8]
  4317d4:	ldrb	w9, [x10, x9]
  4317d8:	ldur	x10, [x29, #-24]
  4317dc:	stur	x11, [x29, #-16]
  4317e0:	add	x19, x8, x9
  4317e4:	sub	x21, x10, x9
  4317e8:	bl	403590 <strlen@plt>
  4317ec:	stur	x0, [x29, #-24]
  4317f0:	b	431668 <ferror@plt+0x2d5e8>
  4317f4:	mov	x23, x0
  4317f8:	b	4318d4 <ferror@plt+0x2d854>
  4317fc:	mov	x0, x21
  431800:	bl	4097ec <ferror@plt+0x576c>
  431804:	b	4318d0 <ferror@plt+0x2d850>
  431808:	ldur	x8, [x29, #-8]
  43180c:	mov	x0, x24
  431810:	str	wzr, [x8]
  431814:	bl	431504 <ferror@plt+0x2d484>
  431818:	ldr	x9, [sp, #24]
  43181c:	cbz	x9, 43182c <ferror@plt+0x2d7ac>
  431820:	ldur	x8, [x29, #-8]
  431824:	sub	x8, x8, x23
  431828:	str	x8, [x9]
  43182c:	ldr	x0, [sp, #16]
  431830:	bl	41249c <ferror@plt+0xe41c>
  431834:	cbz	w25, 4318d4 <ferror@plt+0x2d854>
  431838:	cbnz	x20, 431848 <ferror@plt+0x2d7c8>
  43183c:	cbz	x19, 431848 <ferror@plt+0x2d7c8>
  431840:	ldr	x0, [sp, #40]
  431844:	bl	41249c <ferror@plt+0xe41c>
  431848:	mov	x0, x23
  43184c:	bl	41249c <ferror@plt+0xe41c>
  431850:	b	4318d0 <ferror@plt+0x2d850>
  431854:	cbz	x25, 43185c <ferror@plt+0x2d7dc>
  431858:	str	xzr, [x25]
  43185c:	cbnz	x19, 431870 <ferror@plt+0x2d7f0>
  431860:	b	4318d0 <ferror@plt+0x2d850>
  431864:	mov	x0, x24
  431868:	bl	431504 <ferror@plt+0x2d484>
  43186c:	cbz	x19, 4318d0 <ferror@plt+0x2d850>
  431870:	mov	x23, xzr
  431874:	str	xzr, [x19]
  431878:	b	4318d4 <ferror@plt+0x2d854>
  43187c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431880:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431884:	adrp	x2, 437000 <ferror@plt+0x32f80>
  431888:	add	x0, x0, #0xb6
  43188c:	add	x1, x1, #0xe32
  431890:	add	x2, x2, #0xef6
  431894:	b	4318cc <ferror@plt+0x2d84c>
  431898:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43189c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4318a0:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4318a4:	add	x0, x0, #0xb6
  4318a8:	add	x1, x1, #0xe32
  4318ac:	add	x2, x2, #0xe0a
  4318b0:	b	4318cc <ferror@plt+0x2d84c>
  4318b4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4318b8:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4318bc:	adrp	x2, 476000 <ferror@plt+0x71f80>
  4318c0:	add	x0, x0, #0xb6
  4318c4:	add	x1, x1, #0xe32
  4318c8:	add	x2, x2, #0xe1d
  4318cc:	bl	413114 <ferror@plt+0xf094>
  4318d0:	mov	x23, xzr
  4318d4:	mov	x0, x23
  4318d8:	ldp	x20, x19, [sp, #176]
  4318dc:	ldp	x22, x21, [sp, #160]
  4318e0:	ldp	x24, x23, [sp, #144]
  4318e4:	ldp	x26, x25, [sp, #128]
  4318e8:	ldp	x28, x27, [sp, #112]
  4318ec:	ldp	x29, x30, [sp, #96]
  4318f0:	add	sp, sp, #0xc0
  4318f4:	ret
  4318f8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4318fc:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431900:	adrp	x3, 476000 <ferror@plt+0x71f80>
  431904:	add	x0, x0, #0xb6
  431908:	add	x1, x1, #0xeb2
  43190c:	add	x3, x3, #0xebd
  431910:	mov	w2, #0x2e0                 	// #736
  431914:	mov	x4, xzr
  431918:	bl	422680 <ferror@plt+0x1e600>
  43191c:	stp	x29, x30, [sp, #-64]!
  431920:	mov	x29, sp
  431924:	str	x23, [sp, #16]
  431928:	mov	x23, x0
  43192c:	add	x0, x29, #0x18
  431930:	stp	x22, x21, [sp, #32]
  431934:	stp	x20, x19, [sp, #48]
  431938:	mov	x19, x4
  43193c:	mov	x20, x3
  431940:	mov	x21, x2
  431944:	mov	x22, x1
  431948:	bl	430650 <ferror@plt+0x2c5d0>
  43194c:	cbz	w0, 43196c <ferror@plt+0x2d8ec>
  431950:	mov	x0, x23
  431954:	mov	x1, x22
  431958:	mov	x2, x21
  43195c:	mov	x3, x20
  431960:	mov	x4, x19
  431964:	bl	4319a4 <ferror@plt+0x2d924>
  431968:	b	431990 <ferror@plt+0x2d910>
  43196c:	ldr	x3, [x29, #24]
  431970:	adrp	x2, 457000 <ferror@plt+0x52f80>
  431974:	add	x2, x2, #0x3e
  431978:	mov	x0, x23
  43197c:	mov	x1, x22
  431980:	mov	x4, x21
  431984:	mov	x5, x20
  431988:	mov	x6, x19
  43198c:	bl	43136c <ferror@plt+0x2d2ec>
  431990:	ldp	x20, x19, [sp, #48]
  431994:	ldp	x22, x21, [sp, #32]
  431998:	ldr	x23, [sp, #16]
  43199c:	ldp	x29, x30, [sp], #64
  4319a0:	ret
  4319a4:	stp	x29, x30, [sp, #-64]!
  4319a8:	stp	x20, x19, [sp, #48]
  4319ac:	mov	x19, x2
  4319b0:	mov	x2, xzr
  4319b4:	str	x23, [sp, #16]
  4319b8:	stp	x22, x21, [sp, #32]
  4319bc:	mov	x29, sp
  4319c0:	mov	x22, x4
  4319c4:	mov	x20, x3
  4319c8:	mov	x23, x1
  4319cc:	mov	x21, x0
  4319d0:	bl	428410 <ferror@plt+0x24390>
  4319d4:	cbz	w0, 431a00 <ferror@plt+0x2d980>
  4319d8:	tbnz	x23, #63, 431a34 <ferror@plt+0x2d9b4>
  4319dc:	mov	x1, xzr
  4319e0:	cbz	x23, 431a40 <ferror@plt+0x2d9c0>
  4319e4:	ldrb	w8, [x21, x1]
  4319e8:	cbz	w8, 431a40 <ferror@plt+0x2d9c0>
  4319ec:	add	x1, x1, #0x1
  4319f0:	cmp	x23, x1
  4319f4:	b.ne	4319e4 <ferror@plt+0x2d964>  // b.any
  4319f8:	mov	x1, x23
  4319fc:	b	431a40 <ferror@plt+0x2d9c0>
  431a00:	cbz	x20, 431a08 <ferror@plt+0x2d988>
  431a04:	str	xzr, [x20]
  431a08:	cbz	x19, 431a10 <ferror@plt+0x2d990>
  431a0c:	str	xzr, [x19]
  431a10:	bl	430f68 <ferror@plt+0x2cee8>
  431a14:	adrp	x3, 456000 <ferror@plt+0x51f80>
  431a18:	mov	w1, w0
  431a1c:	add	x3, x3, #0xff9
  431a20:	mov	w2, #0x1                   	// #1
  431a24:	mov	x0, x22
  431a28:	bl	4097a4 <ferror@plt+0x5724>
  431a2c:	mov	x0, xzr
  431a30:	b	431a58 <ferror@plt+0x2d9d8>
  431a34:	mov	x0, x21
  431a38:	bl	403590 <strlen@plt>
  431a3c:	mov	x1, x0
  431a40:	cbz	x20, 431a48 <ferror@plt+0x2d9c8>
  431a44:	str	x1, [x20]
  431a48:	cbz	x19, 431a50 <ferror@plt+0x2d9d0>
  431a4c:	str	x1, [x19]
  431a50:	mov	x0, x21
  431a54:	bl	41cf4c <ferror@plt+0x18ecc>
  431a58:	ldp	x20, x19, [sp, #48]
  431a5c:	ldp	x22, x21, [sp, #32]
  431a60:	ldr	x23, [sp, #16]
  431a64:	ldp	x29, x30, [sp], #64
  431a68:	ret
  431a6c:	stp	x29, x30, [sp, #-64]!
  431a70:	mov	x29, sp
  431a74:	str	x23, [sp, #16]
  431a78:	mov	x23, x0
  431a7c:	add	x0, x29, #0x18
  431a80:	stp	x22, x21, [sp, #32]
  431a84:	stp	x20, x19, [sp, #48]
  431a88:	mov	x19, x4
  431a8c:	mov	x20, x3
  431a90:	mov	x21, x2
  431a94:	mov	x22, x1
  431a98:	bl	430650 <ferror@plt+0x2c5d0>
  431a9c:	cbz	w0, 431abc <ferror@plt+0x2da3c>
  431aa0:	mov	x0, x23
  431aa4:	mov	x1, x22
  431aa8:	mov	x2, x21
  431aac:	mov	x3, x20
  431ab0:	mov	x4, x19
  431ab4:	bl	4319a4 <ferror@plt+0x2d924>
  431ab8:	b	431ae0 <ferror@plt+0x2da60>
  431abc:	ldr	x2, [x29, #24]
  431ac0:	adrp	x3, 457000 <ferror@plt+0x52f80>
  431ac4:	add	x3, x3, #0x3e
  431ac8:	mov	x0, x23
  431acc:	mov	x1, x22
  431ad0:	mov	x4, x21
  431ad4:	mov	x5, x20
  431ad8:	mov	x6, x19
  431adc:	bl	43136c <ferror@plt+0x2d2ec>
  431ae0:	ldp	x20, x19, [sp, #48]
  431ae4:	ldp	x22, x21, [sp, #32]
  431ae8:	ldr	x23, [sp, #16]
  431aec:	ldp	x29, x30, [sp], #64
  431af0:	ret
  431af4:	sub	sp, sp, #0x40
  431af8:	stp	x20, x19, [sp, #48]
  431afc:	mov	x19, x0
  431b00:	adrp	x0, 489000 <ferror@plt+0x84f80>
  431b04:	add	x0, x0, #0x8e0
  431b08:	stp	x29, x30, [sp, #16]
  431b0c:	stp	x22, x21, [sp, #32]
  431b10:	add	x29, sp, #0x10
  431b14:	bl	42c14c <ferror@plt+0x280cc>
  431b18:	mov	x20, x0
  431b1c:	cbnz	x0, 431b3c <ferror@plt+0x2dabc>
  431b20:	mov	w0, #0x18                  	// #24
  431b24:	bl	4123ec <ferror@plt+0xe36c>
  431b28:	mov	x20, x0
  431b2c:	adrp	x0, 489000 <ferror@plt+0x84f80>
  431b30:	add	x0, x0, #0x8e0
  431b34:	mov	x1, x20
  431b38:	bl	42c1bc <ferror@plt+0x2813c>
  431b3c:	add	x0, sp, #0x8
  431b40:	bl	430650 <ferror@plt+0x2c5d0>
  431b44:	ldr	x0, [x20, #8]
  431b48:	cbz	x0, 431b58 <ferror@plt+0x2dad8>
  431b4c:	ldr	x1, [sp, #8]
  431b50:	bl	403bc0 <strcmp@plt>
  431b54:	cbz	w0, 431ca0 <ferror@plt+0x2dc20>
  431b58:	ldr	x0, [x20, #8]
  431b5c:	bl	41249c <ferror@plt+0xe41c>
  431b60:	ldr	x0, [x20, #16]
  431b64:	bl	41e6cc <ferror@plt+0x1a64c>
  431b68:	ldr	x0, [sp, #8]
  431b6c:	bl	41cea8 <ferror@plt+0x18e28>
  431b70:	str	x0, [x20, #8]
  431b74:	adrp	x0, 476000 <ferror@plt+0x71f80>
  431b78:	add	x0, x0, #0xf09
  431b7c:	bl	403f90 <getenv@plt>
  431b80:	cbz	x0, 431c20 <ferror@plt+0x2dba0>
  431b84:	ldrb	w8, [x0]
  431b88:	cbz	w8, 431c20 <ferror@plt+0x2dba0>
  431b8c:	adrp	x1, 475000 <ferror@plt+0x70f80>
  431b90:	add	x1, x1, #0x383
  431b94:	mov	w2, wzr
  431b98:	bl	41e358 <ferror@plt+0x1a2d8>
  431b9c:	str	x0, [x20, #16]
  431ba0:	ldr	x0, [x0]
  431ba4:	adrp	x1, 457000 <ferror@plt+0x52f80>
  431ba8:	add	x1, x1, #0x3e
  431bac:	bl	403bc0 <strcmp@plt>
  431bb0:	ldr	x8, [x20, #16]
  431bb4:	cmp	w0, #0x0
  431bb8:	cset	w9, eq  // eq = none
  431bbc:	str	w9, [x20]
  431bc0:	ldr	x1, [x8]
  431bc4:	cbz	x1, 431ca0 <ferror@plt+0x2dc20>
  431bc8:	adrp	x21, 476000 <ferror@plt+0x71f80>
  431bcc:	mov	x22, xzr
  431bd0:	add	x21, x21, #0xf1d
  431bd4:	b	431bec <ferror@plt+0x2db6c>
  431bd8:	ldr	x8, [x20, #16]
  431bdc:	add	x8, x8, x22
  431be0:	ldr	x1, [x8, #8]
  431be4:	add	x22, x22, #0x8
  431be8:	cbz	x1, 431ca0 <ferror@plt+0x2dc20>
  431bec:	mov	x0, x21
  431bf0:	bl	403bc0 <strcmp@plt>
  431bf4:	cbnz	w0, 431bd8 <ferror@plt+0x2db58>
  431bf8:	mov	x0, sp
  431bfc:	bl	430650 <ferror@plt+0x2c5d0>
  431c00:	ldr	x8, [x20, #16]
  431c04:	ldr	x0, [x8, x22]
  431c08:	bl	41249c <ferror@plt+0xe41c>
  431c0c:	ldr	x0, [sp]
  431c10:	bl	41cea8 <ferror@plt+0x18e28>
  431c14:	ldr	x8, [x20, #16]
  431c18:	str	x0, [x8, x22]
  431c1c:	b	431bd8 <ferror@plt+0x2db58>
  431c20:	adrp	x0, 476000 <ferror@plt+0x71f80>
  431c24:	add	x0, x0, #0xf25
  431c28:	bl	403f90 <getenv@plt>
  431c2c:	cbz	x0, 431c5c <ferror@plt+0x2dbdc>
  431c30:	mov	w0, #0x10                  	// #16
  431c34:	bl	4123ec <ferror@plt+0xe36c>
  431c38:	str	x0, [x20, #16]
  431c3c:	mov	x0, sp
  431c40:	bl	430650 <ferror@plt+0x2c5d0>
  431c44:	str	w0, [x20]
  431c48:	ldr	x0, [sp]
  431c4c:	bl	41cea8 <ferror@plt+0x18e28>
  431c50:	ldr	x8, [x20, #16]
  431c54:	str	x0, [x8]
  431c58:	b	431ca0 <ferror@plt+0x2dc20>
  431c5c:	mov	w0, #0x18                  	// #24
  431c60:	bl	4123ec <ferror@plt+0xe36c>
  431c64:	str	x0, [x20, #16]
  431c68:	adrp	x0, 457000 <ferror@plt+0x52f80>
  431c6c:	mov	w8, #0x1                   	// #1
  431c70:	add	x0, x0, #0x3e
  431c74:	str	w8, [x20]
  431c78:	bl	41cea8 <ferror@plt+0x18e28>
  431c7c:	ldr	x8, [x20, #16]
  431c80:	str	x0, [x8]
  431c84:	mov	x0, sp
  431c88:	bl	430650 <ferror@plt+0x2c5d0>
  431c8c:	cbnz	w0, 431ca0 <ferror@plt+0x2dc20>
  431c90:	ldr	x0, [sp]
  431c94:	bl	41cea8 <ferror@plt+0x18e28>
  431c98:	ldr	x8, [x20, #16]
  431c9c:	str	x0, [x8, #8]
  431ca0:	cbz	x19, 431cac <ferror@plt+0x2dc2c>
  431ca4:	ldr	x8, [x20, #16]
  431ca8:	str	x8, [x19]
  431cac:	ldr	w0, [x20]
  431cb0:	ldp	x20, x19, [sp, #48]
  431cb4:	ldp	x22, x21, [sp, #32]
  431cb8:	ldp	x29, x30, [sp, #16]
  431cbc:	add	sp, sp, #0x40
  431cc0:	ret
  431cc4:	stp	x29, x30, [sp, #-32]!
  431cc8:	str	x19, [sp, #16]
  431ccc:	mov	x19, x0
  431cd0:	ldr	x0, [x0, #8]
  431cd4:	mov	x29, sp
  431cd8:	bl	41249c <ferror@plt+0xe41c>
  431cdc:	ldr	x0, [x19, #16]
  431ce0:	bl	41e6cc <ferror@plt+0x1a64c>
  431ce4:	mov	x0, x19
  431ce8:	bl	41249c <ferror@plt+0xe41c>
  431cec:	ldr	x19, [sp, #16]
  431cf0:	ldp	x29, x30, [sp], #32
  431cf4:	ret
  431cf8:	stp	x29, x30, [sp, #-64]!
  431cfc:	str	x23, [sp, #16]
  431d00:	stp	x22, x21, [sp, #32]
  431d04:	stp	x20, x19, [sp, #48]
  431d08:	mov	x29, sp
  431d0c:	cbz	x0, 431d84 <ferror@plt+0x2dd04>
  431d10:	mov	x23, x0
  431d14:	add	x0, x29, #0x18
  431d18:	mov	x19, x4
  431d1c:	mov	x20, x3
  431d20:	mov	x21, x2
  431d24:	mov	x22, x1
  431d28:	bl	431da8 <ferror@plt+0x2dd28>
  431d2c:	cbz	w0, 431d4c <ferror@plt+0x2dccc>
  431d30:	mov	x0, x23
  431d34:	mov	x1, x22
  431d38:	mov	x2, x21
  431d3c:	mov	x3, x20
  431d40:	mov	x4, x19
  431d44:	bl	4319a4 <ferror@plt+0x2d924>
  431d48:	b	431d70 <ferror@plt+0x2dcf0>
  431d4c:	ldr	x3, [x29, #24]
  431d50:	adrp	x2, 457000 <ferror@plt+0x52f80>
  431d54:	add	x2, x2, #0x3e
  431d58:	mov	x0, x23
  431d5c:	mov	x1, x22
  431d60:	mov	x4, x21
  431d64:	mov	x5, x20
  431d68:	mov	x6, x19
  431d6c:	bl	43136c <ferror@plt+0x2d2ec>
  431d70:	ldp	x20, x19, [sp, #48]
  431d74:	ldp	x22, x21, [sp, #32]
  431d78:	ldr	x23, [sp, #16]
  431d7c:	ldp	x29, x30, [sp], #64
  431d80:	ret
  431d84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  431d88:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431d8c:	adrp	x2, 476000 <ferror@plt+0x71f80>
  431d90:	add	x0, x0, #0xb6
  431d94:	add	x1, x1, #0xf38
  431d98:	add	x2, x2, #0xf86
  431d9c:	bl	413114 <ferror@plt+0xf094>
  431da0:	mov	x0, xzr
  431da4:	b	431d70 <ferror@plt+0x2dcf0>
  431da8:	stp	x29, x30, [sp, #-32]!
  431dac:	mov	x29, sp
  431db0:	str	x19, [sp, #16]
  431db4:	mov	x19, x0
  431db8:	add	x0, x29, #0x18
  431dbc:	bl	431af4 <ferror@plt+0x2da74>
  431dc0:	cbz	x19, 431dd0 <ferror@plt+0x2dd50>
  431dc4:	ldr	x8, [x29, #24]
  431dc8:	ldr	x8, [x8]
  431dcc:	str	x8, [x19]
  431dd0:	ldr	x19, [sp, #16]
  431dd4:	ldp	x29, x30, [sp], #32
  431dd8:	ret
  431ddc:	stp	x29, x30, [sp, #-64]!
  431de0:	mov	x29, sp
  431de4:	str	x23, [sp, #16]
  431de8:	mov	x23, x0
  431dec:	add	x0, x29, #0x18
  431df0:	stp	x22, x21, [sp, #32]
  431df4:	stp	x20, x19, [sp, #48]
  431df8:	mov	x19, x4
  431dfc:	mov	x20, x3
  431e00:	mov	x21, x2
  431e04:	mov	x22, x1
  431e08:	bl	431da8 <ferror@plt+0x2dd28>
  431e0c:	cbz	w0, 431e2c <ferror@plt+0x2ddac>
  431e10:	mov	x0, x23
  431e14:	mov	x1, x22
  431e18:	mov	x2, x21
  431e1c:	mov	x3, x20
  431e20:	mov	x4, x19
  431e24:	bl	4319a4 <ferror@plt+0x2d924>
  431e28:	b	431e50 <ferror@plt+0x2ddd0>
  431e2c:	ldr	x2, [x29, #24]
  431e30:	adrp	x3, 457000 <ferror@plt+0x52f80>
  431e34:	add	x3, x3, #0x3e
  431e38:	mov	x0, x23
  431e3c:	mov	x1, x22
  431e40:	mov	x4, x21
  431e44:	mov	x5, x20
  431e48:	mov	x6, x19
  431e4c:	bl	43136c <ferror@plt+0x2d2ec>
  431e50:	ldp	x20, x19, [sp, #48]
  431e54:	ldp	x22, x21, [sp, #32]
  431e58:	ldr	x23, [sp, #16]
  431e5c:	ldp	x29, x30, [sp], #64
  431e60:	ret
  431e64:	stp	x29, x30, [sp, #-64]!
  431e68:	stp	x22, x21, [sp, #32]
  431e6c:	stp	x20, x19, [sp, #48]
  431e70:	mov	x20, x2
  431e74:	mov	x21, x1
  431e78:	mov	x19, x0
  431e7c:	str	x23, [sp, #16]
  431e80:	mov	x29, sp
  431e84:	cbz	x1, 431e8c <ferror@plt+0x2de0c>
  431e88:	str	xzr, [x21]
  431e8c:	adrp	x1, 476000 <ferror@plt+0x71f80>
  431e90:	add	x1, x1, #0xf9a
  431e94:	mov	x0, x19
  431e98:	bl	432004 <ferror@plt+0x2df84>
  431e9c:	cbz	w0, 431ec8 <ferror@plt+0x2de48>
  431ea0:	add	x22, x19, #0x5
  431ea4:	mov	w1, #0x23                  	// #35
  431ea8:	mov	x0, x22
  431eac:	bl	403d30 <strchr@plt>
  431eb0:	cbz	x0, 431f04 <ferror@plt+0x2de84>
  431eb4:	bl	430f68 <ferror@plt+0x2cee8>
  431eb8:	adrp	x3, 476000 <ferror@plt+0x71f80>
  431ebc:	mov	w1, w0
  431ec0:	add	x3, x3, #0xfdd
  431ec4:	b	431ed8 <ferror@plt+0x2de58>
  431ec8:	bl	430f68 <ferror@plt+0x2cee8>
  431ecc:	adrp	x3, 476000 <ferror@plt+0x71f80>
  431ed0:	mov	w1, w0
  431ed4:	add	x3, x3, #0xfa1
  431ed8:	mov	w2, #0x4                   	// #4
  431edc:	mov	x0, x20
  431ee0:	mov	x4, x19
  431ee4:	bl	409680 <ferror@plt+0x5600>
  431ee8:	mov	x19, xzr
  431eec:	mov	x0, x19
  431ef0:	ldp	x20, x19, [sp, #48]
  431ef4:	ldp	x22, x21, [sp, #32]
  431ef8:	ldr	x23, [sp, #16]
  431efc:	ldp	x29, x30, [sp], #64
  431f00:	ret
  431f04:	adrp	x1, 477000 <ferror@plt+0x72f80>
  431f08:	add	x1, x1, #0xb
  431f0c:	mov	x0, x22
  431f10:	bl	432004 <ferror@plt+0x2df84>
  431f14:	cbz	w0, 431f50 <ferror@plt+0x2ded0>
  431f18:	add	x22, x19, #0x7
  431f1c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  431f20:	add	x2, x2, #0xd
  431f24:	mov	w1, #0xffffffff            	// #-1
  431f28:	mov	x0, x22
  431f2c:	mov	w3, wzr
  431f30:	bl	432088 <ferror@plt+0x2e008>
  431f34:	cbz	x0, 431fb4 <ferror@plt+0x2df34>
  431f38:	mov	x21, x0
  431f3c:	bl	41cea8 <ferror@plt+0x18e28>
  431f40:	mov	x19, x0
  431f44:	mov	x0, x21
  431f48:	bl	41249c <ferror@plt+0xe41c>
  431f4c:	b	431eec <ferror@plt+0x2de6c>
  431f50:	adrp	x1, 477000 <ferror@plt+0x72f80>
  431f54:	add	x1, x1, #0xc
  431f58:	mov	x0, x22
  431f5c:	bl	432004 <ferror@plt+0x2df84>
  431f60:	cbz	w0, 431f1c <ferror@plt+0x2de9c>
  431f64:	add	x23, x19, #0x7
  431f68:	mov	w1, #0x2f                  	// #47
  431f6c:	mov	x0, x23
  431f70:	bl	403d30 <strchr@plt>
  431f74:	cbz	x0, 431fe4 <ferror@plt+0x2df64>
  431f78:	mov	x22, x0
  431f7c:	adrp	x2, 478000 <ferror@plt+0x73f80>
  431f80:	sub	w1, w22, w23
  431f84:	add	x2, x2, #0x5bf
  431f88:	mov	w3, #0x1                   	// #1
  431f8c:	mov	x0, x23
  431f90:	bl	432088 <ferror@plt+0x2e008>
  431f94:	mov	x23, x0
  431f98:	cbz	x0, 431fc8 <ferror@plt+0x2df48>
  431f9c:	mov	x0, x23
  431fa0:	bl	4321c4 <ferror@plt+0x2e144>
  431fa4:	cbz	w0, 431fc8 <ferror@plt+0x2df48>
  431fa8:	cbz	x21, 431ff8 <ferror@plt+0x2df78>
  431fac:	str	x23, [x21]
  431fb0:	b	431f1c <ferror@plt+0x2de9c>
  431fb4:	bl	430f68 <ferror@plt+0x2cee8>
  431fb8:	adrp	x3, 477000 <ferror@plt+0x72f80>
  431fbc:	mov	w1, w0
  431fc0:	add	x3, x3, #0x4f
  431fc4:	b	431ed8 <ferror@plt+0x2de58>
  431fc8:	mov	x0, x23
  431fcc:	bl	41249c <ferror@plt+0xe41c>
  431fd0:	bl	430f68 <ferror@plt+0x2cee8>
  431fd4:	adrp	x3, 477000 <ferror@plt+0x72f80>
  431fd8:	mov	w1, w0
  431fdc:	add	x3, x3, #0x27
  431fe0:	b	431ed8 <ferror@plt+0x2de58>
  431fe4:	bl	430f68 <ferror@plt+0x2cee8>
  431fe8:	adrp	x3, 477000 <ferror@plt+0x72f80>
  431fec:	mov	w1, w0
  431ff0:	add	x3, x3, #0xf
  431ff4:	b	431ed8 <ferror@plt+0x2de58>
  431ff8:	mov	x0, x23
  431ffc:	bl	41249c <ferror@plt+0xe41c>
  432000:	b	431f1c <ferror@plt+0x2de9c>
  432004:	stp	x29, x30, [sp, #-64]!
  432008:	stp	x22, x21, [sp, #32]
  43200c:	stp	x20, x19, [sp, #48]
  432010:	mov	x8, x0
  432014:	ldrb	w0, [x1]
  432018:	str	x23, [sp, #16]
  43201c:	mov	x29, sp
  432020:	cmp	w0, #0x0
  432024:	cset	w20, eq  // eq = none
  432028:	cbz	w0, 432070 <ferror@plt+0x2dff0>
  43202c:	ldrb	w19, [x8]
  432030:	cbz	w19, 432070 <ferror@plt+0x2dff0>
  432034:	add	x21, x8, #0x1
  432038:	add	x22, x1, #0x1
  43203c:	bl	41d8bc <ferror@plt+0x1983c>
  432040:	and	w23, w0, #0xff
  432044:	mov	w0, w19
  432048:	bl	41d8bc <ferror@plt+0x1983c>
  43204c:	cmp	w23, w0, uxtb
  432050:	b.ne	432070 <ferror@plt+0x2dff0>  // b.any
  432054:	ldrb	w0, [x22]
  432058:	cmp	w0, #0x0
  43205c:	cset	w20, eq  // eq = none
  432060:	cbz	w0, 432070 <ferror@plt+0x2dff0>
  432064:	ldrb	w19, [x21], #1
  432068:	add	x22, x22, #0x1
  43206c:	cbnz	w19, 43203c <ferror@plt+0x2dfbc>
  432070:	and	w0, w20, #0x1
  432074:	ldp	x20, x19, [sp, #48]
  432078:	ldp	x22, x21, [sp, #32]
  43207c:	ldr	x23, [sp, #16]
  432080:	ldp	x29, x30, [sp], #64
  432084:	ret
  432088:	stp	x29, x30, [sp, #-96]!
  43208c:	str	x27, [sp, #16]
  432090:	stp	x26, x25, [sp, #32]
  432094:	stp	x24, x23, [sp, #48]
  432098:	stp	x22, x21, [sp, #64]
  43209c:	stp	x20, x19, [sp, #80]
  4320a0:	mov	x29, sp
  4320a4:	cbz	x0, 43210c <ferror@plt+0x2e08c>
  4320a8:	mov	w21, w3
  4320ac:	mov	x22, x2
  4320b0:	mov	w23, w1
  4320b4:	mov	x19, x0
  4320b8:	tbz	w1, #31, 4320c8 <ferror@plt+0x2e048>
  4320bc:	mov	x0, x19
  4320c0:	bl	403590 <strlen@plt>
  4320c4:	mov	x23, x0
  4320c8:	add	w8, w23, #0x1
  4320cc:	sxtw	x0, w8
  4320d0:	bl	412328 <ferror@plt+0xe2a8>
  4320d4:	sxtw	x25, w23
  4320d8:	mov	x20, x0
  4320dc:	cmp	w23, #0x1
  4320e0:	add	x24, x19, x25
  4320e4:	mov	x26, x0
  4320e8:	b.ge	432140 <ferror@plt+0x2e0c0>  // b.tcont
  4320ec:	sub	x8, x26, x20
  4320f0:	cmp	x8, x25
  4320f4:	b.gt	43219c <ferror@plt+0x2e11c>
  4320f8:	cmp	x19, x24
  4320fc:	strb	wzr, [x26]
  432100:	b.eq	432110 <ferror@plt+0x2e090>  // b.none
  432104:	mov	x0, x20
  432108:	bl	41249c <ferror@plt+0xe41c>
  43210c:	mov	x20, xzr
  432110:	mov	x0, x20
  432114:	ldp	x20, x19, [sp, #80]
  432118:	ldp	x22, x21, [sp, #64]
  43211c:	ldp	x24, x23, [sp, #48]
  432120:	ldp	x26, x25, [sp, #32]
  432124:	ldr	x27, [sp, #16]
  432128:	ldp	x29, x30, [sp], #96
  43212c:	ret
  432130:	add	x19, x19, #0x1
  432134:	cmp	x19, x24
  432138:	strb	w23, [x26], #1
  43213c:	b.cs	4320ec <ferror@plt+0x2e06c>  // b.hs, b.nlast
  432140:	ldrb	w23, [x19]
  432144:	cmp	w23, #0x25
  432148:	b.ne	432130 <ferror@plt+0x2e0b0>  // b.any
  43214c:	add	x8, x19, #0x3
  432150:	cmp	x8, x24
  432154:	b.hi	4320ec <ferror@plt+0x2e06c>  // b.pmore
  432158:	cmp	w21, #0x0
  43215c:	add	x0, x19, #0x1
  432160:	cset	w27, ne  // ne = any
  432164:	bl	43266c <ferror@plt+0x2e5ec>
  432168:	cmp	w0, #0x80
  43216c:	cset	w8, lt  // lt = tstop
  432170:	cmp	w0, #0x1
  432174:	b.lt	4320ec <ferror@plt+0x2e06c>  // b.tstop
  432178:	and	w8, w27, w8
  43217c:	tbnz	w8, #0, 4320ec <ferror@plt+0x2e06c>
  432180:	mov	w23, w0
  432184:	mov	x0, x22
  432188:	mov	w1, w23
  43218c:	bl	403d30 <strchr@plt>
  432190:	cbnz	x0, 4320ec <ferror@plt+0x2e06c>
  432194:	add	x19, x19, #0x2
  432198:	b	432130 <ferror@plt+0x2e0b0>
  43219c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4321a0:	adrp	x1, 476000 <ferror@plt+0x71f80>
  4321a4:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4321a8:	adrp	x4, 477000 <ferror@plt+0x72f80>
  4321ac:	add	x0, x0, #0xb6
  4321b0:	add	x1, x1, #0xeb2
  4321b4:	add	x3, x3, #0x198
  4321b8:	add	x4, x4, #0x1ae
  4321bc:	mov	w2, #0x5c6                 	// #1478
  4321c0:	bl	422680 <ferror@plt+0x1e600>
  4321c4:	stp	x29, x30, [sp, #-64]!
  4321c8:	stp	x22, x21, [sp, #32]
  4321cc:	stp	x20, x19, [sp, #48]
  4321d0:	ldrb	w8, [x0]
  4321d4:	str	x23, [sp, #16]
  4321d8:	mov	x29, sp
  4321dc:	cbz	w8, 432258 <ferror@plt+0x2e1d8>
  4321e0:	adrp	x8, 456000 <ferror@plt+0x51f80>
  4321e4:	ldr	x22, [x8, #3912]
  4321e8:	mov	x19, x0
  4321ec:	mov	x0, x19
  4321f0:	bl	427334 <ferror@plt+0x232b4>
  4321f4:	mov	w20, w0
  4321f8:	bl	4326b0 <ferror@plt+0x2e630>
  4321fc:	cbz	w0, 432274 <ferror@plt+0x2e1f4>
  432200:	ldrb	w8, [x19]
  432204:	mov	w21, w20
  432208:	ldrb	w8, [x22, x8]
  43220c:	add	x19, x19, x8
  432210:	mov	x0, x19
  432214:	mov	w23, w21
  432218:	bl	427334 <ferror@plt+0x232b4>
  43221c:	ldrb	w8, [x19]
  432220:	mov	w21, w0
  432224:	ldrb	w8, [x22, x8]
  432228:	add	x19, x19, x8
  43222c:	bl	4326b0 <ferror@plt+0x2e630>
  432230:	cmp	w21, #0x2d
  432234:	b.eq	432210 <ferror@plt+0x2e190>  // b.none
  432238:	cbnz	w0, 432210 <ferror@plt+0x2e190>
  43223c:	cmp	w23, #0x2d
  432240:	b.eq	432270 <ferror@plt+0x2e1f0>  // b.none
  432244:	cmp	w21, #0x2e
  432248:	b.ne	432260 <ferror@plt+0x2e1e0>  // b.any
  43224c:	ldrb	w8, [x19]
  432250:	cbnz	w8, 4321ec <ferror@plt+0x2e16c>
  432254:	b	432264 <ferror@plt+0x2e1e4>
  432258:	mov	w0, #0x1                   	// #1
  43225c:	b	432274 <ferror@plt+0x2e1f4>
  432260:	cbnz	w21, 432270 <ferror@plt+0x2e1f0>
  432264:	mov	w0, w20
  432268:	bl	4326d8 <ferror@plt+0x2e658>
  43226c:	b	432274 <ferror@plt+0x2e1f4>
  432270:	mov	w0, wzr
  432274:	ldp	x20, x19, [sp, #48]
  432278:	ldp	x22, x21, [sp, #32]
  43227c:	ldr	x23, [sp, #16]
  432280:	ldp	x29, x30, [sp], #64
  432284:	ret
  432288:	stp	x29, x30, [sp, #-48]!
  43228c:	str	x21, [sp, #16]
  432290:	stp	x20, x19, [sp, #32]
  432294:	mov	x29, sp
  432298:	cbz	x0, 432338 <ferror@plt+0x2e2b8>
  43229c:	mov	x19, x2
  4322a0:	mov	x21, x1
  4322a4:	mov	x20, x0
  4322a8:	bl	409b38 <ferror@plt+0x5ab8>
  4322ac:	cbz	w0, 4322e4 <ferror@plt+0x2e264>
  4322b0:	cbz	x21, 4322d4 <ferror@plt+0x2e254>
  4322b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4322b8:	mov	x0, x21
  4322bc:	mov	x2, xzr
  4322c0:	bl	428410 <ferror@plt+0x24390>
  4322c4:	cbz	w0, 432308 <ferror@plt+0x2e288>
  4322c8:	mov	x0, x21
  4322cc:	bl	4321c4 <ferror@plt+0x2e144>
  4322d0:	cbz	w0, 432308 <ferror@plt+0x2e288>
  4322d4:	mov	x0, x21
  4322d8:	mov	x1, x20
  4322dc:	bl	432358 <ferror@plt+0x2e2d8>
  4322e0:	b	432328 <ferror@plt+0x2e2a8>
  4322e4:	bl	430f68 <ferror@plt+0x2cee8>
  4322e8:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4322ec:	mov	w1, w0
  4322f0:	add	x3, x3, #0xc4
  4322f4:	mov	w2, #0x5                   	// #5
  4322f8:	mov	x0, x19
  4322fc:	mov	x4, x20
  432300:	bl	409680 <ferror@plt+0x5600>
  432304:	b	432324 <ferror@plt+0x2e2a4>
  432308:	bl	430f68 <ferror@plt+0x2cee8>
  43230c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  432310:	mov	w1, w0
  432314:	add	x3, x3, #0xee
  432318:	mov	w2, #0x1                   	// #1
  43231c:	mov	x0, x19
  432320:	bl	4097a4 <ferror@plt+0x5724>
  432324:	mov	x0, xzr
  432328:	ldp	x20, x19, [sp, #32]
  43232c:	ldr	x21, [sp, #16]
  432330:	ldp	x29, x30, [sp], #48
  432334:	ret
  432338:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43233c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432340:	adrp	x2, 439000 <ferror@plt+0x34f80>
  432344:	add	x0, x0, #0xb6
  432348:	add	x1, x1, #0x82
  43234c:	add	x2, x2, #0x8a3
  432350:	bl	413114 <ferror@plt+0xf094>
  432354:	b	432324 <ferror@plt+0x2e2a4>
  432358:	stp	x29, x30, [sp, #-48]!
  43235c:	stp	x20, x19, [sp, #32]
  432360:	mov	x20, x1
  432364:	str	x21, [sp, #16]
  432368:	mov	x29, sp
  43236c:	cbz	x0, 432388 <ferror@plt+0x2e308>
  432370:	ldrb	w8, [x0]
  432374:	cbz	w8, 432388 <ferror@plt+0x2e308>
  432378:	mov	w1, #0x10                  	// #16
  43237c:	bl	432700 <ferror@plt+0x2e680>
  432380:	mov	x19, x0
  432384:	b	43238c <ferror@plt+0x2e30c>
  432388:	mov	x19, xzr
  43238c:	mov	w1, #0x8                   	// #8
  432390:	mov	x0, x20
  432394:	bl	432700 <ferror@plt+0x2e680>
  432398:	ldrb	w9, [x0]
  43239c:	adrp	x8, 478000 <ferror@plt+0x73f80>
  4323a0:	add	x8, x8, #0x5bf
  4323a4:	cmp	x19, #0x0
  4323a8:	adrp	x10, 477000 <ferror@plt+0x72f80>
  4323ac:	mov	x20, x0
  4323b0:	csel	x1, x8, x19, eq  // eq = none
  4323b4:	add	x10, x10, #0xd
  4323b8:	cmp	w9, #0x2f
  4323bc:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4323c0:	csel	x2, x8, x10, eq  // eq = none
  4323c4:	add	x0, x0, #0x1c2
  4323c8:	mov	x3, x20
  4323cc:	mov	x4, xzr
  4323d0:	bl	41d0e0 <ferror@plt+0x19060>
  4323d4:	mov	x21, x0
  4323d8:	mov	x0, x19
  4323dc:	bl	41249c <ferror@plt+0xe41c>
  4323e0:	mov	x0, x20
  4323e4:	bl	41249c <ferror@plt+0xe41c>
  4323e8:	mov	x0, x21
  4323ec:	ldp	x20, x19, [sp, #32]
  4323f0:	ldr	x21, [sp, #16]
  4323f4:	ldp	x29, x30, [sp], #48
  4323f8:	ret
  4323fc:	stp	x29, x30, [sp, #-64]!
  432400:	stp	x24, x23, [sp, #16]
  432404:	stp	x22, x21, [sp, #32]
  432408:	stp	x20, x19, [sp, #48]
  43240c:	mov	x29, sp
  432410:	cbz	x0, 4324d8 <ferror@plt+0x2e458>
  432414:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  432418:	ldr	x22, [x8, #3864]
  43241c:	mov	x20, x0
  432420:	mov	x19, xzr
  432424:	mov	w21, wzr
  432428:	mov	w23, #0x1                   	// #1
  43242c:	mov	w24, #0x2401                	// #9217
  432430:	b	43244c <ferror@plt+0x2e3cc>
  432434:	mov	w1, #0xa                   	// #10
  432438:	mov	x0, x20
  43243c:	bl	403d30 <strchr@plt>
  432440:	cmp	x0, #0x0
  432444:	csinc	x20, xzr, x0, eq  // eq = none
  432448:	cbz	x0, 4324e0 <ferror@plt+0x2e460>
  43244c:	ldrb	w8, [x20]
  432450:	cmp	w8, #0x23
  432454:	b.eq	432434 <ferror@plt+0x2e3b4>  // b.none
  432458:	sub	x20, x20, #0x1
  43245c:	mov	x8, x20
  432460:	ldrb	w9, [x20, #1]!
  432464:	ldrh	w9, [x22, x9, lsl #1]
  432468:	tbnz	w9, #8, 43245c <ferror@plt+0x2e3dc>
  43246c:	mov	x9, x20
  432470:	b	43247c <ferror@plt+0x2e3fc>
  432474:	add	x9, x9, #0x1
  432478:	add	x8, x8, #0x1
  43247c:	ldrb	w10, [x9]
  432480:	cmp	w10, #0xd
  432484:	b.hi	432474 <ferror@plt+0x2e3f4>  // b.pmore
  432488:	lsl	w10, w23, w10
  43248c:	tst	w10, w24
  432490:	b.eq	432474 <ferror@plt+0x2e3f4>  // b.none
  432494:	cmp	x9, x20
  432498:	b.ls	432434 <ferror@plt+0x2e3b4>  // b.plast
  43249c:	cmp	x8, x20
  4324a0:	b.ls	432434 <ferror@plt+0x2e3b4>  // b.plast
  4324a4:	ldrb	w9, [x8], #-1
  4324a8:	ldrh	w9, [x22, x9, lsl #1]
  4324ac:	tbnz	w9, #8, 43249c <ferror@plt+0x2e41c>
  4324b0:	sub	x8, x8, x20
  4324b4:	add	x1, x8, #0x2
  4324b8:	mov	x0, x20
  4324bc:	bl	41cf4c <ferror@plt+0x18ecc>
  4324c0:	mov	x1, x0
  4324c4:	mov	x0, x19
  4324c8:	bl	41c3f8 <ferror@plt+0x18378>
  4324cc:	mov	x19, x0
  4324d0:	add	w21, w21, #0x1
  4324d4:	b	432434 <ferror@plt+0x2e3b4>
  4324d8:	mov	w21, wzr
  4324dc:	mov	x19, xzr
  4324e0:	add	w8, w21, #0x1
  4324e4:	sxtw	x0, w8
  4324e8:	mov	w1, #0x8                   	// #8
  4324ec:	bl	4125b0 <ferror@plt+0xe530>
  4324f0:	mov	x20, x0
  4324f4:	str	xzr, [x0, w21, sxtw #3]
  4324f8:	cbz	x19, 432518 <ferror@plt+0x2e498>
  4324fc:	add	x8, x20, w21, sxtw #3
  432500:	sub	x8, x8, #0x8
  432504:	mov	x9, x19
  432508:	ldr	x10, [x9]
  43250c:	str	x10, [x8], #-8
  432510:	ldr	x9, [x9, #8]
  432514:	cbnz	x9, 432508 <ferror@plt+0x2e488>
  432518:	mov	x0, x19
  43251c:	bl	41c2dc <ferror@plt+0x1825c>
  432520:	mov	x0, x20
  432524:	ldp	x20, x19, [sp, #48]
  432528:	ldp	x22, x21, [sp, #32]
  43252c:	ldp	x24, x23, [sp, #16]
  432530:	ldp	x29, x30, [sp], #64
  432534:	ret
  432538:	stp	x29, x30, [sp, #-32]!
  43253c:	stp	x20, x19, [sp, #16]
  432540:	mov	x29, sp
  432544:	cbz	x0, 432570 <ferror@plt+0x2e4f0>
  432548:	bl	40ae18 <ferror@plt+0x6d98>
  43254c:	mov	x20, x0
  432550:	bl	432594 <ferror@plt+0x2e514>
  432554:	mov	x19, x0
  432558:	mov	x0, x20
  43255c:	bl	41249c <ferror@plt+0xe41c>
  432560:	mov	x0, x19
  432564:	ldp	x20, x19, [sp, #16]
  432568:	ldp	x29, x30, [sp], #32
  43256c:	ret
  432570:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432574:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432578:	adrp	x2, 439000 <ferror@plt+0x34f80>
  43257c:	add	x0, x0, #0xb6
  432580:	add	x1, x1, #0xff
  432584:	add	x2, x2, #0x8a3
  432588:	bl	413114 <ferror@plt+0xf094>
  43258c:	mov	x19, xzr
  432590:	b	432560 <ferror@plt+0x2e4e0>
  432594:	stp	x29, x30, [sp, #-48]!
  432598:	mov	x29, sp
  43259c:	stp	x20, x19, [sp, #32]
  4325a0:	mov	x19, x0
  4325a4:	add	x0, x29, #0x18
  4325a8:	str	x21, [sp, #16]
  4325ac:	bl	431af4 <ferror@plt+0x2da74>
  4325b0:	mov	w20, w0
  4325b4:	cbz	w0, 4325dc <ferror@plt+0x2e55c>
  4325b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4325bc:	mov	x0, x19
  4325c0:	mov	x2, xzr
  4325c4:	bl	428410 <ferror@plt+0x24390>
  4325c8:	cbz	w0, 4325dc <ferror@plt+0x2e55c>
  4325cc:	mov	x0, x19
  4325d0:	bl	41cea8 <ferror@plt+0x18e28>
  4325d4:	cbnz	x0, 432644 <ferror@plt+0x2e5c4>
  4325d8:	b	4325e4 <ferror@plt+0x2e564>
  4325dc:	mov	x0, xzr
  4325e0:	cbnz	x0, 432644 <ferror@plt+0x2e5c4>
  4325e4:	ldr	x8, [x29, #24]
  4325e8:	cmp	w20, #0x0
  4325ec:	cset	w9, ne  // ne = any
  4325f0:	ldr	x3, [x8, w9, uxtw #3]
  4325f4:	cbz	x3, 432660 <ferror@plt+0x2e5e0>
  4325f8:	cmp	w20, #0x0
  4325fc:	cset	w8, ne  // ne = any
  432600:	lsl	x8, x8, #3
  432604:	adrp	x20, 457000 <ferror@plt+0x52f80>
  432608:	add	x21, x8, #0x8
  43260c:	add	x20, x20, #0x3e
  432610:	mov	x1, #0xffffffffffffffff    	// #-1
  432614:	mov	x0, x19
  432618:	mov	x2, x20
  43261c:	mov	x4, xzr
  432620:	mov	x5, xzr
  432624:	mov	x6, xzr
  432628:	bl	43136c <ferror@plt+0x2d2ec>
  43262c:	cbnz	x0, 432644 <ferror@plt+0x2e5c4>
  432630:	ldr	x8, [x29, #24]
  432634:	ldr	x3, [x8, x21]
  432638:	add	x21, x21, #0x8
  43263c:	cbnz	x3, 432610 <ferror@plt+0x2e590>
  432640:	mov	x0, xzr
  432644:	cbnz	x0, 432650 <ferror@plt+0x2e5d0>
  432648:	mov	x0, x19
  43264c:	bl	4287e0 <ferror@plt+0x24760>
  432650:	ldp	x20, x19, [sp, #32]
  432654:	ldr	x21, [sp, #16]
  432658:	ldp	x29, x30, [sp], #48
  43265c:	ret
  432660:	mov	x0, xzr
  432664:	cbnz	x0, 432650 <ferror@plt+0x2e5d0>
  432668:	b	432648 <ferror@plt+0x2e5c8>
  43266c:	stp	x29, x30, [sp, #-32]!
  432670:	stp	x20, x19, [sp, #16]
  432674:	mov	x20, x0
  432678:	ldrb	w0, [x0]
  43267c:	mov	x29, sp
  432680:	bl	41db40 <ferror@plt+0x19ac0>
  432684:	tbnz	w0, #31, 4326a0 <ferror@plt+0x2e620>
  432688:	mov	w19, w0
  43268c:	ldrb	w0, [x20, #1]
  432690:	bl	41db40 <ferror@plt+0x19ac0>
  432694:	tbnz	w0, #31, 4326a0 <ferror@plt+0x2e620>
  432698:	orr	w0, w0, w19, lsl #4
  43269c:	b	4326a4 <ferror@plt+0x2e624>
  4326a0:	mov	w0, #0xffffffff            	// #-1
  4326a4:	ldp	x20, x19, [sp, #16]
  4326a8:	ldp	x29, x30, [sp], #32
  4326ac:	ret
  4326b0:	cmp	w0, #0x7f
  4326b4:	b.hi	4326d0 <ferror@plt+0x2e650>  // b.pmore
  4326b8:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  4326bc:	ldr	x8, [x8, #3864]
  4326c0:	and	w9, w0, #0xff
  4326c4:	ldrh	w8, [x8, w9, uxtw #1]
  4326c8:	and	w0, w8, #0x1
  4326cc:	ret
  4326d0:	mov	w0, wzr
  4326d4:	ret
  4326d8:	cmp	w0, #0x7f
  4326dc:	b.hi	4326f8 <ferror@plt+0x2e678>  // b.pmore
  4326e0:	adrp	x8, 43d000 <ferror@plt+0x38f80>
  4326e4:	ldr	x8, [x8, #3864]
  4326e8:	and	w9, w0, #0xff
  4326ec:	ldrh	w8, [x8, w9, uxtw #1]
  4326f0:	ubfx	w0, w8, #1, #1
  4326f4:	ret
  4326f8:	mov	w0, wzr
  4326fc:	ret
  432700:	stp	x29, x30, [sp, #-48]!
  432704:	stp	x20, x19, [sp, #32]
  432708:	mov	w19, w1
  43270c:	cmp	w1, #0x8
  432710:	mov	x20, x0
  432714:	str	x21, [sp, #16]
  432718:	mov	x29, sp
  43271c:	b.eq	432728 <ferror@plt+0x2e6a8>  // b.none
  432720:	cmp	w19, #0x10
  432724:	b.ne	432814 <ferror@plt+0x2e794>  // b.any
  432728:	ldrb	w10, [x20]
  43272c:	adrp	x21, 477000 <ferror@plt+0x72f80>
  432730:	add	x21, x21, #0x280
  432734:	mov	w8, wzr
  432738:	mov	x9, x20
  43273c:	cbnz	w10, 432784 <ferror@plt+0x2e704>
  432740:	lsl	w8, w8, #1
  432744:	sub	x9, x9, x20
  432748:	add	x8, x9, w8, sxtw
  43274c:	add	x0, x8, #0x1
  432750:	bl	412328 <ferror@plt+0xe2a8>
  432754:	ldrb	w12, [x20]
  432758:	mov	x13, x0
  43275c:	cbz	w12, 43280c <ferror@plt+0x2e78c>
  432760:	adrp	x10, 43e000 <ferror@plt+0x39f80>
  432764:	add	x8, x20, #0x1
  432768:	mov	w9, #0x25                  	// #37
  43276c:	add	x10, x10, #0xce2
  432770:	mov	x11, x0
  432774:	b	4327d8 <ferror@plt+0x2e758>
  432778:	add	w8, w8, #0x1
  43277c:	ldrb	w10, [x9, #1]!
  432780:	cbz	w10, 432740 <ferror@plt+0x2e6c0>
  432784:	and	w11, w10, #0xff
  432788:	cmp	w11, #0x20
  43278c:	b.cc	432778 <ferror@plt+0x2e6f8>  // b.lo, b.ul, b.last
  432790:	sxtb	w11, w10
  432794:	tbnz	w11, #31, 432778 <ferror@plt+0x2e6f8>
  432798:	add	x10, x21, w10, uxtb
  43279c:	ldurb	w10, [x10, #-32]
  4327a0:	tst	w10, w19
  4327a4:	b.ne	43277c <ferror@plt+0x2e6fc>  // b.any
  4327a8:	b	432778 <ferror@plt+0x2e6f8>
  4327ac:	lsr	x12, x13, #4
  4327b0:	and	x13, x13, #0xf
  4327b4:	ldrb	w12, [x10, x12]
  4327b8:	ldrb	w14, [x10, x13]
  4327bc:	add	x13, x11, #0x3
  4327c0:	strb	w9, [x11]
  4327c4:	strb	w12, [x11, #1]
  4327c8:	strb	w14, [x11, #2]
  4327cc:	mov	x11, x13
  4327d0:	ldrb	w12, [x8], #1
  4327d4:	cbz	w12, 43280c <ferror@plt+0x2e78c>
  4327d8:	and	w13, w12, #0xff
  4327dc:	cmp	w13, #0x20
  4327e0:	b.cc	4327ac <ferror@plt+0x2e72c>  // b.lo, b.ul, b.last
  4327e4:	sxtb	w14, w12
  4327e8:	tbnz	w14, #31, 4327ac <ferror@plt+0x2e72c>
  4327ec:	add	x14, x21, w12, uxtb
  4327f0:	ldurb	w14, [x14, #-32]
  4327f4:	tst	w14, w19
  4327f8:	b.eq	4327ac <ferror@plt+0x2e72c>  // b.none
  4327fc:	strb	w12, [x11], #1
  432800:	mov	x13, x11
  432804:	ldrb	w12, [x8], #1
  432808:	cbnz	w12, 4327d8 <ferror@plt+0x2e758>
  43280c:	strb	wzr, [x13]
  432810:	b	432834 <ferror@plt+0x2e7b4>
  432814:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432818:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43281c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432820:	add	x0, x0, #0xb6
  432824:	add	x1, x1, #0x1ca
  432828:	add	x2, x2, #0x208
  43282c:	bl	413114 <ferror@plt+0xf094>
  432830:	mov	x0, xzr
  432834:	ldp	x20, x19, [sp, #32]
  432838:	ldr	x21, [sp, #16]
  43283c:	ldp	x29, x30, [sp], #48
  432840:	ret
  432844:	stp	x29, x30, [sp, #-32]!
  432848:	mov	w8, #0x1                   	// #1
  43284c:	str	x19, [sp, #16]
  432850:	mov	x19, x0
  432854:	str	w8, [x0]
  432858:	adrp	x0, 457000 <ferror@plt+0x52f80>
  43285c:	add	x0, x0, #0x3e
  432860:	mov	x29, sp
  432864:	bl	41cea8 <ferror@plt+0x18e28>
  432868:	mov	x9, #0xffffffffffffffff    	// #-1
  43286c:	stp	x0, x9, [x19, #16]
  432870:	stp	x9, xzr, [x19, #32]
  432874:	ldrb	w9, [x19, #94]
  432878:	mov	w8, #0x400                 	// #1024
  43287c:	stp	x8, xzr, [x19, #56]
  432880:	stp	xzr, xzr, [x19, #72]
  432884:	and	w8, w9, #0xf8
  432888:	orr	w8, w8, #0x1
  43288c:	str	wzr, [x19, #48]
  432890:	strb	wzr, [x19, #88]
  432894:	strb	w8, [x19, #94]
  432898:	ldr	x19, [sp, #16]
  43289c:	ldp	x29, x30, [sp], #32
  4328a0:	ret
  4328a4:	stp	x29, x30, [sp, #-16]!
  4328a8:	mov	x29, sp
  4328ac:	cbz	x0, 4328c8 <ferror@plt+0x2e848>
  4328b0:	ldaxr	w8, [x0]
  4328b4:	add	w8, w8, #0x1
  4328b8:	stlxr	w9, w8, [x0]
  4328bc:	cbnz	w9, 4328b0 <ferror@plt+0x2e830>
  4328c0:	ldp	x29, x30, [sp], #16
  4328c4:	ret
  4328c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4328cc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4328d0:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4328d4:	add	x0, x0, #0xb6
  4328d8:	add	x1, x1, #0x334
  4328dc:	add	x2, x2, #0x35f
  4328e0:	bl	413114 <ferror@plt+0xf094>
  4328e4:	mov	x0, xzr
  4328e8:	ldp	x29, x30, [sp], #16
  4328ec:	ret
  4328f0:	stp	x29, x30, [sp, #-32]!
  4328f4:	str	x19, [sp, #16]
  4328f8:	mov	x29, sp
  4328fc:	cbz	x0, 432924 <ferror@plt+0x2e8a4>
  432900:	mov	x19, x0
  432904:	ldaxr	w8, [x19]
  432908:	subs	w8, w8, #0x1
  43290c:	stlxr	w9, w8, [x19]
  432910:	cbnz	w9, 432904 <ferror@plt+0x2e884>
  432914:	b.eq	432944 <ferror@plt+0x2e8c4>  // b.none
  432918:	ldr	x19, [sp, #16]
  43291c:	ldp	x29, x30, [sp], #32
  432920:	ret
  432924:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432928:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43292c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432930:	add	x0, x0, #0xb6
  432934:	add	x1, x1, #0x36f
  432938:	add	x2, x2, #0x35f
  43293c:	bl	413114 <ferror@plt+0xf094>
  432940:	b	432918 <ferror@plt+0x2e898>
  432944:	ldrb	w8, [x19, #94]
  432948:	tbnz	w8, #2, 432958 <ferror@plt+0x2e8d8>
  43294c:	mov	x0, x19
  432950:	bl	432b34 <ferror@plt+0x2eab4>
  432954:	b	432968 <ferror@plt+0x2e8e8>
  432958:	mov	w1, #0x1                   	// #1
  43295c:	mov	x0, x19
  432960:	mov	x2, xzr
  432964:	bl	4329dc <ferror@plt+0x2e95c>
  432968:	ldr	x0, [x19, #16]
  43296c:	bl	41249c <ferror@plt+0xe41c>
  432970:	ldr	x0, [x19, #24]
  432974:	cmn	x0, #0x1
  432978:	b.eq	432980 <ferror@plt+0x2e900>  // b.none
  43297c:	bl	43112c <ferror@plt+0x2d0ac>
  432980:	ldr	x0, [x19, #32]
  432984:	cmn	x0, #0x1
  432988:	b.eq	432990 <ferror@plt+0x2e910>  // b.none
  43298c:	bl	43112c <ferror@plt+0x2d0ac>
  432990:	ldr	x0, [x19, #40]
  432994:	bl	41249c <ferror@plt+0xe41c>
  432998:	ldr	x0, [x19, #64]
  43299c:	cbz	x0, 4329a8 <ferror@plt+0x2e928>
  4329a0:	mov	w1, #0x1                   	// #1
  4329a4:	bl	41f170 <ferror@plt+0x1b0f0>
  4329a8:	ldr	x0, [x19, #80]
  4329ac:	cbz	x0, 4329b8 <ferror@plt+0x2e938>
  4329b0:	mov	w1, #0x1                   	// #1
  4329b4:	bl	41f170 <ferror@plt+0x1b0f0>
  4329b8:	ldr	x0, [x19, #72]
  4329bc:	cbz	x0, 4329c8 <ferror@plt+0x2e948>
  4329c0:	mov	w1, #0x1                   	// #1
  4329c4:	bl	41f170 <ferror@plt+0x1b0f0>
  4329c8:	ldr	x8, [x19, #8]
  4329cc:	mov	x0, x19
  4329d0:	ldr	x8, [x8, #40]
  4329d4:	blr	x8
  4329d8:	b	432918 <ferror@plt+0x2e898>
  4329dc:	sub	sp, sp, #0x40
  4329e0:	stp	x29, x30, [sp, #16]
  4329e4:	stp	x22, x21, [sp, #32]
  4329e8:	stp	x20, x19, [sp, #48]
  4329ec:	add	x29, sp, #0x10
  4329f0:	str	xzr, [sp, #8]
  4329f4:	cbz	x0, 432af4 <ferror@plt+0x2ea74>
  4329f8:	mov	x19, x2
  4329fc:	mov	w22, w1
  432a00:	mov	x20, x0
  432a04:	cbz	x2, 432a10 <ferror@plt+0x2e990>
  432a08:	ldr	x8, [x19]
  432a0c:	cbnz	x8, 432b10 <ferror@plt+0x2ea90>
  432a10:	ldr	x8, [x20, #80]
  432a14:	cbz	x8, 432a50 <ferror@plt+0x2e9d0>
  432a18:	ldr	x8, [x8, #8]
  432a1c:	cbz	x8, 432a50 <ferror@plt+0x2e9d0>
  432a20:	cbz	w22, 432a60 <ferror@plt+0x2e9e0>
  432a24:	mov	x0, x20
  432a28:	bl	432fec <ferror@plt+0x2ef6c>
  432a2c:	and	w1, w0, #0xfffffffd
  432a30:	mov	x0, x20
  432a34:	mov	x2, xzr
  432a38:	bl	43305c <ferror@plt+0x2efdc>
  432a3c:	add	x1, sp, #0x8
  432a40:	mov	x0, x20
  432a44:	bl	4330d0 <ferror@plt+0x2f050>
  432a48:	mov	w21, w0
  432a4c:	b	432a64 <ferror@plt+0x2e9e4>
  432a50:	mov	w21, #0x1                   	// #1
  432a54:	ldrb	w8, [x20, #88]
  432a58:	cbnz	w8, 432a78 <ferror@plt+0x2e9f8>
  432a5c:	b	432a8c <ferror@plt+0x2ea0c>
  432a60:	mov	w21, #0x1                   	// #1
  432a64:	ldr	x0, [x20, #80]
  432a68:	mov	x1, xzr
  432a6c:	bl	41f33c <ferror@plt+0x1b2bc>
  432a70:	ldrb	w8, [x20, #88]
  432a74:	cbz	w8, 432a8c <ferror@plt+0x2ea0c>
  432a78:	cbz	w22, 432a88 <ferror@plt+0x2ea08>
  432a7c:	adrp	x0, 477000 <ferror@plt+0x72f80>
  432a80:	add	x0, x0, #0x54e
  432a84:	bl	432edc <ferror@plt+0x2ee5c>
  432a88:	strb	wzr, [x20, #88]
  432a8c:	ldr	x8, [x20, #8]
  432a90:	mov	x0, x20
  432a94:	mov	x1, x19
  432a98:	ldr	x8, [x8, #24]
  432a9c:	blr	x8
  432aa0:	ldrb	w8, [x20, #94]
  432aa4:	cmp	w0, #0x1
  432aa8:	and	w8, w8, #0xffffffc3
  432aac:	strb	w8, [x20, #94]
  432ab0:	b.ne	432acc <ferror@plt+0x2ea4c>  // b.any
  432ab4:	cmp	w21, #0x1
  432ab8:	b.eq	432adc <ferror@plt+0x2ea5c>  // b.none
  432abc:	ldr	x1, [sp, #8]
  432ac0:	mov	x0, x19
  432ac4:	bl	4097ec <ferror@plt+0x576c>
  432ac8:	b	432adc <ferror@plt+0x2ea5c>
  432acc:	mov	w22, w0
  432ad0:	add	x0, sp, #0x8
  432ad4:	bl	409854 <ferror@plt+0x57d4>
  432ad8:	mov	w21, w22
  432adc:	mov	w0, w21
  432ae0:	ldp	x20, x19, [sp, #48]
  432ae4:	ldp	x22, x21, [sp, #32]
  432ae8:	ldp	x29, x30, [sp, #16]
  432aec:	add	sp, sp, #0x40
  432af0:	ret
  432af4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432af8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432afc:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432b00:	add	x0, x0, #0xb6
  432b04:	add	x1, x1, #0x50b
  432b08:	add	x2, x2, #0x35f
  432b0c:	b	432b28 <ferror@plt+0x2eaa8>
  432b10:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432b14:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432b18:	adrp	x2, 43d000 <ferror@plt+0x38f80>
  432b1c:	add	x0, x0, #0xb6
  432b20:	add	x1, x1, #0x50b
  432b24:	add	x2, x2, #0x95d
  432b28:	bl	413114 <ferror@plt+0xf094>
  432b2c:	mov	w21, wzr
  432b30:	b	432adc <ferror@plt+0x2ea5c>
  432b34:	stp	x29, x30, [sp, #-32]!
  432b38:	mov	x29, sp
  432b3c:	str	x19, [sp, #16]
  432b40:	str	xzr, [x29, #24]
  432b44:	cbz	x0, 432bfc <ferror@plt+0x2eb7c>
  432b48:	ldr	x8, [x0, #80]
  432b4c:	mov	x19, x0
  432b50:	cbz	x8, 432ba0 <ferror@plt+0x2eb20>
  432b54:	ldr	x8, [x8, #8]
  432b58:	cbz	x8, 432ba0 <ferror@plt+0x2eb20>
  432b5c:	mov	x0, x19
  432b60:	bl	432fec <ferror@plt+0x2ef6c>
  432b64:	and	w1, w0, #0xfffffffd
  432b68:	mov	x0, x19
  432b6c:	mov	x2, xzr
  432b70:	bl	43305c <ferror@plt+0x2efdc>
  432b74:	add	x1, x29, #0x18
  432b78:	mov	x0, x19
  432b7c:	bl	4330d0 <ferror@plt+0x2f050>
  432b80:	ldr	x8, [x29, #24]
  432b84:	cbz	x8, 432ba0 <ferror@plt+0x2eb20>
  432b88:	ldr	x1, [x8, #8]
  432b8c:	adrp	x0, 478000 <ferror@plt+0x73f80>
  432b90:	add	x0, x0, #0x355
  432b94:	bl	432edc <ferror@plt+0x2ee5c>
  432b98:	ldr	x0, [x29, #24]
  432b9c:	bl	409530 <ferror@plt+0x54b0>
  432ba0:	ldr	x0, [x19, #64]
  432ba4:	cbz	x0, 432bb0 <ferror@plt+0x2eb30>
  432ba8:	mov	x1, xzr
  432bac:	bl	41f33c <ferror@plt+0x1b2bc>
  432bb0:	ldr	x0, [x19, #80]
  432bb4:	cbz	x0, 432bc0 <ferror@plt+0x2eb40>
  432bb8:	mov	x1, xzr
  432bbc:	bl	41f33c <ferror@plt+0x1b2bc>
  432bc0:	ldr	x8, [x19, #16]
  432bc4:	cbz	x8, 432bf0 <ferror@plt+0x2eb70>
  432bc8:	ldr	x0, [x19, #72]
  432bcc:	cbz	x0, 432bd8 <ferror@plt+0x2eb58>
  432bd0:	mov	x1, xzr
  432bd4:	bl	41f33c <ferror@plt+0x1b2bc>
  432bd8:	ldrb	w8, [x19, #88]
  432bdc:	cbz	w8, 432bf0 <ferror@plt+0x2eb70>
  432be0:	adrp	x0, 477000 <ferror@plt+0x72f80>
  432be4:	add	x0, x0, #0x54e
  432be8:	bl	432edc <ferror@plt+0x2ee5c>
  432bec:	strb	wzr, [x19, #88]
  432bf0:	ldr	x19, [sp, #16]
  432bf4:	ldp	x29, x30, [sp], #32
  432bf8:	ret
  432bfc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432c00:	adrp	x1, 478000 <ferror@plt+0x73f80>
  432c04:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432c08:	add	x0, x0, #0xb6
  432c0c:	add	x1, x1, #0x32f
  432c10:	add	x2, x2, #0x35f
  432c14:	bl	413114 <ferror@plt+0xf094>
  432c18:	b	432bf0 <ferror@plt+0x2eb70>
  432c1c:	stp	x29, x30, [sp, #-32]!
  432c20:	mov	x29, sp
  432c24:	str	x19, [sp, #16]
  432c28:	str	xzr, [x29, #24]
  432c2c:	cbz	x0, 432c84 <ferror@plt+0x2ec04>
  432c30:	cbz	x3, 432ca0 <ferror@plt+0x2ec20>
  432c34:	cbz	x2, 432c6c <ferror@plt+0x2ebec>
  432c38:	cbz	x1, 432cbc <ferror@plt+0x2ec3c>
  432c3c:	ldr	x8, [x0, #8]
  432c40:	add	x4, x29, #0x18
  432c44:	ldr	x8, [x8]
  432c48:	blr	x8
  432c4c:	ldr	x1, [x29, #24]
  432c50:	bl	432ce0 <ferror@plt+0x2ec60>
  432c54:	ldr	x8, [x29, #24]
  432c58:	mov	w19, w0
  432c5c:	cbz	x8, 432c74 <ferror@plt+0x2ebf4>
  432c60:	mov	x0, x8
  432c64:	bl	409530 <ferror@plt+0x54b0>
  432c68:	b	432c74 <ferror@plt+0x2ebf4>
  432c6c:	mov	w19, wzr
  432c70:	str	xzr, [x3]
  432c74:	mov	w0, w19
  432c78:	ldr	x19, [sp, #16]
  432c7c:	ldp	x29, x30, [sp], #32
  432c80:	ret
  432c84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432c88:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432c8c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432c90:	add	x0, x0, #0xb6
  432c94:	add	x1, x1, #0x395
  432c98:	add	x2, x2, #0x35f
  432c9c:	b	432cd4 <ferror@plt+0x2ec54>
  432ca0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432ca4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432ca8:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432cac:	add	x0, x0, #0xb6
  432cb0:	add	x1, x1, #0x395
  432cb4:	add	x2, x2, #0x3d7
  432cb8:	b	432cd4 <ferror@plt+0x2ec54>
  432cbc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432cc0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432cc4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432cc8:	add	x0, x0, #0xb6
  432ccc:	add	x1, x1, #0x395
  432cd0:	add	x2, x2, #0x3ea
  432cd4:	bl	413114 <ferror@plt+0xf094>
  432cd8:	mov	w19, #0x3                   	// #3
  432cdc:	b	432c74 <ferror@plt+0x2ebf4>
  432ce0:	stp	x29, x30, [sp, #-32]!
  432ce4:	sub	w8, w0, #0x1
  432ce8:	cmp	w8, #0x2
  432cec:	stp	x20, x19, [sp, #16]
  432cf0:	mov	x29, sp
  432cf4:	b.cc	432d0c <ferror@plt+0x2ec8c>  // b.lo, b.ul, b.last
  432cf8:	cbz	w0, 432d1c <ferror@plt+0x2ec9c>
  432cfc:	cmp	w0, #0x3
  432d00:	b.ne	432d74 <ferror@plt+0x2ecf4>  // b.any
  432d04:	mov	w0, #0x1                   	// #1
  432d08:	b	432d10 <ferror@plt+0x2ec90>
  432d0c:	mov	w0, wzr
  432d10:	ldp	x20, x19, [sp, #16]
  432d14:	ldp	x29, x30, [sp], #32
  432d18:	ret
  432d1c:	mov	x19, x1
  432d20:	cbz	x1, 432d50 <ferror@plt+0x2ecd0>
  432d24:	ldr	w20, [x19]
  432d28:	bl	435c70 <ferror@plt+0x31bf0>
  432d2c:	cmp	w20, w0
  432d30:	b.ne	432d48 <ferror@plt+0x2ecc8>  // b.any
  432d34:	ldr	w8, [x19, #4]
  432d38:	cmp	w8, #0x1
  432d3c:	mov	w8, #0x2                   	// #2
  432d40:	cinc	w0, w8, ne  // ne = any
  432d44:	b	432d10 <ferror@plt+0x2ec90>
  432d48:	mov	w0, #0x3                   	// #3
  432d4c:	b	432d10 <ferror@plt+0x2ec90>
  432d50:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432d54:	adrp	x1, 478000 <ferror@plt+0x73f80>
  432d58:	adrp	x2, 478000 <ferror@plt+0x73f80>
  432d5c:	add	x0, x0, #0xb6
  432d60:	add	x1, x1, #0x2cd
  432d64:	add	x2, x2, #0x307
  432d68:	bl	413114 <ferror@plt+0xf094>
  432d6c:	mov	w0, #0x3                   	// #3
  432d70:	b	432d10 <ferror@plt+0x2ec90>
  432d74:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432d78:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432d7c:	adrp	x3, 478000 <ferror@plt+0x73f80>
  432d80:	add	x0, x0, #0xb6
  432d84:	add	x1, x1, #0x91b
  432d88:	add	x3, x3, #0x313
  432d8c:	mov	w2, #0x128                 	// #296
  432d90:	mov	x4, xzr
  432d94:	bl	422680 <ferror@plt+0x1e600>
  432d98:	stp	x29, x30, [sp, #-32]!
  432d9c:	mov	x29, sp
  432da0:	str	x19, [sp, #16]
  432da4:	str	xzr, [x29, #24]
  432da8:	cbz	x0, 432dec <ferror@plt+0x2ed6c>
  432dac:	cbz	x3, 432e08 <ferror@plt+0x2ed88>
  432db0:	ldr	x8, [x0, #8]
  432db4:	add	x4, x29, #0x18
  432db8:	ldr	x8, [x8, #8]
  432dbc:	blr	x8
  432dc0:	ldr	x1, [x29, #24]
  432dc4:	bl	432ce0 <ferror@plt+0x2ec60>
  432dc8:	ldr	x8, [x29, #24]
  432dcc:	mov	w19, w0
  432dd0:	cbz	x8, 432ddc <ferror@plt+0x2ed5c>
  432dd4:	mov	x0, x8
  432dd8:	bl	409530 <ferror@plt+0x54b0>
  432ddc:	mov	w0, w19
  432de0:	ldr	x19, [sp, #16]
  432de4:	ldp	x29, x30, [sp], #32
  432de8:	ret
  432dec:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432df0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432df4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432df8:	add	x0, x0, #0xb6
  432dfc:	add	x1, x1, #0x3f6
  432e00:	add	x2, x2, #0x35f
  432e04:	b	432e20 <ferror@plt+0x2eda0>
  432e08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432e0c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432e10:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432e14:	add	x0, x0, #0xb6
  432e18:	add	x1, x1, #0x3f6
  432e1c:	add	x2, x2, #0x43f
  432e20:	bl	413114 <ferror@plt+0xf094>
  432e24:	mov	w19, #0x3                   	// #3
  432e28:	b	432ddc <ferror@plt+0x2ed5c>
  432e2c:	stp	x29, x30, [sp, #-32]!
  432e30:	mov	x29, sp
  432e34:	str	x19, [sp, #16]
  432e38:	str	xzr, [x29, #24]
  432e3c:	cbz	x0, 432ea0 <ferror@plt+0x2ee20>
  432e40:	ldrb	w8, [x0, #94]
  432e44:	tbz	w8, #5, 432ebc <ferror@plt+0x2ee3c>
  432e48:	cmp	w2, #0x3
  432e4c:	b.cs	432e80 <ferror@plt+0x2ee00>  // b.hs, b.nlast
  432e50:	ldr	x8, [x0, #8]
  432e54:	add	x3, x29, #0x18
  432e58:	ldr	x8, [x8, #16]
  432e5c:	blr	x8
  432e60:	ldr	x1, [x29, #24]
  432e64:	bl	432ce0 <ferror@plt+0x2ec60>
  432e68:	ldr	x8, [x29, #24]
  432e6c:	mov	w19, w0
  432e70:	cbz	x8, 432e90 <ferror@plt+0x2ee10>
  432e74:	mov	x0, x8
  432e78:	bl	409530 <ferror@plt+0x54b0>
  432e7c:	b	432e90 <ferror@plt+0x2ee10>
  432e80:	adrp	x0, 477000 <ferror@plt+0x72f80>
  432e84:	add	x0, x0, #0x4a6
  432e88:	bl	432edc <ferror@plt+0x2ee5c>
  432e8c:	mov	w19, #0x3                   	// #3
  432e90:	mov	w0, w19
  432e94:	ldr	x19, [sp, #16]
  432e98:	ldp	x29, x30, [sp], #32
  432e9c:	ret
  432ea0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432ea4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432ea8:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432eac:	add	x0, x0, #0xb6
  432eb0:	add	x1, x1, #0x455
  432eb4:	add	x2, x2, #0x35f
  432eb8:	b	432ed4 <ferror@plt+0x2ee54>
  432ebc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432ec0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432ec4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432ec8:	add	x0, x0, #0xb6
  432ecc:	add	x1, x1, #0x455
  432ed0:	add	x2, x2, #0x491
  432ed4:	bl	413114 <ferror@plt+0xf094>
  432ed8:	b	432e8c <ferror@plt+0x2ee0c>
  432edc:	sub	sp, sp, #0x120
  432ee0:	stp	x29, x30, [sp, #256]
  432ee4:	add	x29, sp, #0x100
  432ee8:	mov	x9, #0xffffffffffffffc8    	// #-56
  432eec:	mov	x10, sp
  432ef0:	sub	x11, x29, #0x78
  432ef4:	movk	x9, #0xff80, lsl #32
  432ef8:	add	x12, x29, #0x20
  432efc:	add	x10, x10, #0x80
  432f00:	add	x11, x11, #0x38
  432f04:	stp	x10, x9, [x29, #-16]
  432f08:	stp	x12, x11, [x29, #-32]
  432f0c:	stp	x1, x2, [x29, #-120]
  432f10:	stp	x3, x4, [x29, #-104]
  432f14:	stp	x5, x6, [x29, #-88]
  432f18:	stur	x7, [x29, #-72]
  432f1c:	stp	q0, q1, [sp]
  432f20:	ldp	q0, q1, [x29, #-32]
  432f24:	mov	x8, x0
  432f28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432f2c:	add	x0, x0, #0xb6
  432f30:	sub	x3, x29, #0x40
  432f34:	mov	w1, #0x10                  	// #16
  432f38:	mov	x2, x8
  432f3c:	str	x28, [sp, #272]
  432f40:	stp	q2, q3, [sp, #32]
  432f44:	stp	q4, q5, [sp, #64]
  432f48:	stp	q6, q7, [sp, #96]
  432f4c:	stp	q0, q1, [x29, #-64]
  432f50:	bl	41336c <ferror@plt+0xf2ec>
  432f54:	ldr	x28, [sp, #272]
  432f58:	ldp	x29, x30, [sp, #256]
  432f5c:	add	sp, sp, #0x120
  432f60:	ret
  432f64:	stp	x29, x30, [sp, #-32]!
  432f68:	mov	x29, sp
  432f6c:	str	x19, [sp, #16]
  432f70:	str	xzr, [x29, #24]
  432f74:	cbz	x0, 432fcc <ferror@plt+0x2ef4c>
  432f78:	mov	x19, x0
  432f7c:	bl	432b34 <ferror@plt+0x2eab4>
  432f80:	ldr	x8, [x19, #8]
  432f84:	add	x1, x29, #0x18
  432f88:	mov	x0, x19
  432f8c:	ldr	x8, [x8, #24]
  432f90:	blr	x8
  432f94:	ldr	x8, [x29, #24]
  432f98:	cbz	x8, 432fb4 <ferror@plt+0x2ef34>
  432f9c:	ldr	x1, [x8, #8]
  432fa0:	adrp	x0, 477000 <ferror@plt+0x72f80>
  432fa4:	add	x0, x0, #0x4f1
  432fa8:	bl	432edc <ferror@plt+0x2ee5c>
  432fac:	ldr	x0, [x29, #24]
  432fb0:	bl	409530 <ferror@plt+0x54b0>
  432fb4:	ldrb	w8, [x19, #94]
  432fb8:	and	w8, w8, #0xffffffc3
  432fbc:	strb	w8, [x19, #94]
  432fc0:	ldr	x19, [sp, #16]
  432fc4:	ldp	x29, x30, [sp], #32
  432fc8:	ret
  432fcc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  432fd0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  432fd4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  432fd8:	add	x0, x0, #0xb6
  432fdc:	add	x1, x1, #0x4cb
  432fe0:	add	x2, x2, #0x35f
  432fe4:	bl	413114 <ferror@plt+0xf094>
  432fe8:	b	432fc0 <ferror@plt+0x2ef40>
  432fec:	stp	x29, x30, [sp, #-32]!
  432ff0:	str	x19, [sp, #16]
  432ff4:	mov	x29, sp
  432ff8:	cbz	x0, 433038 <ferror@plt+0x2efb8>
  432ffc:	ldr	x8, [x0, #8]
  433000:	mov	x19, x0
  433004:	ldr	x8, [x8, #56]
  433008:	blr	x8
  43300c:	ldrb	w8, [x19, #94]
  433010:	lsr	w8, w8, #1
  433014:	and	w9, w8, #0x10
  433018:	and	w10, w8, #0x4
  43301c:	orr	w9, w0, w9
  433020:	orr	w9, w9, w10
  433024:	and	w8, w8, #0x8
  433028:	orr	w0, w9, w8
  43302c:	ldr	x19, [sp, #16]
  433030:	ldp	x29, x30, [sp], #32
  433034:	ret
  433038:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43303c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433040:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433044:	add	x0, x0, #0xb6
  433048:	add	x1, x1, #0x7e9
  43304c:	add	x2, x2, #0x35f
  433050:	bl	413114 <ferror@plt+0xf094>
  433054:	mov	w0, wzr
  433058:	b	43302c <ferror@plt+0x2efac>
  43305c:	stp	x29, x30, [sp, #-16]!
  433060:	mov	x29, sp
  433064:	cbz	x0, 43308c <ferror@plt+0x2f00c>
  433068:	cbz	x2, 433074 <ferror@plt+0x2eff4>
  43306c:	ldr	x8, [x2]
  433070:	cbnz	x8, 4330a8 <ferror@plt+0x2f028>
  433074:	ldr	x8, [x0, #8]
  433078:	and	w1, w1, #0x3
  43307c:	ldr	x8, [x8, #48]
  433080:	blr	x8
  433084:	ldp	x29, x30, [sp], #16
  433088:	ret
  43308c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433090:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433094:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433098:	add	x0, x0, #0xb6
  43309c:	add	x1, x1, #0x7a5
  4330a0:	add	x2, x2, #0x35f
  4330a4:	b	4330c0 <ferror@plt+0x2f040>
  4330a8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4330ac:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4330b0:	adrp	x2, 475000 <ferror@plt+0x70f80>
  4330b4:	add	x0, x0, #0xb6
  4330b8:	add	x1, x1, #0x7a5
  4330bc:	add	x2, x2, #0x9e2
  4330c0:	bl	413114 <ferror@plt+0xf094>
  4330c4:	mov	w0, wzr
  4330c8:	ldp	x29, x30, [sp], #16
  4330cc:	ret
  4330d0:	sub	sp, sp, #0x40
  4330d4:	mov	w8, #0x1                   	// #1
  4330d8:	stp	x29, x30, [sp, #16]
  4330dc:	stp	x22, x21, [sp, #32]
  4330e0:	stp	x20, x19, [sp, #48]
  4330e4:	add	x29, sp, #0x10
  4330e8:	str	x8, [sp, #8]
  4330ec:	cbz	x0, 43319c <ferror@plt+0x2f11c>
  4330f0:	mov	x19, x1
  4330f4:	mov	x20, x0
  4330f8:	cbz	x1, 433104 <ferror@plt+0x2f084>
  4330fc:	ldr	x8, [x19]
  433100:	cbnz	x8, 4331b8 <ferror@plt+0x2f138>
  433104:	ldr	x8, [x20, #80]
  433108:	cbz	x8, 433180 <ferror@plt+0x2f100>
  43310c:	ldr	x8, [x8, #8]
  433110:	cbz	x8, 433180 <ferror@plt+0x2f100>
  433114:	mov	x21, xzr
  433118:	ldr	x8, [sp, #8]
  43311c:	cbz	x8, 4331dc <ferror@plt+0x2f15c>
  433120:	ldr	x8, [x20, #80]
  433124:	ldr	x9, [x20, #8]
  433128:	add	x3, sp, #0x8
  43312c:	mov	x0, x20
  433130:	ldp	x10, x8, [x8]
  433134:	ldr	x9, [x9, #8]
  433138:	mov	x4, x19
  43313c:	add	x1, x10, x21
  433140:	sub	x2, x8, x21
  433144:	blr	x9
  433148:	ldr	x9, [sp, #8]
  43314c:	ldr	x8, [x20, #80]
  433150:	mov	w22, w0
  433154:	cmp	w0, #0x1
  433158:	add	x21, x9, x21
  43315c:	b.ne	43316c <ferror@plt+0x2f0ec>  // b.any
  433160:	ldr	x9, [x8, #8]
  433164:	cmp	x21, x9
  433168:	b.cc	433118 <ferror@plt+0x2f098>  // b.lo, b.ul, b.last
  43316c:	mov	x0, x8
  433170:	mov	x1, xzr
  433174:	mov	x2, x21
  433178:	bl	41fee4 <ferror@plt+0x1be64>
  43317c:	b	433184 <ferror@plt+0x2f104>
  433180:	mov	w22, #0x1                   	// #1
  433184:	mov	w0, w22
  433188:	ldp	x20, x19, [sp, #48]
  43318c:	ldp	x22, x21, [sp, #32]
  433190:	ldp	x29, x30, [sp, #16]
  433194:	add	sp, sp, #0x40
  433198:	ret
  43319c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4331a0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4331a4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4331a8:	add	x0, x0, #0xb6
  4331ac:	add	x1, x1, #0x9ac
  4331b0:	add	x2, x2, #0x35f
  4331b4:	b	4331d0 <ferror@plt+0x2f150>
  4331b8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4331bc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4331c0:	adrp	x2, 475000 <ferror@plt+0x70f80>
  4331c4:	add	x0, x0, #0xb6
  4331c8:	add	x1, x1, #0x9ac
  4331cc:	add	x2, x2, #0x9e2
  4331d0:	bl	413114 <ferror@plt+0xf094>
  4331d4:	mov	w22, wzr
  4331d8:	b	433184 <ferror@plt+0x2f104>
  4331dc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4331e0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4331e4:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4331e8:	adrp	x4, 477000 <ferror@plt+0x72f80>
  4331ec:	add	x0, x0, #0xb6
  4331f0:	add	x1, x1, #0x91b
  4331f4:	add	x3, x3, #0x9e2
  4331f8:	add	x4, x4, #0x9f5
  4331fc:	mov	w2, #0x4b9                 	// #1209
  433200:	bl	422680 <ferror@plt+0x1e600>
  433204:	stp	x29, x30, [sp, #-16]!
  433208:	mov	x29, sp
  43320c:	cbz	x0, 433224 <ferror@plt+0x2f1a4>
  433210:	ldr	x8, [x0, #8]
  433214:	ldr	x8, [x8, #32]
  433218:	blr	x8
  43321c:	ldp	x29, x30, [sp], #16
  433220:	ret
  433224:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433228:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43322c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433230:	add	x0, x0, #0xb6
  433234:	add	x1, x1, #0x585
  433238:	add	x2, x2, #0x35f
  43323c:	bl	413114 <ferror@plt+0xf094>
  433240:	mov	x0, xzr
  433244:	ldp	x29, x30, [sp], #16
  433248:	ret
  43324c:	stp	x29, x30, [sp, #-64]!
  433250:	str	x23, [sp, #16]
  433254:	stp	x22, x21, [sp, #32]
  433258:	stp	x20, x19, [sp, #48]
  43325c:	mov	x29, sp
  433260:	cbz	x0, 4332d4 <ferror@plt+0x2f254>
  433264:	mov	w23, w1
  433268:	mov	w1, w2
  43326c:	mov	x19, x5
  433270:	mov	x21, x4
  433274:	mov	x22, x3
  433278:	bl	433204 <ferror@plt+0x2f184>
  43327c:	mov	x20, x0
  433280:	cbz	w23, 433290 <ferror@plt+0x2f210>
  433284:	mov	x0, x20
  433288:	mov	w1, w23
  43328c:	bl	40f088 <ferror@plt+0xb008>
  433290:	mov	x0, x20
  433294:	mov	x1, x22
  433298:	mov	x2, x21
  43329c:	mov	x3, x19
  4332a0:	bl	40ef64 <ferror@plt+0xaee4>
  4332a4:	mov	x0, x20
  4332a8:	mov	x1, xzr
  4332ac:	bl	40e448 <ferror@plt+0xa3c8>
  4332b0:	mov	w19, w0
  4332b4:	mov	x0, x20
  4332b8:	bl	40f4cc <ferror@plt+0xb44c>
  4332bc:	mov	w0, w19
  4332c0:	ldp	x20, x19, [sp, #48]
  4332c4:	ldp	x22, x21, [sp, #32]
  4332c8:	ldr	x23, [sp, #16]
  4332cc:	ldp	x29, x30, [sp], #64
  4332d0:	ret
  4332d4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4332d8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4332dc:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4332e0:	add	x0, x0, #0xb6
  4332e4:	add	x1, x1, #0x5bc
  4332e8:	add	x2, x2, #0x35f
  4332ec:	bl	413114 <ferror@plt+0xf094>
  4332f0:	mov	w19, wzr
  4332f4:	b	4332bc <ferror@plt+0x2f23c>
  4332f8:	stp	x29, x30, [sp, #-16]!
  4332fc:	mov	x4, x3
  433300:	mov	x3, x2
  433304:	mov	w2, w1
  433308:	mov	w1, wzr
  43330c:	mov	x5, xzr
  433310:	mov	x29, sp
  433314:	bl	43324c <ferror@plt+0x2f1cc>
  433318:	ldp	x29, x30, [sp], #16
  43331c:	ret
  433320:	ldr	x8, [x0, #16]
  433324:	cbz	x8, 43335c <ferror@plt+0x2f2dc>
  433328:	ldr	x8, [x0, #72]
  43332c:	cbz	x8, 43333c <ferror@plt+0x2f2bc>
  433330:	ldr	x8, [x8, #8]
  433334:	cmp	x8, #0x0
  433338:	cset	w8, ne  // ne = any
  43333c:	ldr	x9, [x0, #80]
  433340:	cbz	x9, 433368 <ferror@plt+0x2f2e8>
  433344:	ldr	x9, [x9, #8]
  433348:	ldr	x10, [x0, #56]
  43334c:	orr	w11, w8, #0x4
  433350:	cmp	x9, x10
  433354:	csel	w0, w11, w8, cc  // cc = lo, ul, last
  433358:	ret
  43335c:	ldr	x8, [x0, #64]
  433360:	cbnz	x8, 433330 <ferror@plt+0x2f2b0>
  433364:	b	43333c <ferror@plt+0x2f2bc>
  433368:	mov	w0, w8
  43336c:	ret
  433370:	stp	x29, x30, [sp, #-16]!
  433374:	sub	w8, w0, #0x4
  433378:	cmp	w8, #0x47
  43337c:	mov	x29, sp
  433380:	b.hi	4333d0 <ferror@plt+0x2f350>  // b.pmore
  433384:	adrp	x9, 477000 <ferror@plt+0x72f80>
  433388:	add	x9, x9, #0x2e0
  43338c:	adr	x10, 4333a0 <ferror@plt+0x2f320>
  433390:	ldrb	w11, [x9, x8]
  433394:	add	x10, x10, x11, lsl #2
  433398:	mov	w0, wzr
  43339c:	br	x10
  4333a0:	mov	w0, #0x2                   	// #2
  4333a4:	ldp	x29, x30, [sp], #16
  4333a8:	ret
  4333ac:	mov	w0, #0x5                   	// #5
  4333b0:	ldp	x29, x30, [sp], #16
  4333b4:	ret
  4333b8:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4333bc:	add	x0, x0, #0x65c
  4333c0:	b	4333cc <ferror@plt+0x2f34c>
  4333c4:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4333c8:	add	x0, x0, #0x676
  4333cc:	bl	432edc <ferror@plt+0x2ee5c>
  4333d0:	mov	w0, #0x8                   	// #8
  4333d4:	ldp	x29, x30, [sp], #16
  4333d8:	ret
  4333dc:	mov	w0, #0x3                   	// #3
  4333e0:	ldp	x29, x30, [sp], #16
  4333e4:	ret
  4333e8:	mov	w0, #0x1                   	// #1
  4333ec:	ldp	x29, x30, [sp], #16
  4333f0:	ret
  4333f4:	mov	w0, #0x4                   	// #4
  4333f8:	ldp	x29, x30, [sp], #16
  4333fc:	ret
  433400:	mov	w0, #0x7                   	// #7
  433404:	ldp	x29, x30, [sp], #16
  433408:	ret
  43340c:	mov	w0, #0x6                   	// #6
  433410:	ldp	x29, x30, [sp], #16
  433414:	ret
  433418:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43341c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433420:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433424:	add	x0, x0, #0xb6
  433428:	add	x1, x1, #0x61b
  43342c:	add	x2, x2, #0x64f
  433430:	bl	413114 <ferror@plt+0xf094>
  433434:	b	4333d0 <ferror@plt+0x2f350>
  433438:	stp	x29, x30, [sp, #-16]!
  43343c:	mov	x29, sp
  433440:	cbz	x0, 433468 <ferror@plt+0x2f3e8>
  433444:	cmp	x1, #0x0
  433448:	mov	w8, #0x400                 	// #1024
  43344c:	csel	x8, x8, x1, eq  // eq = none
  433450:	cmp	x8, #0xa
  433454:	mov	w9, #0xa                   	// #10
  433458:	csel	x8, x8, x9, hi  // hi = pmore
  43345c:	str	x8, [x0, #56]
  433460:	ldp	x29, x30, [sp], #16
  433464:	ret
  433468:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43346c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433470:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433474:	add	x0, x0, #0xb6
  433478:	add	x1, x1, #0x69b
  43347c:	add	x2, x2, #0x35f
  433480:	bl	413114 <ferror@plt+0xf094>
  433484:	ldp	x29, x30, [sp], #16
  433488:	ret
  43348c:	stp	x29, x30, [sp, #-16]!
  433490:	mov	x29, sp
  433494:	cbz	x0, 4334a4 <ferror@plt+0x2f424>
  433498:	ldr	x0, [x0, #56]
  43349c:	ldp	x29, x30, [sp], #16
  4334a0:	ret
  4334a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4334a8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4334ac:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4334b0:	add	x0, x0, #0xb6
  4334b4:	add	x1, x1, #0x6d2
  4334b8:	add	x2, x2, #0x35f
  4334bc:	bl	413114 <ferror@plt+0xf094>
  4334c0:	mov	x0, xzr
  4334c4:	ldp	x29, x30, [sp], #16
  4334c8:	ret
  4334cc:	stp	x29, x30, [sp, #-48]!
  4334d0:	str	x21, [sp, #16]
  4334d4:	stp	x20, x19, [sp, #32]
  4334d8:	mov	x29, sp
  4334dc:	cbz	x0, 433548 <ferror@plt+0x2f4c8>
  4334e0:	mov	w20, w2
  4334e4:	mov	x21, x1
  4334e8:	mov	x19, x0
  4334ec:	cbz	x1, 4334f4 <ferror@plt+0x2f474>
  4334f0:	cbz	w20, 433568 <ferror@plt+0x2f4e8>
  4334f4:	cbz	x21, 43350c <ferror@plt+0x2f48c>
  4334f8:	tbz	w20, #31, 433510 <ferror@plt+0x2f490>
  4334fc:	mov	x0, x21
  433500:	bl	403590 <strlen@plt>
  433504:	mov	x20, x0
  433508:	b	433510 <ferror@plt+0x2f490>
  43350c:	mov	w20, wzr
  433510:	ldr	x0, [x19, #40]
  433514:	bl	41249c <ferror@plt+0xe41c>
  433518:	cbz	x21, 43352c <ferror@plt+0x2f4ac>
  43351c:	mov	x0, x21
  433520:	mov	w1, w20
  433524:	bl	41cefc <ferror@plt+0x18e7c>
  433528:	b	433530 <ferror@plt+0x2f4b0>
  43352c:	mov	x0, xzr
  433530:	str	x0, [x19, #40]
  433534:	str	w20, [x19, #48]
  433538:	ldp	x20, x19, [sp, #32]
  43353c:	ldr	x21, [sp, #16]
  433540:	ldp	x29, x30, [sp], #48
  433544:	ret
  433548:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43354c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433550:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433554:	add	x0, x0, #0xb6
  433558:	add	x1, x1, #0x703
  43355c:	add	x2, x2, #0x35f
  433560:	bl	413114 <ferror@plt+0xf094>
  433564:	b	433538 <ferror@plt+0x2f4b8>
  433568:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43356c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433570:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433574:	add	x0, x0, #0xb6
  433578:	add	x1, x1, #0x703
  43357c:	add	x2, x2, #0x746
  433580:	bl	413114 <ferror@plt+0xf094>
  433584:	b	433538 <ferror@plt+0x2f4b8>
  433588:	stp	x29, x30, [sp, #-16]!
  43358c:	mov	x29, sp
  433590:	cbz	x0, 4335ac <ferror@plt+0x2f52c>
  433594:	cbz	x1, 4335a0 <ferror@plt+0x2f520>
  433598:	ldr	w8, [x0, #48]
  43359c:	str	w8, [x1]
  4335a0:	ldr	x0, [x0, #40]
  4335a4:	ldp	x29, x30, [sp], #16
  4335a8:	ret
  4335ac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4335b0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4335b4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4335b8:	add	x0, x0, #0xb6
  4335bc:	add	x1, x1, #0x767
  4335c0:	add	x2, x2, #0x35f
  4335c4:	bl	413114 <ferror@plt+0xf094>
  4335c8:	mov	x0, xzr
  4335cc:	ldp	x29, x30, [sp], #16
  4335d0:	ret
  4335d4:	stp	x29, x30, [sp, #-16]!
  4335d8:	mov	x29, sp
  4335dc:	cbz	x0, 4335fc <ferror@plt+0x2f57c>
  4335e0:	ldrb	w8, [x0, #94]
  4335e4:	ubfiz	w9, w1, #2, #1
  4335e8:	and	w8, w8, #0xfffffffb
  4335ec:	orr	w8, w8, w9
  4335f0:	strb	w8, [x0, #94]
  4335f4:	ldp	x29, x30, [sp], #16
  4335f8:	ret
  4335fc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433600:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433604:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433608:	add	x0, x0, #0xb6
  43360c:	add	x1, x1, #0x817
  433610:	add	x2, x2, #0x35f
  433614:	bl	413114 <ferror@plt+0xf094>
  433618:	ldp	x29, x30, [sp], #16
  43361c:	ret
  433620:	stp	x29, x30, [sp, #-16]!
  433624:	mov	x29, sp
  433628:	cbz	x0, 43363c <ferror@plt+0x2f5bc>
  43362c:	ldrb	w8, [x0, #94]
  433630:	ubfx	w0, w8, #2, #1
  433634:	ldp	x29, x30, [sp], #16
  433638:	ret
  43363c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433640:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433644:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433648:	add	x0, x0, #0xb6
  43364c:	add	x1, x1, #0x854
  433650:	add	x2, x2, #0x35f
  433654:	bl	413114 <ferror@plt+0xf094>
  433658:	mov	w0, wzr
  43365c:	ldp	x29, x30, [sp], #16
  433660:	ret
  433664:	stp	x29, x30, [sp, #-64]!
  433668:	str	x23, [sp, #16]
  43366c:	stp	x22, x21, [sp, #32]
  433670:	stp	x20, x19, [sp, #48]
  433674:	mov	x29, sp
  433678:	cbz	x0, 433800 <ferror@plt+0x2f780>
  43367c:	mov	x21, x3
  433680:	mov	w22, w2
  433684:	mov	x23, x1
  433688:	mov	x19, x0
  43368c:	cbz	x3, 433698 <ferror@plt+0x2f618>
  433690:	ldr	x8, [x21]
  433694:	cbnz	x8, 433838 <ferror@plt+0x2f7b8>
  433698:	ldrb	w8, [x19, #94]
  43369c:	tbz	w8, #5, 43381c <ferror@plt+0x2f79c>
  4336a0:	sub	w9, w22, #0x1
  4336a4:	cmp	w9, #0x2
  4336a8:	b.cs	433784 <ferror@plt+0x2f704>  // b.hs, b.nlast
  4336ac:	tbz	w8, #0, 4336c8 <ferror@plt+0x2f648>
  4336b0:	mov	x0, x19
  4336b4:	mov	x1, x21
  4336b8:	bl	4330d0 <ferror@plt+0x2f050>
  4336bc:	mov	w20, w0
  4336c0:	cmp	w0, #0x1
  4336c4:	b.ne	4337bc <ferror@plt+0x2f73c>  // b.any
  4336c8:	ldr	x8, [x19, #8]
  4336cc:	mov	x0, x19
  4336d0:	mov	x1, x23
  4336d4:	mov	w2, w22
  4336d8:	ldr	x8, [x8, #16]
  4336dc:	mov	x3, x21
  4336e0:	blr	x8
  4336e4:	mov	w20, w0
  4336e8:	cmp	w0, #0x1
  4336ec:	b.ne	4337bc <ferror@plt+0x2f73c>  // b.any
  4336f0:	ldrb	w8, [x19, #94]
  4336f4:	tbz	w8, #0, 4337bc <ferror@plt+0x2f73c>
  4336f8:	ldr	x0, [x19, #64]
  4336fc:	cbz	x0, 433708 <ferror@plt+0x2f688>
  433700:	mov	x1, xzr
  433704:	bl	41f33c <ferror@plt+0x1b2bc>
  433708:	ldr	x0, [x19, #24]
  43370c:	cmn	x0, #0x1
  433710:	b.eq	433728 <ferror@plt+0x2f6a8>  // b.none
  433714:	mov	x1, xzr
  433718:	mov	x2, xzr
  43371c:	mov	x3, xzr
  433720:	mov	x4, xzr
  433724:	bl	431118 <ferror@plt+0x2d098>
  433728:	ldr	x0, [x19, #32]
  43372c:	cmn	x0, #0x1
  433730:	b.eq	433748 <ferror@plt+0x2f6c8>  // b.none
  433734:	mov	x1, xzr
  433738:	mov	x2, xzr
  43373c:	mov	x3, xzr
  433740:	mov	x4, xzr
  433744:	bl	431118 <ferror@plt+0x2d098>
  433748:	ldr	x0, [x19, #72]
  43374c:	cbz	x0, 433768 <ferror@plt+0x2f6e8>
  433750:	ldr	x8, [x0, #8]
  433754:	cbz	x8, 433760 <ferror@plt+0x2f6e0>
  433758:	ldrb	w8, [x19, #94]
  43375c:	tbnz	w8, #1, 433880 <ferror@plt+0x2f800>
  433760:	mov	x1, xzr
  433764:	bl	41f33c <ferror@plt+0x1b2bc>
  433768:	ldrb	w8, [x19, #88]
  43376c:	cbz	w8, 4337bc <ferror@plt+0x2f73c>
  433770:	adrp	x0, 477000 <ferror@plt+0x72f80>
  433774:	add	x0, x0, #0x54e
  433778:	bl	432edc <ferror@plt+0x2ee5c>
  43377c:	strb	wzr, [x19, #88]
  433780:	b	4337bc <ferror@plt+0x2f73c>
  433784:	cbnz	w22, 4337ac <ferror@plt+0x2f72c>
  433788:	tbz	w8, #0, 4336ac <ferror@plt+0x2f62c>
  43378c:	tbz	w8, #1, 4337d4 <ferror@plt+0x2f754>
  433790:	ldr	x9, [x19, #72]
  433794:	cbz	x9, 4337d4 <ferror@plt+0x2f754>
  433798:	ldr	x9, [x9, #8]
  43379c:	cbz	x9, 4337d4 <ferror@plt+0x2f754>
  4337a0:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4337a4:	add	x0, x0, #0x8dc
  4337a8:	b	4337b4 <ferror@plt+0x2f734>
  4337ac:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4337b0:	add	x0, x0, #0x97e
  4337b4:	bl	432edc <ferror@plt+0x2ee5c>
  4337b8:	mov	w20, wzr
  4337bc:	mov	w0, w20
  4337c0:	ldp	x20, x19, [sp, #48]
  4337c4:	ldp	x22, x21, [sp, #32]
  4337c8:	ldr	x23, [sp, #16]
  4337cc:	ldp	x29, x30, [sp], #64
  4337d0:	ret
  4337d4:	ldr	x9, [x19, #64]
  4337d8:	cbz	x9, 4337e4 <ferror@plt+0x2f764>
  4337dc:	ldr	x9, [x9, #8]
  4337e0:	sub	x23, x23, x9
  4337e4:	ldr	x9, [x19, #72]
  4337e8:	cbz	x9, 4336ac <ferror@plt+0x2f62c>
  4337ec:	ldr	x9, [x9, #8]
  4337f0:	tbz	w8, #1, 4337f8 <ferror@plt+0x2f778>
  4337f4:	cbnz	x9, 433858 <ferror@plt+0x2f7d8>
  4337f8:	sub	x23, x23, x9
  4337fc:	b	4336ac <ferror@plt+0x2f62c>
  433800:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433804:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433808:	adrp	x2, 477000 <ferror@plt+0x72f80>
  43380c:	add	x0, x0, #0xb6
  433810:	add	x1, x1, #0x88b
  433814:	add	x2, x2, #0x35f
  433818:	b	433850 <ferror@plt+0x2f7d0>
  43381c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433820:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433824:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433828:	add	x0, x0, #0xb6
  43382c:	add	x1, x1, #0x88b
  433830:	add	x2, x2, #0x491
  433834:	b	433850 <ferror@plt+0x2f7d0>
  433838:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43383c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433840:	adrp	x2, 475000 <ferror@plt+0x70f80>
  433844:	add	x0, x0, #0xb6
  433848:	add	x1, x1, #0x88b
  43384c:	add	x2, x2, #0x9e2
  433850:	bl	413114 <ferror@plt+0xf094>
  433854:	b	4337b8 <ferror@plt+0x2f738>
  433858:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43385c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433860:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433864:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433868:	add	x0, x0, #0xb6
  43386c:	add	x1, x1, #0x91b
  433870:	add	x3, x3, #0x928
  433874:	add	x4, x4, #0x943
  433878:	mov	w2, #0x468                 	// #1128
  43387c:	bl	422680 <ferror@plt+0x1e600>
  433880:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433884:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433888:	adrp	x3, 477000 <ferror@plt+0x72f80>
  43388c:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433890:	add	x0, x0, #0xb6
  433894:	add	x1, x1, #0x91b
  433898:	add	x3, x3, #0x928
  43389c:	add	x4, x4, #0x943
  4338a0:	mov	w2, #0x491                 	// #1169
  4338a4:	bl	422680 <ferror@plt+0x1e600>
  4338a8:	stp	x29, x30, [sp, #-16]!
  4338ac:	mov	x29, sp
  4338b0:	cbz	x0, 433904 <ferror@plt+0x2f884>
  4338b4:	ldr	x8, [x0, #16]
  4338b8:	cbz	x8, 4338d0 <ferror@plt+0x2f850>
  4338bc:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4338c0:	add	x0, x0, #0xa3a
  4338c4:	bl	432edc <ferror@plt+0x2ee5c>
  4338c8:	ldp	x29, x30, [sp], #16
  4338cc:	ret
  4338d0:	ldr	x8, [x0, #64]
  4338d4:	cbz	x8, 4338e0 <ferror@plt+0x2f860>
  4338d8:	ldr	x8, [x8, #8]
  4338dc:	cbnz	x8, 433920 <ferror@plt+0x2f8a0>
  4338e0:	ldr	x8, [x0, #80]
  4338e4:	cbz	x8, 4338f0 <ferror@plt+0x2f870>
  4338e8:	ldr	x8, [x8, #8]
  4338ec:	cbnz	x8, 43393c <ferror@plt+0x2f8bc>
  4338f0:	ldrb	w8, [x0, #94]
  4338f4:	bfxil	w8, w1, #0, #1
  4338f8:	strb	w8, [x0, #94]
  4338fc:	ldp	x29, x30, [sp], #16
  433900:	ret
  433904:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433908:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43390c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433910:	add	x0, x0, #0xb6
  433914:	add	x1, x1, #0xa03
  433918:	add	x2, x2, #0x35f
  43391c:	b	433954 <ferror@plt+0x2f8d4>
  433920:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433924:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433928:	adrp	x2, 477000 <ferror@plt+0x72f80>
  43392c:	add	x0, x0, #0xb6
  433930:	add	x1, x1, #0xa03
  433934:	add	x2, x2, #0xa81
  433938:	b	433954 <ferror@plt+0x2f8d4>
  43393c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433940:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433944:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433948:	add	x0, x0, #0xb6
  43394c:	add	x1, x1, #0xa03
  433950:	add	x2, x2, #0xab3
  433954:	bl	413114 <ferror@plt+0xf094>
  433958:	ldp	x29, x30, [sp], #16
  43395c:	ret
  433960:	stp	x29, x30, [sp, #-16]!
  433964:	mov	x29, sp
  433968:	cbz	x0, 43397c <ferror@plt+0x2f8fc>
  43396c:	ldrb	w8, [x0, #94]
  433970:	and	w0, w8, #0x1
  433974:	ldp	x29, x30, [sp], #16
  433978:	ret
  43397c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433980:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433984:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433988:	add	x0, x0, #0xb6
  43398c:	add	x1, x1, #0xae7
  433990:	add	x2, x2, #0x35f
  433994:	bl	413114 <ferror@plt+0xf094>
  433998:	mov	w0, wzr
  43399c:	ldp	x29, x30, [sp], #16
  4339a0:	ret
  4339a4:	stp	x29, x30, [sp, #-96]!
  4339a8:	str	x27, [sp, #16]
  4339ac:	stp	x26, x25, [sp, #32]
  4339b0:	stp	x24, x23, [sp, #48]
  4339b4:	stp	x22, x21, [sp, #64]
  4339b8:	stp	x20, x19, [sp, #80]
  4339bc:	mov	x29, sp
  4339c0:	cbz	x0, 433c50 <ferror@plt+0x2fbd0>
  4339c4:	mov	x21, x2
  4339c8:	mov	x20, x1
  4339cc:	mov	x19, x0
  4339d0:	cbz	x2, 4339dc <ferror@plt+0x2f95c>
  4339d4:	ldr	x8, [x21]
  4339d8:	cbnz	x8, 433c6c <ferror@plt+0x2fbec>
  4339dc:	ldrb	w8, [x19, #94]
  4339e0:	tbz	w8, #1, 4339f4 <ferror@plt+0x2f974>
  4339e4:	ldr	x9, [x19, #72]
  4339e8:	cbz	x9, 4339f4 <ferror@plt+0x2f974>
  4339ec:	ldr	x9, [x9, #8]
  4339f0:	cbnz	x9, 433c88 <ferror@plt+0x2fc08>
  4339f4:	tbnz	w8, #0, 433a1c <ferror@plt+0x2f99c>
  4339f8:	adrp	x0, 477000 <ferror@plt+0x72f80>
  4339fc:	add	x0, x0, #0xbbd
  433a00:	bl	432edc <ferror@plt+0x2ee5c>
  433a04:	adrp	x0, 477000 <ferror@plt+0x72f80>
  433a08:	add	x0, x0, #0xbfc
  433a0c:	bl	432edc <ferror@plt+0x2ee5c>
  433a10:	ldrb	w8, [x19, #94]
  433a14:	orr	w8, w8, #0x1
  433a18:	strb	w8, [x19, #94]
  433a1c:	ldrb	w8, [x19, #88]
  433a20:	cbz	w8, 433a34 <ferror@plt+0x2f9b4>
  433a24:	adrp	x0, 477000 <ferror@plt+0x72f80>
  433a28:	add	x0, x0, #0x54e
  433a2c:	bl	432edc <ferror@plt+0x2ee5c>
  433a30:	strb	wzr, [x19, #88]
  433a34:	ldrb	w27, [x19, #94]
  433a38:	cbz	x20, 433a84 <ferror@plt+0x2fa04>
  433a3c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433a40:	add	x1, x1, #0xc35
  433a44:	mov	x0, x20
  433a48:	bl	403bc0 <strcmp@plt>
  433a4c:	cbz	w0, 433a84 <ferror@plt+0x2fa04>
  433a50:	adrp	x1, 457000 <ferror@plt+0x52f80>
  433a54:	add	x1, x1, #0x3e
  433a58:	mov	x0, x20
  433a5c:	bl	403bc0 <strcmp@plt>
  433a60:	cbz	w0, 433a84 <ferror@plt+0x2fa04>
  433a64:	tbnz	w27, #3, 433b18 <ferror@plt+0x2fa98>
  433a68:	mov	w26, wzr
  433a6c:	mov	x24, xzr
  433a70:	mov	x25, xzr
  433a74:	mov	x22, #0xffffffffffffffff    	// #-1
  433a78:	mov	x23, #0xffffffffffffffff    	// #-1
  433a7c:	cbz	w26, 433b68 <ferror@plt+0x2fae8>
  433a80:	b	433b90 <ferror@plt+0x2fb10>
  433a84:	and	w8, w27, #0xfffffffd
  433a88:	mov	x23, #0xffffffffffffffff    	// #-1
  433a8c:	mov	x22, #0xffffffffffffffff    	// #-1
  433a90:	ldr	x0, [x19, #24]
  433a94:	strb	w8, [x19, #94]
  433a98:	cmn	x0, #0x1
  433a9c:	b.eq	433aa4 <ferror@plt+0x2fa24>  // b.none
  433aa0:	bl	43112c <ferror@plt+0x2d0ac>
  433aa4:	ldr	x0, [x19, #32]
  433aa8:	cmn	x0, #0x1
  433aac:	b.eq	433ab4 <ferror@plt+0x2fa34>  // b.none
  433ab0:	bl	43112c <ferror@plt+0x2d0ac>
  433ab4:	ldr	x8, [x19, #72]
  433ab8:	cbz	x8, 433ae0 <ferror@plt+0x2fa60>
  433abc:	ldr	x2, [x8, #8]
  433ac0:	cbz	x2, 433ae0 <ferror@plt+0x2fa60>
  433ac4:	tbnz	w27, #1, 433cac <ferror@plt+0x2fc2c>
  433ac8:	ldr	x0, [x19, #64]
  433acc:	ldr	x1, [x8]
  433ad0:	bl	41fbb4 <ferror@plt+0x1bb34>
  433ad4:	ldr	x0, [x19, #72]
  433ad8:	mov	x1, xzr
  433adc:	bl	41f33c <ferror@plt+0x1b2bc>
  433ae0:	ldr	x0, [x19, #16]
  433ae4:	stp	x22, x23, [x19, #24]
  433ae8:	bl	41249c <ferror@plt+0xe41c>
  433aec:	mov	x0, x20
  433af0:	bl	41cea8 <ferror@plt+0x18e28>
  433af4:	str	x0, [x19, #16]
  433af8:	mov	w0, #0x1                   	// #1
  433afc:	ldp	x20, x19, [sp, #80]
  433b00:	ldp	x22, x21, [sp, #64]
  433b04:	ldp	x24, x23, [sp, #48]
  433b08:	ldp	x26, x25, [sp, #32]
  433b0c:	ldr	x27, [sp, #16]
  433b10:	ldp	x29, x30, [sp], #96
  433b14:	ret
  433b18:	adrp	x0, 457000 <ferror@plt+0x52f80>
  433b1c:	add	x0, x0, #0x3e
  433b20:	mov	x1, x20
  433b24:	bl	430fa4 <ferror@plt+0x2cf24>
  433b28:	mov	x22, x0
  433b2c:	cmn	x0, #0x1
  433b30:	b.eq	433b4c <ferror@plt+0x2facc>  // b.none
  433b34:	mov	w26, wzr
  433b38:	mov	x24, xzr
  433b3c:	mov	x25, xzr
  433b40:	mov	x23, #0xffffffffffffffff    	// #-1
  433b44:	cbz	w26, 433b68 <ferror@plt+0x2fae8>
  433b48:	b	433b90 <ferror@plt+0x2fb10>
  433b4c:	bl	403f80 <__errno_location@plt>
  433b50:	ldr	w26, [x0]
  433b54:	adrp	x25, 457000 <ferror@plt+0x52f80>
  433b58:	add	x25, x25, #0x3e
  433b5c:	mov	x24, x20
  433b60:	mov	x23, #0xffffffffffffffff    	// #-1
  433b64:	cbnz	w26, 433b90 <ferror@plt+0x2fb10>
  433b68:	ldrb	w8, [x19, #94]
  433b6c:	tbz	w8, #4, 433b90 <ferror@plt+0x2fb10>
  433b70:	adrp	x1, 457000 <ferror@plt+0x52f80>
  433b74:	add	x1, x1, #0x3e
  433b78:	mov	x0, x20
  433b7c:	bl	430fa4 <ferror@plt+0x2cf24>
  433b80:	mov	x23, x0
  433b84:	cmn	x0, #0x1
  433b88:	b.eq	433c2c <ferror@plt+0x2fbac>  // b.none
  433b8c:	mov	w26, wzr
  433b90:	cbz	w26, 433c44 <ferror@plt+0x2fbc4>
  433b94:	cbz	x24, 433cd4 <ferror@plt+0x2fc54>
  433b98:	cbz	x25, 433cfc <ferror@plt+0x2fc7c>
  433b9c:	bl	430f68 <ferror@plt+0x2cee8>
  433ba0:	cmp	w26, #0x16
  433ba4:	mov	w19, w0
  433ba8:	b.ne	433bd8 <ferror@plt+0x2fb58>  // b.any
  433bac:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433bb0:	add	x3, x3, #0x131
  433bb4:	mov	x0, x21
  433bb8:	mov	w1, w19
  433bbc:	mov	w2, wzr
  433bc0:	mov	x4, x24
  433bc4:	mov	x5, x25
  433bc8:	bl	409680 <ferror@plt+0x5600>
  433bcc:	cmn	x22, #0x1
  433bd0:	b.ne	433c0c <ferror@plt+0x2fb8c>  // b.any
  433bd4:	b	433c14 <ferror@plt+0x2fb94>
  433bd8:	mov	w0, w26
  433bdc:	bl	41d518 <ferror@plt+0x19498>
  433be0:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433be4:	mov	x6, x0
  433be8:	add	x3, x3, #0xc64
  433bec:	mov	w2, #0x2                   	// #2
  433bf0:	mov	x0, x21
  433bf4:	mov	w1, w19
  433bf8:	mov	x4, x24
  433bfc:	mov	x5, x25
  433c00:	bl	409680 <ferror@plt+0x5600>
  433c04:	cmn	x22, #0x1
  433c08:	b.eq	433c14 <ferror@plt+0x2fb94>  // b.none
  433c0c:	mov	x0, x22
  433c10:	bl	43112c <ferror@plt+0x2d0ac>
  433c14:	cmn	x23, #0x1
  433c18:	b.eq	433c24 <ferror@plt+0x2fba4>  // b.none
  433c1c:	mov	x0, x23
  433c20:	bl	43112c <ferror@plt+0x2d0ac>
  433c24:	mov	w0, wzr
  433c28:	b	433afc <ferror@plt+0x2fa7c>
  433c2c:	bl	403f80 <__errno_location@plt>
  433c30:	ldr	w26, [x0]
  433c34:	adrp	x24, 457000 <ferror@plt+0x52f80>
  433c38:	add	x24, x24, #0x3e
  433c3c:	mov	x25, x20
  433c40:	cbnz	w26, 433b94 <ferror@plt+0x2fb14>
  433c44:	ldrb	w8, [x19, #94]
  433c48:	orr	w8, w8, #0x2
  433c4c:	b	433a90 <ferror@plt+0x2fa10>
  433c50:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433c54:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433c58:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433c5c:	add	x0, x0, #0xb6
  433c60:	add	x1, x1, #0xb18
  433c64:	add	x2, x2, #0x35f
  433c68:	b	433ca0 <ferror@plt+0x2fc20>
  433c6c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433c70:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433c74:	adrp	x2, 475000 <ferror@plt+0x70f80>
  433c78:	add	x0, x0, #0xb6
  433c7c:	add	x1, x1, #0xb18
  433c80:	add	x2, x2, #0x9e2
  433c84:	b	433ca0 <ferror@plt+0x2fc20>
  433c88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433c8c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433c90:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433c94:	add	x0, x0, #0xb6
  433c98:	add	x1, x1, #0xb18
  433c9c:	add	x2, x2, #0xb64
  433ca0:	bl	413114 <ferror@plt+0xf094>
  433ca4:	mov	w0, wzr
  433ca8:	b	433afc <ferror@plt+0x2fa7c>
  433cac:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433cb0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433cb4:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433cb8:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433cbc:	add	x0, x0, #0xb6
  433cc0:	add	x1, x1, #0x91b
  433cc4:	add	x3, x3, #0xc3a
  433cc8:	add	x4, x4, #0xc93
  433ccc:	mov	w2, #0x5a1                 	// #1441
  433cd0:	bl	422680 <ferror@plt+0x1e600>
  433cd4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433cd8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433cdc:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433ce0:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433ce4:	add	x0, x0, #0xb6
  433ce8:	add	x1, x1, #0x91b
  433cec:	add	x3, x3, #0xc3a
  433cf0:	add	x4, x4, #0xc54
  433cf4:	mov	w2, #0x581                 	// #1409
  433cf8:	bl	422680 <ferror@plt+0x1e600>
  433cfc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433d00:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433d04:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433d08:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433d0c:	add	x0, x0, #0xb6
  433d10:	add	x1, x1, #0x91b
  433d14:	add	x3, x3, #0xc3a
  433d18:	add	x4, x4, #0xc5d
  433d1c:	mov	w2, #0x582                 	// #1410
  433d20:	bl	422680 <ferror@plt+0x1e600>
  433d24:	stp	x29, x30, [sp, #-16]!
  433d28:	mov	x29, sp
  433d2c:	cbz	x0, 433d3c <ferror@plt+0x2fcbc>
  433d30:	ldr	x0, [x0, #16]
  433d34:	ldp	x29, x30, [sp], #16
  433d38:	ret
  433d3c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433d40:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433d44:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433d48:	add	x0, x0, #0xb6
  433d4c:	add	x1, x1, #0xc9f
  433d50:	add	x2, x2, #0x35f
  433d54:	bl	413114 <ferror@plt+0xf094>
  433d58:	mov	x0, xzr
  433d5c:	ldp	x29, x30, [sp], #16
  433d60:	ret
  433d64:	stp	x29, x30, [sp, #-64]!
  433d68:	str	x23, [sp, #16]
  433d6c:	stp	x22, x21, [sp, #32]
  433d70:	stp	x20, x19, [sp, #48]
  433d74:	mov	x29, sp
  433d78:	cbz	x0, 433e6c <ferror@plt+0x2fdec>
  433d7c:	mov	x20, x1
  433d80:	cbz	x1, 433e88 <ferror@plt+0x2fe08>
  433d84:	mov	x22, x2
  433d88:	mov	x19, x0
  433d8c:	cbz	x4, 433d98 <ferror@plt+0x2fd18>
  433d90:	ldr	x8, [x4]
  433d94:	cbnz	x8, 433ec0 <ferror@plt+0x2fe40>
  433d98:	ldrb	w8, [x19, #94]
  433d9c:	tbz	w8, #3, 433ea4 <ferror@plt+0x2fe24>
  433da0:	add	x1, x29, #0x18
  433da4:	mov	x0, x19
  433da8:	mov	x2, x3
  433dac:	mov	x3, x4
  433db0:	bl	433ee4 <ferror@plt+0x2fe64>
  433db4:	mov	w21, w0
  433db8:	cbz	x22, 433dc4 <ferror@plt+0x2fd44>
  433dbc:	ldr	x8, [x29, #24]
  433dc0:	str	x8, [x22]
  433dc4:	cmp	w21, #0x1
  433dc8:	b.ne	433e20 <ferror@plt+0x2fda0>  // b.any
  433dcc:	ldr	x8, [x19, #16]
  433dd0:	cbz	x8, 433e3c <ferror@plt+0x2fdbc>
  433dd4:	ldr	x9, [x19, #72]
  433dd8:	cbz	x9, 433e44 <ferror@plt+0x2fdc4>
  433ddc:	cmp	x8, #0x0
  433de0:	mov	w22, #0x48                  	// #72
  433de4:	mov	w23, #0x40                  	// #64
  433de8:	csel	x8, x23, x22, eq  // eq = none
  433dec:	ldr	x8, [x19, x8]
  433df0:	ldr	x1, [x29, #24]
  433df4:	ldr	x0, [x8]
  433df8:	bl	41cf4c <ferror@plt+0x18ecc>
  433dfc:	str	x0, [x20]
  433e00:	ldr	x8, [x19, #16]
  433e04:	ldr	x2, [x29, #24]
  433e08:	mov	x1, xzr
  433e0c:	cmp	x8, #0x0
  433e10:	csel	x8, x23, x22, eq  // eq = none
  433e14:	ldr	x0, [x19, x8]
  433e18:	bl	41fee4 <ferror@plt+0x1be64>
  433e1c:	b	433e24 <ferror@plt+0x2fda4>
  433e20:	str	xzr, [x20]
  433e24:	mov	w0, w21
  433e28:	ldp	x20, x19, [sp, #48]
  433e2c:	ldp	x22, x21, [sp, #32]
  433e30:	ldr	x23, [sp, #16]
  433e34:	ldp	x29, x30, [sp], #64
  433e38:	ret
  433e3c:	ldr	x9, [x19, #64]
  433e40:	cbnz	x9, 433ddc <ferror@plt+0x2fd5c>
  433e44:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433e48:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433e4c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  433e50:	adrp	x4, 477000 <ferror@plt+0x72f80>
  433e54:	add	x0, x0, #0xb6
  433e58:	add	x1, x1, #0x91b
  433e5c:	add	x3, x3, #0xd52
  433e60:	add	x4, x4, #0xd69
  433e64:	mov	w2, #0x69e                 	// #1694
  433e68:	bl	422680 <ferror@plt+0x1e600>
  433e6c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433e70:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433e74:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433e78:	add	x0, x0, #0xb6
  433e7c:	add	x1, x1, #0xcd4
  433e80:	add	x2, x2, #0x35f
  433e84:	b	433ed8 <ferror@plt+0x2fe58>
  433e88:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433e8c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433e90:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433e94:	add	x0, x0, #0xb6
  433e98:	add	x1, x1, #0xcd4
  433e9c:	add	x2, x2, #0xd2a
  433ea0:	b	433ed8 <ferror@plt+0x2fe58>
  433ea4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433ea8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433eac:	adrp	x2, 477000 <ferror@plt+0x72f80>
  433eb0:	add	x0, x0, #0xb6
  433eb4:	add	x1, x1, #0xcd4
  433eb8:	add	x2, x2, #0xd3d
  433ebc:	b	433ed8 <ferror@plt+0x2fe58>
  433ec0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  433ec4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  433ec8:	adrp	x2, 475000 <ferror@plt+0x70f80>
  433ecc:	add	x0, x0, #0xb6
  433ed0:	add	x1, x1, #0xcd4
  433ed4:	add	x2, x2, #0x9e2
  433ed8:	bl	413114 <ferror@plt+0xf094>
  433edc:	mov	w21, wzr
  433ee0:	b	433e24 <ferror@plt+0x2fda4>
  433ee4:	sub	sp, sp, #0xc0
  433ee8:	stp	x29, x30, [sp, #96]
  433eec:	stp	x28, x27, [sp, #112]
  433ef0:	stp	x26, x25, [sp, #128]
  433ef4:	stp	x24, x23, [sp, #144]
  433ef8:	stp	x22, x21, [sp, #160]
  433efc:	stp	x20, x19, [sp, #176]
  433f00:	ldrb	w8, [x0, #94]
  433f04:	mov	x19, x3
  433f08:	add	x29, sp, #0x60
  433f0c:	tbnz	w8, #0, 433f34 <ferror@plt+0x2feb4>
  433f10:	bl	430f68 <ferror@plt+0x2cee8>
  433f14:	adrp	x3, 478000 <ferror@plt+0x73f80>
  433f18:	mov	w1, w0
  433f1c:	add	x3, x3, #0x36f
  433f20:	mov	w2, #0x2                   	// #2
  433f24:	mov	x0, x19
  433f28:	bl	4097a4 <ferror@plt+0x5724>
  433f2c:	mov	w0, wzr
  433f30:	b	434368 <ferror@plt+0x302e8>
  433f34:	ldr	x8, [x0, #40]
  433f38:	mov	x22, x0
  433f3c:	stp	x1, x19, [sp, #16]
  433f40:	str	x2, [sp, #8]
  433f44:	cbz	x8, 433f50 <ferror@plt+0x2fed0>
  433f48:	ldr	w23, [x22, #48]
  433f4c:	b	433f54 <ferror@plt+0x2fed4>
  433f50:	mov	w23, #0x3                   	// #3
  433f54:	add	x8, x22, #0x48
  433f58:	stur	x8, [x29, #-32]
  433f5c:	add	x8, x22, #0x40
  433f60:	stp	x8, xzr, [x29, #-24]
  433f64:	adrp	x8, 456000 <ferror@plt+0x51f80>
  433f68:	ldr	x8, [x8, #3912]
  433f6c:	sub	x9, x23, #0x1
  433f70:	mov	w26, #0x1                   	// #1
  433f74:	mov	w20, #0x1                   	// #1
  433f78:	stur	x8, [x29, #-8]
  433f7c:	str	x9, [sp, #32]
  433f80:	cbz	w26, 433fc4 <ferror@plt+0x2ff44>
  433f84:	ldr	x8, [x22, #16]
  433f88:	cbz	x8, 433fb4 <ferror@plt+0x2ff34>
  433f8c:	ldr	x9, [x22, #72]
  433f90:	cbz	x9, 433fbc <ferror@plt+0x2ff3c>
  433f94:	cmp	x8, #0x0
  433f98:	mov	w8, #0x48                  	// #72
  433f9c:	mov	w9, #0x40                  	// #64
  433fa0:	csel	x8, x9, x8, eq  // eq = none
  433fa4:	ldr	x8, [x22, x8]
  433fa8:	ldr	x8, [x8, #8]
  433fac:	cbnz	x8, 4340b0 <ferror@plt+0x30030>
  433fb0:	b	433fc4 <ferror@plt+0x2ff44>
  433fb4:	ldr	x9, [x22, #64]
  433fb8:	cbnz	x9, 433f94 <ferror@plt+0x2ff14>
  433fbc:	mov	x8, xzr
  433fc0:	cbnz	x8, 4340b0 <ferror@plt+0x30030>
  433fc4:	ldr	x1, [sp, #24]
  433fc8:	mov	x0, x22
  433fcc:	bl	4346f8 <ferror@plt+0x30678>
  433fd0:	ldr	x8, [sp, #16]
  433fd4:	mov	w20, w0
  433fd8:	cmp	w0, #0x2
  433fdc:	b.eq	434018 <ferror@plt+0x2ff98>  // b.none
  433fe0:	cmp	w20, #0x1
  433fe4:	b.ne	434084 <ferror@plt+0x30004>  // b.any
  433fe8:	ldr	x8, [x22, #16]
  433fec:	cbz	x8, 4340a0 <ferror@plt+0x30020>
  433ff0:	ldr	x9, [x22, #72]
  433ff4:	cbz	x9, 4340a8 <ferror@plt+0x30028>
  433ff8:	cmp	x8, #0x0
  433ffc:	mov	w8, #0x48                  	// #72
  434000:	mov	w9, #0x40                  	// #64
  434004:	csel	x8, x9, x8, eq  // eq = none
  434008:	ldr	x8, [x22, x8]
  43400c:	ldr	x8, [x8, #8]
  434010:	cbnz	x8, 4340b0 <ferror@plt+0x30030>
  434014:	b	434258 <ferror@plt+0x301d8>
  434018:	ldr	x8, [x22, #16]
  43401c:	cbz	x8, 43424c <ferror@plt+0x301cc>
  434020:	ldr	x9, [x22, #72]
  434024:	cbz	x9, 434040 <ferror@plt+0x2ffc0>
  434028:	cmp	x8, #0x0
  43402c:	mov	w9, #0x48                  	// #72
  434030:	mov	w10, #0x40                  	// #64
  434034:	csel	x9, x10, x9, eq  // eq = none
  434038:	ldr	x9, [x22, x9]
  43403c:	ldr	x9, [x9, #8]
  434040:	cbnz	x9, 4340b0 <ferror@plt+0x30030>
  434044:	ldr	x9, [sp, #16]
  434048:	cbz	x9, 434050 <ferror@plt+0x2ffd0>
  43404c:	str	xzr, [x9]
  434050:	cbz	x8, 43426c <ferror@plt+0x301ec>
  434054:	ldr	x8, [x22, #64]
  434058:	ldr	x8, [x8, #8]
  43405c:	cbz	x8, 43426c <ferror@plt+0x301ec>
  434060:	bl	430f68 <ferror@plt+0x2cee8>
  434064:	mov	w1, w0
  434068:	ldr	x0, [sp, #24]
  43406c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  434070:	mov	w2, #0x3                   	// #3
  434074:	add	x3, x3, #0xee5
  434078:	bl	4097a4 <ferror@plt+0x5724>
  43407c:	stur	wzr, [x29, #-36]
  434080:	b	434274 <ferror@plt+0x301f4>
  434084:	cbz	x8, 43408c <ferror@plt+0x3000c>
  434088:	str	xzr, [x8]
  43408c:	mov	w8, #0x1                   	// #1
  434090:	stur	w20, [x29, #-36]
  434094:	cmp	w8, #0xb
  434098:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  43409c:	b	43435c <ferror@plt+0x302dc>
  4340a0:	ldr	x9, [x22, #64]
  4340a4:	cbnz	x9, 433ff8 <ferror@plt+0x2ff78>
  4340a8:	mov	x8, xzr
  4340ac:	cbz	x8, 434258 <ferror@plt+0x301d8>
  4340b0:	ldr	x28, [x22, #16]
  4340b4:	cbz	x28, 4341e0 <ferror@plt+0x30160>
  4340b8:	ldr	x8, [x22, #72]
  4340bc:	cbz	x8, 4340d8 <ferror@plt+0x30058>
  4340c0:	cmp	x28, #0x0
  4340c4:	mov	w8, #0x48                  	// #72
  4340c8:	mov	w9, #0x40                  	// #64
  4340cc:	csel	x8, x9, x8, eq  // eq = none
  4340d0:	ldr	x8, [x22, x8]
  4340d4:	ldr	x8, [x8, #8]
  4340d8:	cbz	x8, 434388 <ferror@plt+0x30308>
  4340dc:	ldp	x8, x9, [x29, #-32]
  4340e0:	cmp	x28, #0x0
  4340e4:	csel	x8, x9, x8, eq  // eq = none
  4340e8:	ldr	x25, [x8]
  4340ec:	ldur	x8, [x29, #-16]
  4340f0:	ldp	x27, x21, [x25]
  4340f4:	add	x19, x27, x21
  4340f8:	cmp	x8, x21
  4340fc:	add	x24, x27, x8
  434100:	b.ge	434190 <ferror@plt+0x30110>  // b.tcont
  434104:	ldr	x26, [x22, #40]
  434108:	b	434124 <ferror@plt+0x300a4>
  43410c:	ldrb	w8, [x24]
  434110:	ldur	x9, [x29, #-8]
  434114:	ldrb	w8, [x9, x8]
  434118:	add	x24, x24, x8
  43411c:	cmp	x24, x19
  434120:	b.cs	434190 <ferror@plt+0x30110>  // b.hs, b.nlast
  434124:	cbz	x26, 434140 <ferror@plt+0x300c0>
  434128:	mov	x0, x26
  43412c:	mov	x1, x24
  434130:	mov	x2, x23
  434134:	bl	4039f0 <bcmp@plt>
  434138:	cbnz	w0, 434184 <ferror@plt+0x30104>
  43413c:	b	43422c <ferror@plt+0x301ac>
  434140:	ldrb	w8, [x24]
  434144:	cmp	w8, #0xe1
  434148:	b.le	434170 <ferror@plt+0x300f0>
  43414c:	cmp	w8, #0xe2
  434150:	b.ne	434184 <ferror@plt+0x30104>  // b.any
  434154:	adrp	x0, 478000 <ferror@plt+0x73f80>
  434158:	mov	w2, #0x3                   	// #3
  43415c:	add	x0, x0, #0x3e4
  434160:	mov	x1, x24
  434164:	bl	403900 <strncmp@plt>
  434168:	cbnz	w0, 434184 <ferror@plt+0x30104>
  43416c:	b	4342a0 <ferror@plt+0x30220>
  434170:	cbz	w8, 434284 <ferror@plt+0x30204>
  434174:	cmp	w8, #0xa
  434178:	b.eq	434284 <ferror@plt+0x30204>  // b.none
  43417c:	cmp	w8, #0xd
  434180:	b.eq	4342dc <ferror@plt+0x3025c>  // b.none
  434184:	cbnz	x28, 43410c <ferror@plt+0x3008c>
  434188:	mov	w8, #0x1                   	// #1
  43418c:	b	434118 <ferror@plt+0x30098>
  434190:	cmp	x24, x19
  434194:	b.ne	4343b0 <ferror@plt+0x30330>  // b.any
  434198:	cmp	w20, #0x2
  43419c:	b.ne	4341ec <ferror@plt+0x3016c>  // b.any
  4341a0:	cbz	x28, 434210 <ferror@plt+0x30190>
  4341a4:	ldur	x8, [x29, #-24]
  4341a8:	ldr	x8, [x8]
  4341ac:	ldr	x8, [x8, #8]
  4341b0:	cbz	x8, 434210 <ferror@plt+0x30190>
  4341b4:	bl	430f68 <ferror@plt+0x2cee8>
  4341b8:	mov	w1, w0
  4341bc:	ldr	x0, [sp, #24]
  4341c0:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4341c4:	mov	w2, #0x3                   	// #3
  4341c8:	add	x3, x3, #0xe4f
  4341cc:	bl	4097a4 <ferror@plt+0x5724>
  4341d0:	mov	w26, wzr
  4341d4:	stur	wzr, [x29, #-36]
  4341d8:	mov	w20, #0x2                   	// #2
  4341dc:	b	434274 <ferror@plt+0x301f4>
  4341e0:	ldr	x8, [x22, #64]
  4341e4:	cbnz	x8, 4340c0 <ferror@plt+0x30040>
  4341e8:	b	4340d8 <ferror@plt+0x30058>
  4341ec:	ldr	x9, [sp, #32]
  4341f0:	mov	w26, wzr
  4341f4:	mov	w8, wzr
  4341f8:	subs	x9, x21, x9
  4341fc:	csel	x9, xzr, x9, cc  // cc = lo, ul, last
  434200:	stur	x9, [x29, #-16]
  434204:	cmp	w8, #0xb
  434208:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  43420c:	b	43435c <ferror@plt+0x302dc>
  434210:	stp	xzr, x21, [sp, #40]
  434214:	mov	w26, wzr
  434218:	mov	w20, #0x2                   	// #2
  43421c:	mov	w8, #0x3                   	// #3
  434220:	cmp	w8, #0xb
  434224:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  434228:	b	43435c <ferror@plt+0x302dc>
  43422c:	ldr	x8, [x25]
  434230:	mov	w26, wzr
  434234:	sub	x8, x24, x8
  434238:	stp	x23, x8, [sp, #40]
  43423c:	mov	w8, #0xb                   	// #11
  434240:	cmp	w8, #0xb
  434244:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  434248:	b	43435c <ferror@plt+0x302dc>
  43424c:	ldr	x9, [x22, #64]
  434250:	cbnz	x9, 434028 <ferror@plt+0x2ffa8>
  434254:	b	434040 <ferror@plt+0x2ffc0>
  434258:	mov	w26, wzr
  43425c:	mov	w8, #0x2                   	// #2
  434260:	cmp	w8, #0xb
  434264:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  434268:	b	43435c <ferror@plt+0x302dc>
  43426c:	mov	w8, #0x2                   	// #2
  434270:	stur	w8, [x29, #-36]
  434274:	mov	w8, #0x1                   	// #1
  434278:	cmp	w8, #0xb
  43427c:	b.ls	4342c4 <ferror@plt+0x30244>  // b.plast
  434280:	b	43435c <ferror@plt+0x302dc>
  434284:	ldr	x9, [x25]
  434288:	mov	w26, wzr
  43428c:	mov	w8, #0xb                   	// #11
  434290:	sub	x9, x24, x9
  434294:	str	x9, [sp, #48]
  434298:	mov	w9, #0x1                   	// #1
  43429c:	b	4342b8 <ferror@plt+0x30238>
  4342a0:	ldr	x9, [x25]
  4342a4:	mov	w26, wzr
  4342a8:	mov	w8, #0xb                   	// #11
  4342ac:	sub	x9, x24, x9
  4342b0:	str	x9, [sp, #48]
  4342b4:	mov	w9, #0x3                   	// #3
  4342b8:	str	x9, [sp, #40]
  4342bc:	cmp	w8, #0xb
  4342c0:	b.hi	43435c <ferror@plt+0x302dc>  // b.pmore
  4342c4:	adrp	x11, 477000 <ferror@plt+0x72f80>
  4342c8:	add	x11, x11, #0x328
  4342cc:	adr	x9, 433f80 <ferror@plt+0x2ff00>
  4342d0:	ldrb	w10, [x11, x8]
  4342d4:	add	x9, x9, x10, lsl #2
  4342d8:	br	x9
  4342dc:	sub	x9, x24, x27
  4342e0:	cmp	w20, #0x2
  4342e4:	sub	x8, x19, #0x1
  4342e8:	str	x9, [sp, #48]
  4342ec:	b.eq	434300 <ferror@plt+0x30280>  // b.none
  4342f0:	cmp	x24, x8
  4342f4:	b.ne	434300 <ferror@plt+0x30280>  // b.any
  4342f8:	mov	w26, wzr
  4342fc:	b	433fc4 <ferror@plt+0x2ff44>
  434300:	cmp	x24, x8
  434304:	b.cs	434324 <ferror@plt+0x302a4>  // b.hs, b.nlast
  434308:	ldrb	w8, [x24, #1]
  43430c:	cmp	w8, #0xa
  434310:	b.ne	434324 <ferror@plt+0x302a4>  // b.any
  434314:	mov	w9, #0x2                   	// #2
  434318:	mov	w26, wzr
  43431c:	mov	w8, #0xb                   	// #11
  434320:	b	4342b8 <ferror@plt+0x30238>
  434324:	mov	w26, wzr
  434328:	mov	w8, #0xb                   	// #11
  43432c:	b	434298 <ferror@plt+0x30218>
  434330:	ldr	x8, [sp, #8]
  434334:	ldr	x10, [sp, #48]
  434338:	cbz	x8, 434340 <ferror@plt+0x302c0>
  43433c:	str	x10, [x8]
  434340:	ldr	x9, [sp, #16]
  434344:	cbz	x9, 434364 <ferror@plt+0x302e4>
  434348:	ldr	x8, [sp, #40]
  43434c:	mov	w0, #0x1                   	// #1
  434350:	add	x8, x8, x10
  434354:	str	x8, [x9]
  434358:	b	434368 <ferror@plt+0x302e8>
  43435c:	ldur	w0, [x29, #-36]
  434360:	b	434368 <ferror@plt+0x302e8>
  434364:	mov	w0, #0x1                   	// #1
  434368:	ldp	x20, x19, [sp, #176]
  43436c:	ldp	x22, x21, [sp, #160]
  434370:	ldp	x24, x23, [sp, #144]
  434374:	ldp	x26, x25, [sp, #128]
  434378:	ldp	x28, x27, [sp, #112]
  43437c:	ldp	x29, x30, [sp, #96]
  434380:	add	sp, sp, #0xc0
  434384:	ret
  434388:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43438c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434390:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434394:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434398:	add	x0, x0, #0xb6
  43439c:	add	x1, x1, #0x91b
  4343a0:	add	x3, x3, #0x3a4
  4343a4:	add	x4, x4, #0x3c3
  4343a8:	mov	w2, #0x721                 	// #1825
  4343ac:	bl	422680 <ferror@plt+0x1e600>
  4343b0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4343b4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4343b8:	adrp	x3, 478000 <ferror@plt+0x73f80>
  4343bc:	adrp	x4, 478000 <ferror@plt+0x73f80>
  4343c0:	add	x0, x0, #0xb6
  4343c4:	add	x1, x1, #0x91b
  4343c8:	add	x3, x3, #0x3a4
  4343cc:	add	x4, x4, #0x3e8
  4343d0:	mov	w2, #0x75a                 	// #1882
  4343d4:	bl	422680 <ferror@plt+0x1e600>
  4343d8:	stp	x29, x30, [sp, #-64]!
  4343dc:	str	x23, [sp, #16]
  4343e0:	stp	x22, x21, [sp, #32]
  4343e4:	stp	x20, x19, [sp, #48]
  4343e8:	mov	x29, sp
  4343ec:	cbz	x0, 4344e4 <ferror@plt+0x30464>
  4343f0:	mov	x20, x1
  4343f4:	cbz	x1, 434500 <ferror@plt+0x30480>
  4343f8:	mov	x21, x3
  4343fc:	mov	x22, x2
  434400:	mov	x19, x0
  434404:	cbz	x3, 434410 <ferror@plt+0x30390>
  434408:	ldr	x8, [x21]
  43440c:	cbnz	x8, 434538 <ferror@plt+0x304b8>
  434410:	ldrb	w8, [x19, #94]
  434414:	tbz	w8, #3, 43451c <ferror@plt+0x3049c>
  434418:	ldr	x8, [x20, #8]
  43441c:	cbz	x8, 43442c <ferror@plt+0x303ac>
  434420:	mov	x0, x20
  434424:	mov	x1, xzr
  434428:	bl	41f33c <ferror@plt+0x1b2bc>
  43442c:	add	x1, x29, #0x18
  434430:	mov	x0, x19
  434434:	mov	x2, x22
  434438:	mov	x3, x21
  43443c:	bl	433ee4 <ferror@plt+0x2fe64>
  434440:	mov	w21, w0
  434444:	cmp	w0, #0x1
  434448:	b.ne	43449c <ferror@plt+0x3041c>  // b.any
  43444c:	ldr	x8, [x19, #16]
  434450:	cbz	x8, 4344b4 <ferror@plt+0x30434>
  434454:	ldr	x9, [x19, #72]
  434458:	cbz	x9, 4344bc <ferror@plt+0x3043c>
  43445c:	cmp	x8, #0x0
  434460:	mov	w22, #0x48                  	// #72
  434464:	mov	w23, #0x40                  	// #64
  434468:	csel	x8, x23, x22, eq  // eq = none
  43446c:	ldr	x8, [x19, x8]
  434470:	ldr	x2, [x29, #24]
  434474:	mov	x0, x20
  434478:	ldr	x1, [x8]
  43447c:	bl	41f08c <ferror@plt+0x1b00c>
  434480:	ldr	x8, [x19, #16]
  434484:	ldr	x2, [x29, #24]
  434488:	mov	x1, xzr
  43448c:	cmp	x8, #0x0
  434490:	csel	x8, x23, x22, eq  // eq = none
  434494:	ldr	x0, [x19, x8]
  434498:	bl	41fee4 <ferror@plt+0x1be64>
  43449c:	mov	w0, w21
  4344a0:	ldp	x20, x19, [sp, #48]
  4344a4:	ldp	x22, x21, [sp, #32]
  4344a8:	ldr	x23, [sp, #16]
  4344ac:	ldp	x29, x30, [sp], #64
  4344b0:	ret
  4344b4:	ldr	x9, [x19, #64]
  4344b8:	cbnz	x9, 43445c <ferror@plt+0x303dc>
  4344bc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4344c0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4344c4:	adrp	x3, 478000 <ferror@plt+0x73f80>
  4344c8:	adrp	x4, 477000 <ferror@plt+0x72f80>
  4344cc:	add	x0, x0, #0xb6
  4344d0:	add	x1, x1, #0x91b
  4344d4:	add	x3, x3, #0x386
  4344d8:	add	x4, x4, #0xd69
  4344dc:	mov	w2, #0x6cc                 	// #1740
  4344e0:	bl	422680 <ferror@plt+0x1e600>
  4344e4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4344e8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4344ec:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4344f0:	add	x0, x0, #0xb6
  4344f4:	add	x1, x1, #0xd7b
  4344f8:	add	x2, x2, #0x35f
  4344fc:	b	434550 <ferror@plt+0x304d0>
  434500:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434504:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434508:	adrp	x2, 43f000 <ferror@plt+0x3af80>
  43450c:	add	x0, x0, #0xb6
  434510:	add	x1, x1, #0xd7b
  434514:	add	x2, x2, #0x7bc
  434518:	b	434550 <ferror@plt+0x304d0>
  43451c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434520:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434524:	adrp	x2, 477000 <ferror@plt+0x72f80>
  434528:	add	x0, x0, #0xb6
  43452c:	add	x1, x1, #0xd7b
  434530:	add	x2, x2, #0xd3d
  434534:	b	434550 <ferror@plt+0x304d0>
  434538:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43453c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434540:	adrp	x2, 475000 <ferror@plt+0x70f80>
  434544:	add	x0, x0, #0xb6
  434548:	add	x1, x1, #0xd7b
  43454c:	add	x2, x2, #0x9e2
  434550:	bl	413114 <ferror@plt+0xf094>
  434554:	mov	w21, wzr
  434558:	b	43449c <ferror@plt+0x3041c>
  43455c:	stp	x29, x30, [sp, #-48]!
  434560:	stp	x22, x21, [sp, #16]
  434564:	stp	x20, x19, [sp, #32]
  434568:	mov	x29, sp
  43456c:	cbz	x0, 43469c <ferror@plt+0x3061c>
  434570:	mov	x21, x3
  434574:	mov	x22, x2
  434578:	mov	x20, x1
  43457c:	mov	x19, x0
  434580:	cbz	x3, 43458c <ferror@plt+0x3050c>
  434584:	ldr	x8, [x21]
  434588:	cbnz	x8, 4346d4 <ferror@plt+0x30654>
  43458c:	ldrb	w8, [x19, #94]
  434590:	tbz	w8, #3, 4346b8 <ferror@plt+0x30638>
  434594:	cbz	x20, 43459c <ferror@plt+0x3051c>
  434598:	str	xzr, [x20]
  43459c:	cbz	x22, 4345a4 <ferror@plt+0x30524>
  4345a0:	str	xzr, [x22]
  4345a4:	ldrb	w8, [x19, #94]
  4345a8:	tbnz	w8, #0, 4345d0 <ferror@plt+0x30550>
  4345ac:	bl	430f68 <ferror@plt+0x2cee8>
  4345b0:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4345b4:	mov	w1, w0
  4345b8:	add	x3, x3, #0xe1f
  4345bc:	mov	w2, #0x2                   	// #2
  4345c0:	mov	x0, x21
  4345c4:	bl	4097a4 <ferror@plt+0x5724>
  4345c8:	mov	w0, wzr
  4345cc:	b	43468c <ferror@plt+0x3060c>
  4345d0:	mov	x0, x19
  4345d4:	mov	x1, x21
  4345d8:	bl	4346f8 <ferror@plt+0x30678>
  4345dc:	cmp	w0, #0x1
  4345e0:	b.eq	4345d0 <ferror@plt+0x30550>  // b.none
  4345e4:	cmp	w0, #0x2
  4345e8:	b.ne	43468c <ferror@plt+0x3060c>  // b.any
  4345ec:	ldr	x8, [x19, #16]
  4345f0:	cbz	x8, 434618 <ferror@plt+0x30598>
  4345f4:	ldr	x9, [x19, #64]
  4345f8:	ldr	x9, [x9, #8]
  4345fc:	cbz	x9, 434618 <ferror@plt+0x30598>
  434600:	bl	430f68 <ferror@plt+0x2cee8>
  434604:	adrp	x3, 477000 <ferror@plt+0x72f80>
  434608:	mov	w1, w0
  43460c:	add	x3, x3, #0xe4f
  434610:	mov	w2, #0x3                   	// #3
  434614:	b	4345c0 <ferror@plt+0x30540>
  434618:	cmp	x8, #0x0
  43461c:	mov	w8, #0x48                  	// #72
  434620:	mov	w9, #0x40                  	// #64
  434624:	csel	x8, x9, x8, eq  // eq = none
  434628:	ldr	x0, [x19, x8]
  43462c:	cbz	x0, 43465c <ferror@plt+0x305dc>
  434630:	cbz	x22, 43463c <ferror@plt+0x305bc>
  434634:	ldr	x8, [x0, #8]
  434638:	str	x8, [x22]
  43463c:	cbz	x20, 434674 <ferror@plt+0x305f4>
  434640:	mov	w1, wzr
  434644:	bl	41f170 <ferror@plt+0x1b0f0>
  434648:	str	x0, [x20]
  43464c:	ldr	x8, [x19, #16]
  434650:	cbz	x8, 434684 <ferror@plt+0x30604>
  434654:	str	xzr, [x19, #72]
  434658:	b	434688 <ferror@plt+0x30608>
  43465c:	cbz	x20, 434688 <ferror@plt+0x30608>
  434660:	adrp	x0, 478000 <ferror@plt+0x73f80>
  434664:	add	x0, x0, #0x5bf
  434668:	bl	41cea8 <ferror@plt+0x18e28>
  43466c:	str	x0, [x20]
  434670:	b	434688 <ferror@plt+0x30608>
  434674:	mov	w1, #0x1                   	// #1
  434678:	bl	41f170 <ferror@plt+0x1b0f0>
  43467c:	ldr	x8, [x19, #16]
  434680:	cbnz	x8, 434654 <ferror@plt+0x305d4>
  434684:	str	xzr, [x19, #64]
  434688:	mov	w0, #0x1                   	// #1
  43468c:	ldp	x20, x19, [sp, #32]
  434690:	ldp	x22, x21, [sp, #16]
  434694:	ldp	x29, x30, [sp], #48
  434698:	ret
  43469c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4346a0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4346a4:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4346a8:	add	x0, x0, #0xb6
  4346ac:	add	x1, x1, #0xdd0
  4346b0:	add	x2, x2, #0x35f
  4346b4:	b	4346ec <ferror@plt+0x3066c>
  4346b8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4346bc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4346c0:	adrp	x2, 477000 <ferror@plt+0x72f80>
  4346c4:	add	x0, x0, #0xb6
  4346c8:	add	x1, x1, #0xdd0
  4346cc:	add	x2, x2, #0xd3d
  4346d0:	b	4346ec <ferror@plt+0x3066c>
  4346d4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4346d8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4346dc:	adrp	x2, 475000 <ferror@plt+0x70f80>
  4346e0:	add	x0, x0, #0xb6
  4346e4:	add	x1, x1, #0xdd0
  4346e8:	add	x2, x2, #0x9e2
  4346ec:	bl	413114 <ferror@plt+0xf094>
  4346f0:	mov	w0, wzr
  4346f4:	b	43468c <ferror@plt+0x3060c>
  4346f8:	sub	sp, sp, #0x80
  4346fc:	stp	x29, x30, [sp, #48]
  434700:	stp	x26, x25, [sp, #64]
  434704:	stp	x24, x23, [sp, #80]
  434708:	stp	x22, x21, [sp, #96]
  43470c:	stp	x20, x19, [sp, #112]
  434710:	ldrb	w8, [x0, #94]
  434714:	mov	x20, x0
  434718:	mov	x21, x1
  43471c:	add	x29, sp, #0x30
  434720:	tbz	w8, #5, 43474c <ferror@plt+0x306cc>
  434724:	ldr	x8, [x20, #80]
  434728:	cbz	x8, 43474c <ferror@plt+0x306cc>
  43472c:	ldr	x8, [x8, #8]
  434730:	cbz	x8, 43474c <ferror@plt+0x306cc>
  434734:	mov	x0, x20
  434738:	mov	x1, x21
  43473c:	bl	4330d0 <ferror@plt+0x2f050>
  434740:	mov	w19, w0
  434744:	cmp	w0, #0x1
  434748:	b.ne	434ab8 <ferror@plt+0x30a38>  // b.any
  43474c:	ldrb	w8, [x20, #94]
  434750:	tbz	w8, #5, 43476c <ferror@plt+0x306ec>
  434754:	ldrb	w8, [x20, #88]
  434758:	cbz	w8, 43476c <ferror@plt+0x306ec>
  43475c:	adrp	x0, 477000 <ferror@plt+0x72f80>
  434760:	add	x0, x0, #0x54e
  434764:	bl	432edc <ferror@plt+0x2ee5c>
  434768:	strb	wzr, [x20, #88]
  43476c:	ldr	x8, [x20, #64]
  434770:	cbnz	x8, 434780 <ferror@plt+0x30700>
  434774:	ldr	x0, [x20, #56]
  434778:	bl	41ef88 <ferror@plt+0x1af08>
  43477c:	str	x0, [x20, #64]
  434780:	ldp	x8, x0, [x20, #56]
  434784:	ldr	x22, [x0, #8]
  434788:	add	x1, x8, x22
  43478c:	bl	41f40c <ferror@plt+0x1b38c>
  434790:	ldp	x2, x8, [x20, #56]
  434794:	ldr	x9, [x20, #8]
  434798:	sub	x3, x29, #0x8
  43479c:	mov	x0, x20
  4347a0:	ldr	x8, [x8]
  4347a4:	ldr	x9, [x9]
  4347a8:	mov	x4, x21
  4347ac:	add	x1, x8, x22
  4347b0:	blr	x9
  4347b4:	ldur	x8, [x29, #-8]
  4347b8:	mov	w19, w0
  4347bc:	cmp	w0, #0x1
  4347c0:	b.eq	4347c8 <ferror@plt+0x30748>  // b.none
  4347c4:	cbnz	x8, 434b50 <ferror@plt+0x30ad0>
  4347c8:	ldr	x0, [x20, #64]
  4347cc:	add	x1, x8, x22
  4347d0:	bl	41f33c <ferror@plt+0x1b2bc>
  4347d4:	cmp	w19, #0x1
  4347d8:	b.eq	4347f0 <ferror@plt+0x30770>  // b.none
  4347dc:	cmp	w19, #0x2
  4347e0:	b.ne	434ab8 <ferror@plt+0x30a38>  // b.any
  4347e4:	ldr	x8, [x20, #64]
  4347e8:	ldr	x8, [x8, #8]
  4347ec:	cbz	x8, 434ab8 <ferror@plt+0x30a38>
  4347f0:	ldr	x8, [x20, #64]
  4347f4:	ldr	x8, [x8, #8]
  4347f8:	cbz	x8, 434b78 <ferror@plt+0x30af8>
  4347fc:	ldr	x8, [x20, #72]
  434800:	cbz	x8, 4348f0 <ferror@plt+0x30870>
  434804:	ldr	x24, [x8, #8]
  434808:	ldrb	w8, [x20, #94]
  43480c:	tbnz	w8, #1, 434910 <ferror@plt+0x30890>
  434810:	ldr	x8, [x20, #16]
  434814:	cbz	x8, 434ab8 <ferror@plt+0x30a38>
  434818:	ldr	x8, [x20, #72]
  43481c:	cbz	x8, 434c40 <ferror@plt+0x30bc0>
  434820:	ldr	x8, [x20, #64]
  434824:	ldp	x22, x9, [x8]
  434828:	cmp	x9, #0x1
  43482c:	add	x26, x22, x9
  434830:	b.lt	4348b8 <ferror@plt+0x30838>  // b.tstop
  434834:	adrp	x8, 456000 <ferror@plt+0x51f80>
  434838:	ldr	x25, [x8, #3912]
  43483c:	adrp	x23, 456000 <ferror@plt+0x51f80>
  434840:	add	x23, x23, #0xff9
  434844:	b	434870 <ferror@plt+0x307f0>
  434848:	bl	430f68 <ferror@plt+0x2cee8>
  43484c:	mov	w1, w0
  434850:	mov	w2, #0x1                   	// #1
  434854:	mov	x0, x21
  434858:	mov	x3, x23
  43485c:	bl	4097a4 <ferror@plt+0x5724>
  434860:	mov	w19, wzr
  434864:	mov	x26, x22
  434868:	cmp	x22, x26
  43486c:	b.cs	4348b8 <ferror@plt+0x30838>  // b.hs, b.nlast
  434870:	sub	x1, x26, x22
  434874:	mov	x0, x22
  434878:	bl	427640 <ferror@plt+0x235c0>
  43487c:	cmn	w0, #0x2
  434880:	b.eq	434864 <ferror@plt+0x307e4>  // b.none
  434884:	cmn	w0, #0x1
  434888:	b.ne	4348a4 <ferror@plt+0x30824>  // b.any
  43488c:	ldr	x8, [x20, #72]
  434890:	ldr	x8, [x8, #8]
  434894:	cmp	x24, x8
  434898:	b.cs	434848 <ferror@plt+0x307c8>  // b.hs, b.nlast
  43489c:	mov	w19, #0x1                   	// #1
  4348a0:	b	434864 <ferror@plt+0x307e4>
  4348a4:	ldrb	w8, [x22]
  4348a8:	ldrb	w8, [x25, x8]
  4348ac:	add	x22, x22, x8
  4348b0:	cmp	x22, x26
  4348b4:	b.cc	434870 <ferror@plt+0x307f0>  // b.lo, b.ul, b.last
  4348b8:	ldr	x8, [x20, #64]
  4348bc:	ldr	x1, [x8]
  4348c0:	cmp	x26, x1
  4348c4:	b.ls	434ab8 <ferror@plt+0x30a38>  // b.plast
  4348c8:	ldr	x0, [x20, #72]
  4348cc:	sub	w8, w26, w1
  4348d0:	sxtw	x21, w8
  4348d4:	mov	x2, x21
  4348d8:	bl	41f08c <ferror@plt+0x1b00c>
  4348dc:	ldr	x0, [x20, #64]
  4348e0:	mov	x1, xzr
  4348e4:	mov	x2, x21
  4348e8:	bl	41fee4 <ferror@plt+0x1be64>
  4348ec:	b	434ab8 <ferror@plt+0x30a38>
  4348f0:	ldr	x8, [x20, #16]
  4348f4:	cbz	x8, 434ad8 <ferror@plt+0x30a58>
  4348f8:	ldr	x0, [x20, #56]
  4348fc:	bl	41ef88 <ferror@plt+0x1af08>
  434900:	mov	x24, xzr
  434904:	str	x0, [x20, #72]
  434908:	ldrb	w8, [x20, #94]
  43490c:	tbz	w8, #1, 434810 <ferror@plt+0x30790>
  434910:	ldr	x8, [x20, #72]
  434914:	cbz	x8, 434bc8 <ferror@plt+0x30b48>
  434918:	mov	w25, #0x6                   	// #6
  43491c:	ldp	x8, x0, [x20, #64]
  434920:	ldr	x8, [x8, #8]
  434924:	stur	x8, [x29, #-16]
  434928:	ldp	x9, x10, [x0, #8]
  43492c:	mvn	x11, x9
  434930:	add	x10, x10, x11
  434934:	cmp	x8, x10
  434938:	csel	x8, x8, x10, hi  // hi = pmore
  43493c:	cmp	x8, #0x6
  434940:	csel	x8, x8, x25, hi  // hi = pmore
  434944:	str	x8, [sp, #24]
  434948:	ldr	x10, [x20, #64]
  43494c:	add	x1, x8, x9
  434950:	ldr	x10, [x10]
  434954:	str	x10, [sp, #16]
  434958:	bl	41f40c <ferror@plt+0x1b38c>
  43495c:	ldr	x8, [x20, #72]
  434960:	ldr	x10, [sp, #24]
  434964:	add	x1, sp, #0x10
  434968:	sub	x2, x29, #0x10
  43496c:	ldp	x9, x8, [x8]
  434970:	add	x3, sp, #0x8
  434974:	add	x4, sp, #0x18
  434978:	add	x8, x9, x8
  43497c:	sub	x8, x8, x10
  434980:	str	x8, [sp, #8]
  434984:	ldr	x0, [x20, #24]
  434988:	bl	431118 <ferror@plt+0x2d098>
  43498c:	mov	x23, x0
  434990:	bl	403f80 <__errno_location@plt>
  434994:	ldr	x8, [x20, #64]
  434998:	ldr	x11, [sp, #16]
  43499c:	ldur	x9, [x29, #-16]
  4349a0:	ldp	x12, x10, [x8]
  4349a4:	add	x11, x11, x9
  4349a8:	add	x12, x12, x10
  4349ac:	cmp	x11, x12
  4349b0:	b.ne	434bf0 <ferror@plt+0x30b70>  // b.any
  4349b4:	ldr	x11, [x20, #72]
  4349b8:	ldr	x12, [sp, #8]
  4349bc:	ldr	x13, [sp, #24]
  4349c0:	ldp	x14, x11, [x11]
  4349c4:	add	x12, x12, x13
  4349c8:	add	x11, x14, x11
  4349cc:	cmp	x12, x11
  4349d0:	b.ne	434c18 <ferror@plt+0x30b98>  // b.any
  4349d4:	ldr	w22, [x0]
  4349d8:	sub	x2, x10, x9
  4349dc:	mov	x0, x8
  4349e0:	mov	x1, xzr
  4349e4:	bl	41fee4 <ferror@plt+0x1be64>
  4349e8:	ldr	x0, [x20, #72]
  4349ec:	ldr	x9, [sp, #24]
  4349f0:	ldr	x8, [x0, #8]
  4349f4:	sub	x1, x8, x9
  4349f8:	bl	41f33c <ferror@plt+0x1b2bc>
  4349fc:	cmn	x23, #0x1
  434a00:	b.ne	434a78 <ferror@plt+0x309f8>  // b.any
  434a04:	cmp	w22, #0x15
  434a08:	b.gt	434a50 <ferror@plt+0x309d0>
  434a0c:	cmp	w22, #0x7
  434a10:	b.ne	434b10 <ferror@plt+0x30a90>  // b.any
  434a14:	ldr	x8, [x20, #64]
  434a18:	ldr	x9, [sp, #16]
  434a1c:	ldr	x8, [x8]
  434a20:	cmp	x9, x8
  434a24:	b.ne	43491c <ferror@plt+0x3089c>  // b.any
  434a28:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434a2c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434a30:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434a34:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434a38:	add	x0, x0, #0xb6
  434a3c:	add	x1, x1, #0x91b
  434a40:	add	x3, x3, #0x3fd
  434a44:	add	x4, x4, #0x520
  434a48:	mov	w2, #0x629                 	// #1577
  434a4c:	bl	422680 <ferror@plt+0x1e600>
  434a50:	cmp	w22, #0x54
  434a54:	b.eq	434a84 <ferror@plt+0x30a04>  // b.none
  434a58:	cmp	w22, #0x16
  434a5c:	b.ne	434b18 <ferror@plt+0x30a98>  // b.any
  434a60:	ldr	x8, [x20, #72]
  434a64:	ldr	x8, [x8, #8]
  434a68:	cmp	x24, x8
  434a6c:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  434a70:	mov	w8, #0x1                   	// #1
  434a74:	cinc	w19, w8, eq  // eq = none
  434a78:	cmp	w19, #0x1
  434a7c:	b.ne	434aac <ferror@plt+0x30a2c>  // b.any
  434a80:	b	434aa0 <ferror@plt+0x30a20>
  434a84:	ldr	x8, [x20, #72]
  434a88:	ldr	x8, [x8, #8]
  434a8c:	cmp	x24, x8
  434a90:	b.cs	434ae8 <ferror@plt+0x30a68>  // b.hs, b.nlast
  434a94:	mov	w19, #0x1                   	// #1
  434a98:	cmp	w19, #0x1
  434a9c:	b.ne	434aac <ferror@plt+0x30a2c>  // b.any
  434aa0:	ldr	x8, [x20, #72]
  434aa4:	ldr	x8, [x8, #8]
  434aa8:	cbz	x8, 434c68 <ferror@plt+0x30be8>
  434aac:	mov	w8, #0x1                   	// #1
  434ab0:	tbnz	w8, #0, 434ab8 <ferror@plt+0x30a38>
  434ab4:	mov	w19, wzr
  434ab8:	mov	w0, w19
  434abc:	ldp	x20, x19, [sp, #112]
  434ac0:	ldp	x22, x21, [sp, #96]
  434ac4:	ldp	x24, x23, [sp, #80]
  434ac8:	ldp	x26, x25, [sp, #64]
  434acc:	ldp	x29, x30, [sp, #48]
  434ad0:	add	sp, sp, #0x80
  434ad4:	ret
  434ad8:	mov	x24, xzr
  434adc:	ldrb	w8, [x20, #94]
  434ae0:	tbz	w8, #1, 434810 <ferror@plt+0x30790>
  434ae4:	b	434910 <ferror@plt+0x30890>
  434ae8:	bl	430f68 <ferror@plt+0x2cee8>
  434aec:	adrp	x3, 456000 <ferror@plt+0x51f80>
  434af0:	mov	w1, w0
  434af4:	add	x3, x3, #0xff9
  434af8:	mov	w2, #0x1                   	// #1
  434afc:	mov	x0, x21
  434b00:	bl	4097a4 <ferror@plt+0x5724>
  434b04:	mov	w8, wzr
  434b08:	tbnz	w8, #0, 434ab8 <ferror@plt+0x30a38>
  434b0c:	b	434ab4 <ferror@plt+0x30a34>
  434b10:	cmp	w22, #0x9
  434b14:	b.eq	434ba0 <ferror@plt+0x30b20>  // b.none
  434b18:	bl	430f68 <ferror@plt+0x2cee8>
  434b1c:	mov	w20, w0
  434b20:	mov	w0, w22
  434b24:	bl	41d518 <ferror@plt+0x19498>
  434b28:	adrp	x3, 476000 <ferror@plt+0x71f80>
  434b2c:	mov	x4, x0
  434b30:	add	x3, x3, #0xd8b
  434b34:	mov	w2, #0x2                   	// #2
  434b38:	mov	x0, x21
  434b3c:	mov	w1, w20
  434b40:	bl	409680 <ferror@plt+0x5600>
  434b44:	mov	w8, wzr
  434b48:	tbnz	w8, #0, 434ab8 <ferror@plt+0x30a38>
  434b4c:	b	434ab4 <ferror@plt+0x30a34>
  434b50:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434b54:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434b58:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434b5c:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434b60:	add	x0, x0, #0xb6
  434b64:	add	x1, x1, #0x91b
  434b68:	add	x3, x3, #0x3fd
  434b6c:	add	x4, x4, #0x416
  434b70:	mov	w2, #0x5e5                 	// #1509
  434b74:	bl	422680 <ferror@plt+0x1e600>
  434b78:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434b7c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434b80:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434b84:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434b88:	add	x0, x0, #0xb6
  434b8c:	add	x1, x1, #0x91b
  434b90:	add	x3, x3, #0x3fd
  434b94:	add	x4, x4, #0x449
  434b98:	mov	w2, #0x5ed                 	// #1517
  434b9c:	bl	422680 <ferror@plt+0x1e600>
  434ba0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434ba4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434ba8:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434bac:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434bb0:	add	x0, x0, #0xb6
  434bb4:	add	x1, x1, #0x91b
  434bb8:	add	x3, x3, #0x3fd
  434bbc:	add	x4, x4, #0x540
  434bc0:	mov	w2, #0x637                 	// #1591
  434bc4:	bl	422680 <ferror@plt+0x1e600>
  434bc8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434bcc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434bd0:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434bd4:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434bd8:	add	x0, x0, #0xb6
  434bdc:	add	x1, x1, #0x91b
  434be0:	add	x3, x3, #0x3fd
  434be4:	add	x4, x4, #0x464
  434be8:	mov	w2, #0x5fe                 	// #1534
  434bec:	bl	422680 <ferror@plt+0x1e600>
  434bf0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434bf4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434bf8:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434bfc:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434c00:	add	x0, x0, #0xb6
  434c04:	add	x1, x1, #0x91b
  434c08:	add	x3, x3, #0x3fd
  434c0c:	add	x4, x4, #0x47e
  434c10:	mov	w2, #0x613                 	// #1555
  434c14:	bl	422680 <ferror@plt+0x1e600>
  434c18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434c1c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434c20:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434c24:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434c28:	add	x0, x0, #0xb6
  434c2c:	add	x1, x1, #0x91b
  434c30:	add	x3, x3, #0x3fd
  434c34:	add	x4, x4, #0x4c6
  434c38:	mov	w2, #0x615                 	// #1557
  434c3c:	bl	422680 <ferror@plt+0x1e600>
  434c40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434c44:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434c48:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434c4c:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434c50:	add	x0, x0, #0xb6
  434c54:	add	x1, x1, #0x91b
  434c58:	add	x3, x3, #0x3fd
  434c5c:	add	x4, x4, #0x464
  434c60:	mov	w2, #0x644                 	// #1604
  434c64:	bl	422680 <ferror@plt+0x1e600>
  434c68:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434c6c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434c70:	adrp	x3, 478000 <ferror@plt+0x73f80>
  434c74:	adrp	x4, 478000 <ferror@plt+0x73f80>
  434c78:	add	x0, x0, #0xb6
  434c7c:	add	x1, x1, #0x91b
  434c80:	add	x3, x3, #0x3fd
  434c84:	add	x4, x4, #0x550
  434c88:	mov	w2, #0x63e                 	// #1598
  434c8c:	bl	422680 <ferror@plt+0x1e600>
  434c90:	stp	x29, x30, [sp, #-80]!
  434c94:	str	x25, [sp, #16]
  434c98:	stp	x24, x23, [sp, #32]
  434c9c:	stp	x22, x21, [sp, #48]
  434ca0:	stp	x20, x19, [sp, #64]
  434ca4:	mov	x29, sp
  434ca8:	cbz	x0, 434f84 <ferror@plt+0x30f04>
  434cac:	mov	x23, x4
  434cb0:	mov	x19, x3
  434cb4:	mov	x22, x2
  434cb8:	mov	x21, x1
  434cbc:	mov	x20, x0
  434cc0:	cbz	x4, 434ccc <ferror@plt+0x30c4c>
  434cc4:	ldr	x8, [x23]
  434cc8:	cbnz	x8, 434fbc <ferror@plt+0x30f3c>
  434ccc:	ldrb	w8, [x20, #94]
  434cd0:	tbz	w8, #3, 434fa0 <ferror@plt+0x30f20>
  434cd4:	cbz	x22, 434d20 <ferror@plt+0x30ca0>
  434cd8:	cbz	x21, 434fd8 <ferror@plt+0x30f58>
  434cdc:	tbnz	w8, #0, 434d2c <ferror@plt+0x30cac>
  434ce0:	ldr	x8, [x20, #64]
  434ce4:	cbz	x8, 434cf0 <ferror@plt+0x30c70>
  434ce8:	ldr	x8, [x8, #8]
  434cec:	cbnz	x8, 435024 <ferror@plt+0x30fa4>
  434cf0:	ldr	x8, [x20, #8]
  434cf4:	add	x3, x29, #0x18
  434cf8:	mov	x0, x20
  434cfc:	mov	x1, x21
  434d00:	ldr	x8, [x8]
  434d04:	mov	x2, x22
  434d08:	mov	x4, x23
  434d0c:	blr	x8
  434d10:	cbz	x19, 434ec0 <ferror@plt+0x30e40>
  434d14:	ldr	x8, [x29, #24]
  434d18:	str	x8, [x19]
  434d1c:	b	434ec0 <ferror@plt+0x30e40>
  434d20:	cbz	x19, 434ebc <ferror@plt+0x30e3c>
  434d24:	str	xzr, [x19]
  434d28:	b	434ebc <ferror@plt+0x30e3c>
  434d2c:	mov	w0, #0x1                   	// #1
  434d30:	mov	w24, #0x48                  	// #72
  434d34:	mov	w25, #0x40                  	// #64
  434d38:	ldr	x8, [x20, #16]
  434d3c:	cbz	x8, 434d7c <ferror@plt+0x30cfc>
  434d40:	ldr	x9, [x20, #72]
  434d44:	cbz	x9, 434d58 <ferror@plt+0x30cd8>
  434d48:	cmp	x8, #0x0
  434d4c:	csel	x9, x25, x24, eq  // eq = none
  434d50:	ldr	x9, [x20, x9]
  434d54:	ldr	x9, [x9, #8]
  434d58:	cmp	w0, #0x1
  434d5c:	b.ne	434d88 <ferror@plt+0x30d08>  // b.any
  434d60:	cmp	x9, x22
  434d64:	b.cs	434d88 <ferror@plt+0x30d08>  // b.hs, b.nlast
  434d68:	mov	x0, x20
  434d6c:	mov	x1, x23
  434d70:	bl	4346f8 <ferror@plt+0x30678>
  434d74:	ldr	x8, [x20, #16]
  434d78:	cbnz	x8, 434d40 <ferror@plt+0x30cc0>
  434d7c:	ldr	x9, [x20, #64]
  434d80:	cbnz	x9, 434d48 <ferror@plt+0x30cc8>
  434d84:	b	434d58 <ferror@plt+0x30cd8>
  434d88:	cbz	x8, 434d98 <ferror@plt+0x30d18>
  434d8c:	ldr	x9, [x20, #72]
  434d90:	cbnz	x9, 434da0 <ferror@plt+0x30d20>
  434d94:	b	434ed8 <ferror@plt+0x30e58>
  434d98:	ldr	x9, [x20, #64]
  434d9c:	cbz	x9, 434ed8 <ferror@plt+0x30e58>
  434da0:	cmp	x8, #0x0
  434da4:	mov	w9, #0x48                  	// #72
  434da8:	mov	w10, #0x40                  	// #64
  434dac:	csel	x9, x10, x9, eq  // eq = none
  434db0:	ldr	x9, [x20, x9]
  434db4:	ldr	x9, [x9, #8]
  434db8:	cbz	x9, 434ed8 <ferror@plt+0x30e58>
  434dbc:	cbnz	w0, 434dc8 <ferror@plt+0x30d48>
  434dc0:	mov	x0, x23
  434dc4:	bl	409854 <ferror@plt+0x57d4>
  434dc8:	ldr	x8, [x20, #16]
  434dcc:	cbz	x8, 434f24 <ferror@plt+0x30ea4>
  434dd0:	ldr	x9, [x20, #72]
  434dd4:	cbz	x9, 434df0 <ferror@plt+0x30d70>
  434dd8:	cmp	x8, #0x0
  434ddc:	mov	w9, #0x48                  	// #72
  434de0:	mov	w10, #0x40                  	// #64
  434de4:	csel	x9, x10, x9, eq  // eq = none
  434de8:	ldr	x9, [x20, x9]
  434dec:	ldr	x9, [x9, #8]
  434df0:	cmp	x9, x22
  434df4:	mov	x23, x22
  434df8:	b.hi	434e20 <ferror@plt+0x30da0>  // b.pmore
  434dfc:	cbz	x8, 434f40 <ferror@plt+0x30ec0>
  434e00:	ldr	x9, [x20, #72]
  434e04:	cbz	x9, 434f48 <ferror@plt+0x30ec8>
  434e08:	cmp	x8, #0x0
  434e0c:	mov	w9, #0x48                  	// #72
  434e10:	mov	w10, #0x40                  	// #64
  434e14:	csel	x9, x10, x9, eq  // eq = none
  434e18:	ldr	x9, [x20, x9]
  434e1c:	ldr	x23, [x9, #8]
  434e20:	cbz	x23, 434f50 <ferror@plt+0x30ed0>
  434e24:	cbz	x8, 434e74 <ferror@plt+0x30df4>
  434e28:	ldr	x9, [x20, #72]
  434e2c:	adrp	x10, 456000 <ferror@plt+0x51f80>
  434e30:	ldr	x11, [x10, #3912]
  434e34:	ldr	x9, [x9]
  434e38:	add	x10, x9, x23
  434e3c:	mov	x13, x9
  434e40:	mov	x12, x13
  434e44:	ldrb	w13, [x13]
  434e48:	ldrb	w13, [x11, x13]
  434e4c:	cbz	x13, 434ffc <ferror@plt+0x30f7c>
  434e50:	add	x13, x12, x13
  434e54:	cmp	x13, x10
  434e58:	b.cc	434e40 <ferror@plt+0x30dc0>  // b.lo, b.ul, b.last
  434e5c:	sub	x9, x12, x9
  434e60:	cmp	x13, x10
  434e64:	csel	x23, x9, x23, hi  // hi = pmore
  434e68:	cmp	x22, #0x6
  434e6c:	b.cc	434e74 <ferror@plt+0x30df4>  // b.lo, b.ul, b.last
  434e70:	cbz	x23, 435074 <ferror@plt+0x30ff4>
  434e74:	cmp	x8, #0x0
  434e78:	mov	w22, #0x48                  	// #72
  434e7c:	mov	w24, #0x40                  	// #64
  434e80:	csel	x8, x24, x22, eq  // eq = none
  434e84:	ldr	x8, [x20, x8]
  434e88:	mov	x0, x21
  434e8c:	mov	x2, x23
  434e90:	ldr	x1, [x8]
  434e94:	bl	403520 <memcpy@plt>
  434e98:	ldr	x8, [x20, #16]
  434e9c:	mov	x1, xzr
  434ea0:	mov	x2, x23
  434ea4:	cmp	x8, #0x0
  434ea8:	csel	x8, x24, x22, eq  // eq = none
  434eac:	ldr	x0, [x20, x8]
  434eb0:	bl	41fee4 <ferror@plt+0x1be64>
  434eb4:	cbz	x19, 434ebc <ferror@plt+0x30e3c>
  434eb8:	str	x23, [x19]
  434ebc:	mov	w0, #0x1                   	// #1
  434ec0:	ldp	x20, x19, [sp, #64]
  434ec4:	ldp	x22, x21, [sp, #48]
  434ec8:	ldp	x24, x23, [sp, #32]
  434ecc:	ldr	x25, [sp, #16]
  434ed0:	ldp	x29, x30, [sp], #80
  434ed4:	ret
  434ed8:	cmp	w0, #0x1
  434edc:	b.eq	43504c <ferror@plt+0x30fcc>  // b.none
  434ee0:	cmp	w0, #0x2
  434ee4:	b.ne	434f34 <ferror@plt+0x30eb4>  // b.any
  434ee8:	cbz	x8, 434f34 <ferror@plt+0x30eb4>
  434eec:	ldr	x8, [x20, #64]
  434ef0:	cbz	x8, 434f30 <ferror@plt+0x30eb0>
  434ef4:	ldr	x8, [x8, #8]
  434ef8:	cbz	x8, 434f78 <ferror@plt+0x30ef8>
  434efc:	bl	430f68 <ferror@plt+0x2cee8>
  434f00:	adrp	x3, 477000 <ferror@plt+0x72f80>
  434f04:	mov	w1, w0
  434f08:	add	x3, x3, #0xee5
  434f0c:	mov	w2, #0x3                   	// #3
  434f10:	mov	x0, x23
  434f14:	bl	4097a4 <ferror@plt+0x5724>
  434f18:	mov	w0, wzr
  434f1c:	cbnz	x19, 434f38 <ferror@plt+0x30eb8>
  434f20:	b	434ec0 <ferror@plt+0x30e40>
  434f24:	ldr	x9, [x20, #64]
  434f28:	cbnz	x9, 434dd8 <ferror@plt+0x30d58>
  434f2c:	b	434df0 <ferror@plt+0x30d70>
  434f30:	mov	w0, #0x2                   	// #2
  434f34:	cbz	x19, 434ec0 <ferror@plt+0x30e40>
  434f38:	str	xzr, [x19]
  434f3c:	b	434ec0 <ferror@plt+0x30e40>
  434f40:	ldr	x9, [x20, #64]
  434f44:	cbnz	x9, 434e08 <ferror@plt+0x30d88>
  434f48:	mov	x23, xzr
  434f4c:	cbnz	x23, 434e24 <ferror@plt+0x30da4>
  434f50:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434f54:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434f58:	adrp	x3, 477000 <ferror@plt+0x72f80>
  434f5c:	adrp	x4, 477000 <ferror@plt+0x72f80>
  434f60:	add	x0, x0, #0xb6
  434f64:	add	x1, x1, #0x91b
  434f68:	add	x3, x3, #0xecd
  434f6c:	add	x4, x4, #0xf0e
  434f70:	mov	w2, #0x823                 	// #2083
  434f74:	bl	422680 <ferror@plt+0x1e600>
  434f78:	mov	w0, #0x2                   	// #2
  434f7c:	cbnz	x19, 434f38 <ferror@plt+0x30eb8>
  434f80:	b	434ec0 <ferror@plt+0x30e40>
  434f84:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434f88:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434f8c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  434f90:	add	x0, x0, #0xb6
  434f94:	add	x1, x1, #0xe79
  434f98:	add	x2, x2, #0x35f
  434f9c:	b	434ff0 <ferror@plt+0x30f70>
  434fa0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434fa4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434fa8:	adrp	x2, 477000 <ferror@plt+0x72f80>
  434fac:	add	x0, x0, #0xb6
  434fb0:	add	x1, x1, #0xe79
  434fb4:	add	x2, x2, #0xd3d
  434fb8:	b	434ff0 <ferror@plt+0x30f70>
  434fbc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434fc0:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434fc4:	adrp	x2, 475000 <ferror@plt+0x70f80>
  434fc8:	add	x0, x0, #0xb6
  434fcc:	add	x1, x1, #0xe79
  434fd0:	add	x2, x2, #0x9e2
  434fd4:	b	434ff0 <ferror@plt+0x30f70>
  434fd8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  434fdc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  434fe0:	adrp	x2, 477000 <ferror@plt+0x72f80>
  434fe4:	add	x0, x0, #0xb6
  434fe8:	add	x1, x1, #0xe79
  434fec:	add	x2, x2, #0x3ea
  434ff0:	bl	413114 <ferror@plt+0xf094>
  434ff4:	mov	w0, wzr
  434ff8:	b	434ec0 <ferror@plt+0x30e40>
  434ffc:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435000:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435004:	adrp	x3, 477000 <ferror@plt+0x72f80>
  435008:	adrp	x4, 477000 <ferror@plt+0x72f80>
  43500c:	add	x0, x0, #0xb6
  435010:	add	x1, x1, #0x91b
  435014:	add	x3, x3, #0xecd
  435018:	add	x4, x4, #0xf1c
  43501c:	mov	w2, #0x832                 	// #2098
  435020:	bl	422680 <ferror@plt+0x1e600>
  435024:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435028:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43502c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  435030:	adrp	x4, 477000 <ferror@plt+0x72f80>
  435034:	add	x0, x0, #0xb6
  435038:	add	x1, x1, #0x91b
  43503c:	add	x3, x3, #0xecd
  435040:	add	x4, x4, #0xa81
  435044:	mov	w2, #0x7fa                 	// #2042
  435048:	bl	422680 <ferror@plt+0x1e600>
  43504c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435050:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435054:	adrp	x3, 477000 <ferror@plt+0x72f80>
  435058:	adrp	x4, 478000 <ferror@plt+0x73f80>
  43505c:	add	x0, x0, #0xb6
  435060:	add	x1, x1, #0x91b
  435064:	add	x3, x3, #0xecd
  435068:	add	x4, x4, #0x297
  43506c:	mov	w2, #0x80d                 	// #2061
  435070:	bl	422680 <ferror@plt+0x1e600>
  435074:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435078:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43507c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  435080:	adrp	x4, 477000 <ferror@plt+0x72f80>
  435084:	add	x0, x0, #0xb6
  435088:	add	x1, x1, #0x91b
  43508c:	add	x3, x3, #0xecd
  435090:	add	x4, x4, #0xf31
  435094:	mov	w2, #0x839                 	// #2105
  435098:	bl	422680 <ferror@plt+0x1e600>
  43509c:	stp	x29, x30, [sp, #-48]!
  4350a0:	str	x21, [sp, #16]
  4350a4:	stp	x20, x19, [sp, #32]
  4350a8:	mov	x29, sp
  4350ac:	cbz	x0, 43520c <ferror@plt+0x3118c>
  4350b0:	ldr	x8, [x0, #16]
  4350b4:	mov	x21, x0
  4350b8:	cbz	x8, 435228 <ferror@plt+0x311a8>
  4350bc:	mov	x20, x2
  4350c0:	mov	x19, x1
  4350c4:	cbz	x2, 4350d0 <ferror@plt+0x31050>
  4350c8:	ldr	x8, [x20]
  4350cc:	cbnz	x8, 435260 <ferror@plt+0x311e0>
  4350d0:	ldrb	w8, [x21, #94]
  4350d4:	tbz	w8, #3, 435244 <ferror@plt+0x311c4>
  4350d8:	mov	w0, #0x1                   	// #1
  4350dc:	ldr	x8, [x21, #72]
  4350e0:	cbz	x8, 4350f4 <ferror@plt+0x31074>
  4350e4:	ldr	x9, [x8, #8]
  4350e8:	cmp	w0, #0x1
  4350ec:	b.eq	435100 <ferror@plt+0x31080>  // b.none
  4350f0:	b	43511c <ferror@plt+0x3109c>
  4350f4:	mov	x9, xzr
  4350f8:	cmp	w0, #0x1
  4350fc:	b.ne	43511c <ferror@plt+0x3109c>  // b.any
  435100:	cbnz	x9, 43511c <ferror@plt+0x3109c>
  435104:	mov	x0, x21
  435108:	mov	x1, x20
  43510c:	bl	4346f8 <ferror@plt+0x30678>
  435110:	ldr	x8, [x21, #72]
  435114:	cbnz	x8, 4350e4 <ferror@plt+0x31064>
  435118:	b	4350f4 <ferror@plt+0x31074>
  43511c:	ldr	x9, [x21, #16]
  435120:	cbz	x9, 43512c <ferror@plt+0x310ac>
  435124:	cbnz	x8, 435134 <ferror@plt+0x310b4>
  435128:	b	435198 <ferror@plt+0x31118>
  43512c:	ldr	x8, [x21, #64]
  435130:	cbz	x8, 435198 <ferror@plt+0x31118>
  435134:	cmp	x9, #0x0
  435138:	mov	w8, #0x48                  	// #72
  43513c:	mov	w9, #0x40                  	// #64
  435140:	csel	x8, x9, x8, eq  // eq = none
  435144:	ldr	x8, [x21, x8]
  435148:	ldr	x8, [x8, #8]
  43514c:	cbz	x8, 435198 <ferror@plt+0x31118>
  435150:	cbnz	w0, 43515c <ferror@plt+0x310dc>
  435154:	mov	x0, x20
  435158:	bl	409854 <ferror@plt+0x57d4>
  43515c:	cbz	x19, 435170 <ferror@plt+0x310f0>
  435160:	ldr	x8, [x21, #72]
  435164:	ldr	x0, [x8]
  435168:	bl	427334 <ferror@plt+0x232b4>
  43516c:	str	w0, [x19]
  435170:	ldr	x0, [x21, #72]
  435174:	adrp	x9, 456000 <ferror@plt+0x51f80>
  435178:	ldr	x9, [x9, #3912]
  43517c:	mov	x1, xzr
  435180:	ldr	x8, [x0]
  435184:	ldrb	w8, [x8]
  435188:	ldrb	w2, [x9, x8]
  43518c:	bl	41fee4 <ferror@plt+0x1be64>
  435190:	mov	w0, #0x1                   	// #1
  435194:	b	4351f0 <ferror@plt+0x31170>
  435198:	cmp	w0, #0x1
  43519c:	b.eq	435284 <ferror@plt+0x31204>  // b.none
  4351a0:	cmp	w0, #0x2
  4351a4:	b.ne	4351e4 <ferror@plt+0x31164>  // b.any
  4351a8:	ldr	x8, [x21, #64]
  4351ac:	cbz	x8, 4351e0 <ferror@plt+0x31160>
  4351b0:	ldr	x8, [x8, #8]
  4351b4:	cbz	x8, 435200 <ferror@plt+0x31180>
  4351b8:	bl	430f68 <ferror@plt+0x2cee8>
  4351bc:	adrp	x3, 477000 <ferror@plt+0x72f80>
  4351c0:	mov	w1, w0
  4351c4:	add	x3, x3, #0xee5
  4351c8:	mov	w2, #0x3                   	// #3
  4351cc:	mov	x0, x20
  4351d0:	bl	4097a4 <ferror@plt+0x5724>
  4351d4:	mov	w0, wzr
  4351d8:	cbnz	x19, 4351e8 <ferror@plt+0x31168>
  4351dc:	b	4351f0 <ferror@plt+0x31170>
  4351e0:	mov	w0, #0x2                   	// #2
  4351e4:	cbz	x19, 4351f0 <ferror@plt+0x31170>
  4351e8:	mov	w8, #0xffffffff            	// #-1
  4351ec:	str	w8, [x19]
  4351f0:	ldp	x20, x19, [sp, #32]
  4351f4:	ldr	x21, [sp, #16]
  4351f8:	ldp	x29, x30, [sp], #48
  4351fc:	ret
  435200:	mov	w0, #0x2                   	// #2
  435204:	cbnz	x19, 4351e8 <ferror@plt+0x31168>
  435208:	b	4351f0 <ferror@plt+0x31170>
  43520c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435210:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435214:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435218:	add	x0, x0, #0xb6
  43521c:	add	x1, x1, #0xf4c
  435220:	add	x2, x2, #0x35f
  435224:	b	435278 <ferror@plt+0x311f8>
  435228:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43522c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435230:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435234:	add	x0, x0, #0xb6
  435238:	add	x1, x1, #0xf4c
  43523c:	add	x2, x2, #0xf95
  435240:	b	435278 <ferror@plt+0x311f8>
  435244:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435248:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43524c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435250:	add	x0, x0, #0xb6
  435254:	add	x1, x1, #0xf4c
  435258:	add	x2, x2, #0xd3d
  43525c:	b	435278 <ferror@plt+0x311f8>
  435260:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435264:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435268:	adrp	x2, 475000 <ferror@plt+0x70f80>
  43526c:	add	x0, x0, #0xb6
  435270:	add	x1, x1, #0xf4c
  435274:	add	x2, x2, #0x9e2
  435278:	bl	413114 <ferror@plt+0xf094>
  43527c:	mov	w0, wzr
  435280:	b	4351f0 <ferror@plt+0x31170>
  435284:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435288:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43528c:	adrp	x3, 477000 <ferror@plt+0x72f80>
  435290:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435294:	add	x0, x0, #0xb6
  435298:	add	x1, x1, #0x91b
  43529c:	add	x3, x3, #0xfaf
  4352a0:	add	x4, x4, #0x297
  4352a4:	mov	w2, #0x865                 	// #2149
  4352a8:	bl	422680 <ferror@plt+0x1e600>
  4352ac:	sub	sp, sp, #0xa0
  4352b0:	stp	x29, x30, [sp, #64]
  4352b4:	stp	x28, x27, [sp, #80]
  4352b8:	stp	x26, x25, [sp, #96]
  4352bc:	stp	x24, x23, [sp, #112]
  4352c0:	stp	x22, x21, [sp, #128]
  4352c4:	stp	x20, x19, [sp, #144]
  4352c8:	add	x29, sp, #0x40
  4352cc:	cbz	x0, 435910 <ferror@plt+0x31890>
  4352d0:	mov	x20, x4
  4352d4:	mov	x28, x3
  4352d8:	mov	x25, x2
  4352dc:	mov	x23, x1
  4352e0:	mov	x22, x0
  4352e4:	cbz	x4, 4352f0 <ferror@plt+0x31270>
  4352e8:	ldr	x8, [x20]
  4352ec:	cbnz	x8, 435948 <ferror@plt+0x318c8>
  4352f0:	ldrb	w19, [x22, #94]
  4352f4:	tbz	w19, #4, 43592c <ferror@plt+0x318ac>
  4352f8:	cbz	x23, 43530c <ferror@plt+0x3128c>
  4352fc:	tbz	x25, #63, 43530c <ferror@plt+0x3128c>
  435300:	mov	x0, x23
  435304:	bl	403590 <strlen@plt>
  435308:	mov	x25, x0
  43530c:	cbz	x25, 43536c <ferror@plt+0x312ec>
  435310:	cbz	x23, 435964 <ferror@plt+0x318e4>
  435314:	cmp	x25, #0x0
  435318:	b.le	435980 <ferror@plt+0x31900>
  43531c:	tbnz	w19, #0, 435378 <ferror@plt+0x312f8>
  435320:	ldr	x8, [x22, #80]
  435324:	cbz	x8, 435330 <ferror@plt+0x312b0>
  435328:	ldr	x8, [x8, #8]
  43532c:	cbnz	x8, 435b30 <ferror@plt+0x31ab0>
  435330:	ldrb	w8, [x22, #88]
  435334:	cbnz	w8, 435a90 <ferror@plt+0x31a10>
  435338:	ldr	x8, [x22, #8]
  43533c:	sub	x3, x29, #0x8
  435340:	mov	x0, x22
  435344:	mov	x1, x23
  435348:	ldr	x8, [x8, #8]
  43534c:	mov	x2, x25
  435350:	mov	x4, x20
  435354:	blr	x8
  435358:	str	w0, [sp, #12]
  43535c:	cbz	x28, 4358dc <ferror@plt+0x3185c>
  435360:	ldur	x8, [x29, #-8]
  435364:	str	x8, [x28]
  435368:	b	4358dc <ferror@plt+0x3185c>
  43536c:	cbz	x28, 4358d4 <ferror@plt+0x31854>
  435370:	str	xzr, [x28]
  435374:	b	4358d4 <ferror@plt+0x31854>
  435378:	tbz	w19, #5, 4353e0 <ferror@plt+0x31360>
  43537c:	ldr	x8, [x22, #64]
  435380:	cbz	x8, 43538c <ferror@plt+0x3130c>
  435384:	ldr	x8, [x8, #8]
  435388:	cbnz	x8, 43539c <ferror@plt+0x3131c>
  43538c:	ldr	x8, [x22, #72]
  435390:	cbz	x8, 4353e0 <ferror@plt+0x31360>
  435394:	ldr	x8, [x8, #8]
  435398:	cbz	x8, 4353e0 <ferror@plt+0x31360>
  43539c:	tbz	w19, #1, 4353c4 <ferror@plt+0x31344>
  4353a0:	ldr	x8, [x22, #72]
  4353a4:	cbz	x8, 4353c4 <ferror@plt+0x31344>
  4353a8:	ldr	x8, [x8, #8]
  4353ac:	cbz	x8, 4353c4 <ferror@plt+0x31344>
  4353b0:	adrp	x0, 478000 <ferror@plt+0x73f80>
  4353b4:	add	x0, x0, #0x7a
  4353b8:	bl	432edc <ferror@plt+0x2ee5c>
  4353bc:	str	wzr, [sp, #12]
  4353c0:	b	4358dc <ferror@plt+0x3185c>
  4353c4:	mov	x0, x22
  4353c8:	mov	x1, xzr
  4353cc:	mov	w2, wzr
  4353d0:	mov	x3, x20
  4353d4:	bl	433664 <ferror@plt+0x2f5e4>
  4353d8:	cmp	w0, #0x1
  4353dc:	b.ne	435900 <ferror@plt+0x31880>  // b.any
  4353e0:	ldr	x8, [x22, #80]
  4353e4:	cbnz	x8, 4353f4 <ferror@plt+0x31374>
  4353e8:	ldr	x0, [x22, #56]
  4353ec:	bl	41ef88 <ferror@plt+0x1af08>
  4353f0:	str	x0, [x22, #80]
  4353f4:	mov	x27, xzr
  4353f8:	add	x8, x22, #0x58
  4353fc:	mov	w24, #0xa                   	// #10
  435400:	stp	x8, x25, [sp, #16]
  435404:	str	x28, [sp]
  435408:	b	435430 <ferror@plt+0x313b0>
  43540c:	cmp	x8, x21
  435410:	csel	x19, x8, x21, cc  // cc = lo, ul, last
  435414:	mov	x1, x23
  435418:	mov	x2, x19
  43541c:	bl	41f08c <ferror@plt+0x1b00c>
  435420:	add	x23, x23, x19
  435424:	add	x27, x19, x27
  435428:	mov	w8, wzr
  43542c:	cbnz	w8, 4358dc <ferror@plt+0x3185c>
  435430:	subs	x21, x25, x27
  435434:	b.le	4358cc <ferror@plt+0x3184c>
  435438:	ldr	x8, [x22, #80]
  43543c:	ldr	x9, [x22, #56]
  435440:	ldr	x8, [x8, #8]
  435444:	sub	x9, x9, #0xa
  435448:	cmp	x8, x9
  43544c:	b.cc	435504 <ferror@plt+0x31484>  // b.lo, b.ul, b.last
  435450:	mov	x25, xzr
  435454:	ldr	x8, [x22, #80]
  435458:	ldr	x9, [x22, #8]
  43545c:	sub	x3, x29, #0x8
  435460:	mov	x0, x22
  435464:	ldp	x10, x8, [x8]
  435468:	ldr	x9, [x9, #8]
  43546c:	mov	x4, x20
  435470:	add	x1, x10, x25
  435474:	sub	x2, x8, x25
  435478:	blr	x9
  43547c:	ldur	x9, [x29, #-8]
  435480:	ldr	x8, [x22, #80]
  435484:	mov	w26, w0
  435488:	cmp	w0, #0x1
  43548c:	add	x25, x9, x25
  435490:	b.ne	4354d0 <ferror@plt+0x31450>  // b.any
  435494:	ldr	x8, [x8, #8]
  435498:	cmp	x8, #0xa
  43549c:	csel	x8, x8, x24, cc  // cc = lo, ul, last
  4354a0:	cmp	x25, x8
  4354a4:	b.cc	435454 <ferror@plt+0x313d4>  // b.lo, b.ul, b.last
  4354a8:	ldr	x0, [x22, #80]
  4354ac:	mov	x1, xzr
  4354b0:	mov	x2, x25
  4354b4:	bl	41fee4 <ferror@plt+0x1be64>
  4354b8:	cmp	w26, #0x1
  4354bc:	b.ne	4354e0 <ferror@plt+0x31460>  // b.any
  4354c0:	mov	w8, wzr
  4354c4:	ldr	x25, [sp, #24]
  4354c8:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  4354cc:	b	435504 <ferror@plt+0x31484>
  4354d0:	mov	x0, x8
  4354d4:	mov	x1, xzr
  4354d8:	mov	x2, x25
  4354dc:	bl	41fee4 <ferror@plt+0x1be64>
  4354e0:	cmp	w26, #0x3
  4354e4:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  4354e8:	csinc	w8, w26, wzr, le
  4354ec:	str	w8, [sp, #12]
  4354f0:	cbz	x28, 4354f8 <ferror@plt+0x31478>
  4354f4:	str	x27, [x28]
  4354f8:	mov	w8, #0x1                   	// #1
  4354fc:	ldr	x25, [sp, #24]
  435500:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  435504:	ldr	x0, [x22, #80]
  435508:	ldr	x9, [x22, #56]
  43550c:	ldp	x10, x8, [x0, #8]
  435510:	sub	x8, x8, #0x1
  435514:	cmp	x9, x8
  435518:	csel	x8, x9, x8, hi  // hi = pmore
  43551c:	sub	x8, x8, x10
  435520:	cmp	x8, #0x9
  435524:	stur	x8, [x29, #-8]
  435528:	b.ls	4359c8 <ferror@plt+0x31948>  // b.plast
  43552c:	ldr	x9, [x22, #16]
  435530:	cbz	x9, 43540c <ferror@plt+0x3138c>
  435534:	ldr	x8, [sp, #16]
  435538:	ldrb	w8, [x8]
  43553c:	cbz	w8, 43558c <ferror@plt+0x3150c>
  435540:	cbnz	x27, 435a40 <ferror@plt+0x319c0>
  435544:	ldr	x0, [sp, #16]
  435548:	stur	x0, [x29, #-16]
  43554c:	bl	403590 <strlen@plt>
  435550:	cbz	x0, 435a68 <ferror@plt+0x319e8>
  435554:	ldr	x8, [sp, #24]
  435558:	mov	w10, #0x6                   	// #6
  43555c:	mov	x26, x0
  435560:	add	x9, x22, x0
  435564:	add	x8, x0, x8
  435568:	cmp	x8, #0x6
  43556c:	csel	x21, x8, x10, cc  // cc = lo, ul, last
  435570:	add	x0, x9, #0x58
  435574:	sub	x2, x21, x26
  435578:	mov	x1, x23
  43557c:	bl	403520 <memcpy@plt>
  435580:	ldrb	w8, [x22, #94]
  435584:	tbnz	w8, #1, 4355cc <ferror@plt+0x3154c>
  435588:	b	43559c <ferror@plt+0x3151c>
  43558c:	mov	x26, xzr
  435590:	stur	x23, [x29, #-16]
  435594:	ldrb	w8, [x22, #94]
  435598:	tbnz	w8, #1, 4355cc <ferror@plt+0x3154c>
  43559c:	ldp	x0, x28, [x29, #-16]
  4355a0:	add	x2, sp, #0x20
  4355a4:	cmp	x21, x28
  4355a8:	csel	x19, x21, x28, cc  // cc = lo, ul, last
  4355ac:	mov	x1, x19
  4355b0:	bl	428410 <ferror@plt+0x24390>
  4355b4:	cbz	w0, 435644 <ferror@plt+0x315c4>
  4355b8:	mov	x25, xzr
  4355bc:	mov	w28, wzr
  4355c0:	sub	x8, x21, x19
  4355c4:	stur	x8, [x29, #-24]
  4355c8:	b	4356a8 <ferror@plt+0x31628>
  4355cc:	stur	x21, [x29, #-24]
  4355d0:	ldr	x0, [x22, #80]
  4355d4:	ldur	x9, [x29, #-8]
  4355d8:	ldr	x8, [x0, #8]
  4355dc:	add	x1, x9, x8
  4355e0:	bl	41f40c <ferror@plt+0x1b38c>
  4355e4:	ldr	x8, [x22, #80]
  4355e8:	ldur	x10, [x29, #-8]
  4355ec:	sub	x1, x29, #0x10
  4355f0:	sub	x2, x29, #0x18
  4355f4:	ldp	x9, x8, [x8]
  4355f8:	add	x3, sp, #0x20
  4355fc:	sub	x4, x29, #0x8
  435600:	add	x8, x9, x8
  435604:	sub	x8, x8, x10
  435608:	str	x8, [sp, #32]
  43560c:	ldr	x0, [x22, #32]
  435610:	bl	431118 <ferror@plt+0x2d098>
  435614:	mov	x25, x0
  435618:	bl	403f80 <__errno_location@plt>
  43561c:	ldr	x8, [x22, #80]
  435620:	ldur	x10, [x29, #-8]
  435624:	ldr	w28, [x0]
  435628:	ldr	x9, [x8, #8]
  43562c:	mov	x0, x8
  435630:	sub	x1, x9, x10
  435634:	bl	41f33c <ferror@plt+0x1b2bc>
  435638:	cmn	x25, #0x1
  43563c:	b.eq	4356d0 <ferror@plt+0x31650>  // b.none
  435640:	b	435868 <ferror@plt+0x317e8>
  435644:	ldur	x8, [x29, #-16]
  435648:	ldr	x0, [sp, #32]
  43564c:	add	x9, x8, x19
  435650:	add	x8, x8, x21
  435654:	sub	x25, x9, x0
  435658:	sub	x8, x8, x0
  43565c:	mov	x1, x25
  435660:	stur	x8, [x29, #-24]
  435664:	bl	427640 <ferror@plt+0x235c0>
  435668:	cmn	w0, #0x1
  43566c:	b.eq	435694 <ferror@plt+0x31614>  // b.none
  435670:	cmn	w0, #0x2
  435674:	b.ne	4359a4 <ferror@plt+0x31924>  // b.any
  435678:	cmp	x25, #0x6
  43567c:	b.cs	4359f0 <ferror@plt+0x31970>  // b.hs, b.nlast
  435680:	cmp	x21, x28
  435684:	mov	w8, #0x16                  	// #22
  435688:	csetm	x25, ls  // ls = plast
  43568c:	csel	w28, wzr, w8, hi  // hi = pmore
  435690:	b	4356a8 <ferror@plt+0x31628>
  435694:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435698:	add	x0, x0, #0x108
  43569c:	bl	432edc <ferror@plt+0x2ee5c>
  4356a0:	mov	w28, #0x54                  	// #84
  4356a4:	mov	x25, #0xffffffffffffffff    	// #-1
  4356a8:	ldp	x8, x1, [x29, #-24]
  4356ac:	ldr	x0, [x22, #80]
  4356b0:	sub	x2, x21, x8
  4356b4:	bl	41f08c <ferror@plt+0x1b00c>
  4356b8:	ldp	x8, x9, [x29, #-24]
  4356bc:	sub	x8, x21, x8
  4356c0:	add	x8, x9, x8
  4356c4:	stur	x8, [x29, #-16]
  4356c8:	cmn	x25, #0x1
  4356cc:	b.ne	435868 <ferror@plt+0x317e8>  // b.any
  4356d0:	cmp	w28, #0x7
  4356d4:	b.ne	4356fc <ferror@plt+0x3167c>  // b.any
  4356d8:	ldur	x8, [x29, #-24]
  4356dc:	cmp	x21, x8
  4356e0:	b.ne	435868 <ferror@plt+0x317e8>  // b.any
  4356e4:	ldur	x8, [x29, #-8]
  4356e8:	add	x8, x8, #0xa
  4356ec:	stur	x8, [x29, #-8]
  4356f0:	ldrb	w8, [x22, #94]
  4356f4:	tbnz	w8, #1, 4355cc <ferror@plt+0x3154c>
  4356f8:	b	43559c <ferror@plt+0x3151c>
  4356fc:	cmp	w28, #0x54
  435700:	b.eq	435748 <ferror@plt+0x316c8>  // b.none
  435704:	cmp	w28, #0x16
  435708:	b.ne	435784 <ferror@plt+0x31704>  // b.any
  43570c:	ldur	x25, [x29, #-24]
  435710:	cmp	x25, #0x6
  435714:	b.cs	435ab8 <ferror@plt+0x31a38>  // b.hs, b.nlast
  435718:	ldr	x28, [sp]
  43571c:	cbz	x26, 435828 <ferror@plt+0x317a8>
  435720:	subs	x8, x21, x25
  435724:	b.ne	435860 <ferror@plt+0x317e0>  // b.any
  435728:	ldr	x25, [sp, #24]
  43572c:	sub	x8, x21, x26
  435730:	cmp	x25, x8
  435734:	b.ne	435ae0 <ferror@plt+0x31a60>  // b.any
  435738:	add	x8, x22, x21
  43573c:	strb	wzr, [x8, #88]
  435740:	cbnz	x28, 435848 <ferror@plt+0x317c8>
  435744:	b	43584c <ferror@plt+0x317cc>
  435748:	bl	430f68 <ferror@plt+0x2cee8>
  43574c:	adrp	x3, 456000 <ferror@plt+0x51f80>
  435750:	mov	w1, w0
  435754:	mov	w2, #0x1                   	// #1
  435758:	mov	x0, x20
  43575c:	add	x3, x3, #0xff9
  435760:	bl	4097a4 <ferror@plt+0x5724>
  435764:	ldur	x8, [x29, #-24]
  435768:	cbz	x26, 4357f4 <ferror@plt+0x31774>
  43576c:	cmp	x21, x8
  435770:	b.ne	4357f4 <ferror@plt+0x31774>  // b.any
  435774:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435778:	add	x0, x0, #0x19e
  43577c:	bl	432edc <ferror@plt+0x2ee5c>
  435780:	b	435800 <ferror@plt+0x31780>
  435784:	bl	430f68 <ferror@plt+0x2cee8>
  435788:	mov	w19, w0
  43578c:	mov	w0, w28
  435790:	bl	41d518 <ferror@plt+0x19498>
  435794:	adrp	x3, 476000 <ferror@plt+0x71f80>
  435798:	mov	x4, x0
  43579c:	mov	w2, #0x2                   	// #2
  4357a0:	mov	x0, x20
  4357a4:	mov	w1, w19
  4357a8:	add	x3, x3, #0xd8b
  4357ac:	bl	409680 <ferror@plt+0x5600>
  4357b0:	ldur	x8, [x29, #-24]
  4357b4:	sub	x9, x21, x26
  4357b8:	ldr	x28, [sp]
  4357bc:	add	x10, x8, x26
  4357c0:	sub	x8, x9, x8
  4357c4:	cmp	x21, x10
  4357c8:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4357cc:	add	x27, x8, x27
  4357d0:	cbz	x28, 4357d8 <ferror@plt+0x31758>
  4357d4:	str	x27, [x28]
  4357d8:	ldr	x8, [sp, #16]
  4357dc:	str	wzr, [sp, #12]
  4357e0:	strb	wzr, [x8]
  4357e4:	mov	w8, #0x1                   	// #1
  4357e8:	ldr	x25, [sp, #24]
  4357ec:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  4357f0:	b	435428 <ferror@plt+0x313a8>
  4357f4:	add	x9, x21, x27
  4357f8:	sub	x9, x9, x26
  4357fc:	sub	x27, x9, x8
  435800:	ldr	x28, [sp]
  435804:	ldr	x25, [sp, #24]
  435808:	cbz	x28, 435810 <ferror@plt+0x31790>
  43580c:	str	x27, [x28]
  435810:	ldr	x8, [sp, #16]
  435814:	str	wzr, [sp, #12]
  435818:	strb	wzr, [x8]
  43581c:	mov	w8, #0x1                   	// #1
  435820:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  435824:	b	435428 <ferror@plt+0x313a8>
  435828:	ldur	x1, [x29, #-16]
  43582c:	ldr	x0, [sp, #16]
  435830:	mov	x2, x25
  435834:	bl	403520 <memcpy@plt>
  435838:	add	x8, x22, x25
  43583c:	strb	wzr, [x8, #88]
  435840:	cbz	x28, 4358b4 <ferror@plt+0x31834>
  435844:	ldr	x25, [sp, #24]
  435848:	str	x25, [x28]
  43584c:	mov	w9, #0x1                   	// #1
  435850:	mov	w8, #0x1                   	// #1
  435854:	str	w9, [sp, #12]
  435858:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  43585c:	b	435428 <ferror@plt+0x313a8>
  435860:	cmp	x8, x26
  435864:	b.cc	435b08 <ferror@plt+0x31a88>  // b.lo, b.ul, b.last
  435868:	ldur	x8, [x29, #-24]
  43586c:	sub	x8, x21, x8
  435870:	subs	x9, x8, x26
  435874:	b.cc	435a18 <ferror@plt+0x31998>  // b.lo, b.ul, b.last
  435878:	ldr	x28, [sp]
  43587c:	add	x27, x9, x27
  435880:	cbz	x26, 4358a0 <ferror@plt+0x31820>
  435884:	add	x23, x23, x9
  435888:	ldr	x9, [sp, #16]
  43588c:	mov	w8, wzr
  435890:	strb	wzr, [x9]
  435894:	ldr	x25, [sp, #24]
  435898:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  43589c:	b	435428 <ferror@plt+0x313a8>
  4358a0:	ldur	x23, [x29, #-16]
  4358a4:	mov	w8, wzr
  4358a8:	ldr	x25, [sp, #24]
  4358ac:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  4358b0:	b	435428 <ferror@plt+0x313a8>
  4358b4:	mov	w9, #0x1                   	// #1
  4358b8:	mov	w8, #0x1                   	// #1
  4358bc:	str	w9, [sp, #12]
  4358c0:	ldr	x25, [sp, #24]
  4358c4:	cbnz	w8, 43542c <ferror@plt+0x313ac>
  4358c8:	b	435428 <ferror@plt+0x313a8>
  4358cc:	cbz	x28, 4358d4 <ferror@plt+0x31854>
  4358d0:	str	x25, [x28]
  4358d4:	mov	w8, #0x1                   	// #1
  4358d8:	str	w8, [sp, #12]
  4358dc:	ldr	w0, [sp, #12]
  4358e0:	ldp	x20, x19, [sp, #144]
  4358e4:	ldp	x22, x21, [sp, #128]
  4358e8:	ldp	x24, x23, [sp, #112]
  4358ec:	ldp	x26, x25, [sp, #96]
  4358f0:	ldp	x28, x27, [sp, #80]
  4358f4:	ldp	x29, x30, [sp, #64]
  4358f8:	add	sp, sp, #0xa0
  4358fc:	ret
  435900:	str	w0, [sp, #12]
  435904:	cbz	x28, 4358dc <ferror@plt+0x3185c>
  435908:	str	xzr, [x28]
  43590c:	b	4358dc <ferror@plt+0x3185c>
  435910:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435914:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435918:	adrp	x2, 477000 <ferror@plt+0x72f80>
  43591c:	add	x0, x0, #0xb6
  435920:	add	x1, x1, #0xfc9
  435924:	add	x2, x2, #0x35f
  435928:	b	435998 <ferror@plt+0x31918>
  43592c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435930:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435934:	adrp	x2, 478000 <ferror@plt+0x73f80>
  435938:	add	x0, x0, #0xb6
  43593c:	add	x1, x1, #0xfc9
  435940:	add	x2, x2, #0x25
  435944:	b	435998 <ferror@plt+0x31918>
  435948:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  43594c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435950:	adrp	x2, 475000 <ferror@plt+0x70f80>
  435954:	add	x0, x0, #0xb6
  435958:	add	x1, x1, #0xfc9
  43595c:	add	x2, x2, #0x9e2
  435960:	b	435998 <ferror@plt+0x31918>
  435964:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435968:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43596c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435970:	add	x0, x0, #0xb6
  435974:	add	x1, x1, #0xfc9
  435978:	add	x2, x2, #0x3ea
  43597c:	b	435998 <ferror@plt+0x31918>
  435980:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435984:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435988:	adrp	x2, 43a000 <ferror@plt+0x35f80>
  43598c:	add	x0, x0, #0xb6
  435990:	add	x1, x1, #0xfc9
  435994:	add	x2, x2, #0xac7
  435998:	bl	413114 <ferror@plt+0xf094>
  43599c:	str	wzr, [sp, #12]
  4359a0:	b	4358dc <ferror@plt+0x3185c>
  4359a4:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4359a8:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4359ac:	adrp	x3, 478000 <ferror@plt+0x73f80>
  4359b0:	add	x0, x0, #0xb6
  4359b4:	add	x1, x1, #0x91b
  4359b8:	add	x3, x3, #0x3b
  4359bc:	mov	w2, #0x952                 	// #2386
  4359c0:	mov	x4, xzr
  4359c4:	bl	422680 <ferror@plt+0x1e600>
  4359c8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4359cc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4359d0:	adrp	x3, 478000 <ferror@plt+0x73f80>
  4359d4:	adrp	x4, 478000 <ferror@plt+0x73f80>
  4359d8:	add	x0, x0, #0xb6
  4359dc:	add	x1, x1, #0x91b
  4359e0:	add	x3, x3, #0x3b
  4359e4:	add	x4, x4, #0xb1
  4359e8:	mov	w2, #0x906                 	// #2310
  4359ec:	bl	422680 <ferror@plt+0x1e600>
  4359f0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  4359f4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  4359f8:	adrp	x3, 478000 <ferror@plt+0x73f80>
  4359fc:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435a00:	add	x0, x0, #0xb6
  435a04:	add	x1, x1, #0x91b
  435a08:	add	x3, x3, #0x3b
  435a0c:	add	x4, x4, #0xf5
  435a10:	mov	w2, #0x93f                 	// #2367
  435a14:	bl	422680 <ferror@plt+0x1e600>
  435a18:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435a1c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435a20:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435a24:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435a28:	add	x0, x0, #0xb6
  435a2c:	add	x1, x1, #0x91b
  435a30:	add	x3, x3, #0x3b
  435a34:	add	x4, x4, #0x172
  435a38:	mov	w2, #0x9be                 	// #2494
  435a3c:	bl	422680 <ferror@plt+0x1e600>
  435a40:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435a44:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435a48:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435a4c:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435a50:	add	x0, x0, #0xb6
  435a54:	add	x1, x1, #0x91b
  435a58:	add	x3, x3, #0x3b
  435a5c:	add	x4, x4, #0xcf
  435a60:	mov	w2, #0x919                 	// #2329
  435a64:	bl	422680 <ferror@plt+0x1e600>
  435a68:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435a6c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435a70:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435a74:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435a78:	add	x0, x0, #0xb6
  435a7c:	add	x1, x1, #0x91b
  435a80:	add	x3, x3, #0x3b
  435a84:	add	x4, x4, #0xe0
  435a88:	mov	w2, #0x91d                 	// #2333
  435a8c:	bl	422680 <ferror@plt+0x1e600>
  435a90:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435a94:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435a98:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435a9c:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435aa0:	add	x0, x0, #0xb6
  435aa4:	add	x1, x1, #0x91b
  435aa8:	add	x3, x3, #0x3b
  435aac:	add	x4, x4, #0x54
  435ab0:	mov	w2, #0x8bc                 	// #2236
  435ab4:	bl	422680 <ferror@plt+0x1e600>
  435ab8:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435abc:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435ac0:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435ac4:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435ac8:	add	x0, x0, #0xb6
  435acc:	add	x1, x1, #0x91b
  435ad0:	add	x3, x3, #0x3b
  435ad4:	add	x4, x4, #0x13c
  435ad8:	mov	w2, #0x977                 	// #2423
  435adc:	bl	422680 <ferror@plt+0x1e600>
  435ae0:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435ae4:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435ae8:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435aec:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435af0:	add	x0, x0, #0xb6
  435af4:	add	x1, x1, #0x91b
  435af8:	add	x3, x3, #0x3b
  435afc:	add	x4, x4, #0x149
  435b00:	mov	w2, #0x98c                 	// #2444
  435b04:	bl	422680 <ferror@plt+0x1e600>
  435b08:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435b0c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435b10:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435b14:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435b18:	add	x0, x0, #0xb6
  435b1c:	add	x1, x1, #0x91b
  435b20:	add	x3, x3, #0x3b
  435b24:	add	x4, x4, #0x172
  435b28:	mov	w2, #0x996                 	// #2454
  435b2c:	bl	422680 <ferror@plt+0x1e600>
  435b30:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435b34:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435b38:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435b3c:	adrp	x4, 477000 <ferror@plt+0x72f80>
  435b40:	add	x0, x0, #0xb6
  435b44:	add	x1, x1, #0x91b
  435b48:	add	x3, x3, #0x3b
  435b4c:	add	x4, x4, #0xab3
  435b50:	mov	w2, #0x8bb                 	// #2235
  435b54:	bl	422680 <ferror@plt+0x1e600>
  435b58:	sub	sp, sp, #0x40
  435b5c:	stp	x29, x30, [sp, #16]
  435b60:	str	x21, [sp, #32]
  435b64:	stp	x20, x19, [sp, #48]
  435b68:	add	x29, sp, #0x10
  435b6c:	cbz	x0, 435c00 <ferror@plt+0x31b80>
  435b70:	ldr	x9, [x0, #16]
  435b74:	mov	x20, x0
  435b78:	cbz	x9, 435c0c <ferror@plt+0x31b8c>
  435b7c:	mov	x19, x2
  435b80:	mov	w8, w1
  435b84:	cbz	x2, 435b90 <ferror@plt+0x31b10>
  435b88:	ldr	x9, [x19]
  435b8c:	cbnz	x9, 435c24 <ferror@plt+0x31ba4>
  435b90:	ldrb	w9, [x20, #94]
  435b94:	tbz	w9, #4, 435c18 <ferror@plt+0x31b98>
  435b98:	add	x1, x29, #0x18
  435b9c:	mov	w0, w8
  435ba0:	bl	4274d8 <ferror@plt+0x23458>
  435ba4:	ldrb	w8, [x20, #88]
  435ba8:	sxtw	x21, w0
  435bac:	cbz	w8, 435bc0 <ferror@plt+0x31b40>
  435bb0:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435bb4:	add	x0, x0, #0x231
  435bb8:	bl	432edc <ferror@plt+0x2ee5c>
  435bbc:	strb	wzr, [x20, #88]
  435bc0:	add	x1, x29, #0x18
  435bc4:	add	x3, sp, #0x8
  435bc8:	mov	x0, x20
  435bcc:	mov	x2, x21
  435bd0:	mov	x4, x19
  435bd4:	bl	4352ac <ferror@plt+0x3122c>
  435bd8:	cmp	w0, #0x1
  435bdc:	b.ne	435bec <ferror@plt+0x31b6c>  // b.any
  435be0:	ldr	x8, [sp, #8]
  435be4:	cmp	x8, x21
  435be8:	b.ne	435c48 <ferror@plt+0x31bc8>  // b.any
  435bec:	ldp	x20, x19, [sp, #48]
  435bf0:	ldr	x21, [sp, #32]
  435bf4:	ldp	x29, x30, [sp, #16]
  435bf8:	add	sp, sp, #0x40
  435bfc:	ret
  435c00:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435c04:	add	x2, x2, #0x35f
  435c08:	b	435c2c <ferror@plt+0x31bac>
  435c0c:	adrp	x2, 477000 <ferror@plt+0x72f80>
  435c10:	add	x2, x2, #0xf95
  435c14:	b	435c2c <ferror@plt+0x31bac>
  435c18:	adrp	x2, 478000 <ferror@plt+0x73f80>
  435c1c:	add	x2, x2, #0x25
  435c20:	b	435c2c <ferror@plt+0x31bac>
  435c24:	adrp	x2, 475000 <ferror@plt+0x70f80>
  435c28:	add	x2, x2, #0x9e2
  435c2c:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435c30:	adrp	x1, 478000 <ferror@plt+0x73f80>
  435c34:	add	x0, x0, #0xb6
  435c38:	add	x1, x1, #0x1e9
  435c3c:	bl	413114 <ferror@plt+0xf094>
  435c40:	mov	w0, wzr
  435c44:	b	435bec <ferror@plt+0x31b6c>
  435c48:	adrp	x0, 440000 <ferror@plt+0x3bf80>
  435c4c:	adrp	x1, 477000 <ferror@plt+0x72f80>
  435c50:	adrp	x3, 478000 <ferror@plt+0x73f80>
  435c54:	adrp	x4, 478000 <ferror@plt+0x73f80>
  435c58:	add	x0, x0, #0xb6
  435c5c:	add	x1, x1, #0x91b
  435c60:	add	x3, x3, #0x263
  435c64:	add	x4, x4, #0x27e
  435c68:	mov	w2, #0x9fc                 	// #2556
  435c6c:	bl	422680 <ferror@plt+0x1e600>
  435c70:	stp	x29, x30, [sp, #-32]!
  435c74:	str	x19, [sp, #16]
  435c78:	adrp	x19, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  435c7c:	ldr	w8, [x19, #16]
  435c80:	mov	x29, sp
  435c84:	cbz	w8, 435c98 <ferror@plt+0x31c18>
  435c88:	ldr	w0, [x19, #16]
  435c8c:	ldr	x19, [sp, #16]
  435c90:	ldp	x29, x30, [sp], #32
  435c94:	ret
  435c98:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435c9c:	add	x0, x0, #0x2b4
  435ca0:	bl	417fa4 <ferror@plt+0x13f24>
  435ca4:	str	w0, [x19, #16]
  435ca8:	b	435c88 <ferror@plt+0x31c08>
  435cac:	sub	sp, sp, #0x80
  435cb0:	stp	x29, x30, [sp, #32]
  435cb4:	stp	x28, x27, [sp, #48]
  435cb8:	stp	x26, x25, [sp, #64]
  435cbc:	stp	x24, x23, [sp, #80]
  435cc0:	stp	x22, x21, [sp, #96]
  435cc4:	stp	x20, x19, [sp, #112]
  435cc8:	add	x29, sp, #0x20
  435ccc:	cbz	x0, 435dc0 <ferror@plt+0x31d40>
  435cd0:	mov	x23, x1
  435cd4:	adrp	x1, 43c000 <ferror@plt+0x37f80>
  435cd8:	add	x1, x1, #0x582
  435cdc:	mov	w21, w2
  435ce0:	mov	x22, x0
  435ce4:	bl	403a20 <strcasecmp@plt>
  435ce8:	cbz	w0, 435e1c <ferror@plt+0x31d9c>
  435cec:	ldrb	w8, [x22]
  435cf0:	str	x23, [sp, #8]
  435cf4:	cbz	w8, 435dc8 <ferror@plt+0x31d48>
  435cf8:	add	x8, x23, #0x8
  435cfc:	adrp	x27, 478000 <ferror@plt+0x73f80>
  435d00:	adrp	x24, 43c000 <ferror@plt+0x37f80>
  435d04:	mov	w19, wzr
  435d08:	mov	w20, wzr
  435d0c:	stur	x8, [x29, #-8]
  435d10:	mov	w8, w21
  435d14:	add	x27, x27, #0x5ba
  435d18:	add	x24, x24, #0x58e
  435d1c:	str	x8, [sp, #16]
  435d20:	b	435d44 <ferror@plt+0x31cc4>
  435d24:	mov	w8, w19
  435d28:	mov	x9, x25
  435d2c:	ldrb	w10, [x9], #1
  435d30:	mov	w19, w8
  435d34:	cmp	w10, #0x0
  435d38:	csel	x22, x25, x9, eq  // eq = none
  435d3c:	ldrb	w9, [x22]
  435d40:	cbz	w9, 435dcc <ferror@plt+0x31d4c>
  435d44:	mov	x0, x22
  435d48:	mov	x1, x27
  435d4c:	bl	403970 <strpbrk@plt>
  435d50:	mov	x25, x0
  435d54:	cbnz	x0, 435d64 <ferror@plt+0x31ce4>
  435d58:	mov	x0, x22
  435d5c:	bl	403590 <strlen@plt>
  435d60:	add	x25, x22, x0
  435d64:	sub	w26, w25, w22
  435d68:	mov	x0, x24
  435d6c:	mov	x1, x22
  435d70:	mov	w2, w26
  435d74:	bl	435e84 <ferror@plt+0x31e04>
  435d78:	cmp	w0, #0x0
  435d7c:	csinc	w8, w19, wzr, eq  // eq = none
  435d80:	cbnz	w0, 435d28 <ferror@plt+0x31ca8>
  435d84:	cbz	w21, 435d28 <ferror@plt+0x31ca8>
  435d88:	ldr	x28, [sp, #16]
  435d8c:	ldur	x23, [x29, #-8]
  435d90:	b	435da0 <ferror@plt+0x31d20>
  435d94:	subs	x28, x28, #0x1
  435d98:	add	x23, x23, #0x10
  435d9c:	b.eq	435d24 <ferror@plt+0x31ca4>  // b.none
  435da0:	ldur	x0, [x23, #-8]
  435da4:	mov	x1, x22
  435da8:	mov	w2, w26
  435dac:	bl	435e84 <ferror@plt+0x31e04>
  435db0:	cbz	w0, 435d94 <ferror@plt+0x31d14>
  435db4:	ldr	w8, [x23]
  435db8:	orr	w20, w8, w20
  435dbc:	b	435d94 <ferror@plt+0x31d14>
  435dc0:	mov	w20, wzr
  435dc4:	b	435df8 <ferror@plt+0x31d78>
  435dc8:	mov	w20, wzr
  435dcc:	cbz	w8, 435df8 <ferror@plt+0x31d78>
  435dd0:	mov	w8, wzr
  435dd4:	cbz	w21, 435df4 <ferror@plt+0x31d74>
  435dd8:	ldr	x10, [sp, #8]
  435ddc:	mov	w9, w21
  435de0:	add	x10, x10, #0x8
  435de4:	ldr	w11, [x10], #16
  435de8:	subs	x9, x9, #0x1
  435dec:	orr	w8, w11, w8
  435df0:	b.ne	435de4 <ferror@plt+0x31d64>  // b.any
  435df4:	bic	w20, w8, w20
  435df8:	mov	w0, w20
  435dfc:	ldp	x20, x19, [sp, #112]
  435e00:	ldp	x22, x21, [sp, #96]
  435e04:	ldp	x24, x23, [sp, #80]
  435e08:	ldp	x26, x25, [sp, #64]
  435e0c:	ldp	x28, x27, [sp, #48]
  435e10:	ldp	x29, x30, [sp, #32]
  435e14:	add	sp, sp, #0x80
  435e18:	ret
  435e1c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  435e20:	ldr	x3, [x19, #2312]
  435e24:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435e28:	add	x0, x0, #0x597
  435e2c:	mov	w1, #0x17                  	// #23
  435e30:	mov	w2, #0x1                   	// #1
  435e34:	bl	403d70 <fwrite@plt>
  435e38:	ldr	x3, [x19, #2312]
  435e3c:	cbz	w21, 435e68 <ferror@plt+0x31de8>
  435e40:	adrp	x20, 440000 <ferror@plt+0x3bf80>
  435e44:	mov	w21, w21
  435e48:	add	x20, x20, #0x1b
  435e4c:	ldr	x2, [x23], #16
  435e50:	mov	x0, x3
  435e54:	mov	x1, x20
  435e58:	bl	404040 <fprintf@plt>
  435e5c:	ldr	x3, [x19, #2312]
  435e60:	subs	x21, x21, #0x1
  435e64:	b.ne	435e4c <ferror@plt+0x31dcc>  // b.any
  435e68:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435e6c:	add	x0, x0, #0x5af
  435e70:	mov	w1, #0xa                   	// #10
  435e74:	mov	w2, #0x1                   	// #1
  435e78:	bl	403d70 <fwrite@plt>
  435e7c:	mov	w20, wzr
  435e80:	b	435df8 <ferror@plt+0x31d78>
  435e84:	stp	x29, x30, [sp, #-64]!
  435e88:	stp	x22, x21, [sp, #32]
  435e8c:	stp	x20, x19, [sp, #48]
  435e90:	ldrb	w22, [x0]
  435e94:	str	x23, [sp, #16]
  435e98:	mov	x29, sp
  435e9c:	cbz	w2, 435f0c <ferror@plt+0x31e8c>
  435ea0:	mov	w19, w2
  435ea4:	mov	x20, x1
  435ea8:	add	x21, x0, #0x1
  435eac:	and	w8, w22, #0xff
  435eb0:	cmp	w8, #0x5f
  435eb4:	b.ne	435ec0 <ferror@plt+0x31e40>  // b.any
  435eb8:	mov	w22, #0x2d                  	// #45
  435ebc:	b	435ed0 <ferror@plt+0x31e50>
  435ec0:	bl	4037d0 <__ctype_tolower_loc@plt>
  435ec4:	ldr	x8, [x0]
  435ec8:	and	x9, x22, #0xff
  435ecc:	ldr	w22, [x8, x9, lsl #2]
  435ed0:	ldrb	w23, [x20]
  435ed4:	cmp	x23, #0x5f
  435ed8:	b.ne	435ee4 <ferror@plt+0x31e64>  // b.any
  435edc:	mov	w8, #0x2d                  	// #45
  435ee0:	b	435ef0 <ferror@plt+0x31e70>
  435ee4:	bl	4037d0 <__ctype_tolower_loc@plt>
  435ee8:	ldr	x8, [x0]
  435eec:	ldr	w8, [x8, x23, lsl #2]
  435ef0:	eor	w8, w8, w22
  435ef4:	tst	w8, #0xff
  435ef8:	b.ne	435f18 <ferror@plt+0x31e98>  // b.any
  435efc:	ldrb	w22, [x21], #1
  435f00:	subs	w19, w19, #0x1
  435f04:	add	x20, x20, #0x1
  435f08:	b.ne	435eac <ferror@plt+0x31e2c>  // b.any
  435f0c:	cmp	w22, #0x0
  435f10:	cset	w0, eq  // eq = none
  435f14:	b	435f1c <ferror@plt+0x31e9c>
  435f18:	mov	w0, wzr
  435f1c:	ldp	x20, x19, [sp, #48]
  435f20:	ldp	x22, x21, [sp, #32]
  435f24:	ldr	x23, [sp, #16]
  435f28:	ldp	x29, x30, [sp], #64
  435f2c:	ret
  435f30:	stp	x29, x30, [sp, #-16]!
  435f34:	mov	x29, sp
  435f38:	bl	435f44 <ferror@plt+0x31ec4>
  435f3c:	ldp	x29, x30, [sp], #16
  435f40:	ret
  435f44:	stp	x29, x30, [sp, #-16]!
  435f48:	mov	x29, sp
  435f4c:	bl	435f5c <ferror@plt+0x31edc>
  435f50:	bl	435fbc <ferror@plt+0x31f3c>
  435f54:	ldp	x29, x30, [sp], #16
  435f58:	ret
  435f5c:	sub	sp, sp, #0x80
  435f60:	adrp	x8, 478000 <ferror@plt+0x73f80>
  435f64:	str	x19, [sp, #112]
  435f68:	add	x8, x8, #0x610
  435f6c:	adrp	x19, 489000 <ferror@plt+0x84f80>
  435f70:	ldp	q0, q1, [x8, #32]
  435f74:	ldp	q2, q3, [x8, #64]
  435f78:	ldp	q4, q5, [x8]
  435f7c:	ldr	w3, [x19, #2304]
  435f80:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435f84:	add	x0, x0, #0x5d6
  435f88:	mov	x1, sp
  435f8c:	mov	w2, #0x6                   	// #6
  435f90:	stp	x29, x30, [sp, #96]
  435f94:	add	x29, sp, #0x60
  435f98:	stp	q0, q1, [sp, #32]
  435f9c:	stp	q2, q3, [sp, #64]
  435fa0:	stp	q4, q5, [sp]
  435fa4:	bl	436054 <ferror@plt+0x31fd4>
  435fa8:	str	w0, [x19, #2304]
  435fac:	ldr	x19, [sp, #112]
  435fb0:	ldp	x29, x30, [sp, #96]
  435fb4:	add	sp, sp, #0x80
  435fb8:	ret
  435fbc:	sub	sp, sp, #0x40
  435fc0:	adrp	x8, 478000 <ferror@plt+0x73f80>
  435fc4:	movi	v0.2d, #0x0
  435fc8:	add	x8, x8, #0x5ea
  435fcc:	stp	q0, q0, [sp]
  435fd0:	str	x8, [sp]
  435fd4:	mov	w8, #0x1                   	// #1
  435fd8:	str	w8, [sp, #8]
  435fdc:	adrp	x8, 43f000 <ferror@plt+0x3af80>
  435fe0:	add	x8, x8, #0x91c
  435fe4:	str	x8, [sp, #16]
  435fe8:	mov	w8, #0x18                  	// #24
  435fec:	str	w8, [sp, #24]
  435ff0:	adrp	x8, 478000 <ferror@plt+0x73f80>
  435ff4:	add	x8, x8, #0x5f6
  435ff8:	adrp	x0, 478000 <ferror@plt+0x73f80>
  435ffc:	str	q0, [sp, #32]
  436000:	str	x8, [sp, #32]
  436004:	mov	w8, #0x8                   	// #8
  436008:	add	x0, x0, #0x606
  43600c:	mov	x1, sp
  436010:	mov	w2, #0x3                   	// #3
  436014:	mov	w3, wzr
  436018:	stp	x29, x30, [sp, #48]
  43601c:	add	x29, sp, #0x30
  436020:	str	w8, [sp, #40]
  436024:	bl	436054 <ferror@plt+0x31fd4>
  436028:	adrp	x8, 489000 <ferror@plt+0x84f80>
  43602c:	ldr	w9, [x8, #2308]
  436030:	ldp	x29, x30, [sp, #48]
  436034:	and	w10, w0, #0xfffffffc
  436038:	and	w11, w0, #0x1
  43603c:	adrp	x12, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  436040:	orr	w9, w9, w10
  436044:	str	w9, [x8, #2308]
  436048:	str	w11, [x12, #20]
  43604c:	add	sp, sp, #0x40
  436050:	ret
  436054:	stp	x29, x30, [sp, #-48]!
  436058:	str	x21, [sp, #16]
  43605c:	stp	x20, x19, [sp, #32]
  436060:	mov	x29, sp
  436064:	mov	w19, w3
  436068:	mov	w20, w2
  43606c:	mov	x21, x1
  436070:	bl	403f90 <getenv@plt>
  436074:	cbz	x0, 436088 <ferror@plt+0x32008>
  436078:	mov	x1, x21
  43607c:	mov	w2, w20
  436080:	bl	435cac <ferror@plt+0x31c2c>
  436084:	mov	w19, w0
  436088:	mov	w0, w19
  43608c:	ldp	x20, x19, [sp, #32]
  436090:	ldr	x21, [sp, #16]
  436094:	ldp	x29, x30, [sp], #48
  436098:	ret
  43609c:	stp	x29, x30, [sp, #-16]!
  4360a0:	mov	x29, sp
  4360a4:	sxtw	x1, w1
  4360a8:	bl	4360b4 <ferror@plt+0x32034>
  4360ac:	ldp	x29, x30, [sp], #16
  4360b0:	ret
  4360b4:	stp	x29, x30, [sp, #-96]!
  4360b8:	stp	x28, x27, [sp, #16]
  4360bc:	stp	x26, x25, [sp, #32]
  4360c0:	stp	x24, x23, [sp, #48]
  4360c4:	stp	x22, x21, [sp, #64]
  4360c8:	stp	x20, x19, [sp, #80]
  4360cc:	mov	x29, sp
  4360d0:	sub	sp, sp, #0x30
  4360d4:	mul	x8, x2, x1
  4360d8:	add	x9, x2, x1, lsl #4
  4360dc:	cmp	x2, #0x20
  4360e0:	csel	x8, x9, x8, hi  // hi = pmore
  4360e4:	mov	x23, x4
  4360e8:	mov	x24, x3
  4360ec:	mov	x21, x2
  4360f0:	mov	x19, x1
  4360f4:	cmp	x8, #0x3ff
  4360f8:	mov	x20, x0
  4360fc:	b.hi	43611c <ferror@plt+0x3209c>  // b.pmore
  436100:	add	x8, x8, #0xf
  436104:	mov	x9, sp
  436108:	and	x8, x8, #0xfffffffffffffff0
  43610c:	sub	x0, x9, x8
  436110:	mov	sp, x0
  436114:	stur	xzr, [x29, #-48]
  436118:	b	436128 <ferror@plt+0x320a8>
  43611c:	mov	x0, x8
  436120:	bl	412328 <ferror@plt+0xe2a8>
  436124:	stur	x0, [x29, #-48]
  436128:	mov	w8, #0x4                   	// #4
  43612c:	cmp	x21, #0x21
  436130:	stp	x23, x0, [x29, #-16]
  436134:	stp	x21, x8, [x29, #-40]
  436138:	stur	x24, [x29, #-24]
  43613c:	b.cc	436218 <ferror@plt+0x32198>  // b.lo, b.ul, b.last
  436140:	ldur	x9, [x29, #-8]
  436144:	lsl	x8, x19, #3
  436148:	add	x26, x9, x8
  43614c:	add	x23, x26, x8
  436150:	cmp	x23, x26
  436154:	b.ls	436170 <ferror@plt+0x320f0>  // b.plast
  436158:	mov	x9, x26
  43615c:	mov	x10, x20
  436160:	str	x10, [x9], #8
  436164:	cmp	x9, x23
  436168:	add	x10, x10, x21
  43616c:	b.cc	436160 <ferror@plt+0x320e0>  // b.lo, b.ul, b.last
  436170:	ldur	x10, [x29, #-8]
  436174:	mov	w9, #0x8                   	// #8
  436178:	mov	w11, #0x3                   	// #3
  43617c:	sub	x0, x29, #0x28
  436180:	add	x1, x10, x8
  436184:	mov	x2, x19
  436188:	stp	x9, x11, [x29, #-40]
  43618c:	bl	4362a0 <ferror@plt+0x32220>
  436190:	cbz	x19, 436238 <ferror@plt+0x321b8>
  436194:	mov	x22, xzr
  436198:	mov	x24, x20
  43619c:	b	4361b0 <ferror@plt+0x32130>
  4361a0:	add	x22, x22, #0x1
  4361a4:	cmp	x22, x19
  4361a8:	add	x24, x24, x21
  4361ac:	b.eq	436238 <ferror@plt+0x321b8>  // b.none
  4361b0:	ldr	x28, [x26, x22, lsl #3]
  4361b4:	cmp	x28, x24
  4361b8:	b.eq	4361a0 <ferror@plt+0x32120>  // b.none
  4361bc:	mov	x0, x23
  4361c0:	mov	x1, x24
  4361c4:	mov	x2, x21
  4361c8:	bl	403520 <memcpy@plt>
  4361cc:	mov	x27, x22
  4361d0:	mov	x25, x24
  4361d4:	mov	x0, x25
  4361d8:	sub	x8, x28, x20
  4361dc:	mov	x1, x28
  4361e0:	mov	x2, x21
  4361e4:	mov	x25, x28
  4361e8:	str	x0, [x26, x27, lsl #3]
  4361ec:	udiv	x27, x8, x21
  4361f0:	bl	403520 <memcpy@plt>
  4361f4:	ldr	x28, [x26, x27, lsl #3]
  4361f8:	cmp	x28, x24
  4361fc:	b.ne	4361d4 <ferror@plt+0x32154>  // b.any
  436200:	mov	x0, x25
  436204:	mov	x1, x23
  436208:	mov	x2, x21
  43620c:	str	x25, [x26, x27, lsl #3]
  436210:	bl	403520 <memcpy@plt>
  436214:	b	4361a0 <ferror@plt+0x32120>
  436218:	tst	x21, #0x3
  43621c:	b.ne	436228 <ferror@plt+0x321a8>  // b.any
  436220:	tst	x20, #0x3
  436224:	b.eq	436260 <ferror@plt+0x321e0>  // b.none
  436228:	sub	x0, x29, #0x28
  43622c:	mov	x1, x20
  436230:	mov	x2, x19
  436234:	bl	4362a0 <ferror@plt+0x32220>
  436238:	ldur	x0, [x29, #-48]
  43623c:	bl	41249c <ferror@plt+0xe41c>
  436240:	mov	sp, x29
  436244:	ldp	x20, x19, [sp, #80]
  436248:	ldp	x22, x21, [sp, #64]
  43624c:	ldp	x24, x23, [sp, #48]
  436250:	ldp	x26, x25, [sp, #32]
  436254:	ldp	x28, x27, [sp, #16]
  436258:	ldp	x29, x30, [sp], #96
  43625c:	ret
  436260:	cmp	x21, #0x8
  436264:	b.eq	436278 <ferror@plt+0x321f8>  // b.none
  436268:	cmp	x21, #0x4
  43626c:	b.ne	436280 <ferror@plt+0x32200>  // b.any
  436270:	stur	xzr, [x29, #-32]
  436274:	b	436228 <ferror@plt+0x321a8>
  436278:	tst	x20, #0x7
  43627c:	b.eq	436294 <ferror@plt+0x32214>  // b.none
  436280:	orr	w8, w20, w21
  436284:	tst	x8, #0x7
  436288:	b.ne	436228 <ferror@plt+0x321a8>  // b.any
  43628c:	mov	w8, #0x2                   	// #2
  436290:	b	436298 <ferror@plt+0x32218>
  436294:	mov	w8, #0x1                   	// #1
  436298:	stur	x8, [x29, #-32]
  43629c:	b	436228 <ferror@plt+0x321a8>
  4362a0:	cmp	x2, #0x2
  4362a4:	b.cc	436558 <ferror@plt+0x324d8>  // b.lo, b.ul, b.last
  4362a8:	sub	sp, sp, #0x80
  4362ac:	stp	x29, x30, [sp, #32]
  4362b0:	stp	x28, x27, [sp, #48]
  4362b4:	stp	x26, x25, [sp, #64]
  4362b8:	stp	x24, x23, [sp, #80]
  4362bc:	stp	x22, x21, [sp, #96]
  4362c0:	stp	x20, x19, [sp, #112]
  4362c4:	ldr	x22, [x0]
  4362c8:	ldp	x26, x21, [x0, #24]
  4362cc:	ldr	x20, [x0, #16]
  4362d0:	lsr	x24, x2, #1
  4362d4:	mov	x19, x2
  4362d8:	sub	x23, x2, x24
  4362dc:	mov	x2, x24
  4362e0:	add	x29, sp, #0x20
  4362e4:	mov	x27, x1
  4362e8:	mov	x25, x0
  4362ec:	madd	x28, x22, x24, x1
  4362f0:	bl	4362a0 <ferror@plt+0x32220>
  4362f4:	mov	x0, x25
  4362f8:	mov	x1, x28
  4362fc:	mov	x2, x23
  436300:	bl	4362a0 <ferror@plt+0x32220>
  436304:	ldr	x8, [x25, #8]
  436308:	stur	x27, [x29, #-8]
  43630c:	stp	x25, x19, [sp, #8]
  436310:	cmp	x8, #0x3
  436314:	b.hi	43637c <ferror@plt+0x322fc>  // b.pmore
  436318:	adrp	x9, 478000 <ferror@plt+0x73f80>
  43631c:	add	x9, x9, #0x670
  436320:	adr	x10, 436330 <ferror@plt+0x322b0>
  436324:	ldrb	w11, [x9, x8]
  436328:	add	x10, x10, x11, lsl #2
  43632c:	br	x10
  436330:	mov	x19, x27
  436334:	cbz	x23, 43650c <ferror@plt+0x3248c>
  436338:	cbz	x24, 43650c <ferror@plt+0x3248c>
  43633c:	mov	x0, x19
  436340:	mov	x1, x28
  436344:	mov	x2, x26
  436348:	blr	x20
  43634c:	cmp	w0, #0x0
  436350:	b.le	436360 <ferror@plt+0x322e0>
  436354:	ldr	w8, [x28], #4
  436358:	sub	x23, x23, #0x1
  43635c:	b	436368 <ferror@plt+0x322e8>
  436360:	ldr	w8, [x19], #4
  436364:	sub	x24, x24, #0x1
  436368:	str	w8, [x21]
  43636c:	add	x21, x21, #0x4
  436370:	cbz	x23, 43650c <ferror@plt+0x3248c>
  436374:	cbnz	x24, 43633c <ferror@plt+0x322bc>
  436378:	b	43650c <ferror@plt+0x3248c>
  43637c:	mov	x19, x27
  436380:	cbz	x23, 43650c <ferror@plt+0x3248c>
  436384:	cbnz	x24, 4363b0 <ferror@plt+0x32330>
  436388:	b	43650c <ferror@plt+0x3248c>
  43638c:	mov	x0, x21
  436390:	mov	x1, x19
  436394:	mov	x2, x22
  436398:	bl	403520 <memcpy@plt>
  43639c:	add	x19, x19, x22
  4363a0:	sub	x24, x24, #0x1
  4363a4:	add	x21, x21, x22
  4363a8:	cbz	x23, 43650c <ferror@plt+0x3248c>
  4363ac:	cbz	x24, 43650c <ferror@plt+0x3248c>
  4363b0:	mov	x0, x19
  4363b4:	mov	x1, x28
  4363b8:	mov	x2, x26
  4363bc:	blr	x20
  4363c0:	cmp	w0, #0x0
  4363c4:	b.le	43638c <ferror@plt+0x3230c>
  4363c8:	mov	x0, x21
  4363cc:	mov	x1, x28
  4363d0:	mov	x2, x22
  4363d4:	bl	403520 <memcpy@plt>
  4363d8:	add	x28, x28, x22
  4363dc:	sub	x23, x23, #0x1
  4363e0:	add	x21, x21, x22
  4363e4:	cbnz	x23, 4363ac <ferror@plt+0x3232c>
  4363e8:	b	43650c <ferror@plt+0x3248c>
  4363ec:	mov	x19, x27
  4363f0:	cbz	x23, 43650c <ferror@plt+0x3248c>
  4363f4:	cbz	x24, 43650c <ferror@plt+0x3248c>
  4363f8:	mov	x0, x19
  4363fc:	mov	x1, x28
  436400:	mov	x2, x26
  436404:	blr	x20
  436408:	cmp	w0, #0x0
  43640c:	b.le	43641c <ferror@plt+0x3239c>
  436410:	ldr	x8, [x28], #8
  436414:	sub	x23, x23, #0x1
  436418:	b	436424 <ferror@plt+0x323a4>
  43641c:	ldr	x8, [x19], #8
  436420:	sub	x24, x24, #0x1
  436424:	str	x8, [x21]
  436428:	add	x21, x21, #0x8
  43642c:	cbz	x23, 43650c <ferror@plt+0x3248c>
  436430:	cbnz	x24, 4363f8 <ferror@plt+0x32378>
  436434:	b	43650c <ferror@plt+0x3248c>
  436438:	cbz	x23, 436508 <ferror@plt+0x32488>
  43643c:	cbz	x24, 436508 <ferror@plt+0x32488>
  436440:	mov	x25, x21
  436444:	mov	x0, x27
  436448:	mov	x1, x28
  43644c:	mov	x2, x26
  436450:	blr	x20
  436454:	cmp	w0, #0x0
  436458:	b.le	436470 <ferror@plt+0x323f0>
  43645c:	add	x8, x28, x22
  436460:	sub	x23, x23, #0x1
  436464:	mov	x19, x27
  436468:	mov	x27, x28
  43646c:	b	43647c <ferror@plt+0x323fc>
  436470:	add	x19, x27, x22
  436474:	sub	x24, x24, #0x1
  436478:	mov	x8, x28
  43647c:	cmp	x22, #0x1
  436480:	add	x21, x25, x22
  436484:	b.lt	4364a4 <ferror@plt+0x32424>  // b.tstop
  436488:	mov	x9, xzr
  43648c:	ldr	x10, [x27, x9]
  436490:	str	x10, [x25, x9]
  436494:	add	x9, x9, #0x8
  436498:	add	x10, x25, x9
  43649c:	cmp	x10, x21
  4364a0:	b.cc	43648c <ferror@plt+0x3240c>  // b.lo, b.ul, b.last
  4364a4:	cbz	x23, 43650c <ferror@plt+0x3248c>
  4364a8:	mov	x27, x19
  4364ac:	mov	x28, x8
  4364b0:	mov	x25, x21
  4364b4:	cbnz	x24, 436444 <ferror@plt+0x323c4>
  4364b8:	b	43650c <ferror@plt+0x3248c>
  4364bc:	mov	x19, x27
  4364c0:	cbz	x23, 43650c <ferror@plt+0x3248c>
  4364c4:	cbz	x24, 43650c <ferror@plt+0x3248c>
  4364c8:	ldr	x0, [x19]
  4364cc:	ldr	x1, [x28]
  4364d0:	mov	x2, x26
  4364d4:	blr	x20
  4364d8:	cmp	w0, #0x0
  4364dc:	b.le	4364ec <ferror@plt+0x3246c>
  4364e0:	ldr	x8, [x28], #8
  4364e4:	sub	x23, x23, #0x1
  4364e8:	b	4364f4 <ferror@plt+0x32474>
  4364ec:	ldr	x8, [x19], #8
  4364f0:	sub	x24, x24, #0x1
  4364f4:	str	x8, [x21]
  4364f8:	add	x21, x21, #0x8
  4364fc:	cbz	x23, 43650c <ferror@plt+0x3248c>
  436500:	cbnz	x24, 4364c8 <ferror@plt+0x32448>
  436504:	b	43650c <ferror@plt+0x3248c>
  436508:	mov	x19, x27
  43650c:	cbz	x24, 436520 <ferror@plt+0x324a0>
  436510:	mul	x2, x24, x22
  436514:	mov	x0, x21
  436518:	mov	x1, x19
  43651c:	bl	403520 <memcpy@plt>
  436520:	ldr	x8, [sp, #8]
  436524:	ldur	x0, [x29, #-8]
  436528:	ldr	x1, [x8, #32]
  43652c:	ldr	x8, [sp, #16]
  436530:	sub	x8, x8, x23
  436534:	mul	x2, x8, x22
  436538:	bl	403520 <memcpy@plt>
  43653c:	ldp	x20, x19, [sp, #112]
  436540:	ldp	x22, x21, [sp, #96]
  436544:	ldp	x24, x23, [sp, #80]
  436548:	ldp	x26, x25, [sp, #64]
  43654c:	ldp	x28, x27, [sp, #48]
  436550:	ldp	x29, x30, [sp, #32]
  436554:	add	sp, sp, #0x80
  436558:	ret
  43655c:	sub	sp, sp, #0xd0
  436560:	stp	x29, x30, [sp, #112]
  436564:	stp	x28, x27, [sp, #128]
  436568:	stp	x26, x25, [sp, #144]
  43656c:	stp	x24, x23, [sp, #160]
  436570:	stp	x22, x21, [sp, #176]
  436574:	stp	x20, x19, [sp, #192]
  436578:	adrp	x26, 48a000 <__environ@@GLIBC_2.17+0x6e8>
  43657c:	ldr	x20, [x26, #24]
  436580:	add	x29, sp, #0x70
  436584:	cbnz	x20, 4367c0 <ferror@plt+0x32740>
  436588:	adrp	x0, 478000 <ferror@plt+0x73f80>
  43658c:	add	x0, x0, #0x6a7
  436590:	bl	403f90 <getenv@plt>
  436594:	cbz	x0, 4365a4 <ferror@plt+0x32524>
  436598:	ldrb	w8, [x0]
  43659c:	mov	x20, x0
  4365a0:	cbnz	w8, 4365ac <ferror@plt+0x3252c>
  4365a4:	adrp	x20, 478000 <ferror@plt+0x73f80>
  4365a8:	add	x20, x20, #0x6b7
  4365ac:	mov	x0, x20
  4365b0:	bl	403590 <strlen@plt>
  4365b4:	mov	x21, x0
  4365b8:	cbz	x0, 4365d0 <ferror@plt+0x32550>
  4365bc:	add	x8, x21, x20
  4365c0:	ldurb	w8, [x8, #-1]
  4365c4:	cmp	w8, #0x2f
  4365c8:	cset	w22, ne  // ne = any
  4365cc:	b	4365d4 <ferror@plt+0x32554>
  4365d0:	mov	w22, wzr
  4365d4:	add	x8, x21, x22
  4365d8:	add	x0, x8, #0xe
  4365dc:	bl	403860 <malloc@plt>
  4365e0:	mov	x19, x0
  4365e4:	cbz	x0, 436624 <ferror@plt+0x325a4>
  4365e8:	mov	x0, x19
  4365ec:	mov	x1, x20
  4365f0:	mov	x2, x21
  4365f4:	bl	403520 <memcpy@plt>
  4365f8:	cbz	x22, 436604 <ferror@plt+0x32584>
  4365fc:	mov	w8, #0x2f                  	// #47
  436600:	strb	w8, [x19, x21]
  436604:	adrp	x8, 478000 <ferror@plt+0x73f80>
  436608:	add	x8, x8, #0x699
  43660c:	ldur	x9, [x8, #6]
  436610:	ldr	x8, [x8]
  436614:	add	x10, x19, x21
  436618:	add	x10, x10, x22
  43661c:	stur	x9, [x10, #6]
  436620:	str	x8, [x10]
  436624:	cbz	x19, 4367a8 <ferror@plt+0x32728>
  436628:	adrp	x1, 477000 <ferror@plt+0x72f80>
  43662c:	add	x1, x1, #0xfc7
  436630:	mov	x0, x19
  436634:	bl	403850 <fopen@plt>
  436638:	cbz	x0, 4367a8 <ferror@plt+0x32728>
  43663c:	adrp	x23, 478000 <ferror@plt+0x73f80>
  436640:	adrp	x27, 478000 <ferror@plt+0x73f80>
  436644:	mov	x21, x0
  436648:	mov	x22, xzr
  43664c:	mov	x20, xzr
  436650:	add	x23, x23, #0x6c0
  436654:	add	x27, x27, #0x674
  436658:	b	436664 <ferror@plt+0x325e4>
  43665c:	mov	w8, wzr
  436660:	cbnz	w8, 436790 <ferror@plt+0x32710>
  436664:	mov	x0, x21
  436668:	bl	403a70 <getc@plt>
  43666c:	add	w8, w0, #0x1
  436670:	cmp	w8, #0x24
  436674:	b.hi	4366a8 <ferror@plt+0x32628>  // b.pmore
  436678:	adr	x9, 43665c <ferror@plt+0x325dc>
  43667c:	ldrb	w10, [x27, x8]
  436680:	add	x9, x9, x10, lsl #2
  436684:	mov	w8, #0x1                   	// #1
  436688:	br	x9
  43668c:	mov	x0, x21
  436690:	bl	403a70 <getc@plt>
  436694:	cmn	w0, #0x1
  436698:	b.eq	4366cc <ferror@plt+0x3264c>  // b.none
  43669c:	cmp	w0, #0xa
  4366a0:	b.ne	43668c <ferror@plt+0x3260c>  // b.any
  4366a4:	b	43665c <ferror@plt+0x325dc>
  4366a8:	mov	x1, x21
  4366ac:	bl	403c90 <ungetc@plt>
  4366b0:	sub	x2, x29, #0x34
  4366b4:	add	x3, sp, #0x8
  4366b8:	mov	x0, x21
  4366bc:	mov	x1, x23
  4366c0:	bl	4038c0 <__isoc99_fscanf@plt>
  4366c4:	cmp	w0, #0x2
  4366c8:	b.ge	4366d4 <ferror@plt+0x32654>  // b.tcont
  4366cc:	mov	w8, #0x1                   	// #1
  4366d0:	b	436660 <ferror@plt+0x325e0>
  4366d4:	sub	x0, x29, #0x34
  4366d8:	bl	403590 <strlen@plt>
  4366dc:	mov	x23, x0
  4366e0:	add	x0, sp, #0x8
  4366e4:	bl	403590 <strlen@plt>
  4366e8:	add	x8, x23, x0
  4366ec:	mov	x24, x0
  4366f0:	add	x28, x8, #0x2
  4366f4:	cbz	x22, 43674c <ferror@plt+0x326cc>
  4366f8:	add	x22, x28, x22
  4366fc:	add	x1, x22, #0x1
  436700:	mov	x0, x20
  436704:	bl	403a50 <realloc@plt>
  436708:	mov	x25, x0
  43670c:	cbz	x25, 436764 <ferror@plt+0x326e4>
  436710:	add	x8, x25, x22
  436714:	mvn	x9, x24
  436718:	add	x20, x8, x9
  43671c:	mvn	x8, x23
  436720:	add	x0, x20, x8
  436724:	sub	x1, x29, #0x34
  436728:	bl	403dc0 <strcpy@plt>
  43672c:	add	x1, sp, #0x8
  436730:	mov	x0, x20
  436734:	bl	403dc0 <strcpy@plt>
  436738:	adrp	x23, 478000 <ferror@plt+0x73f80>
  43673c:	mov	w8, wzr
  436740:	mov	x20, x25
  436744:	add	x23, x23, #0x6c0
  436748:	b	436660 <ferror@plt+0x325e0>
  43674c:	add	x8, x8, #0x1
  436750:	add	x0, x8, #0x2
  436754:	bl	403860 <malloc@plt>
  436758:	mov	x25, x0
  43675c:	mov	x22, x28
  436760:	cbnz	x25, 436710 <ferror@plt+0x32690>
  436764:	cbnz	x20, 436770 <ferror@plt+0x326f0>
  436768:	mov	x22, xzr
  43676c:	b	436780 <ferror@plt+0x32700>
  436770:	mov	x0, x20
  436774:	bl	403c80 <free@plt>
  436778:	mov	x22, xzr
  43677c:	mov	x20, xzr
  436780:	adrp	x23, 478000 <ferror@plt+0x73f80>
  436784:	mov	w8, #0x1                   	// #1
  436788:	add	x23, x23, #0x6c0
  43678c:	b	436660 <ferror@plt+0x325e0>
  436790:	mov	x0, x21
  436794:	bl	403810 <fclose@plt>
  436798:	cbz	x22, 4367a8 <ferror@plt+0x32728>
  43679c:	strb	wzr, [x20, x22]
  4367a0:	cbnz	x19, 4367b4 <ferror@plt+0x32734>
  4367a4:	b	4367bc <ferror@plt+0x3273c>
  4367a8:	adrp	x20, 478000 <ferror@plt+0x73f80>
  4367ac:	add	x20, x20, #0x5bf
  4367b0:	cbz	x19, 4367bc <ferror@plt+0x3273c>
  4367b4:	mov	x0, x19
  4367b8:	bl	403c80 <free@plt>
  4367bc:	str	x20, [x26, #24]
  4367c0:	mov	x0, x20
  4367c4:	ldp	x20, x19, [sp, #192]
  4367c8:	ldp	x22, x21, [sp, #176]
  4367cc:	ldp	x24, x23, [sp, #160]
  4367d0:	ldp	x26, x25, [sp, #144]
  4367d4:	ldp	x28, x27, [sp, #128]
  4367d8:	ldp	x29, x30, [sp, #112]
  4367dc:	add	sp, sp, #0xd0
  4367e0:	ret
  4367e4:	stp	x29, x30, [sp, #-16]!
  4367e8:	mov	w0, #0xe                   	// #14
  4367ec:	mov	x29, sp
  4367f0:	bl	403840 <nl_langinfo@plt>
  4367f4:	ldp	x29, x30, [sp], #16
  4367f8:	ret
  4367fc:	stp	x29, x30, [sp, #-48]!
  436800:	adrp	x8, 478000 <ferror@plt+0x73f80>
  436804:	add	x8, x8, #0x5bf
  436808:	cmp	x0, #0x0
  43680c:	str	x21, [sp, #16]
  436810:	stp	x20, x19, [sp, #32]
  436814:	mov	x29, sp
  436818:	csel	x19, x8, x0, eq  // eq = none
  43681c:	bl	43655c <ferror@plt+0x324dc>
  436820:	ldrb	w21, [x0]
  436824:	cbz	w21, 436888 <ferror@plt+0x32808>
  436828:	mov	x20, x0
  43682c:	b	436854 <ferror@plt+0x327d4>
  436830:	mov	x0, x20
  436834:	bl	403590 <strlen@plt>
  436838:	add	x8, x0, x20
  43683c:	add	x20, x8, #0x1
  436840:	mov	x0, x20
  436844:	bl	403590 <strlen@plt>
  436848:	add	x20, x0, x20
  43684c:	ldrb	w21, [x20, #1]!
  436850:	cbz	w21, 436888 <ferror@plt+0x32808>
  436854:	mov	x0, x19
  436858:	mov	x1, x20
  43685c:	bl	403bc0 <strcmp@plt>
  436860:	cbz	w0, 436878 <ferror@plt+0x327f8>
  436864:	and	w8, w21, #0xff
  436868:	cmp	w8, #0x2a
  43686c:	b.ne	436830 <ferror@plt+0x327b0>  // b.any
  436870:	ldrb	w8, [x20, #1]
  436874:	cbnz	w8, 436830 <ferror@plt+0x327b0>
  436878:	mov	x0, x20
  43687c:	bl	403590 <strlen@plt>
  436880:	add	x8, x20, x0
  436884:	add	x19, x8, #0x1
  436888:	ldrb	w8, [x19]
  43688c:	adrp	x9, 476000 <ferror@plt+0x71f80>
  436890:	add	x9, x9, #0xc60
  436894:	ldr	x21, [sp, #16]
  436898:	cmp	w8, #0x0
  43689c:	csel	x0, x9, x19, eq  // eq = none
  4368a0:	ldp	x20, x19, [sp, #32]
  4368a4:	ldp	x29, x30, [sp], #48
  4368a8:	ret
  4368ac:	nop
  4368b0:	stp	x29, x30, [sp, #-48]!
  4368b4:	mov	x29, sp
  4368b8:	str	q0, [sp, #16]
  4368bc:	str	q1, [sp, #32]
  4368c0:	ldp	x6, x1, [sp, #16]
  4368c4:	ldp	x7, x0, [sp, #32]
  4368c8:	mrs	x2, fpcr
  4368cc:	ubfx	x4, x1, #48, #15
  4368d0:	lsr	x2, x1, #63
  4368d4:	lsr	x3, x0, #63
  4368d8:	ubfx	x9, x0, #0, #48
  4368dc:	mov	x5, #0x7fff                	// #32767
  4368e0:	mov	x10, x6
  4368e4:	cmp	x4, x5
  4368e8:	and	w2, w2, #0xff
  4368ec:	ubfx	x1, x1, #0, #48
  4368f0:	and	w3, w3, #0xff
  4368f4:	ubfx	x0, x0, #48, #15
  4368f8:	b.eq	43692c <ferror@plt+0x328ac>  // b.none
  4368fc:	cmp	x0, x5
  436900:	b.eq	436918 <ferror@plt+0x32898>  // b.none
  436904:	cmp	x4, x0
  436908:	mov	w0, #0x1                   	// #1
  43690c:	b.eq	436944 <ferror@plt+0x328c4>  // b.none
  436910:	ldp	x29, x30, [sp], #48
  436914:	ret
  436918:	orr	x8, x9, x7
  43691c:	cbnz	x8, 4369a8 <ferror@plt+0x32928>
  436920:	mov	w0, #0x1                   	// #1
  436924:	ldp	x29, x30, [sp], #48
  436928:	ret
  43692c:	orr	x5, x1, x6
  436930:	cbnz	x5, 436978 <ferror@plt+0x328f8>
  436934:	cmp	x0, x4
  436938:	b.ne	436920 <ferror@plt+0x328a0>  // b.any
  43693c:	orr	x8, x9, x7
  436940:	cbnz	x8, 4369a8 <ferror@plt+0x32928>
  436944:	cmp	x1, x9
  436948:	mov	w0, #0x1                   	// #1
  43694c:	ccmp	x6, x7, #0x0, eq  // eq = none
  436950:	b.ne	436910 <ferror@plt+0x32890>  // b.any
  436954:	cmp	w2, w3
  436958:	mov	w0, #0x0                   	// #0
  43695c:	b.eq	436910 <ferror@plt+0x32890>  // b.none
  436960:	mov	w0, #0x1                   	// #1
  436964:	cbnz	x4, 436910 <ferror@plt+0x32890>
  436968:	orr	x1, x1, x10
  43696c:	cmp	x1, #0x0
  436970:	cset	w0, ne  // ne = any
  436974:	b	436910 <ferror@plt+0x32890>
  436978:	tst	x1, #0x800000000000
  43697c:	b.ne	436994 <ferror@plt+0x32914>  // b.any
  436980:	mov	w0, #0x1                   	// #1
  436984:	bl	437220 <ferror@plt+0x331a0>
  436988:	mov	w0, #0x1                   	// #1
  43698c:	ldp	x29, x30, [sp], #48
  436990:	ret
  436994:	cmp	x0, x4
  436998:	mov	w0, #0x1                   	// #1
  43699c:	b.ne	436910 <ferror@plt+0x32890>  // b.any
  4369a0:	orr	x8, x9, x7
  4369a4:	cbz	x8, 436910 <ferror@plt+0x32890>
  4369a8:	tst	x9, #0x800000000000
  4369ac:	b.eq	436980 <ferror@plt+0x32900>  // b.none
  4369b0:	b	436920 <ferror@plt+0x328a0>
  4369b4:	nop
  4369b8:	cmp	w0, #0x0
  4369bc:	cbz	w0, 436a08 <ferror@plt+0x32988>
  4369c0:	cneg	w1, w0, lt  // lt = tstop
  4369c4:	mov	w4, #0x403e                	// #16446
  4369c8:	clz	x3, x1
  4369cc:	mov	w2, #0x402f                	// #16431
  4369d0:	sub	w4, w4, w3
  4369d4:	lsr	w0, w0, #31
  4369d8:	sub	w2, w2, w4
  4369dc:	mov	x3, #0x0                   	// #0
  4369e0:	and	w4, w4, #0x7fff
  4369e4:	lsl	x1, x1, x2
  4369e8:	and	x1, x1, #0xffffffffffff
  4369ec:	orr	w0, w4, w0, lsl #15
  4369f0:	mov	x2, #0x0                   	// #0
  4369f4:	bfxil	x3, x1, #0, #48
  4369f8:	fmov	d0, x2
  4369fc:	bfi	x3, x0, #48, #16
  436a00:	fmov	v0.d[1], x3
  436a04:	ret
  436a08:	mov	w4, #0x0                   	// #0
  436a0c:	mov	x1, #0x0                   	// #0
  436a10:	mov	w0, #0x0                   	// #0
  436a14:	mov	x3, #0x0                   	// #0
  436a18:	orr	w0, w4, w0, lsl #15
  436a1c:	bfxil	x3, x1, #0, #48
  436a20:	mov	x2, #0x0                   	// #0
  436a24:	fmov	d0, x2
  436a28:	bfi	x3, x0, #48, #16
  436a2c:	fmov	v0.d[1], x3
  436a30:	ret
  436a34:	nop
  436a38:	cbz	w0, 436a7c <ferror@plt+0x329fc>
  436a3c:	mov	w0, w0
  436a40:	mov	w1, #0x403e                	// #16446
  436a44:	clz	x3, x0
  436a48:	mov	w2, #0x402f                	// #16431
  436a4c:	sub	w1, w1, w3
  436a50:	mov	x3, #0x0                   	// #0
  436a54:	sub	w2, w2, w1
  436a58:	and	w1, w1, #0x7fff
  436a5c:	lsl	x0, x0, x2
  436a60:	and	x0, x0, #0xffffffffffff
  436a64:	mov	x2, #0x0                   	// #0
  436a68:	fmov	d0, x2
  436a6c:	bfxil	x3, x0, #0, #48
  436a70:	bfi	x3, x1, #48, #16
  436a74:	fmov	v0.d[1], x3
  436a78:	ret
  436a7c:	mov	x0, #0x0                   	// #0
  436a80:	mov	x3, #0x0                   	// #0
  436a84:	bfxil	x3, x0, #0, #48
  436a88:	mov	x2, #0x0                   	// #0
  436a8c:	fmov	d0, x2
  436a90:	mov	w1, #0x0                   	// #0
  436a94:	bfi	x3, x1, #48, #16
  436a98:	fmov	v0.d[1], x3
  436a9c:	ret
  436aa0:	stp	x29, x30, [sp, #-48]!
  436aa4:	mov	x29, sp
  436aa8:	str	x19, [sp, #16]
  436aac:	str	q0, [sp, #32]
  436ab0:	ldp	x2, x0, [sp, #32]
  436ab4:	mrs	x1, fpcr
  436ab8:	ubfx	x19, x0, #48, #15
  436abc:	mov	x3, #0x3ffe                	// #16382
  436ac0:	ubfx	x4, x0, #0, #48
  436ac4:	cmp	x19, x3
  436ac8:	b.gt	436af0 <ferror@plt+0x32a70>
  436acc:	cbnz	x19, 436b90 <ferror@plt+0x32b10>
  436ad0:	orr	x2, x4, x2
  436ad4:	cbz	x2, 436ae0 <ferror@plt+0x32a60>
  436ad8:	mov	w0, #0x10                  	// #16
  436adc:	bl	437220 <ferror@plt+0x331a0>
  436ae0:	mov	x0, x19
  436ae4:	ldr	x19, [sp, #16]
  436ae8:	ldp	x29, x30, [sp], #48
  436aec:	ret
  436af0:	lsr	x1, x0, #63
  436af4:	and	w3, w1, #0xff
  436af8:	mov	x1, #0x403d                	// #16445
  436afc:	cmp	x19, x1
  436b00:	b.le	436b38 <ferror@plt+0x32ab8>
  436b04:	mov	x0, #0x403e                	// #16446
  436b08:	and	x5, x3, #0xff
  436b0c:	cmp	x19, x0
  436b10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  436b14:	csel	w1, w3, wzr, eq  // eq = none
  436b18:	add	x19, x5, x0
  436b1c:	cbz	w1, 436ba0 <ferror@plt+0x32b20>
  436b20:	extr	x4, x4, x2, #49
  436b24:	cbnz	x4, 436ba0 <ferror@plt+0x32b20>
  436b28:	cmp	xzr, x2, lsl #15
  436b2c:	b.eq	436ae0 <ferror@plt+0x32a60>  // b.none
  436b30:	mov	w0, #0x10                  	// #16
  436b34:	b	436adc <ferror@plt+0x32a5c>
  436b38:	mov	x5, #0x406f                	// #16495
  436b3c:	sub	x1, x5, x19
  436b40:	mov	x0, x19
  436b44:	cmp	x1, #0x3f
  436b48:	orr	x19, x4, #0x1000000000000
  436b4c:	b.le	436bac <ferror@plt+0x32b2c>
  436b50:	mov	w4, #0xffffc011            	// #-16367
  436b54:	add	w4, w0, w4
  436b58:	cmp	x1, #0x40
  436b5c:	mov	w1, #0x402f                	// #16431
  436b60:	sub	w0, w1, w0
  436b64:	lsl	x1, x19, x4
  436b68:	orr	x1, x2, x1
  436b6c:	csel	x2, x1, x2, ne  // ne = any
  436b70:	lsr	x19, x19, x0
  436b74:	cmp	x2, #0x0
  436b78:	cset	w0, ne  // ne = any
  436b7c:	cmp	w3, #0x0
  436b80:	cneg	x19, x19, ne  // ne = any
  436b84:	cbz	w0, 436ae0 <ferror@plt+0x32a60>
  436b88:	mov	w0, #0x10                  	// #16
  436b8c:	b	436adc <ferror@plt+0x32a5c>
  436b90:	mov	x19, #0x0                   	// #0
  436b94:	mov	w0, #0x10                  	// #16
  436b98:	bl	437220 <ferror@plt+0x331a0>
  436b9c:	b	436ae0 <ferror@plt+0x32a60>
  436ba0:	mov	w0, #0x1                   	// #1
  436ba4:	bl	437220 <ferror@plt+0x331a0>
  436ba8:	b	436ae0 <ferror@plt+0x32a60>
  436bac:	mov	w6, #0xffffbfd1            	// #-16431
  436bb0:	add	w4, w0, w6
  436bb4:	sub	w0, w5, w0
  436bb8:	lsl	x1, x2, x4
  436bbc:	cmp	x1, #0x0
  436bc0:	lsr	x2, x2, x0
  436bc4:	cset	w0, ne  // ne = any
  436bc8:	lsl	x19, x19, x4
  436bcc:	orr	x19, x2, x19
  436bd0:	b	436b7c <ferror@plt+0x32afc>
  436bd4:	nop
  436bd8:	stp	x29, x30, [sp, #-48]!
  436bdc:	mov	x29, sp
  436be0:	str	x19, [sp, #16]
  436be4:	str	q0, [sp, #32]
  436be8:	ldr	x19, [sp, #32]
  436bec:	ldr	x1, [sp, #40]
  436bf0:	mrs	x0, fpcr
  436bf4:	ubfx	x3, x1, #48, #15
  436bf8:	mov	x2, x19
  436bfc:	mov	x4, #0x3ffe                	// #16382
  436c00:	ubfx	x19, x1, #0, #48
  436c04:	cmp	x3, x4
  436c08:	b.gt	436c34 <ferror@plt+0x32bb4>
  436c0c:	cbnz	x3, 436c18 <ferror@plt+0x32b98>
  436c10:	orr	x19, x2, x19
  436c14:	cbz	x19, 436c24 <ferror@plt+0x32ba4>
  436c18:	mov	w0, #0x10                  	// #16
  436c1c:	mov	x19, #0x0                   	// #0
  436c20:	bl	437220 <ferror@plt+0x331a0>
  436c24:	mov	x0, x19
  436c28:	ldr	x19, [sp, #16]
  436c2c:	ldp	x29, x30, [sp], #48
  436c30:	ret
  436c34:	lsr	x0, x1, #63
  436c38:	mov	x4, #0x403f                	// #16447
  436c3c:	and	w0, w0, #0xff
  436c40:	and	x5, x0, #0xff
  436c44:	sub	x4, x4, x5
  436c48:	cmp	x4, x3
  436c4c:	b.le	436ca0 <ferror@plt+0x32c20>
  436c50:	cbnz	x5, 436cb4 <ferror@plt+0x32c34>
  436c54:	mov	x1, x3
  436c58:	mov	x0, #0x406f                	// #16495
  436c5c:	sub	x3, x0, x3
  436c60:	orr	x4, x19, #0x1000000000000
  436c64:	cmp	x3, #0x3f
  436c68:	b.gt	436cc4 <ferror@plt+0x32c44>
  436c6c:	mov	w3, #0xffffbfd1            	// #-16431
  436c70:	add	w3, w1, w3
  436c74:	sub	w1, w0, w1
  436c78:	lsl	x0, x2, x3
  436c7c:	cmp	x0, #0x0
  436c80:	lsr	x19, x2, x1
  436c84:	cset	w0, ne  // ne = any
  436c88:	lsl	x4, x4, x3
  436c8c:	orr	x19, x19, x4
  436c90:	cbz	w0, 436c24 <ferror@plt+0x32ba4>
  436c94:	mov	w0, #0x10                  	// #16
  436c98:	bl	437220 <ferror@plt+0x331a0>
  436c9c:	b	436c24 <ferror@plt+0x32ba4>
  436ca0:	eor	w19, w0, #0x1
  436ca4:	mov	w0, #0x1                   	// #1
  436ca8:	sbfx	x19, x19, #0, #1
  436cac:	bl	437220 <ferror@plt+0x331a0>
  436cb0:	b	436c24 <ferror@plt+0x32ba4>
  436cb4:	mov	w0, #0x1                   	// #1
  436cb8:	mov	x19, #0x0                   	// #0
  436cbc:	bl	437220 <ferror@plt+0x331a0>
  436cc0:	b	436c24 <ferror@plt+0x32ba4>
  436cc4:	mov	w0, #0xffffc011            	// #-16367
  436cc8:	add	w5, w1, w0
  436ccc:	mov	w0, #0x402f                	// #16431
  436cd0:	cmp	x3, #0x40
  436cd4:	sub	w1, w0, w1
  436cd8:	lsl	x0, x4, x5
  436cdc:	orr	x0, x2, x0
  436ce0:	csel	x2, x0, x2, ne  // ne = any
  436ce4:	lsr	x19, x4, x1
  436ce8:	cmp	x2, #0x0
  436cec:	cset	w0, ne  // ne = any
  436cf0:	b	436c90 <ferror@plt+0x32c10>
  436cf4:	nop
  436cf8:	cmp	x0, #0x0
  436cfc:	cbz	x0, 436d60 <ferror@plt+0x32ce0>
  436d00:	cneg	x1, x0, lt  // lt = tstop
  436d04:	mov	w2, #0x403e                	// #16446
  436d08:	clz	x3, x1
  436d0c:	mov	x4, #0x406f                	// #16495
  436d10:	sub	w2, w2, w3
  436d14:	lsr	x0, x0, #63
  436d18:	and	w0, w0, #0xff
  436d1c:	and	w5, w2, #0x7fff
  436d20:	sub	x3, x4, w2, sxtw
  436d24:	cmp	x3, #0x3f
  436d28:	b.gt	436d8c <ferror@plt+0x32d0c>
  436d2c:	sub	w4, w4, w2
  436d30:	mov	w3, #0xffffbfd1            	// #-16431
  436d34:	add	w2, w2, w3
  436d38:	mov	x3, #0x0                   	// #0
  436d3c:	lsl	x4, x1, x4
  436d40:	orr	w0, w5, w0, lsl #15
  436d44:	lsr	x1, x1, x2
  436d48:	and	x1, x1, #0xffffffffffff
  436d4c:	fmov	d0, x4
  436d50:	bfxil	x3, x1, #0, #48
  436d54:	bfi	x3, x0, #48, #16
  436d58:	fmov	v0.d[1], x3
  436d5c:	ret
  436d60:	mov	w5, #0x0                   	// #0
  436d64:	mov	x1, #0x0                   	// #0
  436d68:	mov	w0, #0x0                   	// #0
  436d6c:	mov	x3, #0x0                   	// #0
  436d70:	orr	w0, w5, w0, lsl #15
  436d74:	bfxil	x3, x1, #0, #48
  436d78:	mov	x4, #0x0                   	// #0
  436d7c:	fmov	d0, x4
  436d80:	bfi	x3, x0, #48, #16
  436d84:	fmov	v0.d[1], x3
  436d88:	ret
  436d8c:	mov	w3, #0x402f                	// #16431
  436d90:	sub	w2, w3, w2
  436d94:	mov	x3, #0x0                   	// #0
  436d98:	orr	w0, w5, w0, lsl #15
  436d9c:	lsl	x1, x1, x2
  436da0:	and	x1, x1, #0xffffffffffff
  436da4:	mov	x4, #0x0                   	// #0
  436da8:	fmov	d0, x4
  436dac:	bfxil	x3, x1, #0, #48
  436db0:	bfi	x3, x0, #48, #16
  436db4:	fmov	v0.d[1], x3
  436db8:	ret
  436dbc:	nop
  436dc0:	mrs	x0, fpcr
  436dc4:	fmov	x0, d0
  436dc8:	ubfx	x1, x0, #52, #11
  436dcc:	lsr	x4, x0, #63
  436dd0:	add	x2, x1, #0x1
  436dd4:	and	w4, w4, #0xff
  436dd8:	tst	x2, #0x7fe
  436ddc:	ubfx	x0, x0, #0, #52
  436de0:	b.eq	436e14 <ferror@plt+0x32d94>  // b.none
  436de4:	lsr	x5, x0, #4
  436de8:	mov	x3, #0x0                   	// #0
  436dec:	and	x5, x5, #0xffffffffffff
  436df0:	mov	w2, #0x3c00                	// #15360
  436df4:	add	w1, w1, w2
  436df8:	lsl	x0, x0, #60
  436dfc:	bfxil	x3, x5, #0, #48
  436e00:	fmov	d0, x0
  436e04:	bfi	x3, x1, #48, #15
  436e08:	bfi	x3, x4, #63, #1
  436e0c:	fmov	v0.d[1], x3
  436e10:	ret
  436e14:	cbnz	x1, 436e68 <ferror@plt+0x32de8>
  436e18:	cbz	x0, 436eb4 <ferror@plt+0x32e34>
  436e1c:	clz	x2, x0
  436e20:	cmp	w2, #0xe
  436e24:	b.gt	436f00 <ferror@plt+0x32e80>
  436e28:	add	w1, w2, #0x31
  436e2c:	mov	w5, #0xf                   	// #15
  436e30:	sub	w5, w5, w2
  436e34:	lsr	x5, x0, x5
  436e38:	lsl	x0, x0, x1
  436e3c:	and	x5, x5, #0xffffffffffff
  436e40:	mov	w1, #0x3c0c                	// #15372
  436e44:	mov	x3, #0x0                   	// #0
  436e48:	sub	w1, w1, w2
  436e4c:	and	w1, w1, #0x7fff
  436e50:	bfxil	x3, x5, #0, #48
  436e54:	fmov	d0, x0
  436e58:	bfi	x3, x1, #48, #15
  436e5c:	bfi	x3, x4, #63, #1
  436e60:	fmov	v0.d[1], x3
  436e64:	ret
  436e68:	cbz	x0, 436ed8 <ferror@plt+0x32e58>
  436e6c:	lsr	x1, x0, #4
  436e70:	mov	x3, #0x0                   	// #0
  436e74:	orr	x1, x1, #0x800000000000
  436e78:	lsl	x2, x0, #60
  436e7c:	fmov	d0, x2
  436e80:	bfxil	x3, x1, #0, #48
  436e84:	orr	x3, x3, #0x7fff000000000000
  436e88:	bfi	x3, x4, #63, #1
  436e8c:	fmov	v0.d[1], x3
  436e90:	tbnz	x0, #51, 436efc <ferror@plt+0x32e7c>
  436e94:	stp	x29, x30, [sp, #-32]!
  436e98:	mov	w0, #0x1                   	// #1
  436e9c:	mov	x29, sp
  436ea0:	str	q0, [sp, #16]
  436ea4:	bl	437220 <ferror@plt+0x331a0>
  436ea8:	ldr	q0, [sp, #16]
  436eac:	ldp	x29, x30, [sp], #32
  436eb0:	ret
  436eb4:	mov	x5, #0x0                   	// #0
  436eb8:	mov	x3, #0x0                   	// #0
  436ebc:	bfxil	x3, x5, #0, #48
  436ec0:	mov	w1, #0x0                   	// #0
  436ec4:	fmov	d0, x0
  436ec8:	bfi	x3, x1, #48, #15
  436ecc:	bfi	x3, x4, #63, #1
  436ed0:	fmov	v0.d[1], x3
  436ed4:	ret
  436ed8:	mov	x5, #0x0                   	// #0
  436edc:	mov	x3, #0x0                   	// #0
  436ee0:	bfxil	x3, x5, #0, #48
  436ee4:	mov	w1, #0x7fff                	// #32767
  436ee8:	fmov	d0, x0
  436eec:	bfi	x3, x1, #48, #15
  436ef0:	bfi	x3, x4, #63, #1
  436ef4:	fmov	v0.d[1], x3
  436ef8:	ret
  436efc:	ret
  436f00:	sub	w5, w2, #0xf
  436f04:	lsl	x5, x0, x5
  436f08:	mov	x0, #0x0                   	// #0
  436f0c:	b	436e3c <ferror@plt+0x32dbc>
  436f10:	stp	x29, x30, [sp, #-48]!
  436f14:	mov	x29, sp
  436f18:	str	x19, [sp, #16]
  436f1c:	str	q0, [sp, #32]
  436f20:	ldp	x3, x0, [sp, #32]
  436f24:	mrs	x6, fpcr
  436f28:	ubfx	x2, x0, #48, #15
  436f2c:	lsr	x4, x0, #63
  436f30:	add	x1, x2, #0x1
  436f34:	ubfiz	x0, x0, #3, #48
  436f38:	tst	x1, #0x7ffe
  436f3c:	and	w4, w4, #0xff
  436f40:	orr	x0, x0, x3, lsr #61
  436f44:	lsl	x5, x3, #3
  436f48:	b.eq	436fc8 <ferror@plt+0x32f48>  // b.none
  436f4c:	mov	x1, #0xffffffffffffc400    	// #-15360
  436f50:	add	x2, x2, x1
  436f54:	cmp	x2, #0x7fe
  436f58:	b.le	43700c <ferror@plt+0x32f8c>
  436f5c:	ands	x0, x6, #0xc00000
  436f60:	b.eq	4370a4 <ferror@plt+0x33024>  // b.none
  436f64:	cmp	x0, #0x400, lsl #12
  436f68:	b.eq	4371d8 <ferror@plt+0x33158>  // b.none
  436f6c:	cmp	x0, #0x800, lsl #12
  436f70:	csel	w7, w4, wzr, eq  // eq = none
  436f74:	cbnz	w7, 4370a4 <ferror@plt+0x33024>
  436f78:	mov	x1, #0xffffffffffffffff    	// #-1
  436f7c:	mov	x2, #0x7fe                 	// #2046
  436f80:	mov	w0, #0x14                  	// #20
  436f84:	b.ne	437050 <ferror@plt+0x32fd0>  // b.any
  436f88:	cmp	w4, #0x0
  436f8c:	add	x3, x1, #0x8
  436f90:	csel	x1, x3, x1, ne  // ne = any
  436f94:	and	x3, x1, #0x80000000000000
  436f98:	cbnz	w7, 437058 <ferror@plt+0x32fd8>
  436f9c:	cbnz	x3, 437060 <ferror@plt+0x32fe0>
  436fa0:	lsr	x1, x1, #3
  436fa4:	and	w3, w2, #0x7ff
  436fa8:	and	x4, x4, #0xff
  436fac:	bfi	x1, x3, #52, #12
  436fb0:	orr	x19, x1, x4, lsl #63
  436fb4:	bl	437220 <ferror@plt+0x331a0>
  436fb8:	fmov	d0, x19
  436fbc:	ldr	x19, [sp, #16]
  436fc0:	ldp	x29, x30, [sp], #48
  436fc4:	ret
  436fc8:	orr	x1, x0, x5
  436fcc:	cbnz	x2, 437000 <ferror@plt+0x32f80>
  436fd0:	cbnz	x1, 43707c <ferror@plt+0x32ffc>
  436fd4:	mov	w0, #0x0                   	// #0
  436fd8:	and	w2, w2, #0x7ff
  436fdc:	mov	x1, #0x0                   	// #0
  436fe0:	and	x4, x4, #0xff
  436fe4:	bfi	x1, x2, #52, #12
  436fe8:	orr	x19, x1, x4, lsl #63
  436fec:	cbnz	w0, 436fb4 <ferror@plt+0x32f34>
  436ff0:	fmov	d0, x19
  436ff4:	ldr	x19, [sp, #16]
  436ff8:	ldp	x29, x30, [sp], #48
  436ffc:	ret
  437000:	cbnz	x1, 4370b0 <ferror@plt+0x33030>
  437004:	mov	x2, #0x7ff                 	// #2047
  437008:	b	436fd4 <ferror@plt+0x32f54>
  43700c:	cmp	x2, #0x0
  437010:	b.le	4370d8 <ferror@plt+0x33058>
  437014:	cmp	xzr, x3, lsl #7
  437018:	mov	w7, #0x0                   	// #0
  43701c:	cset	x1, ne  // ne = any
  437020:	orr	x5, x1, x5, lsr #60
  437024:	orr	x1, x5, x0, lsl #4
  437028:	mov	w0, #0x0                   	// #0
  43702c:	tst	x5, #0x7
  437030:	b.eq	437190 <ferror@plt+0x33110>  // b.none
  437034:	and	x3, x6, #0xc00000
  437038:	cmp	x3, #0x400, lsl #12
  43703c:	b.eq	437094 <ferror@plt+0x33014>  // b.none
  437040:	cmp	x3, #0x800, lsl #12
  437044:	mov	w0, #0x10                  	// #16
  437048:	b.eq	436f88 <ferror@plt+0x32f08>  // b.none
  43704c:	cbz	x3, 43719c <ferror@plt+0x3311c>
  437050:	and	x3, x1, #0x80000000000000
  437054:	cbz	w7, 43705c <ferror@plt+0x32fdc>
  437058:	orr	w0, w0, #0x8
  43705c:	cbz	x3, 437190 <ferror@plt+0x33110>
  437060:	cmp	x2, #0x7fe
  437064:	add	x2, x2, #0x1
  437068:	b.eq	437138 <ferror@plt+0x330b8>  // b.none
  43706c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  437070:	and	w2, w2, #0x7ff
  437074:	and	x1, x3, x1, lsr #3
  437078:	b	436fe0 <ferror@plt+0x32f60>
  43707c:	and	x3, x6, #0xc00000
  437080:	mov	w7, #0x1                   	// #1
  437084:	cmp	x3, #0x400, lsl #12
  437088:	mov	x2, #0x0                   	// #0
  43708c:	mov	x1, #0x1                   	// #1
  437090:	b.ne	437040 <ferror@plt+0x32fc0>  // b.any
  437094:	cbnz	w4, 43709c <ferror@plt+0x3301c>
  437098:	add	x1, x1, #0x8
  43709c:	mov	w0, #0x10                  	// #16
  4370a0:	b	436f94 <ferror@plt+0x32f14>
  4370a4:	mov	x2, #0x7ff                 	// #2047
  4370a8:	mov	w0, #0x14                  	// #20
  4370ac:	b	436fd8 <ferror@plt+0x32f58>
  4370b0:	mov	x3, #0x7fff                	// #32767
  4370b4:	extr	x1, x0, x5, #60
  4370b8:	lsr	x0, x0, #50
  4370bc:	cmp	x2, x3
  4370c0:	lsr	x1, x1, #3
  4370c4:	eor	w0, w0, #0x1
  4370c8:	orr	x1, x1, #0x8000000000000
  4370cc:	csel	w0, w0, wzr, eq  // eq = none
  4370d0:	mov	w2, #0x7ff                 	// #2047
  4370d4:	b	436fe0 <ferror@plt+0x32f60>
  4370d8:	cmn	x2, #0x34
  4370dc:	b.lt	43707c <ferror@plt+0x32ffc>  // b.tstop
  4370e0:	mov	x3, #0x3d                  	// #61
  4370e4:	sub	x7, x3, x2
  4370e8:	orr	x0, x0, #0x8000000000000
  4370ec:	cmp	x7, #0x3f
  4370f0:	b.le	4371b0 <ferror@plt+0x33130>
  4370f4:	add	w1, w2, #0x43
  4370f8:	cmp	x7, #0x40
  4370fc:	mov	w3, #0xfffffffd            	// #-3
  437100:	sub	w2, w3, w2
  437104:	lsl	x1, x0, x1
  437108:	orr	x1, x5, x1
  43710c:	csel	x5, x1, x5, ne  // ne = any
  437110:	lsr	x0, x0, x2
  437114:	cmp	x5, #0x0
  437118:	cset	x1, ne  // ne = any
  43711c:	orr	x1, x1, x0
  437120:	cmp	x1, #0x0
  437124:	cset	w7, ne  // ne = any
  437128:	tst	x1, #0x7
  43712c:	b.eq	437174 <ferror@plt+0x330f4>  // b.none
  437130:	mov	x2, #0x0                   	// #0
  437134:	b	437034 <ferror@plt+0x32fb4>
  437138:	mov	w3, w2
  43713c:	ands	x1, x6, #0xc00000
  437140:	b.eq	437168 <ferror@plt+0x330e8>  // b.none
  437144:	cmp	x1, #0x400, lsl #12
  437148:	b.eq	4371f0 <ferror@plt+0x33170>  // b.none
  43714c:	cmp	x1, #0x800, lsl #12
  437150:	mov	w5, #0x7fe                 	// #2046
  437154:	csel	w1, w4, wzr, eq  // eq = none
  437158:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43715c:	cmp	w1, #0x0
  437160:	csel	w3, w3, w5, ne  // ne = any
  437164:	csel	x1, xzr, x2, ne  // ne = any
  437168:	mov	w2, #0x14                  	// #20
  43716c:	orr	w0, w0, w2
  437170:	b	436fa8 <ferror@plt+0x32f28>
  437174:	and	x3, x1, #0x80000000000000
  437178:	cbnz	x1, 437208 <ferror@plt+0x33188>
  43717c:	nop
  437180:	mov	w0, #0x0                   	// #0
  437184:	mov	x2, #0x1                   	// #1
  437188:	cbnz	x3, 43706c <ferror@plt+0x32fec>
  43718c:	mov	x2, #0x0                   	// #0
  437190:	lsr	x1, x1, #3
  437194:	and	w2, w2, #0x7ff
  437198:	b	436fe0 <ferror@plt+0x32f60>
  43719c:	and	x3, x1, #0xf
  4371a0:	cmp	x3, #0x4
  4371a4:	add	x3, x1, #0x4
  4371a8:	csel	x1, x3, x1, ne  // ne = any
  4371ac:	b	436f94 <ferror@plt+0x32f14>
  4371b0:	add	w1, w2, #0x3
  4371b4:	sub	w2, w3, w2
  4371b8:	lsl	x3, x5, x1
  4371bc:	cmp	x3, #0x0
  4371c0:	cset	x3, ne  // ne = any
  4371c4:	lsr	x2, x5, x2
  4371c8:	orr	x2, x2, x3
  4371cc:	lsl	x0, x0, x1
  4371d0:	orr	x1, x0, x2
  4371d4:	b	437120 <ferror@plt+0x330a0>
  4371d8:	cbz	w4, 4370a4 <ferror@plt+0x33024>
  4371dc:	mov	x1, #0xffffffffffffffff    	// #-1
  4371e0:	mov	x2, #0x7fe                 	// #2046
  4371e4:	mov	w7, #0x0                   	// #0
  4371e8:	mov	w0, #0x14                  	// #20
  4371ec:	b	436f94 <ferror@plt+0x32f14>
  4371f0:	cmp	w4, #0x0
  4371f4:	mov	w1, #0x7fe                 	// #2046
  4371f8:	csel	w3, w2, w1, eq  // eq = none
  4371fc:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  437200:	csel	x1, xzr, x2, eq  // eq = none
  437204:	b	437168 <ferror@plt+0x330e8>
  437208:	tbz	w6, #11, 437180 <ferror@plt+0x33100>
  43720c:	mov	w0, #0x0                   	// #0
  437210:	mov	x2, #0x0                   	// #0
  437214:	orr	w0, w0, #0x8
  437218:	b	43705c <ferror@plt+0x32fdc>
  43721c:	nop
  437220:	tbz	w0, #0, 437230 <ferror@plt+0x331b0>
  437224:	movi	v1.2s, #0x0
  437228:	fdiv	s0, s1, s1
  43722c:	mrs	x1, fpsr
  437230:	tbz	w0, #1, 437244 <ferror@plt+0x331c4>
  437234:	fmov	s1, #1.000000000000000000e+00
  437238:	movi	v2.2s, #0x0
  43723c:	fdiv	s0, s1, s2
  437240:	mrs	x1, fpsr
  437244:	tbz	w0, #2, 437264 <ferror@plt+0x331e4>
  437248:	mov	w2, #0xc5ae                	// #50606
  43724c:	mov	w1, #0x7f7fffff            	// #2139095039
  437250:	movk	w2, #0x749d, lsl #16
  437254:	fmov	s1, w1
  437258:	fmov	s2, w2
  43725c:	fadd	s0, s1, s2
  437260:	mrs	x1, fpsr
  437264:	tbz	w0, #3, 437274 <ferror@plt+0x331f4>
  437268:	movi	v1.2s, #0x80, lsl #16
  43726c:	fmul	s0, s1, s1
  437270:	mrs	x1, fpsr
  437274:	tbz	w0, #4, 43728c <ferror@plt+0x3320c>
  437278:	mov	w0, #0x7f7fffff            	// #2139095039
  43727c:	fmov	s2, #1.000000000000000000e+00
  437280:	fmov	s1, w0
  437284:	fsub	s0, s1, s2
  437288:	mrs	x0, fpsr
  43728c:	ret
  437290:	stp	x29, x30, [sp, #-64]!
  437294:	mov	x29, sp
  437298:	stp	x19, x20, [sp, #16]
  43729c:	adrp	x20, 488000 <ferror@plt+0x83f80>
  4372a0:	add	x20, x20, #0xde0
  4372a4:	stp	x21, x22, [sp, #32]
  4372a8:	adrp	x21, 488000 <ferror@plt+0x83f80>
  4372ac:	add	x21, x21, #0xdd0
  4372b0:	sub	x20, x20, x21
  4372b4:	mov	w22, w0
  4372b8:	stp	x23, x24, [sp, #48]
  4372bc:	mov	x23, x1
  4372c0:	mov	x24, x2
  4372c4:	bl	4034e0 <memcpy@plt-0x40>
  4372c8:	cmp	xzr, x20, asr #3
  4372cc:	b.eq	4372f8 <ferror@plt+0x33278>  // b.none
  4372d0:	asr	x20, x20, #3
  4372d4:	mov	x19, #0x0                   	// #0
  4372d8:	ldr	x3, [x21, x19, lsl #3]
  4372dc:	mov	x2, x24
  4372e0:	add	x19, x19, #0x1
  4372e4:	mov	x1, x23
  4372e8:	mov	w0, w22
  4372ec:	blr	x3
  4372f0:	cmp	x20, x19
  4372f4:	b.ne	4372d8 <ferror@plt+0x33258>  // b.any
  4372f8:	ldp	x19, x20, [sp, #16]
  4372fc:	ldp	x21, x22, [sp, #32]
  437300:	ldp	x23, x24, [sp, #48]
  437304:	ldp	x29, x30, [sp], #64
  437308:	ret
  43730c:	nop
  437310:	ret
  437314:	nop
  437318:	adrp	x2, 489000 <ferror@plt+0x84f80>
  43731c:	mov	x1, #0x0                   	// #0
  437320:	ldr	x2, [x2, #1472]
  437324:	b	4036f0 <__cxa_atexit@plt>
  437328:	mov	x2, x1
  43732c:	mov	x1, x0
  437330:	mov	w0, #0x0                   	// #0
  437334:	b	403fb0 <__xstat@plt>
  437338:	mov	x2, x1
  43733c:	mov	w1, w0
  437340:	mov	w0, #0x0                   	// #0
  437344:	b	403ec0 <__fxstat@plt>
  437348:	mov	x2, x1
  43734c:	mov	x1, x0
  437350:	mov	w0, #0x0                   	// #0
  437354:	b	403e30 <__lxstat@plt>

Disassembly of section .fini:

0000000000437358 <.fini>:
  437358:	stp	x29, x30, [sp, #-16]!
  43735c:	mov	x29, sp
  437360:	ldp	x29, x30, [sp], #16
  437364:	ret
