# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_929b_eth_buf_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_929b_c_shift_ram_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_929b_c_counter_binary_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/sim/bd_929b.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_fifo_0/design_1_axi_ethernet_0_fifo_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_sim_netlist.vhdl" \
"../../../../Microblaze5.srcs/sources_1/new/DAC_controller.vhd" \
"../../../../Microblaze5.srcs/sources_1/new/DAC_controller_top.vhd" \
"../../../../Microblaze5.srcs/sources_1/new/DAC_signal_generation.vhd" \
"../../../../Microblaze5.srcs/sources_1/new/memoire_pattern.vhd" \
"../../../../Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../Microblaze5.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Microblaze5.srcs/sim_1/new/simu.vhd" \

# Do not sort compile order
nosort
