{
  "module_name": "memory.json",
  "hash_id": "b8d8c3f8557cb229cf019eb8bca57f46be6f53188a7bf71777a68ba02baf3657",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen3/memory.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_bad_status2.stli_other\",\n    \"EventCode\": \"0x24\",\n    \"BriefDescription\": \"Non-forwardable conflict; used to reduce STLI's via software. All reasons. Store To Load Interlock (STLI) are loads that were unable to complete because of a possible match with an older store, and the older store could not do STLF for some reason.\",\n    \"PublicDescription\" : \"Store-to-load conflicts: A load was unable to complete due to a non-forwardable conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap instructions prior to storing to memory, instead of using narrow element-by-element stores.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_locks.spec_lock_hi_spec\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. High speculative cacheable lock speculation succeeded.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_locks.spec_lock_lo_spec\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Low speculative cacheable lock speculation succeeded.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_locks.non_spec_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Non-speculative lock succeeded.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_locks.bus_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired lock instructions. Comparable to legacy bus lock.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_ret_cl_flush\",\n    \"EventCode\": \"0x26\",\n    \"BriefDescription\": \"The number of retired CLFLUSH instructions. This is a non-speculative event.\"\n  },\n  {\n    \"EventName\": \"ls_ret_cpuid\",\n    \"EventCode\": \"0x27\",\n    \"BriefDescription\": \"The number of CPUID instructions retired.\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_st_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Load-op-Store Dispatch. Dispatch of a single op that performs a load from and store to the same memory address. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.store_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Dispatch of a single op that performs a memory store. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Dispatch of a single op that performs a memory load. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_smi_rx\",\n    \"EventCode\": \"0x2b\",\n    \"BriefDescription\": \"Counts the number of SMIs received.\"\n  },\n  {\n    \"EventName\": \"ls_int_taken\",\n    \"EventCode\": \"0x2c\",\n    \"BriefDescription\": \"Counts the number of interrupts taken.\"\n  },\n  {\n    \"EventName\": \"ls_rdtsc\",\n    \"EventCode\": \"0x2d\",\n    \"BriefDescription\": \"Number of reads of the TSC (RDTSC instructions). The count is speculative.\"\n  },\n  {\n    \"EventName\": \"ls_stlf\",\n    \"EventCode\": \"0x35\",\n    \"BriefDescription\": \"Number of STLF hits.\"\n  },\n  {\n    \"EventName\": \"ls_st_commit_cancel2.st_commit_cancel_wcb_full\",\n    \"EventCode\": \"0x37\",\n    \"BriefDescription\": \"A non-cacheable store and the non-cacheable commit buffer is full.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_dc_accesses\",\n    \"EventCode\": \"0x40\",\n    \"BriefDescription\": \"Number of accesses to the dcache for load/store references.\",\n    \"PublicDescription\": \"The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.all_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"All Allocations. Counts when a LS pipe allocates a MAB entry.\",\n    \"UMask\": \"0x7f\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.hardware_prefetcher_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"Hardware Prefetcher Allocations. Counts when a LS pipe allocates a MAB entry.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.load_store_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"Load Store Allocations. Counts when a LS pipe allocates a MAB entry.\",\n    \"UMask\": \"0x3f\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.dc_prefetcher\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. DC prefetcher.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.stores\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. Stores.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.loads\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB Allocates by Type. Loads.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.mem_io_remote\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From DRAM or IO connected in different Node.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.ext_cache_remote\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From CCX Cache in different Node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.mem_io_local\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From DRAM or IO connected in same node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.ext_cache_local\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From cache of different CCX in same node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.int_cache\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From L3 or different L2 in same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.lcl_l2\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand Data Cache Fills by Data Source. From Local L2 to the core.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.mem_io_remote\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From DRAM or IO connected in different Node.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.ext_cache_remote\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From CCX Cache in different Node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.mem_io_local\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From DRAM or IO connected in same node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.ext_cache_local\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From cache of different CCX in same node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.int_cache\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From L3 or different L2 in same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.lcl_l2\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any Data Cache Fills by Data Source. From Local L2 to the core.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.all\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"All L1 DTLB Misses or Reloads. Use l1_dtlb_misses instead.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 1G page that also missed in the L2 TLB.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 2M page that also missed in the L2 TLB.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload coalesced page that also missed in the L2 TLB.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 4K page that missed the L2 TLB.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 1G page that hit in the L2 TLB.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 2M page that hit in the L2 TLB.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a coalesced page that hit in the L2 TLB.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss. DTLB reload to a 4K page that hit in the L2 TLB.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.iside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on I-side.\",\n    \"UMask\": \"0x0c\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 1.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 0.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on D-side.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 1.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 0.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_misal_loads.ma4k\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"The number of 4KB misaligned (i.e., page crossing) loads.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_misal_loads.ma64\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"The number of 64B misaligned (i.e., cacheline crossing) loads.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative).\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_nta\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). PrefetchNTA instruction. See docAPM3 PREFETCHlevel.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_w\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). PrefetchW instruction. See docAPM3 PREFETCHW.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched (Speculative). PrefetchT0, T1 and T2 instructions. See docAPM3 PREFETCHlevel.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.mab_mch_cnt\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.data_pipe_sw_pf_dc_hit\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.mem_io_remote\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From DRAM or IO connected in different Node.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.ext_cache_remote\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From CCX Cache in different Node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.mem_io_local\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From DRAM or IO connected in same node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.ext_cache_local\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From cache of different CCX in same node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.int_cache\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From L3 or different L2 in same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.lcl_l2\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software Prefetch Data Cache Fills by Data Source. From Local L2 to the core.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.mem_io_remote\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From DRAM or IO connected in different Node.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.ext_cache_remote\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From CCX Cache in different Node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.mem_io_local\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From DRAM or IO connected in same node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.ext_cache_local\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From cache of different CCX in same node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.int_cache\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From L3 or different L2 in same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.lcl_l2\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware Prefetch Data Cache Fills by Data Source. From Local L2 to the core.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_alloc_mab_count\",\n    \"EventCode\": \"0x5f\",\n    \"BriefDescription\": \"Count of Allocated Mabs\",\n    \"PublicDescription\": \"This event counts the in-flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used, it counts the exact number of outstanding L1 data cache misses. See 2.1.17.3 [Large Increment per Cycle Events].\"\n  },\n  {\n    \"EventName\": \"ls_not_halted_cyc\",\n    \"EventCode\": \"0x76\",\n    \"BriefDescription\": \"Cycles not in Halt.\"\n  },\n  {\n    \"EventName\": \"ls_tlb_flush.all_tlb_flushes\",\n    \"EventCode\": \"0x78\",\n    \"BriefDescription\": \"All TLB Flushes. Requires unit mask 0xFF to engage event for counting. Use all_tlbs_flushed instead\",\n    \"UMask\": \"0xff\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}