// Seed: 1810571303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    assert (id_7);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_2,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
  assign id_6 = 1'h0 == id_3;
  assign id_3[1 : 1'h0] = 1;
  logic id_7;
  logic id_8;
endmodule
