Time resolution is 1 ps
Timescale of (tb) is 1ns/100ps.
Setting switches to 00
Setting switches to 01
Setting switches to 10
Setting switches to 11
PASS: logic_ex test PASSED!
$stop called at time : 400 ns : File "/home/student/Workspace/Exercise1/CH2/SystemVerilog/tb/tb.sv" Line 26
INFO: xsimkernel Simulation Memory Usage: 262384 KB (Peak: 319916 KB), Simulation CPU Usage: 34190 ms
