# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Instruction.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" \
"../../../../Instruction.srcs/sources_1/new/Inst_Decode.v" \
"../../../../Instruction.srcs/sources_1/new/Inst_Exec.v" \
"../../../../Instruction.srcs/sources_1/new/Instruction.v" \
"../../../../Instruction.srcs/sources_1/new/Register.v" \
"../../../../Instruction.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
